// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "10/02/2024 13:23:00"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module regfile (
	clock,
	ctrl_writeEnable,
	ctrl_reset,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB);
input 	clock;
input 	ctrl_writeEnable;
input 	ctrl_reset;
input 	[4:0] ctrl_writeReg;
input 	[4:0] ctrl_readRegA;
input 	[4:0] ctrl_readRegB;
input 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;

// Design Ports Information
// data_readRegA[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RegFile_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \ctrl_readRegA[2]~input_o ;
wire \ctrl_readRegA[4]~input_o ;
wire \ctrl_readRegA[1]~input_o ;
wire \ctrl_readRegA[3]~input_o ;
wire \Read_portA|w_dec|WideAnd0~5_combout ;
wire \ctrl_readRegA[0]~input_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \data_writeReg[0]~input_o ;
wire \ctrl_reset~input_o ;
wire \ctrl_reset~inputclkctrl_outclk ;
wire \ctrl_writeReg[3]~input_o ;
wire \ctrl_writeReg[4]~input_o ;
wire \ctrl_writeReg[2]~input_o ;
wire \ctrl_writeReg[0]~input_o ;
wire \ctrl_writeReg[1]~input_o ;
wire \ctrl_writeEnable~input_o ;
wire \Write_port|w_dec|WideAnd1~0_combout ;
wire \Write_port|w_dec|WideAnd13~combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd4~0_combout ;
wire \Write_port|w_dec|WideAnd12~combout ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~40_combout ;
wire \Read_portA|w_dec|WideAnd0~4_combout ;
wire \Write_port|w_dec|WideAnd2~0_combout ;
wire \Write_port|w_dec|WideAnd10~combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd3~0_combout ;
wire \Write_port|w_dec|WideAnd11~combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~39_combout ;
wire \Read_portA|w_dec|WideAnd0~6_combout ;
wire \Write_port|w_dec|WideAnd15~combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd14~combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~41_combout ;
wire \Read_portA|w_dec|WideAnd0~7_combout ;
wire \Write_port|w_dec|WideAnd17~combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd16~0_combout ;
wire \Write_port|w_dec|WideAnd16~combout ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~42_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~43_combout ;
wire \Write_port|w_dec|WideAnd1~combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|w_dec|WideAnd0~15_combout ;
wire \Write_port|w_dec|WideAnd30~combout ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|w_dec|WideAnd0~14_combout ;
wire \Write_port|w_dec|WideAnd31~combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~51_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~52_combout ;
wire \Write_port|w_dec|WideAnd26~combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd27~combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|w_dec|WideAnd0~12_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~49_combout ;
wire \Write_port|w_dec|WideAnd28~combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|w_dec|WideAnd0~13_combout ;
wire \Write_port|w_dec|WideAnd29~combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~50_combout ;
wire \Read_portA|w_dec|WideAnd0~8_combout ;
wire \Write_port|w_dec|WideAnd19~combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd18~combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~44_combout ;
wire \Read_portA|w_dec|WideAnd0~10_combout ;
wire \Write_port|w_dec|WideAnd23~combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd22~combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~46_combout ;
wire \Read_portA|w_dec|WideAnd0~9_combout ;
wire \Write_port|w_dec|WideAnd21~combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd20~combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~45_combout ;
wire \Read_portA|w_dec|WideAnd0~11_combout ;
wire \Write_port|w_dec|WideAnd25~combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd24~combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~47_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~48_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~53_combout ;
wire \Read_portA|w_dec|WideAnd0~1_combout ;
wire \Write_port|w_dec|WideAnd5~combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd4~combout ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~35_combout ;
wire \Read_portA|w_dec|WideAnd0~2_combout ;
wire \Write_port|w_dec|WideAnd7~combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd6~combout ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~36_combout ;
wire \Read_portA|w_dec|WideAnd0~3_combout ;
wire \Write_port|w_dec|WideAnd9~combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Write_port|w_dec|WideAnd8~0_combout ;
wire \Write_port|w_dec|WideAnd8~combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~37_combout ;
wire \Write_port|w_dec|WideAnd2~combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|w_dec|WideAnd0~0_combout ;
wire \Write_port|w_dec|WideAnd3~combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~34_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~38_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~54_combout ;
wire \data_writeReg[1]~input_o ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~55_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~58_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~56_combout ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~57_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~59_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~68_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~65_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~66_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~67_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~69_combout ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~63_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~62_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~60_combout ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~61_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~64_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~73_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~70_combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~71_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~72_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~74_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~75_combout ;
wire \data_writeReg[2]~input_o ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~91_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~87_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~86_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~88_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~89_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~90_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~93_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~94_combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~92_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~95_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~76_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~78_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~79_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~77_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~80_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~82_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~84_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~81_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~83_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~85_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~96_combout ;
wire \data_writeReg[3]~input_o ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~115_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~112_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~114_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~113_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~116_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~98_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~97_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~99_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~100_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~101_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~108_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~109_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~107_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~110_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~111_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~105_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~103_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~102_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~104_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~106_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~117_combout ;
wire \data_writeReg[4]~input_o ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~129_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~130_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~128_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~131_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~132_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~133_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~135_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~136_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~134_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~137_combout ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~126_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~123_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~124_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~125_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~127_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~118_combout ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~120_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~119_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~121_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~122_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~138_combout ;
wire \data_writeReg[5]~input_o ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~156_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~157_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~152_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~149_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~151_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~150_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~153_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~155_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~154_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~158_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~141_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~139_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~140_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~142_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~143_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~145_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~144_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~146_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~147_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~148_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~159_combout ;
wire \data_writeReg[6]~input_o ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~170_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~173_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~171_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~172_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~174_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~168_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~165_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~167_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~166_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~169_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~175_combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~176_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~177_combout ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~178_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~179_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~163_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~162_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~161_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~160_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~164_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~180_combout ;
wire \data_writeReg[7]~input_o ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~182_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~183_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~181_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~184_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~185_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~191_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~192_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~193_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~194_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~195_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~196_combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~197_combout ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~199_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~198_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~200_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~188_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~189_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~187_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~186_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~190_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~201_combout ;
wire \data_writeReg[8]~input_o ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~203_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~202_combout ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~204_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~205_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~206_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~207_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~208_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~209_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~210_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~211_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~217_combout ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~219_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~220_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~218_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~213_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~215_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~212_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~214_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~216_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~221_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~222_combout ;
wire \data_writeReg[9]~input_o ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~239_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~238_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~240_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~241_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~233_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~236_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~234_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~235_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~237_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~242_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~228_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~231_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~230_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~229_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~232_combout ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~225_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~226_combout ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~224_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~223_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~227_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~243_combout ;
wire \data_writeReg[10]~input_o ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~249_combout ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~252_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~250_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~251_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~253_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~254_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~257_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~255_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~256_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~258_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~261_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~262_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~260_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~259_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~263_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~245_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~246_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~244_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~247_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~248_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~264_combout ;
wire \data_writeReg[11]~input_o ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~266_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~268_combout ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~267_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~265_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~269_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~270_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~272_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~271_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~273_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~274_combout ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~282_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~283_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~280_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~281_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~276_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~278_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~275_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~277_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~279_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~284_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~285_combout ;
wire \data_writeReg[12]~input_o ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~294_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~293_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~291_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~292_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~295_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~303_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~304_combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~302_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~301_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~298_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~299_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~297_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~296_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~300_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~305_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~288_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~289_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~287_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~286_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~290_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~306_combout ;
wire \data_writeReg[13]~input_o ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~312_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~315_combout ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~313_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~314_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~316_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~319_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~318_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~320_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~317_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~321_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~322_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~323_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~324_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~325_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~326_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~310_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~307_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~309_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~308_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~311_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~327_combout ;
wire \data_writeReg[14]~input_o ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~344_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~345_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~346_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~343_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~340_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~338_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~339_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~341_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~342_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~347_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~328_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~330_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~329_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~331_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~332_combout ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~336_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~333_combout ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~334_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~335_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~337_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~348_combout ;
wire \data_writeReg[15]~input_o ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~352_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~349_combout ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~350_combout ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~351_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~353_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~364_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~366_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~367_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~365_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~368_combout ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~357_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~356_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~354_combout ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~355_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~358_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~361_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~359_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~362_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~360_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~363_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~369_combout ;
wire \data_writeReg[16]~input_o ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~387_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~388_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~386_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~382_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~383_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~380_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~381_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~384_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~385_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~389_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~378_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~375_combout ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~376_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~377_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~379_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~372_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~370_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~373_combout ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~371_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~374_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~390_combout ;
wire \data_writeReg[17]~input_o ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~398_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~397_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~399_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~396_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~400_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~406_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~409_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~407_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~408_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~410_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~394_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~393_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~391_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~392_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~395_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~403_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~401_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~404_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~402_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~405_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~411_combout ;
wire \data_writeReg[18]~input_o ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~417_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~419_combout ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~420_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~418_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~421_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~412_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~414_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~415_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~413_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~416_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~428_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~427_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~429_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~430_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~425_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~423_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~424_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~422_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~426_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~431_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~432_combout ;
wire \data_writeReg[19]~input_o ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~450_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~451_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~449_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~443_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~445_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~446_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~444_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~447_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~448_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~452_combout ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~439_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~440_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~441_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~438_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~442_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~436_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~433_combout ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~434_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~435_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~437_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~453_combout ;
wire \data_writeReg[20]~input_o ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~465_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~466_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~467_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~464_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~468_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~469_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~471_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~472_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~470_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~473_combout ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~460_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~459_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~461_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~462_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~463_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~457_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~454_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~455_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~456_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~458_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~474_combout ;
wire \data_writeReg[21]~input_o ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~488_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~487_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~485_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~486_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~489_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~491_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~490_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~492_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~493_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~494_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~483_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~481_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~480_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~482_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~484_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~475_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~476_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~478_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~477_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~479_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~495_combout ;
wire \data_writeReg[22]~input_o ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~499_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~497_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~496_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~498_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~500_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~511_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~513_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~514_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~508_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~509_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~506_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~507_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~510_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~512_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~515_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~501_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~503_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~504_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~502_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~505_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~516_combout ;
wire \data_writeReg[23]~input_o ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~524_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~523_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~522_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~525_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~526_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~529_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~530_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~528_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~527_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~531_combout ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~519_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~517_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~520_combout ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~518_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~521_combout ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~535_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~534_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~532_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~533_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~536_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~537_combout ;
wire \data_writeReg[24]~input_o ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~538_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~541_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~540_combout ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~539_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~542_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~545_combout ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~544_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~543_combout ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~546_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~547_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~548_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~550_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~549_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~551_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~552_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~555_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~556_combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~554_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~553_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~557_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~558_combout ;
wire \data_writeReg[25]~input_o ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~569_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~570_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~572_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~571_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~573_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~567_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~565_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~566_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~564_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~568_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~560_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~561_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~562_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~559_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~563_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~576_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~574_combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~575_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~577_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~578_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~579_combout ;
wire \data_writeReg[26]~input_o ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~582_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~580_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~581_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~583_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~584_combout ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~588_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~585_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~587_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~586_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~589_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~591_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~590_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~592_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~593_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~594_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~595_combout ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~597_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~598_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~596_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~599_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~600_combout ;
wire \data_writeReg[27]~input_o ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~601_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~604_combout ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~603_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~602_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~605_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~619_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~616_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~618_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~617_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~620_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~606_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~608_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~607_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~609_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~610_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~614_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~613_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~612_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~611_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~615_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~621_combout ;
wire \data_writeReg[28]~input_o ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~637_combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~638_combout ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~633_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~634_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~635_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~632_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~636_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~639_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~640_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~641_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~630_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~629_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~627_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~628_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~631_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~625_combout ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~624_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~623_combout ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~622_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~626_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~642_combout ;
wire \data_writeReg[29]~input_o ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~649_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~650_combout ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~648_combout ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~651_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~652_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~653_combout ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~655_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~654_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~656_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~657_combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~659_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~660_combout ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~658_combout ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~661_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~662_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~644_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~643_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~645_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~646_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~647_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~663_combout ;
wire \data_writeReg[30]~input_o ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~669_combout ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~671_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~672_combout ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~670_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~673_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~666_combout ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~665_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~664_combout ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~667_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~668_combout ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~677_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~676_combout ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~674_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~675_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~678_combout ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~680_combout ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~679_combout ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~681_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~682_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~683_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~684_combout ;
wire \data_writeReg[31]~input_o ;
wire \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~700_combout ;
wire \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~695_combout ;
wire \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~697_combout ;
wire \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~698_combout ;
wire \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~696_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~699_combout ;
wire \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~702_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~703_combout ;
wire \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~701_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~704_combout ;
wire \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~691_combout ;
wire \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~690_combout ;
wire \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~692_combout ;
wire \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~693_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~694_combout ;
wire \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~688_combout ;
wire \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~685_combout ;
wire \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~687_combout ;
wire \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~686_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~689_combout ;
wire \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~705_combout ;
wire \ctrl_readRegB[0]~input_o ;
wire \ctrl_readRegB[1]~input_o ;
wire \ctrl_readRegB[2]~input_o ;
wire \ctrl_readRegB[4]~input_o ;
wire \ctrl_readRegB[3]~input_o ;
wire \Read_portB|w_dec|WideAnd0~7_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~42_combout ;
wire \Read_portB|w_dec|WideAnd0~5_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~40_combout ;
wire \Read_portB|w_dec|WideAnd0~6_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~41_combout ;
wire \Read_portB|w_dec|WideAnd0~4_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~39_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~43_combout ;
wire \Read_portB|w_dec|WideAnd0~15_combout ;
wire \Read_portB|w_dec|WideAnd0~14_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~51_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~52_combout ;
wire \Read_portB|w_dec|WideAnd0~12_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~49_combout ;
wire \Read_portB|w_dec|WideAnd0~13_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~50_combout ;
wire \Read_portB|w_dec|WideAnd0~8_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~44_combout ;
wire \Read_portB|w_dec|WideAnd0~10_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~46_combout ;
wire \Read_portB|w_dec|WideAnd0~11_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~47_combout ;
wire \Read_portB|w_dec|WideAnd0~9_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~45_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~48_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~53_combout ;
wire \Read_portB|w_dec|WideAnd0~1_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~35_combout ;
wire \Read_portB|w_dec|WideAnd0~0_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~34_combout ;
wire \Read_portB|w_dec|WideAnd0~2_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~36_combout ;
wire \Read_portB|w_dec|WideAnd0~3_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~37_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~38_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~54_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~68_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~67_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~66_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~65_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~69_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~71_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~70_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~72_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~73_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~74_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~56_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~55_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~58_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~57_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~59_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~63_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~61_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~62_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~60_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~64_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~75_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~81_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~82_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~83_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~84_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~85_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~76_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~78_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~79_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~77_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~80_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~91_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~92_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~86_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~88_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~89_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~87_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~90_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~93_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~94_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~95_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~96_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~99_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~97_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~98_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~100_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~101_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~112_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~113_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~114_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~115_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~110_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~109_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~108_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~107_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~111_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~116_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~103_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~104_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~105_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~102_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~106_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~117_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~126_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~124_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~123_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~125_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~127_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~118_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~120_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~121_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~119_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~122_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~128_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~129_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~131_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~130_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~132_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~134_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~135_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~133_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~136_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~137_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~138_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~151_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~150_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~149_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~152_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~153_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~154_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~156_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~157_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~155_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~158_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~140_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~139_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~142_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~141_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~143_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~146_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~147_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~145_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~144_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~148_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~159_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~166_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~165_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~168_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~167_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~169_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~177_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~178_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~176_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~173_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~172_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~170_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~171_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~174_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~175_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~179_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~162_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~163_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~161_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~160_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~164_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~180_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~198_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~199_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~197_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~196_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~191_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~193_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~194_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~192_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~195_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~200_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~189_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~187_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~186_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~188_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~190_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~184_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~183_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~182_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~181_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~185_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~201_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~210_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~207_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~208_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~209_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~211_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~217_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~219_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~220_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~218_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~212_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~214_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~215_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~213_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~216_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~221_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~205_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~203_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~204_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~202_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~206_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~222_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~238_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~236_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~234_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~235_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~233_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~237_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~239_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~240_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~241_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~242_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~230_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~229_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~231_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~228_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~232_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~226_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~224_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~225_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~223_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~227_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~243_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~260_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~259_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~255_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~254_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~257_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~256_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~258_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~261_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~262_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~263_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~246_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~244_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~245_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~247_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~248_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~250_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~249_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~252_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~251_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~253_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~264_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~267_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~268_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~265_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~266_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~269_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~273_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~272_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~271_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~270_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~274_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~281_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~282_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~283_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~280_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~284_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~277_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~276_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~275_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~278_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~279_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~285_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~289_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~286_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~287_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~288_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~290_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~293_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~291_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~294_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~292_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~295_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~299_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~298_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~296_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~297_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~300_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~302_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~301_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~303_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~304_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~305_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~306_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~318_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~319_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~317_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~320_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~321_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~313_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~314_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~312_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~315_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~316_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~307_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~308_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~309_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~310_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~311_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~323_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~324_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~322_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~325_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~326_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~327_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~345_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~346_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~343_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~338_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~339_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~340_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~341_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~342_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~344_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~347_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~331_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~330_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~329_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~328_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~332_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~336_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~333_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~334_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~335_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~337_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~348_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~351_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~349_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~350_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~352_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~353_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~366_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~367_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~365_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~362_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~360_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~361_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~359_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~363_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~364_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~368_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~356_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~357_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~354_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~355_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~358_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~369_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~381_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~382_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~383_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~380_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~384_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~387_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~388_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~385_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~386_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~389_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~371_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~373_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~372_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~370_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~374_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~377_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~375_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~378_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~376_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~379_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~390_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~394_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~392_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~391_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~393_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~395_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~398_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~399_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~396_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~397_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~400_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~402_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~403_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~404_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~401_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~405_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~408_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~409_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~406_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~407_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~410_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~411_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~429_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~428_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~427_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~430_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~431_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~420_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~418_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~417_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~419_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~421_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~415_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~414_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~412_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~413_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~416_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~424_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~425_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~423_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~422_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~426_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~432_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~450_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~451_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~448_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~449_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~446_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~443_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~445_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~444_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~447_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~452_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~439_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~440_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~441_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~438_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~442_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~433_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~435_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~434_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~436_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~437_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~453_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~464_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~467_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~465_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~466_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~468_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~470_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~471_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~472_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~469_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~473_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~459_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~462_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~460_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~461_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~463_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~454_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~456_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~455_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~457_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~458_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~474_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~478_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~475_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~477_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~476_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~479_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~487_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~485_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~486_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~488_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~489_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~490_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~491_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~492_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~493_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~494_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~482_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~480_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~481_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~483_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~484_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~495_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~501_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~503_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~502_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~504_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~505_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~499_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~498_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~496_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~497_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~500_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~507_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~508_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~509_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~506_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~510_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~513_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~511_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~512_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~514_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~515_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~516_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~518_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~517_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~520_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~519_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~521_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~524_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~525_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~523_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~522_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~526_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~532_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~528_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~529_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~527_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~530_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~531_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~533_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~534_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~535_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~536_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~537_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~554_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~550_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~551_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~548_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~549_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~552_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~555_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~556_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~553_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~557_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~538_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~541_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~540_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~539_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~542_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~545_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~544_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~543_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~546_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~547_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~558_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~572_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~571_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~570_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~569_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~573_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~561_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~559_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~562_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~560_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~563_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~576_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~574_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~575_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~577_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~578_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~565_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~564_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~566_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~567_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~568_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~579_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~587_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~588_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~586_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~585_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~589_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~597_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~598_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~595_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~596_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~593_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~590_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~592_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~591_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~594_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~599_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~582_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~580_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~581_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~583_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~584_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~600_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~612_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~611_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~613_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~614_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~615_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~601_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~603_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~602_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~604_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~605_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~606_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~607_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~608_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~609_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~610_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~617_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~619_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~616_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~618_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~620_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~621_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~635_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~632_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~634_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~633_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~636_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~638_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~637_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~639_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~640_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~641_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~624_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~625_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~623_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~622_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~626_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~627_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~630_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~629_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~628_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~631_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~642_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~656_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~655_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~653_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~654_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~657_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~645_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~644_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~643_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~646_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~647_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~650_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~649_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~648_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~651_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~652_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~660_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~659_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~658_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~661_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~662_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~663_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~679_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~674_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~677_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~676_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~675_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~678_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~680_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~681_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~682_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~683_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~669_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~670_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~672_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~671_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~673_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~664_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~666_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~665_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~667_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~668_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~684_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~688_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~685_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~687_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~686_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~689_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~700_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~703_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~701_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~702_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~704_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~698_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~695_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~696_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~697_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~699_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~691_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~690_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~693_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~692_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~694_combout ;
wire \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~705_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~96_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~117_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~138_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~159_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~180_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~201_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~222_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~243_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~264_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~285_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~306_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~327_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~348_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~369_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~390_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~411_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~432_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~453_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~474_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~495_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~516_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~537_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~558_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~579_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~600_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~621_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~642_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~663_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~684_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~705_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~96_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~117_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~138_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~159_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~180_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~201_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~222_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~243_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~264_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~285_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~306_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~327_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~348_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~369_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~390_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~411_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~432_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~453_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~474_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~495_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~516_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~537_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~558_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~579_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~600_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~621_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~642_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~663_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~684_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~705_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \ctrl_readRegA[2]~input (
	.i(ctrl_readRegA[2]),
	.ibar(gnd),
	.o(\ctrl_readRegA[2]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[2]~input .bus_hold = "false";
defparam \ctrl_readRegA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \ctrl_readRegA[4]~input (
	.i(ctrl_readRegA[4]),
	.ibar(gnd),
	.o(\ctrl_readRegA[4]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[4]~input .bus_hold = "false";
defparam \ctrl_readRegA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \ctrl_readRegA[1]~input (
	.i(ctrl_readRegA[1]),
	.ibar(gnd),
	.o(\ctrl_readRegA[1]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[1]~input .bus_hold = "false";
defparam \ctrl_readRegA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \ctrl_readRegA[3]~input (
	.i(ctrl_readRegA[3]),
	.ibar(gnd),
	.o(\ctrl_readRegA[3]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[3]~input .bus_hold = "false";
defparam \ctrl_readRegA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~5 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~5_combout  = (\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[4]~input_o  & (!\ctrl_readRegA[1]~input_o  & \ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~5 .lut_mask = 16'h0200;
defparam \Read_portA|w_dec|WideAnd0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \ctrl_readRegA[0]~input (
	.i(ctrl_readRegA[0]),
	.ibar(gnd),
	.o(\ctrl_readRegA[0]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[0]~input .bus_hold = "false";
defparam \ctrl_readRegA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \data_writeReg[0]~input (
	.i(data_writeReg[0]),
	.ibar(gnd),
	.o(\data_writeReg[0]~input_o ));
// synopsys translate_off
defparam \data_writeReg[0]~input .bus_hold = "false";
defparam \data_writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \ctrl_reset~input (
	.i(ctrl_reset),
	.ibar(gnd),
	.o(\ctrl_reset~input_o ));
// synopsys translate_off
defparam \ctrl_reset~input .bus_hold = "false";
defparam \ctrl_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \ctrl_reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ctrl_reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl_reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ctrl_reset~inputclkctrl .clock_type = "global clock";
defparam \ctrl_reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N15
cycloneive_io_ibuf \ctrl_writeReg[3]~input (
	.i(ctrl_writeReg[3]),
	.ibar(gnd),
	.o(\ctrl_writeReg[3]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[3]~input .bus_hold = "false";
defparam \ctrl_writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \ctrl_writeReg[4]~input (
	.i(ctrl_writeReg[4]),
	.ibar(gnd),
	.o(\ctrl_writeReg[4]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[4]~input .bus_hold = "false";
defparam \ctrl_writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N8
cycloneive_io_ibuf \ctrl_writeReg[2]~input (
	.i(ctrl_writeReg[2]),
	.ibar(gnd),
	.o(\ctrl_writeReg[2]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[2]~input .bus_hold = "false";
defparam \ctrl_writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \ctrl_writeReg[0]~input (
	.i(ctrl_writeReg[0]),
	.ibar(gnd),
	.o(\ctrl_writeReg[0]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[0]~input .bus_hold = "false";
defparam \ctrl_writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \ctrl_writeReg[1]~input (
	.i(ctrl_writeReg[1]),
	.ibar(gnd),
	.o(\ctrl_writeReg[1]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[1]~input .bus_hold = "false";
defparam \ctrl_writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \ctrl_writeEnable~input (
	.i(ctrl_writeEnable),
	.ibar(gnd),
	.o(\ctrl_writeEnable~input_o ));
// synopsys translate_off
defparam \ctrl_writeEnable~input .bus_hold = "false";
defparam \ctrl_writeEnable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N6
cycloneive_lcell_comb \Write_port|w_dec|WideAnd1~0 (
// Equation(s):
// \Write_port|w_dec|WideAnd1~0_combout  = (\ctrl_writeReg[0]~input_o  & (!\ctrl_writeReg[1]~input_o  & \ctrl_writeEnable~input_o ))

	.dataa(\ctrl_writeReg[0]~input_o ),
	.datab(gnd),
	.datac(\ctrl_writeReg[1]~input_o ),
	.datad(\ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd1~0 .lut_mask = 16'h0A00;
defparam \Write_port|w_dec|WideAnd1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \Write_port|w_dec|WideAnd13 (
// Equation(s):
// \Write_port|w_dec|WideAnd13~combout  = (\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[4]~input_o  & (\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd1~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd13~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd13 .lut_mask = 16'h2000;
defparam \Write_port|w_dec|WideAnd13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N17
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \Write_port|w_dec|WideAnd4~0 (
// Equation(s):
// \Write_port|w_dec|WideAnd4~0_combout  = (!\ctrl_writeReg[0]~input_o  & (\ctrl_writeReg[2]~input_o  & (!\ctrl_writeReg[1]~input_o  & \ctrl_writeEnable~input_o )))

	.dataa(\ctrl_writeReg[0]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[1]~input_o ),
	.datad(\ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd4~0 .lut_mask = 16'h0400;
defparam \Write_port|w_dec|WideAnd4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \Write_port|w_dec|WideAnd12 (
// Equation(s):
// \Write_port|w_dec|WideAnd12~combout  = (!\ctrl_writeReg[4]~input_o  & (\ctrl_writeReg[3]~input_o  & \Write_port|w_dec|WideAnd4~0_combout ))

	.dataa(gnd),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\Write_port|w_dec|WideAnd4~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd12~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd12 .lut_mask = 16'h3000;
defparam \Write_port|w_dec|WideAnd12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N19
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~40 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~40_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~40 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~4 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~4_combout  = (!\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[4]~input_o  & (\ctrl_readRegA[1]~input_o  & \ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~4 .lut_mask = 16'h1000;
defparam \Read_portA|w_dec|WideAnd0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N4
cycloneive_lcell_comb \Write_port|w_dec|WideAnd2~0 (
// Equation(s):
// \Write_port|w_dec|WideAnd2~0_combout  = (!\ctrl_writeReg[0]~input_o  & (\ctrl_writeReg[1]~input_o  & \ctrl_writeEnable~input_o ))

	.dataa(\ctrl_writeReg[0]~input_o ),
	.datab(gnd),
	.datac(\ctrl_writeReg[1]~input_o ),
	.datad(\ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd2~0 .lut_mask = 16'h5000;
defparam \Write_port|w_dec|WideAnd2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneive_lcell_comb \Write_port|w_dec|WideAnd10 (
// Equation(s):
// \Write_port|w_dec|WideAnd10~combout  = (\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[2]~input_o  & (!\ctrl_writeReg[4]~input_o  & \Write_port|w_dec|WideAnd2~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[4]~input_o ),
	.datad(\Write_port|w_dec|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd10~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd10 .lut_mask = 16'h0200;
defparam \Write_port|w_dec|WideAnd10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N27
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N8
cycloneive_lcell_comb \Write_port|w_dec|WideAnd3~0 (
// Equation(s):
// \Write_port|w_dec|WideAnd3~0_combout  = (\ctrl_writeReg[0]~input_o  & (\ctrl_writeReg[1]~input_o  & \ctrl_writeEnable~input_o ))

	.dataa(\ctrl_writeReg[0]~input_o ),
	.datab(gnd),
	.datac(\ctrl_writeReg[1]~input_o ),
	.datad(\ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd3~0 .lut_mask = 16'hA000;
defparam \Write_port|w_dec|WideAnd3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \Write_port|w_dec|WideAnd11 (
// Equation(s):
// \Write_port|w_dec|WideAnd11~combout  = (\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[4]~input_o  & (!\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd3~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd3~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd11~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd11 .lut_mask = 16'h0200;
defparam \Write_port|w_dec|WideAnd11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N1
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~39 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~39_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~39 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~6 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~6_combout  = (\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[4]~input_o  & (\ctrl_readRegA[1]~input_o  & \ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~6 .lut_mask = 16'h2000;
defparam \Read_portA|w_dec|WideAnd0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \Write_port|w_dec|WideAnd15 (
// Equation(s):
// \Write_port|w_dec|WideAnd15~combout  = (\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[4]~input_o  & (\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd3~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd3~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd15~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd15 .lut_mask = 16'h2000;
defparam \Write_port|w_dec|WideAnd15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N1
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \Write_port|w_dec|WideAnd14 (
// Equation(s):
// \Write_port|w_dec|WideAnd14~combout  = (\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[2]~input_o  & (!\ctrl_writeReg[4]~input_o  & \Write_port|w_dec|WideAnd2~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[4]~input_o ),
	.datad(\Write_port|w_dec|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd14~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd14 .lut_mask = 16'h0800;
defparam \Write_port|w_dec|WideAnd14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N11
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~41 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~41_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~41 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~7 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~7_combout  = (!\ctrl_readRegA[2]~input_o  & (\ctrl_readRegA[4]~input_o  & (!\ctrl_readRegA[1]~input_o  & !\ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~7 .lut_mask = 16'h0004;
defparam \Read_portA|w_dec|WideAnd0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \Write_port|w_dec|WideAnd17 (
// Equation(s):
// \Write_port|w_dec|WideAnd17~combout  = (!\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[4]~input_o  & (!\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd1~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd17~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd17 .lut_mask = 16'h0400;
defparam \Write_port|w_dec|WideAnd17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N17
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \Write_port|w_dec|WideAnd16~0 (
// Equation(s):
// \Write_port|w_dec|WideAnd16~0_combout  = (\ctrl_writeReg[4]~input_o  & (!\ctrl_writeReg[1]~input_o  & !\ctrl_writeReg[0]~input_o ))

	.dataa(gnd),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[1]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd16~0 .lut_mask = 16'h000C;
defparam \Write_port|w_dec|WideAnd16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \Write_port|w_dec|WideAnd16 (
// Equation(s):
// \Write_port|w_dec|WideAnd16~combout  = (\Write_port|w_dec|WideAnd16~0_combout  & (!\ctrl_writeReg[2]~input_o  & (!\ctrl_writeReg[3]~input_o  & \ctrl_writeEnable~input_o )))

	.dataa(\Write_port|w_dec|WideAnd16~0_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd16~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd16 .lut_mask = 16'h0200;
defparam \Write_port|w_dec|WideAnd16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N3
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~42 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~42_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~42 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~43 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~43_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~40_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~39_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~41_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~42_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~40_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~39_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~41_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~42_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~43 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \Write_port|w_dec|WideAnd1 (
// Equation(s):
// \Write_port|w_dec|WideAnd1~combout  = (!\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[4]~input_o  & (!\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd1~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd1~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd1 .lut_mask = 16'h0100;
defparam \Write_port|w_dec|WideAnd1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N11
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~15 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~15_combout  = (!\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[4]~input_o  & (!\ctrl_readRegA[1]~input_o  & !\ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~15 .lut_mask = 16'h0001;
defparam \Read_portA|w_dec|WideAnd0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \Write_port|w_dec|WideAnd30 (
// Equation(s):
// \Write_port|w_dec|WideAnd30~combout  = (\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[2]~input_o  & (\ctrl_writeReg[4]~input_o  & \Write_port|w_dec|WideAnd2~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[4]~input_o ),
	.datad(\Write_port|w_dec|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd30~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd30 .lut_mask = 16'h8000;
defparam \Write_port|w_dec|WideAnd30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N25
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~14 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~14_combout  = (\ctrl_readRegA[2]~input_o  & (\ctrl_readRegA[4]~input_o  & (\ctrl_readRegA[1]~input_o  & \ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~14 .lut_mask = 16'h8000;
defparam \Read_portA|w_dec|WideAnd0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \Write_port|w_dec|WideAnd31 (
// Equation(s):
// \Write_port|w_dec|WideAnd31~combout  = (\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[4]~input_o  & (\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd3~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd3~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd31~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd31 .lut_mask = 16'h8000;
defparam \Write_port|w_dec|WideAnd31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N25
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~51 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~51_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~51 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~52 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~52_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~51_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[0].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~51_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~52 .lut_mask = 16'h8F00;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \Write_port|w_dec|WideAnd26 (
// Equation(s):
// \Write_port|w_dec|WideAnd26~combout  = (\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[2]~input_o  & (\ctrl_writeReg[4]~input_o  & \Write_port|w_dec|WideAnd2~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[4]~input_o ),
	.datad(\Write_port|w_dec|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd26~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd26 .lut_mask = 16'h2000;
defparam \Write_port|w_dec|WideAnd26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \Write_port|w_dec|WideAnd27 (
// Equation(s):
// \Write_port|w_dec|WideAnd27~combout  = (\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[4]~input_o  & (!\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd3~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd3~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd27~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd27 .lut_mask = 16'h0800;
defparam \Write_port|w_dec|WideAnd27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~12 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~12_combout  = (!\ctrl_readRegA[2]~input_o  & (\ctrl_readRegA[4]~input_o  & (\ctrl_readRegA[1]~input_o  & \ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~12 .lut_mask = 16'h4000;
defparam \Read_portA|w_dec|WideAnd0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~49 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~49_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~49 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \Write_port|w_dec|WideAnd28 (
// Equation(s):
// \Write_port|w_dec|WideAnd28~combout  = (\Write_port|w_dec|WideAnd16~0_combout  & (\ctrl_writeReg[2]~input_o  & (\ctrl_writeReg[3]~input_o  & \ctrl_writeEnable~input_o )))

	.dataa(\Write_port|w_dec|WideAnd16~0_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd28~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd28 .lut_mask = 16'h8000;
defparam \Write_port|w_dec|WideAnd28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~13 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~13_combout  = (\ctrl_readRegA[2]~input_o  & (\ctrl_readRegA[4]~input_o  & (!\ctrl_readRegA[1]~input_o  & \ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~13 .lut_mask = 16'h0800;
defparam \Read_portA|w_dec|WideAnd0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \Write_port|w_dec|WideAnd29 (
// Equation(s):
// \Write_port|w_dec|WideAnd29~combout  = (\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[4]~input_o  & (\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd1~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd29~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd29 .lut_mask = 16'h8000;
defparam \Write_port|w_dec|WideAnd29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~50 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~50_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~50 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~8 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~8_combout  = (!\ctrl_readRegA[2]~input_o  & (\ctrl_readRegA[4]~input_o  & (\ctrl_readRegA[1]~input_o  & !\ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~8 .lut_mask = 16'h0040;
defparam \Read_portA|w_dec|WideAnd0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \Write_port|w_dec|WideAnd19 (
// Equation(s):
// \Write_port|w_dec|WideAnd19~combout  = (!\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[4]~input_o  & (!\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd3~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd3~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd19~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd19 .lut_mask = 16'h0400;
defparam \Write_port|w_dec|WideAnd19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \Write_port|w_dec|WideAnd18 (
// Equation(s):
// \Write_port|w_dec|WideAnd18~combout  = (!\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[2]~input_o  & (\ctrl_writeReg[4]~input_o  & \Write_port|w_dec|WideAnd2~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[4]~input_o ),
	.datad(\Write_port|w_dec|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd18~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd18 .lut_mask = 16'h1000;
defparam \Write_port|w_dec|WideAnd18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~44 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~44_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~44 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~10 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~10_combout  = (\ctrl_readRegA[2]~input_o  & (\ctrl_readRegA[4]~input_o  & (\ctrl_readRegA[1]~input_o  & !\ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~10 .lut_mask = 16'h0080;
defparam \Read_portA|w_dec|WideAnd0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \Write_port|w_dec|WideAnd23 (
// Equation(s):
// \Write_port|w_dec|WideAnd23~combout  = (!\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[4]~input_o  & (\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd3~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd3~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd23~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd23 .lut_mask = 16'h4000;
defparam \Write_port|w_dec|WideAnd23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N25
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \Write_port|w_dec|WideAnd22 (
// Equation(s):
// \Write_port|w_dec|WideAnd22~combout  = (!\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[2]~input_o  & (\ctrl_writeReg[4]~input_o  & \Write_port|w_dec|WideAnd2~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[4]~input_o ),
	.datad(\Write_port|w_dec|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd22~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd22 .lut_mask = 16'h4000;
defparam \Write_port|w_dec|WideAnd22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N11
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~46 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~46_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~46 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~9 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~9_combout  = (\ctrl_readRegA[2]~input_o  & (\ctrl_readRegA[4]~input_o  & (!\ctrl_readRegA[1]~input_o  & !\ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~9 .lut_mask = 16'h0008;
defparam \Read_portA|w_dec|WideAnd0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \Write_port|w_dec|WideAnd21 (
// Equation(s):
// \Write_port|w_dec|WideAnd21~combout  = (!\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[4]~input_o  & (\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd1~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd21~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd21 .lut_mask = 16'h4000;
defparam \Write_port|w_dec|WideAnd21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \Write_port|w_dec|WideAnd20 (
// Equation(s):
// \Write_port|w_dec|WideAnd20~combout  = (\Write_port|w_dec|WideAnd16~0_combout  & (\ctrl_writeReg[2]~input_o  & (!\ctrl_writeReg[3]~input_o  & \ctrl_writeEnable~input_o )))

	.dataa(\Write_port|w_dec|WideAnd16~0_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd20~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd20 .lut_mask = 16'h0800;
defparam \Write_port|w_dec|WideAnd20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N11
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~45 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~45_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~45 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~11 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~11_combout  = (!\ctrl_readRegA[2]~input_o  & (\ctrl_readRegA[4]~input_o  & (!\ctrl_readRegA[1]~input_o  & \ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~11 .lut_mask = 16'h0400;
defparam \Read_portA|w_dec|WideAnd0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \Write_port|w_dec|WideAnd25 (
// Equation(s):
// \Write_port|w_dec|WideAnd25~combout  = (\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[4]~input_o  & (!\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd1~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd25~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd25 .lut_mask = 16'h0800;
defparam \Write_port|w_dec|WideAnd25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N0
cycloneive_lcell_comb \Write_port|w_dec|WideAnd24 (
// Equation(s):
// \Write_port|w_dec|WideAnd24~combout  = (\Write_port|w_dec|WideAnd16~0_combout  & (!\ctrl_writeReg[2]~input_o  & (\ctrl_writeReg[3]~input_o  & \ctrl_writeEnable~input_o )))

	.dataa(\Write_port|w_dec|WideAnd16~0_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd24~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd24 .lut_mask = 16'h2000;
defparam \Write_port|w_dec|WideAnd24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N19
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~47 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~47_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~47 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~48 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~48_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~44_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~46_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~45_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~47_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~44_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~46_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~45_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~47_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~48 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~53 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~53_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~52_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~49_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~50_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~48_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~52_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~49_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~50_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~48_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~53 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~1 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~1_combout  = (\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[4]~input_o  & (!\ctrl_readRegA[1]~input_o  & !\ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~1 .lut_mask = 16'h0002;
defparam \Read_portA|w_dec|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \Write_port|w_dec|WideAnd5 (
// Equation(s):
// \Write_port|w_dec|WideAnd5~combout  = (!\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[2]~input_o  & (\Write_port|w_dec|WideAnd1~0_combout  & !\ctrl_writeReg[4]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\Write_port|w_dec|WideAnd1~0_combout ),
	.datad(\ctrl_writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd5~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd5 .lut_mask = 16'h0040;
defparam \Write_port|w_dec|WideAnd5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N25
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N26
cycloneive_lcell_comb \Write_port|w_dec|WideAnd4 (
// Equation(s):
// \Write_port|w_dec|WideAnd4~combout  = (!\ctrl_writeReg[4]~input_o  & (!\ctrl_writeReg[3]~input_o  & \Write_port|w_dec|WideAnd4~0_combout ))

	.dataa(gnd),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\Write_port|w_dec|WideAnd4~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd4~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd4 .lut_mask = 16'h0300;
defparam \Write_port|w_dec|WideAnd4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N11
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~35 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~35_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~35 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~2 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~2_combout  = (\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[4]~input_o  & (\ctrl_readRegA[1]~input_o  & !\ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~2 .lut_mask = 16'h0020;
defparam \Read_portA|w_dec|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \Write_port|w_dec|WideAnd7 (
// Equation(s):
// \Write_port|w_dec|WideAnd7~combout  = (!\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[4]~input_o  & (\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd3~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd3~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd7~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd7 .lut_mask = 16'h1000;
defparam \Write_port|w_dec|WideAnd7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \Write_port|w_dec|WideAnd6 (
// Equation(s):
// \Write_port|w_dec|WideAnd6~combout  = (!\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[2]~input_o  & (!\ctrl_writeReg[4]~input_o  & \Write_port|w_dec|WideAnd2~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[4]~input_o ),
	.datad(\Write_port|w_dec|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd6~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd6 .lut_mask = 16'h0400;
defparam \Write_port|w_dec|WideAnd6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N19
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~36 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~36_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~36 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~3 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~3_combout  = (!\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[4]~input_o  & (!\ctrl_readRegA[1]~input_o  & \ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~3 .lut_mask = 16'h0100;
defparam \Read_portA|w_dec|WideAnd0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \Write_port|w_dec|WideAnd9 (
// Equation(s):
// \Write_port|w_dec|WideAnd9~combout  = (\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[4]~input_o  & (!\ctrl_writeReg[2]~input_o  & \Write_port|w_dec|WideAnd1~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\Write_port|w_dec|WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd9~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd9 .lut_mask = 16'h0200;
defparam \Write_port|w_dec|WideAnd9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N25
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \Write_port|w_dec|WideAnd8~0 (
// Equation(s):
// \Write_port|w_dec|WideAnd8~0_combout  = (\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[2]~input_o  & (!\ctrl_writeReg[4]~input_o  & \ctrl_writeEnable~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[4]~input_o ),
	.datad(\ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd8~0 .lut_mask = 16'h0200;
defparam \Write_port|w_dec|WideAnd8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneive_lcell_comb \Write_port|w_dec|WideAnd8 (
// Equation(s):
// \Write_port|w_dec|WideAnd8~combout  = (!\ctrl_writeReg[0]~input_o  & (!\ctrl_writeReg[1]~input_o  & \Write_port|w_dec|WideAnd8~0_combout ))

	.dataa(\ctrl_writeReg[0]~input_o ),
	.datab(gnd),
	.datac(\ctrl_writeReg[1]~input_o ),
	.datad(\Write_port|w_dec|WideAnd8~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd8~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd8 .lut_mask = 16'h0500;
defparam \Write_port|w_dec|WideAnd8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N19
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~37 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~37_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~37 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \Write_port|w_dec|WideAnd2 (
// Equation(s):
// \Write_port|w_dec|WideAnd2~combout  = (!\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[2]~input_o  & (!\ctrl_writeReg[4]~input_o  & \Write_port|w_dec|WideAnd2~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[4]~input_o ),
	.datad(\Write_port|w_dec|WideAnd2~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd2~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd2 .lut_mask = 16'h0100;
defparam \Write_port|w_dec|WideAnd2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N11
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \Read_portA|w_dec|WideAnd0~0 (
// Equation(s):
// \Read_portA|w_dec|WideAnd0~0_combout  = (!\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[4]~input_o  & (\ctrl_readRegA[1]~input_o  & !\ctrl_readRegA[3]~input_o )))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[4]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|w_dec|WideAnd0~0 .lut_mask = 16'h0010;
defparam \Read_portA|w_dec|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N2
cycloneive_lcell_comb \Write_port|w_dec|WideAnd3 (
// Equation(s):
// \Write_port|w_dec|WideAnd3~combout  = (!\ctrl_writeReg[3]~input_o  & (!\ctrl_writeReg[2]~input_o  & (!\ctrl_writeReg[4]~input_o  & \Write_port|w_dec|WideAnd3~0_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[4]~input_o ),
	.datad(\Write_port|w_dec|WideAnd3~0_combout ),
	.cin(gnd),
	.combout(\Write_port|w_dec|WideAnd3~combout ),
	.cout());
// synopsys translate_off
defparam \Write_port|w_dec|WideAnd3 .lut_mask = 16'h0100;
defparam \Write_port|w_dec|WideAnd3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N1
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[0].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[0].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[0].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~34 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~34_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~34 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~38 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~38_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~35_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~36_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~37_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~34_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~35_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~36_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~37_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~34_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~38 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~54 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~54_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~43_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~53_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~38_combout ))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~43_combout ),
	.datab(gnd),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~53_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~38_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~54 .lut_mask = 16'hA000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \data_writeReg[1]~input (
	.i(data_writeReg[1]),
	.ibar(gnd),
	.o(\data_writeReg[1]~input_o ));
// synopsys translate_off
defparam \data_writeReg[1]~input .bus_hold = "false";
defparam \data_writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y38_N23
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N21
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~55 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~55_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~55 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N9
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N19
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~58 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~58_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~58 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N21
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N23
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~56 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~56_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~56 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N13
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~57 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~57_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~57 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~59 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~59_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~55_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~58_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~56_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~57_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~55_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~58_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~56_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~57_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~59 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N27
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N25
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~68 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~68_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~68 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~65 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~65_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~65 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N9
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N3
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~66 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~66_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~66 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N23
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N21
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~67 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~67_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~67 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~69 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~69_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~68_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~65_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~66_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~67_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~68_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~65_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~66_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~67_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~69 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N23
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N13
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~63 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~63_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~63 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N31
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N29
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~62 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~62_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~62 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~60 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~60_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~60 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N27
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N17
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~61 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~61_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~61 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~64 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~64_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~63_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~62_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~60_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~61_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~63_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~62_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~60_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~61_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~64 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~73 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~73_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~73 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N15
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~70 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~70_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~70 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N23
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~71 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~71_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~71 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[1].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[1].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[1].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~72 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~72_combout  = ((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(gnd),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~72 .lut_mask = 16'hDD55;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~74 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~74_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~73_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~70_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~71_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~72_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~73_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~70_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~71_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~72_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~74 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~75 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~75_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~59_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~69_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~64_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~74_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~59_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~69_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~64_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~74_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~75 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cycloneive_io_ibuf \data_writeReg[2]~input (
	.i(data_writeReg[2]),
	.ibar(gnd),
	.o(\data_writeReg[2]~input_o ));
// synopsys translate_off
defparam \data_writeReg[2]~input .bus_hold = "false";
defparam \data_writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y40_N17
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~91 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~91_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~91 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N31
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N21
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~87 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~87_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~87 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~86 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~86_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~86 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N1
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N27
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~88 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~88_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~88 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N29
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N7
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~89 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~89_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~89 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~90 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~90_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~87_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~86_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~88_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~89_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~87_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~86_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~88_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~89_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~90 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~93 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~93_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datab(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~93 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~94 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~94_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~93_combout  & (((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~93_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~94 .lut_mask = 16'hD500;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~92 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~92_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~92 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~95 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~95_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~91_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~90_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~94_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~92_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~91_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~90_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~94_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~92_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~95 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N3
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N9
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~76 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~76_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~76 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~78 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~78_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~78 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N13
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N7
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~79 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~79_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~79 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N3
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~77 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~77_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~77 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~80 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~80_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~76_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~78_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~79_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~77_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~76_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~78_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~79_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~77_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~80 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N21
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N7
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~82 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~82_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~82 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N25
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N11
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~84 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~84_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~84 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~81 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~81_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~81 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N27
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N9
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[2].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[2].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[2].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~83 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~83_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~83 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~85 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~85_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~82_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~84_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~81_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~83_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~82_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~84_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~81_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~83_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~85 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~96 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~96_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~95_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~80_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~85_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~95_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~80_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~85_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~96 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[2]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \data_writeReg[3]~input (
	.i(data_writeReg[3]),
	.ibar(gnd),
	.o(\data_writeReg[3]~input_o ));
// synopsys translate_off
defparam \data_writeReg[3]~input .bus_hold = "false";
defparam \data_writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~115 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~115_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~115 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N23
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N13
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~112 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~112_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~112_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~112 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~114 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~114_combout  = ((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[3].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(gnd),
	.datab(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Read_portA|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~114 .lut_mask = 16'hC0FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N9
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N19
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~113 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~113_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~113_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~113 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~116 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~116_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~115_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~112_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~114_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~113_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~115_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~112_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~114_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~113_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~116_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~116 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N29
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N7
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~98 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~98_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~98 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N31
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N29
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~97 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~97_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~97 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N1
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N3
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~99 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~99_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~99 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~100 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~100_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~100 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~101 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~101_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~98_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~97_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~99_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~100_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~98_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~97_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~99_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~100_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~101 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N25
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N19
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~108 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~108_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~108_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~108 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N31
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N29
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~109 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~109_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~109_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~109 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~107 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~107_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~107 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N1
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N19
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~110 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~110_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~110 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~111 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~111_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~108_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~109_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~107_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~110_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~108_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~109_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~107_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~110_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~111_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~111 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N29
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N31
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~105 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~105_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~105 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N25
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N3
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~103 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~103_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~103 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N31
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N5
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~102 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~102_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~102 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N19
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N21
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[3].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[3].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[3].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~104 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~104_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~104 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~106 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~106_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~105_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~103_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~102_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~104_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~105_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~103_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~102_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~104_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~106_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~106 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~117 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~117_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~116_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~101_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~111_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~106_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~116_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~101_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~111_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~106_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~117_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~117 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[3]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \data_writeReg[4]~input (
	.i(data_writeReg[4]),
	.ibar(gnd),
	.o(\data_writeReg[4]~input_o ));
// synopsys translate_off
defparam \data_writeReg[4]~input .bus_hold = "false";
defparam \data_writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y45_N31
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N13
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~129 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~129_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~129_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~129 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N9
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N3
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~130 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~130_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~130_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~130 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~128 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~128_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~128_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~128 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N31
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N21
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~131 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~131_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~131_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~131 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~132 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~132_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~129_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~130_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~128_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~131_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~129_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~130_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~128_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~131_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~132_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~132 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N27
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N1
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~133 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~133_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~133_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~133 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N13
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~135 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~135_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~135_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~135 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~136 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~136_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~135_combout  & (((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~135_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~136_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~136 .lut_mask = 16'hC444;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N13
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N7
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~134 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~134_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~134_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~134 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~137 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~137_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~132_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~133_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~136_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~134_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~132_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~133_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~136_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~134_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~137_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~137 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N27
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N9
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~126 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~126_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~126_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~126 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~123 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~123_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~123_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~123 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N17
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N19
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~124 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~124_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~124_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~124 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N15
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N13
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~125 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~125_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~125_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~125 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~127 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~127_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~126_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~123_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~124_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~125_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~126_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~123_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~124_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~125_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~127_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~127 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N19
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N17
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~118 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~118_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~118 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N5
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~120 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~120_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~120_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~120 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N27
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~119 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~119_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~119_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~119 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N31
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N5
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[4].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[4].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[4].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~121 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~121_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~121_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~121 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~122 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~122_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~118_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~120_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~119_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~121_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~118_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~120_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~119_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~121_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~122 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~138 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~138_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~137_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~127_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~122_combout ))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~137_combout ),
	.datab(gnd),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~127_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~122_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~138_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~138 .lut_mask = 16'hA000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[4]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \data_writeReg[5]~input (
	.i(data_writeReg[5]),
	.ibar(gnd),
	.o(\data_writeReg[5]~input_o ));
// synopsys translate_off
defparam \data_writeReg[5]~input .bus_hold = "false";
defparam \data_writeReg[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y39_N1
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N25
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N27
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~156 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~156_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~156_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~156 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~157 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~157_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~156_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[5].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~156_combout ),
	.datac(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~157_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~157 .lut_mask = 16'h8C0C;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N9
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N3
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~152 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~152_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~152_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~152 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N27
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~149 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~149_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~149_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~149 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N13
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N7
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~151 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~151_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~151_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~151 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N29
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N7
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~150 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~150_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~150_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~150 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~153 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~153_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~152_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~149_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~151_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~150_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~152_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~149_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~151_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~150_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~153_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~153 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N17
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N3
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~155 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~155_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~155_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~155 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N5
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N7
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~154 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~154_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~154_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~154 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~158 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~158_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~157_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~153_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~155_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~154_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~157_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~153_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~155_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~154_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~158_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~158 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N1
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N11
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~141 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~141_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~141_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~141 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N15
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N5
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~139 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~139_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~139_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~139 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N13
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N31
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~140 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~140_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~140_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~140 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N1
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N3
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~142 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~142_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~142_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~142 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~143 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~143_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~141_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~139_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~140_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~142_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~141_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~139_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~140_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~142_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~143_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~143 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N15
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N1
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~145 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~145_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~145_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~145 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N17
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N19
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~144 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~144_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~144_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~144 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N17
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N3
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~146 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~146_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~146_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~146 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N5
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N7
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[5].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[5].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[5].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~147 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~147_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~147_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~147 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~148 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~148_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~145_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~144_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~146_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~147_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~145_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~144_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~146_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~147_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~148_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~148 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~159 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~159_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~158_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~143_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~148_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~158_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~143_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~148_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~159_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~159 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[5]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N8
cycloneive_io_ibuf \data_writeReg[6]~input (
	.i(data_writeReg[6]),
	.ibar(gnd),
	.o(\data_writeReg[6]~input_o ));
// synopsys translate_off
defparam \data_writeReg[6]~input .bus_hold = "false";
defparam \data_writeReg[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y38_N31
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~170 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~170_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~170_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~170 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N13
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N15
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~173 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~173_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~173_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~173 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~171 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~171_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~171_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~171 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N13
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N27
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~172 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~172_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~172_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~172 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~174 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~174_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~170_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~173_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~171_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~172_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~170_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~173_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~171_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~172_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~174 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N1
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N19
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~168 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~168_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~168_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~168 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N3
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N1
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~165 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~165_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~165_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~165 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N23
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N21
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~167 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~167_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~167_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~167 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N13
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N7
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~166 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~166_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~166_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~166 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~169 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~169_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~168_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~165_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~167_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~166_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~168_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~165_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~167_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~166_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~169_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~169 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N9
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N3
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~175 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~175_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~175 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N31
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N29
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~176 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~176_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~176 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N3
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~177 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~177_combout  = ((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datac(gnd),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~177_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~177 .lut_mask = 16'hBB33;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N15
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N13
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~178 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~178_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datab(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~178 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~179 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~179_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~175_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~176_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~177_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~178_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~175_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~176_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~177_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~178_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~179_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~179 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N23
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N17
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~163 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~163_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~163_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~163 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N25
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N11
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~162 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~162_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~162_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~162 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N1
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N3
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~161 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~161_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~161_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~161 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N27
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N25
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[6].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[6].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[6].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~160 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~160_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~160_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~160 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~164 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~164_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~163_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~162_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~161_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~160_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~163_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~162_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~161_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~160_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~164_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~164 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~180 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~180_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~174_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~169_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~179_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~164_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~174_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~169_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~179_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~164_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~180 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N8
cycloneive_io_ibuf \data_writeReg[7]~input (
	.i(data_writeReg[7]),
	.ibar(gnd),
	.o(\data_writeReg[7]~input_o ));
// synopsys translate_off
defparam \data_writeReg[7]~input .bus_hold = "false";
defparam \data_writeReg[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y44_N1
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N19
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~182 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~182_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~182_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~182 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N29
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N7
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~183 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~183_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~183_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~183 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N3
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~181 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~181_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~181_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~181 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N15
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N29
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~184 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~184_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~184_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~184 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~185 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~185_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~182_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~183_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~181_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~184_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~182_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~183_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~181_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~184_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~185_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~185 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N3
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N1
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~191 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~191_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~191_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~191 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~192 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~192_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~192_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~192 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N25
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~193 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~193_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~193_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~193 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~194 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~194_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~194_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~194 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~195 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~195_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~191_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~192_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~193_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~194_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~191_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~192_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~193_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~194_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~195_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~195 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N31
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N21
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~196 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~196_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~196_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~196 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N27
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N1
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~197 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~197_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~197_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~197 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N3
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N1
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~199 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~199_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~199_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~199 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N13
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~198 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~198_combout  = ((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(gnd),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~198_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~198 .lut_mask = 16'hA0FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~200 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~200_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~196_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~197_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~199_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~198_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~196_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~197_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~199_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~198_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~200_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~200 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N25
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N19
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~188 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~188_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~188_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~188 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N25
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N3
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~189 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~189_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~189_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~189 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N1
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N11
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~187 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~187_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~187_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~187 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N27
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N25
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[7].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[7].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[7].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~186 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~186_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~186_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~186 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~190 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~190_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~188_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~189_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~187_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~186_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~188_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~189_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~187_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~186_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~190_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~190 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~201 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~201_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~185_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~195_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~200_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~190_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~185_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~195_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~200_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~190_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~201_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~201 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[7]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \data_writeReg[8]~input (
	.i(data_writeReg[8]),
	.ibar(gnd),
	.o(\data_writeReg[8]~input_o ));
// synopsys translate_off
defparam \data_writeReg[8]~input .bus_hold = "false";
defparam \data_writeReg[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y43_N31
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N13
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~203 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~203_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~203_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~203 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~202 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~202_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~202_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~202 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N27
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N1
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~204 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~204_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~204_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~204 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N21
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~205 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~205_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~205_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~205 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~206 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~206_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~203_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~202_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~204_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~205_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~203_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~202_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~204_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~205_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~206_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~206 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N27
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N29
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~207 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~207_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~207_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~207 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N29
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N23
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~208 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~208_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~208_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~208 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~209 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~209_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~209_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~209 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N7
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~210 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~210_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~210_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~210 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~211 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~211_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~207_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~208_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~209_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~210_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~207_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~208_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~209_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~210_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~211_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~211 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N31
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N25
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~217 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~217_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~217_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~217 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N7
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N21
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~219 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~219_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~219_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~219 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N25
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~220 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~220_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~219_combout  & (((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~219_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~220_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~220 .lut_mask = 16'hC444;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N5
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N15
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~218 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~218_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~218_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~218 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N17
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N19
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~213 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~213_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~213_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~213 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N19
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N17
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~215 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~215_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~215_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~215 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N15
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N13
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~212 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~212_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~212_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~212 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N21
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[8].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[8].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[8].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~214 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~214_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~214_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~214 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~216 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~216_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~213_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~215_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~212_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~214_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~213_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~215_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~212_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~214_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~216_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~216 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~221 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~221_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~217_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~220_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~218_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~216_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~217_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~220_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~218_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~216_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~221_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~221 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~222 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~222_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~206_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~211_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~221_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~206_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~211_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~221_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~222_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~222 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[8]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \data_writeReg[9]~input (
	.i(data_writeReg[9]),
	.ibar(gnd),
	.o(\data_writeReg[9]~input_o ));
// synopsys translate_off
defparam \data_writeReg[9]~input .bus_hold = "false";
defparam \data_writeReg[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y39_N25
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N11
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~239 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~239_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~239_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~239 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N29
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~238 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~238_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~238_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~238 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N23
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N19
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~240 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~240_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~240_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~240 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~241 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~241_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~240_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[9].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~240_combout ),
	.datac(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~241_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~241 .lut_mask = 16'h8C0C;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N9
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~233 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~233_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~233_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~233 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N23
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N29
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~236 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~236_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~236_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~236 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N23
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N29
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~234 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~234_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~234_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~234 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N25
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N11
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~235 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~235_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~235_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~235 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~237 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~237_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~233_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~236_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~234_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~235_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~233_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~236_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~234_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~235_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~237_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~237 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~242 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~242_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~239_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~238_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~241_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~237_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~239_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~238_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~241_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~237_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~242_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~242 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N15
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N29
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~228 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~228_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~228_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~228 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N17
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N11
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~231 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~231_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~231_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~231 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N31
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~230 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~230_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~230_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~230 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N9
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N3
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~229 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~229_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~229_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~229 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~232 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~232_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~228_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~231_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~230_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~229_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~228_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~231_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~230_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~229_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~232_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~232 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N15
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N21
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~225 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~225_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~225_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~225 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N27
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~226 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~226_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~226_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~226 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N27
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N25
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~224 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~224_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~224_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~224 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[9].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[9].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[9].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~223 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~223_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~223_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~223 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~227 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~227_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~225_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~226_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~224_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~223_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~225_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~226_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~224_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~223_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~227_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~227 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~243 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~243_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~242_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~232_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~227_combout ))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~242_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~232_combout ),
	.datac(gnd),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~227_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~243_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~243 .lut_mask = 16'h8800;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[9]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N8
cycloneive_io_ibuf \data_writeReg[10]~input (
	.i(data_writeReg[10]),
	.ibar(gnd),
	.o(\data_writeReg[10]~input_o ));
// synopsys translate_off
defparam \data_writeReg[10]~input .bus_hold = "false";
defparam \data_writeReg[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~249 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~249_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~249_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~249 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N31
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N21
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~252 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~252_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~252_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~252 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N27
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N13
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~250 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~250_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~250_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~250 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N13
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N11
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~251 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~251_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~251_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~251 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~253 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~253_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~249_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~252_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~250_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~251_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~249_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~252_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~250_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~251_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~253_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~253 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N23
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N29
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~254 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~254_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~254_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~254 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N3
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N1
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~257 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~257_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~257_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~257 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N5
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N11
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~255 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~255_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~255_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~255 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N23
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N29
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~256 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~256_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~256_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~256 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~258 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~258_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~254_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~257_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~255_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~256_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~254_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~257_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~255_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~256_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~258_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~258 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N11
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N31
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N29
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~261 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~261_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~261_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~261 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~262 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~262_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~261_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[10].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~261_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Read_portA|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~262_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~262 .lut_mask = 16'h80CC;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N11
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~260 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~260_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~260_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~260 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N17
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~259 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~259_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~259_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~259 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~263 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~263_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~258_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~262_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~260_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~259_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~258_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~262_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~260_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~259_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~263_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~263 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N5
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N15
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~245 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~245_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~245_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~245 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N19
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~246 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~246_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~246_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~246 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N31
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~244 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~244_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~244_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~244 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N15
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N1
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[10].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[10].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[10].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~247 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~247_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~247_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~247 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~248 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~248_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~245_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~246_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~244_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~247_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~245_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~246_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~244_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~247_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~248_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~248 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~264 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~264_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~253_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~263_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~248_combout ))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~253_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~263_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~248_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~264_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~264 .lut_mask = 16'h8080;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[10]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \data_writeReg[11]~input (
	.i(data_writeReg[11]),
	.ibar(gnd),
	.o(\data_writeReg[11]~input_o ));
// synopsys translate_off
defparam \data_writeReg[11]~input .bus_hold = "false";
defparam \data_writeReg[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y44_N17
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N27
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~266 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~266_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~266_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~266 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N23
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~268 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~268_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~268_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~268 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N31
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N5
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~267 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~267_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~267_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~267 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~265 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~265_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~265_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~265 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~269 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~269_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~266_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~268_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~267_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~265_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~266_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~268_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~267_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~265_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~269_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~269 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N23
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N9
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~270 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~270_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~270_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~270 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~272 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~272_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~272_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~272 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N7
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N1
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~271 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~271_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~271_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~271 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N19
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N13
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~273 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~273_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~273_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~273 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~274 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~274_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~270_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~272_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~271_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~273_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~270_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~272_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~271_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~273_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~274_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~274 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N9
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~282 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~282_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~282_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~282 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N15
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~283 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~283_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~282_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[11].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~282_combout ),
	.datab(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Read_portA|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~283_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~283 .lut_mask = 16'h80AA;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N31
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N5
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~280 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~280_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~280_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~280 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N13
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~281 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~281_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~281_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~281 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N7
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N1
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~276 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~276_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~276_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~276 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N9
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N3
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~278 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~278_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~278_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~278 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N19
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N17
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~275 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~275_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~275_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~275 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N17
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N19
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[11].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[11].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[11].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~277 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~277_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~277_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~277 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~279 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~279_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~276_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~278_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~275_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~277_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~276_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~278_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~275_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~277_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~279_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~279 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~284 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~284_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~283_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~280_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~281_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~279_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~283_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~280_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~281_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~279_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~284_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~284 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~285 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~285_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~269_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~274_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~284_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~269_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~274_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~284_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~285_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~285 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[11]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \data_writeReg[12]~input (
	.i(data_writeReg[12]),
	.ibar(gnd),
	.o(\data_writeReg[12]~input_o ));
// synopsys translate_off
defparam \data_writeReg[12]~input .bus_hold = "false";
defparam \data_writeReg[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y43_N27
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N29
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~294 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~294_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~294_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~294 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N21
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N23
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~293 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~293_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~293_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~293 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N3
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N13
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~291 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~291_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~291_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~291 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N1
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N3
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~292 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~292_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~292_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~292 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~295 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~295_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~294_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~293_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~291_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~292_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~294_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~293_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~291_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~292_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~295_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~295 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N27
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N27
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~303 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~303_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~303_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~303 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~304 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~304_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~303_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[12].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datab(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~303_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~304_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~304 .lut_mask = 16'hD500;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N1
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~302 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~302_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~13_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~302_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~302 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N11
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~301 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~301_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~301_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~301 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N17
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N19
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~298 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~298_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~298_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~298 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N15
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N5
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~299 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~299_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datab(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~299_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~299 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~297 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~297_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~297_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~297 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~296 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~296_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~296_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~296 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~300 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~300_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~298_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~299_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~297_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~296_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~298_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~299_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~297_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~296_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~300_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~300 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~305 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~305_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~304_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~302_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~301_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~300_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~304_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~302_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~301_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~300_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~305_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~305 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N3
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~288 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~288_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~288_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~288 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N13
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~289 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~289_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~289_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~289 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~287 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~287_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~287_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~287 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[12].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[12].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[12].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~286 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~286_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~286_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~286 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~290 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~290_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~288_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~289_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~287_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~286_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~288_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~289_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~287_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~286_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~290_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~290 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~306 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~306_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~295_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~305_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~290_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~295_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~305_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~290_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~306_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~306 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[12]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \data_writeReg[13]~input (
	.i(data_writeReg[13]),
	.ibar(gnd),
	.o(\data_writeReg[13]~input_o ));
// synopsys translate_off
defparam \data_writeReg[13]~input .bus_hold = "false";
defparam \data_writeReg[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~312 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~312_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~312_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~312 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N25
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N3
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~315 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~315_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~315_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~315 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N7
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N5
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~313 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~313_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~313_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~313 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N27
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N29
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~314 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~314_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~314_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~314 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~316 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~316_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~312_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~315_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~313_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~314_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~312_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~315_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~313_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~314_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~316_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~316 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N13
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N15
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~319 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~319_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~319_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~319 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N27
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N9
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~318 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~318_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~318_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~318 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N15
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N17
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~320 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~320_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~320_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~320 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N13
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N7
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~317 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~317_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~317_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~317 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~321 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~321_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~319_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~318_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~320_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~317_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~319_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~318_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~320_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~317_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~321_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~321 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N23
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~322 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~322_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~322_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~322 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N15
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~323 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~323_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~323_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~323 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~324 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~324_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~324_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~324 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~325 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~325_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~324_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[13].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~324_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~325_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~325 .lut_mask = 16'hB300;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~326 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~326_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~321_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~322_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~323_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~325_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~321_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~322_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~323_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~325_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~326_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~326 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N17
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N3
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~310 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~310_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~310_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~310 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~307 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~307_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~307_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~307 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N5
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N23
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~309 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~309_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~309_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~309 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[13].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[13].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[13].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~308 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~308_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~308_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~308 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~311 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~311_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~310_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~307_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~309_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~308_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~310_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~307_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~309_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~308_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~311_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~311 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~327 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~327_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~316_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~326_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~311_combout ))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~316_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~326_combout ),
	.datac(gnd),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~311_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~327_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~327 .lut_mask = 16'h8800;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[13]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \data_writeReg[14]~input (
	.i(data_writeReg[14]),
	.ibar(gnd),
	.o(\data_writeReg[14]~input_o ));
// synopsys translate_off
defparam \data_writeReg[14]~input .bus_hold = "false";
defparam \data_writeReg[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y39_N23
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N21
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~344 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~344_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~344_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~344 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N21
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N23
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N5
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~345 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~345_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~345_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~345 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~346 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~346_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~345_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[14].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~345_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~346_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~346 .lut_mask = 16'hB300;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N25
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N19
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~343 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~343_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~343_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~343 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N17
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N19
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~340 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~340_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~340_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~340 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~338 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~338_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~338_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~338 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N27
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N9
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~339 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~339_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~339_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~339 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N17
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N11
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~341 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~341_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~341_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~341 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~342 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~342_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~340_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~338_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~339_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~341_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~340_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~338_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~339_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~341_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~342_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~342 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~347 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~347_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~344_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~346_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~343_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~342_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~344_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~346_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~343_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~342_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~347_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~347 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N11
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N29
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~328 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~328_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~328_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~328 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N11
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N21
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~330 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~330_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~330_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~330 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N1
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N19
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~329 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~329_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~329_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~329 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N27
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N29
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~331 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~331_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~331_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~331 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~332 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~332_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~328_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~330_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~329_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~331_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~328_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~330_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~329_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~331_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~332_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~332 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N15
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N21
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~336 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~336_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~336_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~336 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N31
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N13
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~333 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~333_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~333_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~333 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N31
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N21
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~334 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~334_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~334_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~334 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N5
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N7
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[14].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[14].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[14].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~335 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~335_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~335_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~335 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~337 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~337_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~336_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~333_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~334_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~335_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~336_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~333_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~334_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~335_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~337_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~337 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~348 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~348_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~347_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~332_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~337_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~347_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~332_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~337_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~348_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~348 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[14]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \data_writeReg[15]~input (
	.i(data_writeReg[15]),
	.ibar(gnd),
	.o(\data_writeReg[15]~input_o ));
// synopsys translate_off
defparam \data_writeReg[15]~input .bus_hold = "false";
defparam \data_writeReg[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y41_N23
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~352 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~352_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~352 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N27
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N1
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~349 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~349_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~349 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N15
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N29
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~350 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~350_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~350 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N23
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N13
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~351 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~351_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~351 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~353 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~353_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~352_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~349_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~350_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~351_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~352_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~349_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~350_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~351_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~353 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N19
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~364 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~364_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~364 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N29
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~366 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~366_combout  = ((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(gnd),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~366 .lut_mask = 16'hDD55;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N5
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N7
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~367 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~367_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~367 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N29
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N23
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~365 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~365_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~365 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~368 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~368_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~364_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~366_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~367_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~365_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~364_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~366_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~367_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~365_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~368 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N7
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N13
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~357 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~357_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~357 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N27
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N29
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~356 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~356_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~356 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N25
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N3
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~354 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~354_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~354 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N11
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N9
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~355 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~355_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~355 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~358 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~358_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~357_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~356_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~354_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~355_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~357_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~356_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~354_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~355_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~358 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N25
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N3
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~361 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~361_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~361 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N27
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N25
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~359 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~359_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~359 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N1
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N19
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~362 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~362_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~362 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N23
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N13
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[15].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[15].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[15].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~360 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~360_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~360 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~363 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~363_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~361_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~359_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~362_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~360_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~361_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~359_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~362_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~360_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~363 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~369 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~369_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~353_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~368_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~358_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~363_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~353_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~368_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~358_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~363_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~369 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \data_writeReg[16]~input (
	.i(data_writeReg[16]),
	.ibar(gnd),
	.o(\data_writeReg[16]~input_o ));
// synopsys translate_off
defparam \data_writeReg[16]~input .bus_hold = "false";
defparam \data_writeReg[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y42_N25
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N3
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~387 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~387_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~387_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~387 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~388 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~388_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~387_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[16].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~387_combout ),
	.datac(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~388_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~388 .lut_mask = 16'h8C0C;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N9
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N19
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~386 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~386_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~386_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~386 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N21
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N23
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~382 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~382_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~382_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~382 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N31
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N13
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~383 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~383_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~383_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~383 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N23
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N5
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~380 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~380_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~380_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~380 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N11
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N1
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~381 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~381_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~381_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~381 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~384 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~384_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~382_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~383_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~380_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~381_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~382_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~383_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~380_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~381_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~384_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~384 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N23
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~385 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~385_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~385_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~385 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~389 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~389_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~388_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~386_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~384_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~385_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~388_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~386_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~384_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~385_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~389_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~389 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N27
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N29
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~378 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~378_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~378_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~378 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~375 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~375_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~375_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~375 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N15
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~376 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~376_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~376_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~376 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N31
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~377 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~377_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~377_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~377 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~379 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~379_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~378_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~375_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~376_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~377_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~378_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~375_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~376_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~377_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~379_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~379 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N27
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N13
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~372 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~372_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~372_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~372 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N1
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~370 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~370_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~370_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~370 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N19
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~373 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~373_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~373_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~373 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[16].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[16].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[16].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~371 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~371_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~371_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~371 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~374 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~374_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~372_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~370_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~373_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~371_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~372_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~370_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~373_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~371_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~374_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~374 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~390 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~390_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~389_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~379_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~374_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~389_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~379_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~374_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~390_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~390 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[16]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \data_writeReg[17]~input (
	.i(data_writeReg[17]),
	.ibar(gnd),
	.o(\data_writeReg[17]~input_o ));
// synopsys translate_off
defparam \data_writeReg[17]~input .bus_hold = "false";
defparam \data_writeReg[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y38_N3
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~398 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~398_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~398_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~398 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N17
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N19
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~397 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~397_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~397_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~397 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N11
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~399 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~399_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~399_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~399 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N15
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~396 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~396_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~396_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~396 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~400 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~400_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~398_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~397_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~399_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~396_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~398_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~397_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~399_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~396_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~400_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~400 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N27
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~406 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~406_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~406_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~406 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N19
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~409 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~409_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~409_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~409 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N31
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~407 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~407_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~407_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~407 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~408 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~408_combout  = ((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(gnd),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~408_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~408 .lut_mask = 16'hDD55;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~410 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~410_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~406_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~409_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~407_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~408_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~406_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~409_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~407_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~408_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~410_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~410 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N5
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N7
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~394 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~394_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~394_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~394 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~393 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~393_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~393_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~393 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N15
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~391 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~391_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~391_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~391 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~392 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~392_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~392_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~392 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~395 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~395_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~394_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~393_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~391_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~392_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~394_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~393_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~391_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~392_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~395_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~395 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N17
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N27
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~403 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~403_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~403_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~403 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N1
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N3
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~401 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~401_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~401_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~401 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N25
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N19
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~404 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~404_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~404_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~404 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N29
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N7
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[17].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[17].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[17].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~402 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~402_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~402_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~402 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~405 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~405_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~403_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~401_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~404_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~402_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~403_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~401_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~404_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~402_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~405_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~405 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~411 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~411_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~400_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~410_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~395_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~405_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~400_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~410_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~395_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~405_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~411_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~411 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[17]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \data_writeReg[18]~input (
	.i(data_writeReg[18]),
	.ibar(gnd),
	.o(\data_writeReg[18]~input_o ));
// synopsys translate_off
defparam \data_writeReg[18]~input .bus_hold = "false";
defparam \data_writeReg[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y40_N29
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N3
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~417 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~417_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~417_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~417 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N9
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N31
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~419 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~419_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~419_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~419 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N23
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N21
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~420 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~420_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~420_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~420 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N11
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N21
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~418 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~418_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~418_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~418 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~421 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~421_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~417_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~419_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~420_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~418_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~417_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~419_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~420_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~418_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~421_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~421 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N27
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~412 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~412_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~412_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~412 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N19
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N29
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~414 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~414_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~414_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~414 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N3
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~415 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~415_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~415_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~415 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~413 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~413_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~413_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~413 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~416 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~416_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~412_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~414_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~415_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~413_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~412_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~414_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~415_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~413_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~416_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~416 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N17
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~428 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~428_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~428_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~428 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N21
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N29
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~427 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~427_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~427_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~427 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N25
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N19
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~429 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~429_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~429_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~429 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N15
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~430 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~430_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~429_combout  & (((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~429_combout ),
	.datac(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~430_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~430 .lut_mask = 16'h8C0C;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N25
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N31
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~425 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~425_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~425_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~425 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N25
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N3
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~423 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~423_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~423_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~423 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N31
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N5
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~424 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~424_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~424_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~424 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N15
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N21
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[18].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[18].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[18].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~422 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~422_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~422_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~422 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~426 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~426_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~425_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~423_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~424_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~422_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~425_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~423_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~424_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~422_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~426_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~426 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~431 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~431_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~428_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~427_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~430_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~426_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~428_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~427_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~430_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~426_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~431_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~431 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~432 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~432_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~421_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~416_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~431_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~421_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~416_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~431_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~432_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~432 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[18]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \data_writeReg[19]~input (
	.i(data_writeReg[19]),
	.ibar(gnd),
	.o(\data_writeReg[19]~input_o ));
// synopsys translate_off
defparam \data_writeReg[19]~input .bus_hold = "false";
defparam \data_writeReg[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~450 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~450_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~450_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~450 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N9
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~451 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~451_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~450_combout  & (((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~450_combout ),
	.datab(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~451_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~451 .lut_mask = 16'hA222;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N19
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~449 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~449_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~449_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~449 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N17
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N19
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~443 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~443_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~443_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~443 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N11
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N1
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~445 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~445_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~445_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~445 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N9
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N7
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~446 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~446_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~446_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~446 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N15
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N5
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~444 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~444_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~444_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~444 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~447 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~447_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~443_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~445_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~446_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~444_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~443_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~445_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~446_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~444_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~447_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~447 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~448 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~448_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~448_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~448 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~452 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~452_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~451_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~449_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~447_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~448_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~451_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~449_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~447_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~448_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~452_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~452 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N23
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~439 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~439_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~439_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~439 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N15
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N1
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~440 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~440_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~440_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~440 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N23
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N17
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~441 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~441_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~441_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~441 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N11
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N25
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~438 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~438_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~438_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~438 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~442 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~442_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~439_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~440_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~441_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~438_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~439_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~440_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~441_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~438_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~442_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~442 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N27
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~436 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~436_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~436_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~436 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N7
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~433 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~433_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~433_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~433 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~434 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~434_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~434_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~434 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N15
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[19].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[19].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[19].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~435 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~435_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~435_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~435 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~437 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~437_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~436_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~433_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~434_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~435_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~436_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~433_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~434_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~435_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~437_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~437 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~453 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~453_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~452_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~442_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~437_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~452_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~442_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~437_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~453_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~453 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[19]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N1
cycloneive_io_ibuf \data_writeReg[20]~input (
	.i(data_writeReg[20]),
	.ibar(gnd),
	.o(\data_writeReg[20]~input_o ));
// synopsys translate_off
defparam \data_writeReg[20]~input .bus_hold = "false";
defparam \data_writeReg[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y44_N17
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N19
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~465 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~465_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~465_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~465 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N15
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N13
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~466 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~466_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~466_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~466 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N11
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~467 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~467_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~467_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~467 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N11
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~464 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~464_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~464_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~464 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~468 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~468_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~465_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~466_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~467_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~464_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~465_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~466_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~467_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~464_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~468_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~468 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N3
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~469 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~469_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~469_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~469 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N19
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~471 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~471_combout  = ((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[20].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(gnd),
	.datab(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datac(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~471_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~471 .lut_mask = 16'hCF0F;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N25
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N13
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~472 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~472_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~472_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~472 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N17
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~470 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~470_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~470_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~470 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~473 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~473_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~469_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~471_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~472_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~470_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~469_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~471_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~472_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~470_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~473_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~473 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N27
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N25
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~460 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~460_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~460_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~460 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N15
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N29
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~459 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~459_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~459_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~459 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~461 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~461_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~461_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~461 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N17
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N19
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~462 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~462_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~462_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~462 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~463 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~463_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~460_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~459_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~461_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~462_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~460_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~459_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~461_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~462_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~463_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~463 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N31
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N13
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~457 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~457_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~457_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~457 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N9
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N3
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~454 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~454_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~454_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~454 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N3
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~455 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~455_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~455_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~455 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N19
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[20].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[20].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[20].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~456 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~456_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~456_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~456 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~458 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~458_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~457_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~454_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~455_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~456_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~457_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~454_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~455_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~456_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~458_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~458 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~474 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~474_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~468_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~473_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~463_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~458_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~468_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~473_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~463_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~458_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~474_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~474 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[20]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \data_writeReg[21]~input (
	.i(data_writeReg[21]),
	.ibar(gnd),
	.o(\data_writeReg[21]~input_o ));
// synopsys translate_off
defparam \data_writeReg[21]~input .bus_hold = "false";
defparam \data_writeReg[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y44_N31
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N17
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~488 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~488_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~488_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~488 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N13
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N7
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~487 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~487_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~487_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~487 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~485 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~485_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~485_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~485 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N27
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~486 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~486_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~486_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~486 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~489 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~489_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~488_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~487_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~485_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~486_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~488_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~487_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~485_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~486_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~489_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~489 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~491 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~491_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~491_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~491 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N23
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~490 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~490_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~490_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~490 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N25
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N23
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N31
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~492 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~492_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~492_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~492 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~493 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~493_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~492_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[21].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~492_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~493_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~493 .lut_mask = 16'hB030;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~494 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~494_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~489_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~491_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~490_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~493_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~489_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~491_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~490_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~493_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~494_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~494 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N15
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~483 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~483_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~483_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~483 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N5
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N23
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~481 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~481_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~481_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~481 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N27
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N9
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~480 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~480_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~480_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~480 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N17
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N19
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~482 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~482_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~482_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~482 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~484 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~484_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~483_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~481_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~480_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~482_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~483_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~481_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~480_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~482_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~484_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~484 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N23
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N29
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~475 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~475_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~475_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~475 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N25
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N3
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~476 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~476_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~476_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~476 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N1
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~478 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~478_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~478_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~478 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N19
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N21
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[21].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[21].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[21].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~477 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~477_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~477_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~477 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~479 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~479_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~475_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~476_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~478_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~477_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~475_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~476_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~478_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~477_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~479_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~479 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~495 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~495_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~494_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~484_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~479_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~494_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~484_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~479_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~495_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~495 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[21]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \data_writeReg[22]~input (
	.i(data_writeReg[22]),
	.ibar(gnd),
	.o(\data_writeReg[22]~input_o ));
// synopsys translate_off
defparam \data_writeReg[22]~input .bus_hold = "false";
defparam \data_writeReg[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y45_N11
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N25
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~499 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~499_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~499_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~499 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N21
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N7
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~497 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~497_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~497_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~497 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N17
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N19
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~496 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~496_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~496_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~496 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N23
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N9
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~498 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~498_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~498_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~498 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~500 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~500_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~499_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~497_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~496_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~498_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~499_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~497_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~496_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~498_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~500_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~500 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N17
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~511 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~511_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~511_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~511 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N13
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N15
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~513 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~513_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~513_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~513 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N9
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~514 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~514_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~513_combout  & (((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~513_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~514_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~514 .lut_mask = 16'h80CC;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N27
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N1
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~508 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~508_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~508_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~508 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N5
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N27
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~509 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~509_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~509_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~509 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~506 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~506_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~506_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~506 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N5
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N31
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~507 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~507_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~507_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~507 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~510 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~510_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~508_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~509_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~506_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~507_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~508_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~509_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~506_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~507_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~510_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~510 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N25
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N19
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~512 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~512_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~512_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~512 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~515 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~515_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~511_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~514_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~510_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~512_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~511_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~514_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~510_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~512_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~515_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~515 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N19
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~501 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~501_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~501_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~501 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N29
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N23
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~503 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~503_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~503_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~503 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N5
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~504 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~504_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~504_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~504 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N21
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N23
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[22].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[22].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[22].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~502 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~502_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~502_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~502 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~505 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~505_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~501_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~503_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~504_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~502_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~501_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~503_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~504_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~502_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~505_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~505 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~516 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~516_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~500_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~515_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~505_combout ))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~500_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~515_combout ),
	.datac(gnd),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~505_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~516_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~516 .lut_mask = 16'h8800;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[22]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \data_writeReg[23]~input (
	.i(data_writeReg[23]),
	.ibar(gnd),
	.o(\data_writeReg[23]~input_o ));
// synopsys translate_off
defparam \data_writeReg[23]~input .bus_hold = "false";
defparam \data_writeReg[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y42_N25
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N11
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~524 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~524_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~524_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~524 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N25
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N11
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~523 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~523_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~523_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~523 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N23
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N21
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~522 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~522_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~522_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~522 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N1
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N3
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~525 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~525_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~525_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~525 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~526 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~526_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~524_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~523_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~522_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~525_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~524_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~523_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~522_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~525_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~526_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~526 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N31
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N5
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~529 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~529_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~529_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~529 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N11
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N29
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~530 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~530_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~530_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~530 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N1
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N19
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~528 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~528_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~528_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~528 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N15
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~527 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~527_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~527_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~527 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~531 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~531_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~529_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~530_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~528_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~527_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~529_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~530_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~528_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~527_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~531_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~531 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N23
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N29
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~519 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~519_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~519_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~519 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N7
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N13
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~517 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~517_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~517_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~517 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N15
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N21
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~520 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~520_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~520_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~520 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N27
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N17
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~518 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~518_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~518_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~518 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~521 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~521_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~519_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~517_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~520_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~518_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~519_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~517_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~520_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~518_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~521_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~521 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N7
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~535 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~535_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~535_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~535 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N13
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~534 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~534_combout  = ((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[23].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~534_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~534 .lut_mask = 16'h8F8F;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~532 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~532_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~532_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~532 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N29
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N31
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[23].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[23].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[23].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~533 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~533_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~533_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~533 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~536 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~536_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~535_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~534_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~532_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~533_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~535_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~534_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~532_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~533_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~536_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~536 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~537 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~537_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~526_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~531_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~521_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~536_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~526_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~531_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~521_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~536_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~537_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~537 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[23]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \data_writeReg[24]~input (
	.i(data_writeReg[24]),
	.ibar(gnd),
	.o(\data_writeReg[24]~input_o ));
// synopsys translate_off
defparam \data_writeReg[24]~input .bus_hold = "false";
defparam \data_writeReg[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y44_N27
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N1
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~538 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~538_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~538_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~538 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N27
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N9
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~541 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~541_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~541_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~541 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N11
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N29
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~540 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~540_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~540_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~540 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N23
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N29
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~539 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~539_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~539_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~539 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~542 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~542_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~538_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~541_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~540_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~539_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~538_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~541_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~540_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~539_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~542_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~542 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N15
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N13
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~545 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~545_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~545_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~545 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N15
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N13
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~544 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~544_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~544_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~544 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N23
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N21
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~543 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~543_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~543_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~543 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N23
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N13
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~546 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~546_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~546_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~546 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~547 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~547_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~545_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~544_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~543_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~546_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~545_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~544_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~543_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~546_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~547_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~547 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N9
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~548 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~548_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~548_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~548 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N9
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N3
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~550 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~550_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~550_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~550 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N17
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~549 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~549_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~549_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~549 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N23
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N1
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~551 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~551_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~551_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~551 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~552 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~552_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~548_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~550_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~549_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~551_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~548_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~550_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~549_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~551_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~552_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~552 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N31
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~555 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~555_combout  = ((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(gnd),
	.datab(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~555_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~555 .lut_mask = 16'hF333;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N27
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N29
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~556 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~556_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~556_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~556 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N27
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N17
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~554 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~554_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~554_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~554 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N5
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[24].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[24].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[24].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~553 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~553_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~553_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~553 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~557 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~557_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~555_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~556_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~554_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~553_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~555_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~556_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~554_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~553_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~557_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~557 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~558 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~558_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~542_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~547_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~552_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~557_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~542_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~547_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~552_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~557_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~558_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~558 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[24]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \data_writeReg[25]~input (
	.i(data_writeReg[25]),
	.ibar(gnd),
	.o(\data_writeReg[25]~input_o ));
// synopsys translate_off
defparam \data_writeReg[25]~input .bus_hold = "false";
defparam \data_writeReg[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~569 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~569_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~569_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~569 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N11
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N13
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~570 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~570_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~570_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~570 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N23
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N29
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~572 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~572_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~572_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~572 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N9
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N19
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~571 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~571_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~571_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~571 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~573 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~573_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~569_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~570_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~572_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~571_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~569_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~570_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~572_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~571_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~573_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~573 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N25
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N27
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~567 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~567_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~567_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~567 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N27
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~565 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~565_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~565_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~565 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N1
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N27
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~566 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~566_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~566_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~566 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N15
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~564 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~564_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~564_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~564 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~568 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~568_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~567_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~565_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~566_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~564_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~567_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~565_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~566_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~564_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~568_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~568 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N9
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N19
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~560 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~560_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~560_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~560 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N25
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N3
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~561 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~561_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~561_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~561 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N31
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N5
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~562 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~562_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~562_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~562 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N5
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N7
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~559 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~559_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~559_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~559 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~563 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~563_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~560_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~561_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~562_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~559_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~560_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~561_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~562_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~559_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~563_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~563 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N13
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~576 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~576_combout  = ((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(gnd),
	.datab(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~576_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~576 .lut_mask = 16'hF333;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N27
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N21
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~574 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~574_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~574_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~574 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N15
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N5
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~575 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~575_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~575_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~575 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N31
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N17
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[25].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[25].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[25].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~577 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~577_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~577_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~577 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~578 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~578_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~576_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~574_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~575_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~577_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~576_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~574_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~575_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~577_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~578_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~578 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~579 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~579_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~573_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~568_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~563_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~578_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~573_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~568_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~563_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~578_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~579_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~579 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[25]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \data_writeReg[26]~input (
	.i(data_writeReg[26]),
	.ibar(gnd),
	.o(\data_writeReg[26]~input_o ));
// synopsys translate_off
defparam \data_writeReg[26]~input .bus_hold = "false";
defparam \data_writeReg[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y44_N15
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N13
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~582 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~582_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~582_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~582 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N25
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N19
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~580 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~580_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~580_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~580 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N11
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~581 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~581_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~581_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~581 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N17
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N3
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~583 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~583_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~583_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~583 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~584 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~584_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~582_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~580_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~581_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~583_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~582_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~580_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~581_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~583_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~584_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~584 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N15
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N21
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~588 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~588_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~588_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~588 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~585 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~585_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~585_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~585 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N7
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N5
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~587 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~587_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~587_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~587 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~586 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~586_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~586_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~586 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~589 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~589_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~588_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~585_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~587_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~586_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~588_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~585_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~587_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~586_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~589_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~589 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N23
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~591 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~591_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~591_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~591 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N27
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~590 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~590_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~590_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~590 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N9
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N3
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~592 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~592_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~592_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~592 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~593 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~593_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~593_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~593 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~594 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~594_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~591_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~590_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~592_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~593_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~591_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~590_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~592_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~593_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~594_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~594 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N17
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~595 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~595_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~595_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~595 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~597 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~597_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~597_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~597 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N11
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~598 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~598_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~597_combout  & (((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~597_combout ),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~598_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~598 .lut_mask = 16'hD050;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N1
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N3
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[26].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[26].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[26].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~596 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~596_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~596_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~596 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~599 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~599_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~594_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~595_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~598_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~596_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~594_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~595_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~598_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~596_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~599_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~599 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~600 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~600_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~584_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~589_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~599_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~584_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~589_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~599_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~600_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~600 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[26]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \data_writeReg[27]~input (
	.i(data_writeReg[27]),
	.ibar(gnd),
	.o(\data_writeReg[27]~input_o ));
// synopsys translate_off
defparam \data_writeReg[27]~input .bus_hold = "false";
defparam \data_writeReg[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y44_N23
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N21
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~601 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~601_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~601_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~601 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N23
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N13
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~604 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~604_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~604_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~604 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N23
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~603 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~603_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~603_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~603 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~602 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~602_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~602_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~602 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~605 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~605_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~601_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~604_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~603_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~602_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~601_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~604_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~603_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~602_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~605_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~605 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N21
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~619 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~619_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~619_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~619 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N3
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~616 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~616_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~616_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~616 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N11
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~618 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~618_combout  = ((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datac(gnd),
	.datad(\Read_portA|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~618_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~618 .lut_mask = 16'h88FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N13
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N7
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~617 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~617_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~617_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~617 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~620 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~620_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~619_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~616_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~618_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~617_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~619_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~616_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~618_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~617_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~620_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~620 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N13
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N23
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~606 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~606_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~606_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~606 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N9
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N3
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~608 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~608_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~608_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~608 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~607 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~607_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~607_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~607 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N9
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N11
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~609 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~609_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~609_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~609 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~610 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~610_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~606_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~608_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~607_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~609_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~606_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~608_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~607_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~609_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~610_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~610 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~614 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~614_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~614_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~614 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N31
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~613 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~613_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~613_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~613 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N23
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N9
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~612 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~612_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~612_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~612 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[27].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[27].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[27].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~611 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~611_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~611_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~611 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~615 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~615_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~614_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~613_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~612_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~611_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~614_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~613_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~612_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~611_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~615_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~615 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~621 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~621_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~605_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~620_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~610_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~615_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~605_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~620_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~610_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~615_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~621_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~621 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[27]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \data_writeReg[28]~input (
	.i(data_writeReg[28]),
	.ibar(gnd),
	.o(\data_writeReg[28]~input_o ));
// synopsys translate_off
defparam \data_writeReg[28]~input .bus_hold = "false";
defparam \data_writeReg[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~637 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~637_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~637_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~637 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N11
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N9
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~638 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~638_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~638_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~638 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N7
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~633 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~633_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~633_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~633 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N1
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~634 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~634_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~634_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~634 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~635 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~635_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~635_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~635 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~632 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~632_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~632_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~632 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~636 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~636_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~633_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~634_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~635_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~632_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~633_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~634_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~635_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~632_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~636_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~636 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N7
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~639 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~639_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~639_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~639 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N17
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~640 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~640_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~639_combout  & (((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~639_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~640_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~640 .lut_mask = 16'h8A0A;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~641 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~641_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~637_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~638_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~636_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~640_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~637_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~638_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~636_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~640_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~641_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~641 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N29
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N7
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~630 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~630_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~630_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~630 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~629 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~629_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~629_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~629 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N25
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~627 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~627_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~627_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~627 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N31
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N25
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~628 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~628_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~628_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~628 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~631 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~631_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~630_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~629_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~627_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~628_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~630_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~629_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~627_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~628_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~631_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~631 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N1
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N19
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~625 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~625_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~625_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~625 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N31
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N13
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~624 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~624_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~624_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~624 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N29
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N23
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~623 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~623_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~623_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~623 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N9
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N3
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[28].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[28].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[28].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~622 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~622_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~622_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~622 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~626 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~626_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~625_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~624_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~623_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~622_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~625_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~624_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~623_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~622_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~626_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~626 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~642 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~642_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~641_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~631_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~626_combout ))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~641_combout ),
	.datab(gnd),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~631_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~626_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~642_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~642 .lut_mask = 16'hA000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[28]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \data_writeReg[29]~input (
	.i(data_writeReg[29]),
	.ibar(gnd),
	.o(\data_writeReg[29]~input_o ));
// synopsys translate_off
defparam \data_writeReg[29]~input .bus_hold = "false";
defparam \data_writeReg[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N7
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~649 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~649_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~649_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~649 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N21
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N31
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~650 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~650_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~650_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~650 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~648 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~648_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~648_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~648 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N5
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N19
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~651 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~651_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datab(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~651_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~651 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~652 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~652_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~649_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~650_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~648_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~651_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~649_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~650_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~648_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~651_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~652_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~652 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N13
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N7
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~653 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~653_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~653_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~653 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N15
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N29
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~655 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~655_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~655_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~655 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N29
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N3
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~654 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~654_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~9_combout ),
	.datab(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~654_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~654 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N3
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N21
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~656 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~656_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~656_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~656 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~657 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~657_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~653_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~655_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~654_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~656_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~653_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~655_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~654_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~656_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~657_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~657 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N23
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N21
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~659 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~659_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~659_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~659 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N21
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~660 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~660_combout  = ((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\Read_portA|w_dec|WideAnd0~15_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datac(gnd),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~660_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~660 .lut_mask = 16'hBB33;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N31
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N21
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~658 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~658_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datab(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~658_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~658 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N3
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N21
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~661 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~661_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~661_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~661 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~662 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~662_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~659_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~660_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~658_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~661_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~659_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~660_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~658_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~661_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~662_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~662 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N17
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N19
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~644 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~644_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~644_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~644 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N31
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N29
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~643 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~643_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~643_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~643 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N9
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N27
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~645 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~645_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~645_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~645 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N7
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N29
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[29].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[29].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[29].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~646 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~646_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~646_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~646 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~647 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~647_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~644_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~643_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~645_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~646_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~644_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~643_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~645_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~646_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~647_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~647 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~663 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~663_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~652_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~657_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~662_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~647_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~652_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~657_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~662_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~647_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~663_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~663 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[29]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N22
cycloneive_io_ibuf \data_writeReg[30]~input (
	.i(data_writeReg[30]),
	.ibar(gnd),
	.o(\data_writeReg[30]~input_o ));
// synopsys translate_off
defparam \data_writeReg[30]~input .bus_hold = "false";
defparam \data_writeReg[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y41_N19
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N17
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~669 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~669_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~669_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~669 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N29
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N19
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~671 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~671_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~671_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~671 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N31
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~672 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~672_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~672_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~672 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N27
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N29
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~670 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~670_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~670_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~670 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~673 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~673_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~669_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~671_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~672_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~670_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~669_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~671_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~672_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~670_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~673_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~673 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N19
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N21
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~666 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~666_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~666_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~666 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N1
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N11
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~665 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~665_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~665_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~665 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N31
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N21
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~664 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~664_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~664_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~664 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N15
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N29
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~667 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~667_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~667_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~667 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~668 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~668_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~666_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~665_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~664_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~667_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~666_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~665_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~664_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~667_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~668_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~668 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N23
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N17
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~677 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~677_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~677_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~677 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N21
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N7
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~676 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~676_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~676_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~676 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N31
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N29
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~674 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~674_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~674_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~674 .lut_mask = 16'hF3BB;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N31
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N21
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~675 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~675_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~675_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~675 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~678 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~678_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~677_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~676_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~674_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~675_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~677_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~676_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~674_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~675_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~678_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~678 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N21
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~680 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~680_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~680_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~680 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~679 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~679_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~679_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~679 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~681 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~681_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datab(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~681_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~681 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N25
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[30].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[30].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[30].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~682 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~682_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~681_combout  & (((\ctrl_readRegA[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~681_combout ),
	.datab(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~682_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~682 .lut_mask = 16'hA222;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~683 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~683_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~678_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~680_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~679_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~682_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~678_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~680_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~679_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~682_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~683_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~683 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~684 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~684_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~673_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~668_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~683_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~673_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~668_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~683_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~684_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~684 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[30]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \data_writeReg[31]~input (
	.i(data_writeReg[31]),
	.ibar(gnd),
	.o(\data_writeReg[31]~input_o ));
// synopsys translate_off
defparam \data_writeReg[31]~input .bus_hold = "false";
defparam \data_writeReg[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y42_N15
dffeas \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd27~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N11
dffeas \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd26~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~700 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~700_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~12_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~700_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~700 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N21
dffeas \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd19~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N7
dffeas \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd18~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~695 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~695_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~695_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~695 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N17
dffeas \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd23~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N19
dffeas \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~697 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~697_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~697_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~697 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N21
dffeas \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd24~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N27
dffeas \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N26
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~698 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~698_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~698_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~698 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N15
dffeas \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N21
dffeas \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd21~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~696 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~696_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~696_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~696 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~699 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~699_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~695_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~697_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~698_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~696_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~695_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~697_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~698_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~696_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~699_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~699 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N13
dffeas \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd31~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N21
dffeas \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd30~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~702 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~702_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~702_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~702 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~703 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~703_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~702_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[31].dffe_inst|q~q  & \ctrl_readRegA[0]~input_o )) # 
// (!\Read_portA|w_dec|WideAnd0~15_combout )))

	.dataa(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datab(\Read_portA|w_dec|WideAnd0~15_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~702_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~703_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~703 .lut_mask = 16'hB030;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N15
dffeas \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd28~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~701 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~701_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~13_combout ),
	.datab(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~701_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~701 .lut_mask = 16'hF5DD;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~704 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~704_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~700_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~699_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~703_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~701_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~700_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~699_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~703_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~701_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~704_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~704 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N31
dffeas \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N29
dffeas \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd13~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~691 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~691_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~5_combout )

	.dataa(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~691_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~691 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N1
dffeas \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N11
dffeas \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~690 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~690_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~690_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~690 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~692 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~692_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~692_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~692 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N13
dffeas \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N7
dffeas \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd16~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~693 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~693_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Read_portA|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~693_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~693 .lut_mask = 16'hF7B3;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~694 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~694_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~691_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~690_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~692_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~693_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~691_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~690_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~692_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~693_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~694_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~694 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~688 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~688_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~688_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~688 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~685 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~685_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~685_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~685 .lut_mask = 16'hE4FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~687 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~687_combout  = ((\ctrl_readRegA[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegA[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portA|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portA|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~687_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~687 .lut_mask = 16'hF7D5;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[31].dffe_inst|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Write_port|w_dec|WideAnd5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[31].dffe_inst|q .is_wysiwyg = "true";
defparam \Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[31].dffe_inst|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~686 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~686_combout  = ((\ctrl_readRegA[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegA[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portA|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Read_portA|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~686_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~686 .lut_mask = 16'hE2FF;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~689 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~689_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~688_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~685_combout  & 
// (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~687_combout  & \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~686_combout )))

	.dataa(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~688_combout ),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~685_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~687_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~686_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~689_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~689 .lut_mask = 16'h8000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N2
cycloneive_lcell_comb \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~705 (
// Equation(s):
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~705_combout  = (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~704_combout  & (\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~694_combout  & 
// \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~689_combout ))

	.dataa(gnd),
	.datab(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~704_combout ),
	.datac(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~694_combout ),
	.datad(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~689_combout ),
	.cin(gnd),
	.combout(\Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~705_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~705 .lut_mask = 16'hC000;
defparam \Read_portA|_32_tristate_parallel[0].trib32_inst|out[31]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \ctrl_readRegB[0]~input (
	.i(ctrl_readRegB[0]),
	.ibar(gnd),
	.o(\ctrl_readRegB[0]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[0]~input .bus_hold = "false";
defparam \ctrl_readRegB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \ctrl_readRegB[1]~input (
	.i(ctrl_readRegB[1]),
	.ibar(gnd),
	.o(\ctrl_readRegB[1]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[1]~input .bus_hold = "false";
defparam \ctrl_readRegB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \ctrl_readRegB[2]~input (
	.i(ctrl_readRegB[2]),
	.ibar(gnd),
	.o(\ctrl_readRegB[2]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[2]~input .bus_hold = "false";
defparam \ctrl_readRegB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \ctrl_readRegB[4]~input (
	.i(ctrl_readRegB[4]),
	.ibar(gnd),
	.o(\ctrl_readRegB[4]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[4]~input .bus_hold = "false";
defparam \ctrl_readRegB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \ctrl_readRegB[3]~input (
	.i(ctrl_readRegB[3]),
	.ibar(gnd),
	.o(\ctrl_readRegB[3]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[3]~input .bus_hold = "false";
defparam \ctrl_readRegB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~7 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~7_combout  = (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[2]~input_o  & (\ctrl_readRegB[4]~input_o  & !\ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~7 .lut_mask = 16'h0010;
defparam \Read_portB|w_dec|WideAnd0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~42 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~42_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~42 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~5 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~5_combout  = (!\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[4]~input_o  & \ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~5 .lut_mask = 16'h0400;
defparam \Read_portB|w_dec|WideAnd0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~40 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~40_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~40 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~6 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~6_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[4]~input_o  & \ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~6 .lut_mask = 16'h0800;
defparam \Read_portB|w_dec|WideAnd0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~41 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~41_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~41 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~4 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~4_combout  = (\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[4]~input_o  & \ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~4 .lut_mask = 16'h0200;
defparam \Read_portB|w_dec|WideAnd0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~39 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~39_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~39 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~43 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~43_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~42_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~40_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~41_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~39_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~42_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~40_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~41_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~39_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~43 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~15 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~15_combout  = (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[4]~input_o  & !\ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~15 .lut_mask = 16'h0001;
defparam \Read_portB|w_dec|WideAnd0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~14 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~14_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[2]~input_o  & (\ctrl_readRegB[4]~input_o  & \ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~14 .lut_mask = 16'h8000;
defparam \Read_portB|w_dec|WideAnd0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~51 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~51_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datab(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~51 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~52 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~52_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~51_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~51_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~52 .lut_mask = 16'hB300;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~12 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~12_combout  = (\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[2]~input_o  & (\ctrl_readRegB[4]~input_o  & \ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~12 .lut_mask = 16'h2000;
defparam \Read_portB|w_dec|WideAnd0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~49 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~49_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~49 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~13 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~13_combout  = (!\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[2]~input_o  & (\ctrl_readRegB[4]~input_o  & \ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~13 .lut_mask = 16'h4000;
defparam \Read_portB|w_dec|WideAnd0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~50 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~50_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~13_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~50 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~8 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~8_combout  = (\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[2]~input_o  & (\ctrl_readRegB[4]~input_o  & !\ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~8 .lut_mask = 16'h0020;
defparam \Read_portB|w_dec|WideAnd0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~44 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~44_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~44 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~10 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~10_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[2]~input_o  & (\ctrl_readRegB[4]~input_o  & !\ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~10 .lut_mask = 16'h0080;
defparam \Read_portB|w_dec|WideAnd0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~46 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~46_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~46 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~11 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~11_combout  = (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[2]~input_o  & (\ctrl_readRegB[4]~input_o  & \ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~11 .lut_mask = 16'h1000;
defparam \Read_portB|w_dec|WideAnd0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~47 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~47_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~47 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~9 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~9_combout  = (!\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[2]~input_o  & (\ctrl_readRegB[4]~input_o  & !\ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~9 .lut_mask = 16'h0040;
defparam \Read_portB|w_dec|WideAnd0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~45 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~45_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~45 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~48 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~48_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~44_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~46_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~47_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~45_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~44_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~46_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~47_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~45_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~48 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~53 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~53_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~52_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~49_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~50_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~48_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~52_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~49_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~50_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~48_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~53 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~1 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~1_combout  = (!\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[4]~input_o  & !\ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~1 .lut_mask = 16'h0004;
defparam \Read_portB|w_dec|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~35 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~35_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~35 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~0 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~0_combout  = (\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[4]~input_o  & !\ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~0 .lut_mask = 16'h0002;
defparam \Read_portB|w_dec|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~34 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~34_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~34 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~2 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~2_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[4]~input_o  & !\ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~2 .lut_mask = 16'h0008;
defparam \Read_portB|w_dec|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~36 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~36_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~36 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \Read_portB|w_dec|WideAnd0~3 (
// Equation(s):
// \Read_portB|w_dec|WideAnd0~3_combout  = (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[4]~input_o  & \ctrl_readRegB[3]~input_o )))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\ctrl_readRegB[4]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|w_dec|WideAnd0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|w_dec|WideAnd0~3 .lut_mask = 16'h0100;
defparam \Read_portB|w_dec|WideAnd0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~37 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~37_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[0].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[0].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~37 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~38 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~38_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~35_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~34_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~36_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~37_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~35_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~34_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~36_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~37_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~38 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~54 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~54_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~43_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~53_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~38_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~43_combout ),
	.datab(gnd),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~53_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~38_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~54 .lut_mask = 16'hA000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~68 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~68_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~68 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~67 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~67_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~67 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~66 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~66_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~66 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~65 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~65_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~65 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~69 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~69_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~68_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~67_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~66_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~65_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~68_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~67_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~66_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~65_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~69 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~71 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~71_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~13_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~71 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~70 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~70_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~70 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~72 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~72_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~72 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~73 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~73_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~72_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~72_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~73 .lut_mask = 16'h80CC;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~74 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~74_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~69_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~71_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~70_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~73_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~69_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~71_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~70_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~73_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~74 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~56 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~56_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~56 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~55 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~55_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~55 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~58 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~58_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~58 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~57 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~57_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~57 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~59 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~59_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~56_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~55_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~58_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~57_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~56_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~55_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~58_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~57_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~59 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~63 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~63_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~63 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~61 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~61_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~61 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~62 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~62_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[1].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~62 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~60 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~60_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[1].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~60 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~64 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~64_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~63_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~61_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~62_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~60_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~63_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~61_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~62_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~60_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~64 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~75 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~75_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~74_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~59_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~64_combout ))

	.dataa(gnd),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~74_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~59_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~64_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~75 .lut_mask = 16'hC000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~81 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~81_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~81 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~82 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~82_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~82 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~83 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~83_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~83 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~84 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~84_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~84 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~85 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~85_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~81_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~82_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~83_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~84_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~81_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~82_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~83_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~84_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~85 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~76 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~76_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~76 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~78 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~78_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~78 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~79 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~79_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~79 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~77 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~77_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~77 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~80 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~80_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~76_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~78_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~79_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~77_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~76_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~78_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~79_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~77_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~80 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~91 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~91_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~91 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~92 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~92_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~92 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~86 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~86_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~86 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~88 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~88_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~88 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~89 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~89_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~89 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~87 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~87_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~87 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~90 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~90_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~86_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~88_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~89_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~87_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~86_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~88_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~89_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~87_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~90 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~93 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~93_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~93 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~94 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~94_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~93_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[2].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~93_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[2].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~94 .lut_mask = 16'h80CC;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~95 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~95_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~91_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~92_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~90_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~94_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~91_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~92_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~90_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~94_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~95 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~96 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~96_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~85_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~80_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~95_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~85_combout ),
	.datab(gnd),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~80_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~95_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~96 .lut_mask = 16'hA000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[2]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~99 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~99_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~99 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~97 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~97_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~97 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~98 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~98_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~98 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~100 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~100_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~100 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~101 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~101_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~99_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~97_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~98_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~100_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~99_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~97_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~98_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~100_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~101 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~112 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~112_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~112_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~112 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~113 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~113_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~113_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~113 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~114 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~114_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~114_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~114 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~115 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~115_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~114_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~114_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~115_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~115 .lut_mask = 16'h80CC;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~110 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~110_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~110 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~109 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~109_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~109_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~109 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~108 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~108_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~108_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~108 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~107 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~107_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~107 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~111 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~111_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~110_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~109_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~108_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~107_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~110_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~109_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~108_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~107_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~111_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~111 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~116 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~116_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~112_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~113_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~115_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~111_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~112_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~113_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~115_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~111_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~116_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~116 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~103 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~103_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~103 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~104 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~104_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~104 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~105 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~105_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~105 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~102 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~102_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[3].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[3].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~102 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~106 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~106_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~103_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~104_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~105_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~102_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~103_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~104_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~105_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~102_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~106_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~106 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~117 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~117_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~101_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~116_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~106_combout ))

	.dataa(gnd),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~101_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~116_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~106_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~117_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~117 .lut_mask = 16'hC000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[3]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~126 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~126_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~126_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~126 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~124 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~124_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~124_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~124 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~123 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~123_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~123_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~123 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~125 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~125_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~125_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~125 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~127 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~127_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~126_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~124_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~123_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~125_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~126_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~124_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~123_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~125_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~127_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~127 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~118 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~118_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~118 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~120 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~120_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~120_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~120 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~121 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~121_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~121_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~121 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~119 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~119_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~119_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~119 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~122 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~122_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~118_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~120_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~121_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~119_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~118_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~120_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~121_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~119_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~122 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~128 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~128_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~128_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~128 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~129 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~129_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~129_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~129 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~131 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~131_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~131_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~131 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~130 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~130_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~130_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~130 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~132 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~132_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~128_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~129_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~131_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~130_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~128_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~129_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~131_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~130_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~132_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~132 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~134 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~134_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~134_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~134 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~135 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~135_combout  = ((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[4].dffe_inst|q~q )) # (!\Read_portB|w_dec|WideAnd0~15_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(gnd),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~135_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~135 .lut_mask = 16'hA0FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~133 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~133_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~133_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~133 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~136 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~136_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[4].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~136_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~136 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~137 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~137_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~134_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~135_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~133_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~136_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~134_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~135_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~133_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~136_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~137_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~137 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~138 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~138_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~127_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~122_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~132_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~137_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~127_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~122_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~132_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~137_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~138_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~138 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[4]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~151 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~151_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~151_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~151 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~150 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~150_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~150_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~150 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~149 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~149_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~149_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~149 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~152 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~152_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~152_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~152 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~153 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~153_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~151_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~150_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~149_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~152_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~151_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~150_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~149_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~152_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~153_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~153 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~154 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~154_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~154_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~154 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~156 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~156_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~156_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~156 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~157 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~157_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~156_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[5].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~156_combout ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~157_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~157 .lut_mask = 16'hA222;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~155 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~155_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~155_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~155 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~158 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~158_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~153_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~154_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~157_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~155_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~153_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~154_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~157_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~155_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~158_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~158 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~140 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~140_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~140_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~140 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~139 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~139_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~139_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~139 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~142 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~142_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~142_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~142 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~141 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~141_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~141_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~141 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~143 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~143_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~140_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~139_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~142_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~141_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~140_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~139_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~142_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~141_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~143_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~143 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~146 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~146_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~146_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~146 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~147 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~147_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~147_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~147 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~145 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~145_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~145_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~145 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~144 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~144_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[5].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[5].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~144_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~144 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~148 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~148_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~146_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~147_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~145_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~144_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~146_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~147_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~145_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~144_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~148_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~148 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~159 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~159_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~158_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~143_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~148_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~158_combout ),
	.datab(gnd),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~143_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~148_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~159_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~159 .lut_mask = 16'hA000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[5]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~166 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~166_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~166_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~166 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~165 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~165_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~165_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~165 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~168 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~168_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~168_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~168 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~167 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~167_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~167_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~167 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~169 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~169_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~166_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~165_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~168_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~167_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~166_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~165_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~168_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~167_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~169_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~169 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~177 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~177_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~177_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~177 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~178 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~178_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~177_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[6].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~177_combout ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~178 .lut_mask = 16'hA222;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~176 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~176_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~176 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~173 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~173_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~173_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~173 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~172 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~172_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~172_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~172 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~170 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~170_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~170_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~170 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~171 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~171_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~171_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~171 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~174 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~174_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~173_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~172_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~170_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~171_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~173_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~172_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~170_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~171_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~174 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~175 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~175_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~175 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~179 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~179_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~178_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~176_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~174_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~175_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~178_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~176_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~174_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~175_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~179_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~179 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~162 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~162_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~162_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~162 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~163 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~163_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~163_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~163 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~161 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~161_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[6].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~161_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~161 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~160 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~160_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[6].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~160_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~160 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~164 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~164_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~162_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~163_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~161_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~160_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~162_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~163_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~161_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~160_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~164_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~164 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~180 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~180_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~169_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~179_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~164_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~169_combout ),
	.datab(gnd),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~179_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~164_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~180 .lut_mask = 16'hA000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~198 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~198_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~198_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~198 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~199 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~199_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~198_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[7].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~198_combout ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~199_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~199 .lut_mask = 16'hA222;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~197 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~197_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~197_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~197 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~196 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~196_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~196_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~196 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~191 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~191_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~191_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~191 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~193 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~193_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~193_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~193 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~194 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~194_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~194_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~194 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~192 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~192_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~192_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~192 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~195 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~195_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~191_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~193_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~194_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~192_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~191_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~193_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~194_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~192_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~195_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~195 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~200 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~200_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~199_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~197_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~196_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~195_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~199_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~197_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~196_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~195_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~200_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~200 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~189 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~189_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~189_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~189 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~187 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~187_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~187_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~187 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~186 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~186_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~186_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~186 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~188 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~188_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~188_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~188 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~190 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~190_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~189_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~187_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~186_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~188_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~189_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~187_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~186_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~188_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~190_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~190 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~184 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~184_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~184_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~184 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~183 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~183_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[7].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datab(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~183_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~183 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~182 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~182_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~182_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~182 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~181 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~181_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[7].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~181_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~181 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~185 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~185_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~184_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~183_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~182_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~181_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~184_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~183_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~182_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~181_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~185_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~185 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~201 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~201_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~200_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~190_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~185_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~200_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~190_combout ),
	.datac(gnd),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~185_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~201_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~201 .lut_mask = 16'h8800;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[7]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~210 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~210_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~210_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~210 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~207 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~207_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~207_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~207 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~208 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~208_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~208_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~208 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~209 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~209_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~209_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~209 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~211 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~211_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~210_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~207_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~208_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~209_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~210_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~207_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~208_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~209_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~211_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~211 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~217 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~217_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~217_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~217 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~219 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~219_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~219_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~219 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~220 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~220_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~219_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[8].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~219_combout ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~220_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~220 .lut_mask = 16'hA222;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~218 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~218_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~218_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~218 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~212 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~212_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~212_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~212 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~214 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~214_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~214_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~214 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~215 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~215_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~215_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~215 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~213 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~213_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~213_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~213 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~216 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~216_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~212_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~214_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~215_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~213_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~212_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~214_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~215_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~213_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~216_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~216 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~221 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~221_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~217_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~220_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~218_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~216_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~217_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~220_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~218_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~216_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~221_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~221 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~205 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~205_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~205_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~205 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~203 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~203_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~203_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~203 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~204 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~204_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~204_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~204 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~202 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~202_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[8].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[8].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~202_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~202 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~206 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~206_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~205_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~203_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~204_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~202_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~205_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~203_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~204_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~202_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~206_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~206 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~222 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~222_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~211_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~221_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~206_combout ))

	.dataa(gnd),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~211_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~221_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~206_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~222_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~222 .lut_mask = 16'hC000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[8]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~238 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~238_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~238_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~238 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~236 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~236_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~236_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~236 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~234 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~234_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~234_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~234 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~235 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~235_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~235_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~235 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~233 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~233_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~233_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~233 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~237 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~237_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~236_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~234_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~235_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~233_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~236_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~234_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~235_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~233_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~237_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~237 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~239 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~239_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~239_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~239 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~240 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~240_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~240_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~240 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~241 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~241_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~240_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~240_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~241_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~241 .lut_mask = 16'hB300;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~242 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~242_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~238_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~237_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~239_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~241_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~238_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~237_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~239_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~241_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~242_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~242 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~230 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~230_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~230_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~230 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~229 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~229_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~229_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~229 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~231 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~231_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~231_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~231 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~228 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~228_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~228_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~228 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~232 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~232_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~230_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~229_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~231_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~228_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~230_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~229_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~231_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~228_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~232_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~232 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~226 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~226_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~226_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~226 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~224 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~224_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~224_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~224 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~225 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~225_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~225_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~225 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~223 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~223_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[9].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[9].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~223_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~223 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~227 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~227_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~226_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~224_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~225_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~223_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~226_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~224_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~225_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~223_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~227_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~227 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~243 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~243_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~242_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~232_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~227_combout ))

	.dataa(gnd),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~242_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~232_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~227_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~243_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~243 .lut_mask = 16'hC000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[9]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~260 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~260_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~260_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~260 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~259 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~259_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~12_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~259_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~259 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~255 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~255_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~255_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~255 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~254 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~254_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~254_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~254 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~257 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~257_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~257_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~257 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~256 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~256_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~256_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~256 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~258 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~258_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~255_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~254_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~257_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~256_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~255_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~254_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~257_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~256_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~258_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~258 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~261 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~261_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~261_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~261 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~262 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~262_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~261_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~261_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~262_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~262 .lut_mask = 16'hB300;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~263 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~263_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~260_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~259_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~258_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~262_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~260_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~259_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~258_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~262_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~263_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~263 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~246 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~246_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~246_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~246 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~244 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~244_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~244_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~244 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~245 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~245_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datab(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~245_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~245 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~247 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~247_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[10].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~247_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~247 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~248 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~248_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~246_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~244_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~245_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~247_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~246_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~244_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~245_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~247_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~248_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~248 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~250 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~250_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~250_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~250 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~249 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~249_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~249_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~249 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~252 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~252_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~252_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~252 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~251 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~251_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[10].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~251_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~251 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~253 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~253_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~250_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~249_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~252_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~251_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~250_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~249_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~252_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~251_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~253_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~253 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~264 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~264_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~263_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~248_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~253_combout ))

	.dataa(gnd),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~263_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~248_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~253_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~264_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~264 .lut_mask = 16'hC000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[10]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~267 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~267_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datab(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~267_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~267 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~268 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~268_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~268_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~268 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~265 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~265_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~265_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~265 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~266 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~266_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~266_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~266 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~269 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~269_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~267_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~268_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~265_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~266_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~267_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~268_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~265_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~266_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~269_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~269 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~273 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~273_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~273_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~273 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~272 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~272_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~272_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~272 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~271 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~271_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~271_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~271 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~270 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~270_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~270_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~270 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~274 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~274_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~273_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~272_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~271_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~270_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~273_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~272_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~271_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~270_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~274_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~274 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~281 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~281_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~281_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~281 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~282 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~282_combout  = ((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[11].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # (!\Read_portB|w_dec|WideAnd0~15_combout )

	.dataa(gnd),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~282_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~282 .lut_mask = 16'hF333;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~283 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~283_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~283_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~283 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~280 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~280_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~280_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~280 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~284 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~284_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~281_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~282_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~283_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~280_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~281_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~282_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~283_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~280_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~284_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~284 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~277 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~277_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~277_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~277 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~276 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~276_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~276_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~276 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~275 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~275_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~275_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~275 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~278 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~278_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[11].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[11].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~278_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~278 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~279 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~279_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~277_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~276_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~275_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~278_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~277_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~276_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~275_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~278_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~279_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~279 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~285 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~285_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~269_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~274_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~284_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~279_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~269_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~274_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~284_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~279_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~285_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~285 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[11]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~289 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~289_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~289_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~289 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~286 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~286_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~286_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~286 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~287 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~287_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~287_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~287 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~288 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~288_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datab(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~288_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~288 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~290 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~290_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~289_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~286_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~287_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~288_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~289_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~286_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~287_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~288_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~290_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~290 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~293 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~293_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~293_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~293 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~291 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~291_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~291_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~291 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~294 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~294_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~294_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~294 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~292 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~292_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~292_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~292 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~295 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~295_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~293_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~291_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~294_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~292_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~293_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~291_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~294_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~292_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~295_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~295 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~299 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~299_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~299_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~299 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~298 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~298_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~298_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~298 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~296 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~296_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[12].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~296_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~296 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~297 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~297_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~297_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~297 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~300 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~300_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~299_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~298_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~296_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~297_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~299_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~298_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~296_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~297_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~300_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~300 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~302 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~302_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~302_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~302 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~301 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~301_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~301_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~301 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~303 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~303_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~303_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~303 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~304 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~304_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~303_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[12].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~303_combout ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[12].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~304_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~304 .lut_mask = 16'hA222;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~305 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~305_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~300_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~302_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~301_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~304_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~300_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~302_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~301_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~304_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~305_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~305 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~306 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~306_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~290_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~295_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~305_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~290_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~295_combout ),
	.datac(gnd),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~305_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~306_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~306 .lut_mask = 16'h8800;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[12]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~318 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~318_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~318_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~318 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~319 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~319_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~319_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~319 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~317 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~317_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~317_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~317 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~320 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~320_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~320_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~320 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~321 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~321_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~318_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~319_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~317_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~320_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~318_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~319_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~317_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~320_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~321_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~321 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~313 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~313_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~313_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~313 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~314 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~314_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~314_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~314 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~312 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~312_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~312_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~312 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~315 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~315_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~315_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~315 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~316 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~316_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~313_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~314_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~312_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~315_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~313_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~314_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~312_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~315_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~316_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~316 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~307 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~307_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~307_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~307 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~308 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~308_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~308_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~308 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~309 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~309_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~309_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~309 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~310 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~310_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~310_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~310 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~311 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~311_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~307_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~308_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~309_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~310_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~307_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~308_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~309_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~310_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~311_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~311 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~323 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~323_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~323_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~323 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~324 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~324_combout  = ((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\Read_portB|w_dec|WideAnd0~15_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(gnd),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~324_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~324 .lut_mask = 16'hA0FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~322 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~322_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[13].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~322_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~322 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~325 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~325_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[13].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~325_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~325 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~326 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~326_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~323_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~324_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~322_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~325_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~323_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~324_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~322_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~325_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~326_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~326 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~327 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~327_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~321_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~316_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~311_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~326_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~321_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~316_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~311_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~326_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~327_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~327 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[13]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~345 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~345_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~345_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~345 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~346 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~346_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~345_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[14].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~345_combout ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~346_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~346 .lut_mask = 16'hA222;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~343 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~343_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~343_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~343 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~338 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~338_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~338_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~338 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~339 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~339_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~339_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~339 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~340 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~340_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~340_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~340 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~341 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~341_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~341_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~341 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~342 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~342_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~338_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~339_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~340_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~341_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~338_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~339_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~340_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~341_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~342_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~342 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~344 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~344_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~344_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~344 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~347 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~347_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~346_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~343_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~342_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~344_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~346_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~343_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~342_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~344_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~347_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~347 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~331 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~331_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~331_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~331 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~330 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~330_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~330_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~330 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~329 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~329_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~329_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~329 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~328 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~328_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~328_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~328 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~332 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~332_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~331_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~330_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~329_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~328_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~331_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~330_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~329_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~328_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~332_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~332 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~336 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~336_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~336_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~336 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~333 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~333_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~333_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~333 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~334 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~334_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~334_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~334 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~335 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~335_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[14].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[14].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~335_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~335 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~337 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~337_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~336_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~333_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~334_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~335_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~336_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~333_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~334_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~335_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~337_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~337 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~348 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~348_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~347_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~332_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~337_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~347_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~332_combout ),
	.datac(gnd),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~337_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~348_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~348 .lut_mask = 16'h8800;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[14]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~351 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~351_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~351 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~349 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~349_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~349 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~350 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~350_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~350 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~352 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~352_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~352 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~353 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~353_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~351_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~349_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~350_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~352_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~351_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~349_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~350_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~352_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~353 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~366 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~366_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~366 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~367 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~367_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~366_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~366_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~367 .lut_mask = 16'hB300;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~365 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~365_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~365 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~362 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~362_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~362 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~360 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~360_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~360 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~361 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~361_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~361 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~359 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~359_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~359 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~363 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~363_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~362_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~360_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~361_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~359_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~362_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~360_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~361_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~359_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~363 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~364 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~364_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~364 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~368 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~368_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~367_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~365_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~363_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~364_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~367_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~365_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~363_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~364_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~368 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~356 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~356_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~356 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~357 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~357_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~357 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~354 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~354_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~354 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~355 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~355_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[15].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[15].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~355 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~358 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~358_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~356_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~357_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~354_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~355_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~356_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~357_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~354_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~355_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~358 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~369 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~369_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~353_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~368_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~358_combout ))

	.dataa(gnd),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~353_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~368_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~358_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~369 .lut_mask = 16'hC000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~381 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~381_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~381_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~381 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~382 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~382_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~382_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~382 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~383 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~383_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~383_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~383 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~380 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~380_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~380_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~380 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~384 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~384_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~381_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~382_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~383_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~380_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~381_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~382_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~383_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~380_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~384_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~384 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~387 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~387_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~387_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~387 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~388 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~388_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~387_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~387_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~388_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~388 .lut_mask = 16'hB300;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~385 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~385_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~385_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~385 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~386 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~386_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~13_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~386_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~386 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~389 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~389_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~384_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~388_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~385_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~386_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~384_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~388_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~385_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~386_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~389_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~389 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~371 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~371_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~371_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~371 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~373 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~373_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~3_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~373_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~373 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~372 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~372_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~372_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~372 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~370 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~370_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~370_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~370 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~374 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~374_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~371_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~373_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~372_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~370_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~371_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~373_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~372_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~370_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~374_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~374 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~377 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~377_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~377_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~377 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~375 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~375_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~375_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~375 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~378 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~378_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[16].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~378_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~378 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~376 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~376_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[16].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~376_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~376 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~379 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~379_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~377_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~375_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~378_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~376_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~377_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~375_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~378_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~376_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~379_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~379 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~390 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~390_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~389_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~374_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~379_combout ))

	.dataa(gnd),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~389_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~374_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~379_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~390_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~390 .lut_mask = 16'hC000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[16]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~394 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~394_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~394_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~394 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~392 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~392_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~392_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~392 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~391 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~391_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~391_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~391 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~393 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~393_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~393_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~393 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~395 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~395_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~394_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~392_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~391_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~393_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~394_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~392_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~391_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~393_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~395_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~395 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~398 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~398_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~398_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~398 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~399 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~399_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~399_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~399 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~396 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~396_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~396_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~396 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~397 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~397_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~397_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~397 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~400 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~400_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~398_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~399_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~396_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~397_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~398_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~399_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~396_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~397_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~400_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~400 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~402 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~402_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~402_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~402 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~403 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~403_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~403_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~403 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~404 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~404_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~404_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~404 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~401 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~401_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~401_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~401 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~405 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~405_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~402_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~403_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~404_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~401_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~402_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~403_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~404_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~401_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~405_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~405 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~408 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~408_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~408_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~408 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~409 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~409_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~408_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~408_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~409_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~409 .lut_mask = 16'hB300;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~406 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~406_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~406_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~406 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~407 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~407_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[17].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[17].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~13_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~407_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~407 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~410 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~410_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~405_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~409_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~406_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~407_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~405_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~409_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~406_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~407_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~410_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~410 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~411 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~411_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~395_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~400_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~410_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~395_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~400_combout ),
	.datac(gnd),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~410_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~411_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~411 .lut_mask = 16'h8800;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[17]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~429 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~429_combout  = ((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\Read_portB|w_dec|WideAnd0~15_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~429_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~429 .lut_mask = 16'hB3B3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~428 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~428_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~428_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~428 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~427 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~427_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~427_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~427 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~430 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~430_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~430_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~430 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~431 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~431_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~429_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~428_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~427_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~430_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~429_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~428_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~427_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~430_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~431_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~431 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~420 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~420_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~420_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~420 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~418 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~418_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~418_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~418 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~417 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~417_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~417_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~417 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~419 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~419_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~419_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~419 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~421 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~421_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~420_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~418_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~417_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~419_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~420_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~418_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~417_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~419_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~421_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~421 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~415 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~415_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~415_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~415 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~414 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~414_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~414_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~414 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~412 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~412_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~412_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~412 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~413 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~413_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~413_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~413 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~416 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~416_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~415_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~414_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~412_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~413_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~415_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~414_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~412_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~413_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~416_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~416 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~424 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~424_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~424_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~424 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~425 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~425_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~425_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~425 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~423 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~423_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~423_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~423 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~422 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~422_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[18].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[18].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~422_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~422 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~426 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~426_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~424_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~425_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~423_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~422_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~424_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~425_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~423_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~422_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~426_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~426 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~432 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~432_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~431_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~421_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~416_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~426_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~431_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~421_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~416_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~426_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~432_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~432 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[18]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~450 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~450_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~450_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~450 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~451 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~451_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~450_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~450_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~451_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~451 .lut_mask = 16'hB300;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~448 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~448_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~448_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~448 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~449 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~449_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~449_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~449 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~446 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~446_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~446_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~446 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~443 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~443_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~443_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~443 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~445 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~445_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~445_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~445 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~444 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~444_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~444_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~444 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~447 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~447_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~446_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~443_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~445_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~444_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~446_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~443_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~445_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~444_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~447_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~447 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~452 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~452_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~451_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~448_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~449_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~447_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~451_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~448_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~449_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~447_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~452_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~452 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~439 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~439_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~439_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~439 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~440 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~440_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~440_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~440 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~441 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~441_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~441_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~441 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~438 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~438_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~438_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~438 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~442 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~442_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~439_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~440_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~441_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~438_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~439_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~440_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~441_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~438_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~442_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~442 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~433 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~433_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~433_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~433 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~435 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~435_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~435_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~435 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~434 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~434_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~434_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~434 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~436 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~436_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[19].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[19].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~436_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~436 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~437 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~437_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~433_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~435_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~434_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~436_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~433_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~435_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~434_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~436_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~437_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~437 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~453 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~453_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~452_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~442_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~437_combout ))

	.dataa(gnd),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~452_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~442_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~437_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~453_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~453 .lut_mask = 16'hC000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[19]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~464 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~464_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~464_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~464 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~467 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~467_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~467_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~467 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~465 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~465_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~465_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~465 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~466 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~466_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~466_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~466 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~468 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~468_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~464_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~467_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~465_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~466_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~464_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~467_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~465_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~466_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~468_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~468 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~470 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~470_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~470_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~470 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~471 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~471_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~471_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~471 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~472 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~472_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~471_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~471_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~472_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~472 .lut_mask = 16'hB300;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~469 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~469_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~469_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~469 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~473 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~473_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~468_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~470_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~472_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~469_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~468_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~470_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~472_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~469_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~473_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~473 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~459 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~459_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~459_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~459 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~462 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~462_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~462_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~462 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~460 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~460_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~460_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~460 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~461 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~461_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~461_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~461 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~463 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~463_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~459_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~462_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~460_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~461_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~459_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~462_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~460_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~461_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~463_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~463 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~454 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~454_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~454_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~454 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~456 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~456_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~456_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~456 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~455 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~455_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~455_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~455 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~457 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~457_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[20].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[20].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~457_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~457 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~458 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~458_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~454_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~456_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~455_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~457_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~454_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~456_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~455_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~457_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~458_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~458 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~474 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~474_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~473_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~463_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~458_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~473_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~463_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~458_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~474_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~474 .lut_mask = 16'h8080;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[20]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~478 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~478_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~478_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~478 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~475 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~475_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~475_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~475 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~477 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~477_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~477_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~477 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~476 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~476_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~476_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~476 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~479 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~479_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~478_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~475_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~477_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~476_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~478_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~475_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~477_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~476_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~479_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~479 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~487 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~487_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~487_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~487 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~485 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~485_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~485_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~485 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~486 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~486_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~486_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~486 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~488 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~488_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~488_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~488 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~489 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~489_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~487_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~485_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~486_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~488_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~487_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~485_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~486_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~488_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~489_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~489 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~490 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~490_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~490_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~490 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~491 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~491_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~491_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~491 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~492 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~492_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~492_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~492 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~493 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~493_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~492_combout  & (((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[21].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~492_combout ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~493_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~493 .lut_mask = 16'hA222;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~494 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~494_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~489_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~490_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~491_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~493_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~489_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~490_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~491_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~493_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~494_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~494 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~482 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~482_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~482_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~482 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~480 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~480_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~480_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~480 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~481 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~481_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~481_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~481 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~483 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~483_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[21].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[21].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~483_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~483 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~484 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~484_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~482_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~480_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~481_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~483_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~482_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~480_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~481_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~483_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~484_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~484 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~495 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~495_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~479_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~494_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~484_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~479_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~494_combout ),
	.datac(gnd),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~484_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~495_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~495 .lut_mask = 16'h8800;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[21]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~501 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~501_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~501_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~501 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~503 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~503_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~503_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~503 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~502 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~502_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~502_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~502 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~504 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~504_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~504_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~504 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~505 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~505_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~501_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~503_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~502_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~504_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~501_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~503_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~502_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~504_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~505_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~505 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~499 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~499_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~499_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~499 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~498 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~498_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~498_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~498 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~496 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~496_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~496_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~496 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~497 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~497_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~497_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~497 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~500 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~500_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~499_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~498_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~496_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~497_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~499_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~498_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~496_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~497_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~500_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~500 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~507 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~507_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~507_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~507 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~508 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~508_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~508_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~508 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~509 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~509_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~509_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~509 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~506 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~506_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[22].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~506_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~506 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~510 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~510_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~507_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~508_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~509_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~506_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~507_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~508_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~509_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~506_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~510_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~510 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~513 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~513_combout  = ((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[22].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # (!\Read_portB|w_dec|WideAnd0~15_combout )

	.dataa(gnd),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~513_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~513 .lut_mask = 16'hF333;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~511 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~511_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~511_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~511 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~512 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~512_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~512_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~512 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~514 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~514_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[22].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~514_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~514 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~515 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~515_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~513_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~511_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~512_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~514_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~513_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~511_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~512_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~514_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~515_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~515 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~516 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~516_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~505_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~500_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~510_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~515_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~505_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~500_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~510_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~515_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~516_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~516 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[22]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~518 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~518_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~518_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~518 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~517 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~517_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~517_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~517 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~520 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~520_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~520_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~520 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~519 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~519_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~519_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~519 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~521 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~521_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~518_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~517_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~520_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~519_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~518_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~517_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~520_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~519_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~521_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~521 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~524 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~524_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~524_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~524 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~525 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~525_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~525_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~525 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~523 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~523_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~523_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~523 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~522 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~522_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~522_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~522 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~526 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~526_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~524_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~525_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~523_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~522_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~524_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~525_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~523_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~522_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~526_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~526 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~532 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~532_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~532_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~532 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~528 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~528_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~528_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~528 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~529 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~529_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~529_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~529 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~527 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~527_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~527_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~527 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~530 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~530_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~530_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~530 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~531 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~531_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~528_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~529_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~527_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~530_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~528_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~529_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~527_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~530_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~531_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~531 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~533 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~533_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~533_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~533 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~534 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~534_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datab(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~534_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~534 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~535 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~535_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~534_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[23].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~534_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[23].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~535_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~535 .lut_mask = 16'h80CC;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~536 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~536_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~532_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~531_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~533_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~535_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~532_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~531_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~533_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~535_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~536_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~536 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~537 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~537_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~521_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~526_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~536_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~521_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~526_combout ),
	.datac(gnd),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~536_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~537_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~537 .lut_mask = 16'h8800;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[23]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~554 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~554_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~554_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~554 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~550 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~550_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~550_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~550 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~551 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~551_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~551_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~551 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~548 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~548_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~548_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~548 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~549 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~549_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~549_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~549 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~552 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~552_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~550_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~551_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~548_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~549_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~550_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~551_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~548_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~549_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~552_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~552 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~555 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~555_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~555_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~555 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~556 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~556_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~555_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~555_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~556_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~556 .lut_mask = 16'h80AA;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~553 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~553_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datab(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~553_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~553 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~557 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~557_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~554_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~552_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~556_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~553_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~554_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~552_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~556_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~553_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~557_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~557 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~538 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~538_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~538_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~538 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~541 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~541_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~541_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~541 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~540 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~540_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~540_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~540 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~539 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~539_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[24].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~539_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~539 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~542 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~542_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~538_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~541_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~540_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~539_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~538_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~541_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~540_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~539_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~542_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~542 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~545 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~545_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~545_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~545 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~544 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~544_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~544_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~544 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~543 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~543_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~543_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~543 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~546 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~546_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[24].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~546_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~546 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~547 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~547_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~545_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~544_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~543_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~546_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~545_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~544_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~543_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~546_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~547_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~547 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~558 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~558_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~557_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~542_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~547_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~557_combout ),
	.datab(gnd),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~542_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~547_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~558_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~558 .lut_mask = 16'hA000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[24]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~572 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~572_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~572_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~572 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~571 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~571_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~571_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~571 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~570 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~570_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~570_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~570 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~569 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~569_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~569_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~569 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~573 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~573_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~572_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~571_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~570_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~569_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~572_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~571_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~570_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~569_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~573_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~573 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~561 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~561_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~561_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~561 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~559 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~559_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~559_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~559 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~562 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~562_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~562_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~562 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~560 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~560_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~560_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~560 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~563 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~563_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~561_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~559_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~562_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~560_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~561_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~559_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~562_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~560_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~563_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~563 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~576 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~576_combout  = ((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[25].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # (!\Read_portB|w_dec|WideAnd0~15_combout )

	.dataa(gnd),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~576_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~576 .lut_mask = 16'hF333;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~574 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~574_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datab(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~574_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~574 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~575 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~575_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~575_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~575 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~577 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~577_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~577_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~577 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~578 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~578_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~576_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~574_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~575_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~577_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~576_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~574_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~575_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~577_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~578_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~578 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~565 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~565_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~565_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~565 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~564 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~564_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[25].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~564_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~564 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~566 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~566_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~566_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~566 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~567 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~567_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[25].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~567_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~567 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~568 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~568_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~565_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~564_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~566_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~567_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~565_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~564_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~566_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~567_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~568_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~568 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~579 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~579_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~573_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~563_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~578_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~568_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~573_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~563_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~578_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~568_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~579_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~579 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[25]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~587 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~587_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~587_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~587 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~588 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~588_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~588_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~588 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~586 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~586_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~586_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~586 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~585 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~585_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~585_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~585 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~589 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~589_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~587_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~588_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~586_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~585_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~587_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~588_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~586_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~585_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~589_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~589 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~597 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~597_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~597_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~597 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~598 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~598_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~597_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~597_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~15_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~598_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~598 .lut_mask = 16'h80AA;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~595 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~595_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datab(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~595_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~595 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~596 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~596_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~596_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~596 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~593 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~593_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~11_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~593_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~593 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~590 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~590_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~590_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~590 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~592 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~592_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~592_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~592 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~591 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~591_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~591_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~591 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~594 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~594_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~593_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~590_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~592_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~591_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~593_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~590_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~592_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~591_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~594_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~594 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~599 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~599_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~598_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~595_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~596_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~594_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~598_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~595_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~596_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~594_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~599_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~599 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~582 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~582_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~582_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~582 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~580 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~580_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~580_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~580 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~581 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~581_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[26].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~581_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~581 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~583 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~583_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[26].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~583_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~583 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~584 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~584_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~582_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~580_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~581_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~583_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~582_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~580_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~581_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~583_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~584_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~584 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~600 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~600_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~589_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~599_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~584_combout ))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~589_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~599_combout ),
	.datac(gnd),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~584_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~600_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~600 .lut_mask = 16'h8800;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[26]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~612 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~612_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~612_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~612 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~611 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~611_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~611_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~611 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~613 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~613_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~613_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~613 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~614 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~614_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datab(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~614_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~614 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~615 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~615_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~612_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~611_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~613_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~614_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~612_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~611_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~613_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~614_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~615_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~615 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~601 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~601_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~601_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~601 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~603 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~603_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~603_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~603 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~602 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~602_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~602_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~602 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~604 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~604_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~604_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~604 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~605 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~605_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~601_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~603_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~602_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~604_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~601_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~603_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~602_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~604_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~605_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~605 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~606 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~606_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~606_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~606 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~607 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~607_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~607_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~607 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~608 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~608_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[27].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~608_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~608 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~609 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~609_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~609_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~609 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~610 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~610_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~606_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~607_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~608_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~609_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~606_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~607_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~608_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~609_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~610_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~610 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~617 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~617_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~617_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~617 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~619 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~619_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~619_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~619 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~616 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~616_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~616_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~616 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~618 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~618_combout  = ((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[27].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # (!\Read_portB|w_dec|WideAnd0~15_combout )

	.dataa(gnd),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[27].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~618_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~618 .lut_mask = 16'hF333;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~620 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~620_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~617_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~619_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~616_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~618_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~617_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~619_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~616_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~618_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~620_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~620 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~621 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~621_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~615_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~605_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~610_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~620_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~615_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~605_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~610_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~620_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~621_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~621 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[27]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~635 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~635_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~635_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~635 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~632 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~632_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~632_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~632 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~634 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~634_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~634_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~634 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~633 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~633_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~633_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~633 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~636 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~636_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~635_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~632_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~634_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~633_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~635_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~632_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~634_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~633_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~636_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~636 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~638 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~638_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~638_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~638 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~637 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~637_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~637_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~637 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~639 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~639_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~639_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~639 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~640 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~640_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~639_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~639_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~640_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~640 .lut_mask = 16'hB300;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~641 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~641_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~636_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~638_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~637_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~640_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~636_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~638_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~637_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~640_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~641_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~641 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~624 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~624_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~624_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~624 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~625 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~625_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~625_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~625 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~623 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~623_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~623_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~623 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~622 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~622_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~622_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~622 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~626 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~626_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~624_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~625_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~623_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~622_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~624_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~625_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~623_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~622_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~626_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~626 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~627 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~627_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~627_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~627 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~630 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~630_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~630_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~630 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~629 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~629_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~629_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~629 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~628 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~628_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[28].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[28].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~628_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~628 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~631 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~631_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~627_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~630_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~629_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~628_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~627_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~630_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~629_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~628_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~631_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~631 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~642 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~642_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~641_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~626_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~631_combout ))

	.dataa(gnd),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~641_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~626_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~631_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~642_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~642 .lut_mask = 16'hC000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[28]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~656 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~656_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~656_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~656 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~655 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~655_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~10_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~655_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~655 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~653 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~653_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~653_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~653 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~654 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~654_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~654_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~654 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~657 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~657_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~656_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~655_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~653_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~654_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~656_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~655_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~653_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~654_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~657_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~657 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~645 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~645_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~645_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~645 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~644 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~644_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~644_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~644 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~643 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~643_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~643_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~643 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~646 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~646_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~646_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~646 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~647 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~647_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~645_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~644_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~643_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~646_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~645_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~644_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~643_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~646_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~647_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~647 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~650 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~650_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~650_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~650 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~649 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~649_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~649_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~649 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~648 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~648_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~648_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~648 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~651 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~651_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~651_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~651 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~652 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~652_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~650_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~649_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~648_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~651_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~650_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~649_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~648_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~651_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~652_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~652 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~660 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~660_combout  = ((\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[29].dffe_inst|q~q  & \ctrl_readRegB[0]~input_o )) # (!\Read_portB|w_dec|WideAnd0~15_combout )

	.dataa(gnd),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~660_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~660 .lut_mask = 16'hF333;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~659 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~659_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~659_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~659 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~658 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~658_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~658_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~658 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~661 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~661_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[29].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[29].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~14_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~661_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~661 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~662 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~662_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~660_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~659_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~658_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~661_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~660_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~659_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~658_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~661_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~662_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~662 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~663 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~663_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~657_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~647_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~652_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~662_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~657_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~647_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~652_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~662_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~663_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~663 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[29]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~679 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~679_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~679_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~679 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~674 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~674_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~8_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~674_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~674 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~677 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~677_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~677_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~677 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~676 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~676_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~676_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~676 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~675 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~675_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~9_combout ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~675_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~675 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~678 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~678_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~674_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~677_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~676_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~675_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~674_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~677_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~676_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~675_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~678_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~678 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~680 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~680_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~680_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~680 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~681 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~681_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~681_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~681 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~682 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~682_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~681_combout  & (((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # 
// (!\Read_portB|w_dec|WideAnd0~15_combout )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~681_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~682_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~682 .lut_mask = 16'hB300;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~683 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~683_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~679_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~678_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~680_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~682_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~679_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~678_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~680_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~682_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~683_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~683 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~669 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~669_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~4_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~669_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~669 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~670 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~670_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~5_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~670_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~670 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~672 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~672_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~672_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~672 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~671 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~671_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~671_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~671 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~673 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~673_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~669_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~670_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~672_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~671_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~669_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~670_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~672_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~671_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~673_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~673 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~664 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~664_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~0_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~664_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~664 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~666 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~666_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~666_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~666 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~665 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~665_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[30].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~1_combout ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~665_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~665 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~667 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~667_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[30].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~667_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~667 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~668 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~668_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~664_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~666_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~665_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~667_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~664_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~666_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~665_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~667_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~668_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~668 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~684 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~684_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~683_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~673_combout  & 
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~668_combout ))

	.dataa(gnd),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~683_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~673_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~668_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~684_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~684 .lut_mask = 16'hC000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[30]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~688 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~688_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~3_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[8].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[9].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~688_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~688 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~685 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~685_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~0_combout )

	.dataa(\Reg_sets|reg_sets[3].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[2].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~685_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~685 .lut_mask = 16'hB8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~687 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~687_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~2_combout )

	.dataa(\Reg_sets|reg_sets[7].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~2_combout ),
	.datac(\Reg_sets|reg_sets[6].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~687_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~687 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~686 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~686_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~1_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[5].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[4].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~686_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~686 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~689 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~689_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~688_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~685_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~687_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~686_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~688_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~685_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~687_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~686_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~689_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~689 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~700 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~700_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~12_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~12_combout ),
	.datac(\Reg_sets|reg_sets[26].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[27].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~700_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~700 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~703 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~703_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~14_combout )

	.dataa(\Reg_sets|reg_sets[31].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datab(\Read_portB|w_dec|WideAnd0~14_combout ),
	.datac(\Reg_sets|reg_sets[30].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~703_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~703 .lut_mask = 16'hBBF3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~701 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~701_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~13_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~13_combout ),
	.datac(\Reg_sets|reg_sets[28].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[29].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~701_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~701 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~702 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~702_combout  = ((\ctrl_readRegB[0]~input_o  & \Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\Read_portB|w_dec|WideAnd0~15_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~15_combout ),
	.datac(\Reg_sets|reg_sets[1].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~702_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~702 .lut_mask = 16'hB3B3;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~704 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~704_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~700_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~703_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~701_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~702_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~700_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~703_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~701_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~702_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~704_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~704 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N20
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~698 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~698_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~11_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~11_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[24].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[25].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~698_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~698 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~695 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~695_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~8_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~8_combout ),
	.datab(\Reg_sets|reg_sets[19].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[18].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~695_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~695 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~696 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~696_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~9_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[21].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[20].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~9_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~696_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~696 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~697 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~697_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~10_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~10_combout ),
	.datab(\Reg_sets|reg_sets[23].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[22].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~697_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~697 .lut_mask = 16'hDDF5;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~699 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~699_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~698_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~695_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~696_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~697_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~698_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~695_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~696_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~697_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~699_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~699 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~691 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~691_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~5_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Read_portB|w_dec|WideAnd0~5_combout ),
	.datac(\Reg_sets|reg_sets[12].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[13].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~691_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~691 .lut_mask = 16'hFB73;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~690 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~690_combout  = ((\ctrl_readRegB[0]~input_o  & (\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )) # (!\ctrl_readRegB[0]~input_o  & 
// ((\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[31].dffe_inst|q~q )))) # (!\Read_portB|w_dec|WideAnd0~4_combout )

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Reg_sets|reg_sets[11].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datac(\Reg_sets|reg_sets[10].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Read_portB|w_dec|WideAnd0~4_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~690_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~690 .lut_mask = 16'hD8FF;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~693 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~693_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~7_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[16].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[17].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~693_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~693 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~692 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~692_combout  = ((\ctrl_readRegB[0]~input_o  & ((\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\ctrl_readRegB[0]~input_o  & 
// (\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ))) # (!\Read_portB|w_dec|WideAnd0~6_combout )

	.dataa(\Read_portB|w_dec|WideAnd0~6_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Reg_sets|reg_sets[14].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.datad(\Reg_sets|reg_sets[15].reg32_inst|reg_32_parallel[31].dffe_inst|q~q ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~692_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~692 .lut_mask = 16'hFD75;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~694 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~694_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~691_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~690_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~693_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~692_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~691_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~690_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~693_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~692_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~694_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~694 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~705 (
// Equation(s):
// \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~705_combout  = (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~689_combout  & (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~704_combout  & 
// (\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~699_combout  & \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~694_combout )))

	.dataa(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~689_combout ),
	.datab(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~704_combout ),
	.datac(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~699_combout ),
	.datad(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~694_combout ),
	.cin(gnd),
	.combout(\Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~705_combout ),
	.cout());
// synopsys translate_off
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~705 .lut_mask = 16'h8000;
defparam \Read_portB|_32_tristate_parallel[0].trib32_inst|out[31]~705 .sum_lutc_input = "datac";
// synopsys translate_on

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
