<stg><name>fn1</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %p_addr = getelementptr i8 %p, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="2">
<![CDATA[
:7 %p_load = load i2 %p_addr

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="2">
<![CDATA[
:7 %p_load = load i2 %p_addr

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="8">
<![CDATA[
:8 %sext_ln17 = sext i8 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9 %add_ln17 = add i12 %sext_ln17, i12 2929

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %add_ln17, i32 9, i32 10

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i12.i32.i32, i12 %add_ln17, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="3" op_4_bw="5" op_5_bw="1">
<![CDATA[
:12 %and_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i3.i5.i1, i2 2, i2 %tmp_1, i3 0, i5 %tmp_2, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="13">
<![CDATA[
:13 %zext_ln16 = zext i13 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14 %xor_ln16 = xor i18 %zext_ln16, i18 136698

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="19" op_0_bw="18">
<![CDATA[
:15 %sext_ln16 = sext i18 %xor_ln16

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:16 %result = sub i19 0, i19 %sext_ln16

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="19">
<![CDATA[
:17 %sext_ln12 = sext i19 %result

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32">
<![CDATA[
:18 %ret_ln19 = ret i32 %sext_ln12

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="24" name="p" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="25" name="p_9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_9"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="26" from="p" to="p_addr" fromId="24" toId="3">
</dataflow>
<dataflow id="28" from="StgValue_27" to="p_addr" fromId="27" toId="3">
</dataflow>
<dataflow id="29" from="StgValue_27" to="p_addr" fromId="27" toId="3">
</dataflow>
<dataflow id="30" from="p_addr" to="p_load" fromId="3" toId="4">
</dataflow>
<dataflow id="32" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="34" from="StgValue_33" to="specbitsmap_ln0" fromId="33" toId="5">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="38" from="empty_2" to="spectopmodule_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="7">
</dataflow>
<dataflow id="41" from="p" to="specinterface_ln0" fromId="24" toId="7">
</dataflow>
<dataflow id="43" from="empty" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="44" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="45" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="47" from="empty_0" to="specinterface_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="51" from="empty_0" to="specinterface_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="31" toId="8">
</dataflow>
<dataflow id="61" from="p" to="specbitsmap_ln0" fromId="24" toId="8">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="31" toId="9">
</dataflow>
<dataflow id="63" from="p_9" to="specbitsmap_ln0" fromId="25" toId="9">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="10">
</dataflow>
<dataflow id="65" from="p_9" to="specinterface_ln0" fromId="25" toId="10">
</dataflow>
<dataflow id="67" from="empty_1" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="10">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="10">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="10">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="82" from="p_addr" to="p_load" fromId="3" toId="11">
</dataflow>
<dataflow id="83" from="p_load" to="sext_ln17" fromId="11" toId="12">
</dataflow>
<dataflow id="84" from="sext_ln17" to="add_ln17" fromId="12" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln17" fromId="85" toId="13">
</dataflow>
<dataflow id="88" from="_ssdm_op_PartSelect.i2.i12.i32.i32" to="tmp_1" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="add_ln17" to="tmp_1" fromId="13" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_90" to="tmp_1" fromId="90" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_92" to="tmp_1" fromId="92" toId="14">
</dataflow>
<dataflow id="95" from="_ssdm_op_PartSelect.i5.i12.i32.i32" to="tmp_2" fromId="94" toId="15">
</dataflow>
<dataflow id="96" from="add_ln17" to="tmp_2" fromId="13" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_97" to="tmp_2" fromId="97" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_99" to="tmp_2" fromId="99" toId="15">
</dataflow>
<dataflow id="102" from="_ssdm_op_BitConcatenate.i13.i2.i2.i3.i5.i1" to="and_ln" fromId="101" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_103" to="and_ln" fromId="103" toId="16">
</dataflow>
<dataflow id="105" from="tmp_1" to="and_ln" fromId="14" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_106" to="and_ln" fromId="106" toId="16">
</dataflow>
<dataflow id="108" from="tmp_2" to="and_ln" fromId="15" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_109" to="and_ln" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="and_ln" to="zext_ln16" fromId="16" toId="17">
</dataflow>
<dataflow id="112" from="zext_ln16" to="xor_ln16" fromId="17" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_113" to="xor_ln16" fromId="113" toId="18">
</dataflow>
<dataflow id="115" from="xor_ln16" to="sext_ln16" fromId="18" toId="19">
</dataflow>
<dataflow id="117" from="StgValue_116" to="result" fromId="116" toId="20">
</dataflow>
<dataflow id="118" from="sext_ln16" to="result" fromId="19" toId="20">
</dataflow>
<dataflow id="119" from="result" to="sext_ln12" fromId="20" toId="21">
</dataflow>
<dataflow id="120" from="sext_ln12" to="ret_ln19" fromId="21" toId="22">
</dataflow>
</dataflows>


</stg>
