
SmartPigFarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009704  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012f8  08009818  08009818  0000a818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab10  0800ab10  0000c200  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab10  0800ab10  0000bb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab18  0800ab18  0000c200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab18  0800ab18  0000bb18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab1c  0800ab1c  0000bb1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  0800ab20  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042c8  20000200  0800ad20  0000c200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200044c8  0800ad20  0000c4c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000646b  00000000  00000000  0000c229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eb3  00000000  00000000  00012694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  00014548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000050f  00000000  00000000  00014c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c52  00000000  00000000  0001515f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a998  00000000  00000000  0002ddb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082ee6  00000000  00000000  00038749  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb62f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003384  00000000  00000000  000bb674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000be9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000200 	.word	0x20000200
 800012c:	00000000 	.word	0x00000000
 8000130:	080097fc 	.word	0x080097fc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000204 	.word	0x20000204
 800014c:	080097fc 	.word	0x080097fc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpun>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001118:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800111c:	d102      	bne.n	8001124 <__aeabi_fcmpun+0x14>
 800111e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001122:	d108      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001124:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001128:	d102      	bne.n	8001130 <__aeabi_fcmpun+0x20>
 800112a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800112e:	d102      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001130:	f04f 0000 	mov.w	r0, #0
 8001134:	4770      	bx	lr
 8001136:	f04f 0001 	mov.w	r0, #1
 800113a:	4770      	bx	lr

0800113c <__aeabi_f2uiz>:
 800113c:	0042      	lsls	r2, r0, #1
 800113e:	d20e      	bcs.n	800115e <__aeabi_f2uiz+0x22>
 8001140:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001144:	d30b      	bcc.n	800115e <__aeabi_f2uiz+0x22>
 8001146:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800114a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114e:	d409      	bmi.n	8001164 <__aeabi_f2uiz+0x28>
 8001150:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001154:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001158:	fa23 f002 	lsr.w	r0, r3, r2
 800115c:	4770      	bx	lr
 800115e:	f04f 0000 	mov.w	r0, #0
 8001162:	4770      	bx	lr
 8001164:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001168:	d101      	bne.n	800116e <__aeabi_f2uiz+0x32>
 800116a:	0242      	lsls	r2, r0, #9
 800116c:	d102      	bne.n	8001174 <__aeabi_f2uiz+0x38>
 800116e:	f04f 30ff 	mov.w	r0, #4294967295
 8001172:	4770      	bx	lr
 8001174:	f04f 0000 	mov.w	r0, #0
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop

0800117c <__aeabi_d2lz>:
 800117c:	b538      	push	{r3, r4, r5, lr}
 800117e:	2200      	movs	r2, #0
 8001180:	2300      	movs	r3, #0
 8001182:	4604      	mov	r4, r0
 8001184:	460d      	mov	r5, r1
 8001186:	f7ff fc19 	bl	80009bc <__aeabi_dcmplt>
 800118a:	b928      	cbnz	r0, 8001198 <__aeabi_d2lz+0x1c>
 800118c:	4620      	mov	r0, r4
 800118e:	4629      	mov	r1, r5
 8001190:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001194:	f000 b80a 	b.w	80011ac <__aeabi_d2ulz>
 8001198:	4620      	mov	r0, r4
 800119a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800119e:	f000 f805 	bl	80011ac <__aeabi_d2ulz>
 80011a2:	4240      	negs	r0, r0
 80011a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a8:	bd38      	pop	{r3, r4, r5, pc}
 80011aa:	bf00      	nop

080011ac <__aeabi_d2ulz>:
 80011ac:	b5d0      	push	{r4, r6, r7, lr}
 80011ae:	2200      	movs	r2, #0
 80011b0:	4b0b      	ldr	r3, [pc, #44]	@ (80011e0 <__aeabi_d2ulz+0x34>)
 80011b2:	4606      	mov	r6, r0
 80011b4:	460f      	mov	r7, r1
 80011b6:	f7ff f98f 	bl	80004d8 <__aeabi_dmul>
 80011ba:	f7ff fc65 	bl	8000a88 <__aeabi_d2uiz>
 80011be:	4604      	mov	r4, r0
 80011c0:	f7ff f910 	bl	80003e4 <__aeabi_ui2d>
 80011c4:	2200      	movs	r2, #0
 80011c6:	4b07      	ldr	r3, [pc, #28]	@ (80011e4 <__aeabi_d2ulz+0x38>)
 80011c8:	f7ff f986 	bl	80004d8 <__aeabi_dmul>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4630      	mov	r0, r6
 80011d2:	4639      	mov	r1, r7
 80011d4:	f7fe ffc8 	bl	8000168 <__aeabi_dsub>
 80011d8:	f7ff fc56 	bl	8000a88 <__aeabi_d2uiz>
 80011dc:	4621      	mov	r1, r4
 80011de:	bdd0      	pop	{r4, r6, r7, pc}
 80011e0:	3df00000 	.word	0x3df00000
 80011e4:	41f00000 	.word	0x41f00000

080011e8 <main>:
/**
 * @brief The application entry point.
 * @retval int
 */
int main(void)
{
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b08d      	sub	sp, #52	@ 0x34
 80011ec:	af04      	add	r7, sp, #16
  // HAL Initialization
  HAL_Init();
 80011ee:	f000 fae7 	bl	80017c0 <HAL_Init>
  SystemClock_Config();
 80011f2:	f000 f969 	bl	80014c8 <SystemClock_Config>
  USARTx_Init(USART1, PA9PA10, 115200);
 80011f6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011fa:	2100      	movs	r1, #0
 80011fc:	4897      	ldr	r0, [pc, #604]	@ (800145c <main+0x274>)
 80011fe:	f001 fd27 	bl	8002c50 <USARTx_Init>
  // KHI TO RTC DS3231 - N GIN
  // =============================================================================

  
  // Khi to I2C cho DS3231
  I2Cx_Init(I2C1, Pin_PB6PB7, 100000);
 8001202:	4a97      	ldr	r2, [pc, #604]	@ (8001460 <main+0x278>)
 8001204:	2100      	movs	r1, #0
 8001206:	4897      	ldr	r0, [pc, #604]	@ (8001464 <main+0x27c>)
 8001208:	f001 fb94 	bl	8002934 <I2Cx_Init>
  // =============================================================================
  // KHI TO H THNG CM BIN (G NGUYN)
  // =============================================================================
  
  // Khi to h thng cm bin
  InitSensorSystem();
 800120c:	f002 fa0c 	bl	8003628 <InitSensorSystem>
  // Test h thng
  //TestSensorSystem();

  // Hiu chun nu cn (uncomment  chy)
  //CalibrateSensors();
  SetManualR0(40000, 190000); // Set R0 cho MQ137 & MQ136
 8001210:	4995      	ldr	r1, [pc, #596]	@ (8001468 <main+0x280>)
 8001212:	4896      	ldr	r0, [pc, #600]	@ (800146c <main+0x284>)
 8001214:	f002 ff76 	bl	8004104 <SetManualR0>

  // =============================================================================
  // BIN  QUN L LOG THEO THI GIAN
  // =============================================================================
  uint32_t last_log_minute = 255; // Gi tr ban u khng hp l  force log ln u
 8001218:	23ff      	movs	r3, #255	@ 0xff
 800121a:	61fb      	str	r3, [r7, #28]
  uint8_t display_counter = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	76fb      	strb	r3, [r7, #27]
  GPIOx_Init(GPIOB,3 , OUTPUT_PP ,NOPULL, MODE_OUTPUT_50MHZ);
 8001220:	2303      	movs	r3, #3
 8001222:	9300      	str	r3, [sp, #0]
 8001224:	2300      	movs	r3, #0
 8001226:	2200      	movs	r2, #0
 8001228:	2103      	movs	r1, #3
 800122a:	4891      	ldr	r0, [pc, #580]	@ (8001470 <main+0x288>)
 800122c:	f001 faa8 	bl	8002780 <GPIOx_Init>
  GPIOx_Init(GPIOB,4 , OUTPUT_PP ,NOPULL, MODE_OUTPUT_50MHZ);
 8001230:	2303      	movs	r3, #3
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	2300      	movs	r3, #0
 8001236:	2200      	movs	r2, #0
 8001238:	2104      	movs	r1, #4
 800123a:	488d      	ldr	r0, [pc, #564]	@ (8001470 <main+0x288>)
 800123c:	f001 faa0 	bl	8002780 <GPIOx_Init>
  {
    // =============================================================================
    // C THI GIAN RTC - S DNG BIN LOCAL
    // =============================================================================
    uint8_t current_gio, current_phut, current_giay, current_thu, current_ngay, current_thang, current_nam;
    DS3231Read(&current_gio, &current_phut, &current_giay, &current_thu, &current_ngay, &current_thang, &current_nam);
 8001240:	1d7c      	adds	r4, r7, #5
 8001242:	1dba      	adds	r2, r7, #6
 8001244:	1df9      	adds	r1, r7, #7
 8001246:	f107 0008 	add.w	r0, r7, #8
 800124a:	1cbb      	adds	r3, r7, #2
 800124c:	9302      	str	r3, [sp, #8]
 800124e:	1cfb      	adds	r3, r7, #3
 8001250:	9301      	str	r3, [sp, #4]
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	4623      	mov	r3, r4
 8001258:	f001 fcac 	bl	8002bb4 <DS3231Read>
    uint32_t current_time = HAL_GetTick();
 800125c:	f000 fb08 	bl	8001870 <HAL_GetTick>
 8001260:	6178      	str	r0, [r7, #20]
    // =============================================================================
    // X L CM BIN VI TIMESTAMP
    // =============================================================================
    printf("\r\n[%02d:%02d:%02d] XU LY CAM BIEN \r\n", 
 8001262:	7a3b      	ldrb	r3, [r7, #8]
 8001264:	4619      	mov	r1, r3
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	461a      	mov	r2, r3
 800126a:	79bb      	ldrb	r3, [r7, #6]
 800126c:	4881      	ldr	r0, [pc, #516]	@ (8001474 <main+0x28c>)
 800126e:	f003 ffa3 	bl	80051b8 <iprintf>
           current_gio, current_phut, current_giay);
    
    // 1. X l cm bin (lun chy)
    ProcessAllSensors();
 8001272:	f002 fa69 	bl	8003748 <ProcessAllSensors>
        DisplaySystemStatus();
    }*/
    
    // 5. Gi d liu n ESP32 mi 10 giy
        
        SendDataToESP32();
 8001276:	f002 f8f7 	bl	8003468 <SendDataToESP32>
        HAL_Delay(2000);
 800127a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800127e:	f000 fb01 	bl	8001884 <HAL_Delay>
    // Ly gi tr  iu khin
    float nh3_ppm = GetNH3_PPM();
 8001282:	f002 ff97 	bl	80041b4 <GetNH3_PPM>
 8001286:	6138      	str	r0, [r7, #16]
    float h2s_ppm = GetH2S_PPM();
 8001288:	f002 ffa6 	bl	80041d8 <GetH2S_PPM>
 800128c:	60f8      	str	r0, [r7, #12]
    AlarmLevel_t nh3_alarm = GetNH3AlarmLevel();
 800128e:	f002 ffb7 	bl	8004200 <GetNH3AlarmLevel>
 8001292:	4603      	mov	r3, r0
 8001294:	72fb      	strb	r3, [r7, #11]
    AlarmLevel_t h2s_alarm = GetH2SAlarmLevel();
 8001296:	f002 ffbf 	bl	8004218 <GetH2SAlarmLevel>
 800129a:	4603      	mov	r3, r0
 800129c:	72bb      	strb	r3, [r7, #10]
    AlarmLevel_t system_alarm = GetSystemAlarmLevel();
 800129e:	f002 ffc7 	bl	8004230 <GetSystemAlarmLevel>
 80012a2:	4603      	mov	r3, r0
 80012a4:	727b      	strb	r3, [r7, #9]
    //printf("DEBUG - NH3: %.1f ppm, Alarm Level: %d\r\n", nh3_ppm, nh3_alarm);
    //printf("DEBUG - H2S: %.1f ppm, Alarm Level: %d\r\n", h2s_ppm, h2s_alarm);
    
    // Logic dieu khien NH3 - day du tat ca truong hop
   // printf("\r\nNH3 STATUS: ");
    if(nh3_alarm == ALARM_DANGER) {
 80012a6:	7afb      	ldrb	r3, [r7, #11]
 80012a8:	2b03      	cmp	r3, #3
 80012aa:	d021      	beq.n	80012f0 <main+0x108>
     //   printf("NH3 = %.1f ppm - NGUY HIEM! BAT QUAT MAX!\r\n", nh3_ppm);
        // HAL_GPIO_WritePin(FAN_NH3_PORT, FAN_NH3_PIN, GPIO_PIN_SET);
    }
    else if(nh3_alarm == ALARM_HIGH) {
 80012ac:	7afb      	ldrb	r3, [r7, #11]
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d10d      	bne.n	80012ce <main+0xe6>
        printf("NH3 = %.1f ppm - BAT QUAT THONG GIO!\r\n", nh3_ppm);
 80012b2:	6938      	ldr	r0, [r7, #16]
 80012b4:	f7ff f8b8 	bl	8000428 <__aeabi_f2d>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	486e      	ldr	r0, [pc, #440]	@ (8001478 <main+0x290>)
 80012be:	f003 ff7b 	bl	80051b8 <iprintf>
        GPIOx_WritePin(GPIOB ,3 ,1); //  HAL_GPIO_WritePin(FAN_NH3_PORT, FAN_NH3_PIN, GPIO_PIN_SET);
 80012c2:	2201      	movs	r2, #1
 80012c4:	2103      	movs	r1, #3
 80012c6:	486a      	ldr	r0, [pc, #424]	@ (8001470 <main+0x288>)
 80012c8:	f001 faf8 	bl	80028bc <GPIOx_WritePin>
 80012cc:	e010      	b.n	80012f0 <main+0x108>
    }
    else if(nh3_alarm == ALARM_LOW) {
 80012ce:	7afb      	ldrb	r3, [r7, #11]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d105      	bne.n	80012e0 <main+0xf8>
       // printf("NH3 = %.1f ppm - Canh bao thap\r\n", nh3_ppm);
        GPIOx_WritePin(GPIOB ,4 ,1);
 80012d4:	2201      	movs	r2, #1
 80012d6:	2104      	movs	r1, #4
 80012d8:	4865      	ldr	r0, [pc, #404]	@ (8001470 <main+0x288>)
 80012da:	f001 faef 	bl	80028bc <GPIOx_WritePin>
 80012de:	e007      	b.n	80012f0 <main+0x108>
    }
    else { // ALARM_NORMAL
        printf("NH3 = %.1f ppm - Binh thuong\r\n", nh3_ppm);
 80012e0:	6938      	ldr	r0, [r7, #16]
 80012e2:	f7ff f8a1 	bl	8000428 <__aeabi_f2d>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4864      	ldr	r0, [pc, #400]	@ (800147c <main+0x294>)
 80012ec:	f003 ff64 	bl	80051b8 <iprintf>
        // HAL_GPIO_WritePin(FAN_NH3_PORT, FAN_NH3_PIN, GPIO_PIN_RESET);
    }
    
    // Logic dieu khien CO2 - day du tat ca truong hop
    printf("H2S STATUS: ");
 80012f0:	4863      	ldr	r0, [pc, #396]	@ (8001480 <main+0x298>)
 80012f2:	f003 ff61 	bl	80051b8 <iprintf>
    if(h2s_alarm == ALARM_DANGER) {
 80012f6:	7abb      	ldrb	r3, [r7, #10]
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	d108      	bne.n	800130e <main+0x126>
        printf("H2S = %.1f ppm - NGUY HIEM! CAN THONG GIO NGAY!\r\n", h2s_ppm);
 80012fc:	68f8      	ldr	r0, [r7, #12]
 80012fe:	f7ff f893 	bl	8000428 <__aeabi_f2d>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	485f      	ldr	r0, [pc, #380]	@ (8001484 <main+0x29c>)
 8001308:	f003 ff56 	bl	80051b8 <iprintf>
 800130c:	e01f      	b.n	800134e <main+0x166>
        // HAL_GPIO_WritePin(FAN_CO2_PORT, FAN_CO2_PIN, GPIO_PIN_SET);
    }
    else if(h2s_alarm == ALARM_HIGH) {
 800130e:	7abb      	ldrb	r3, [r7, #10]
 8001310:	2b02      	cmp	r3, #2
 8001312:	d108      	bne.n	8001326 <main+0x13e>
        printf("H2S = %.1f ppm - BAT QUAT THONG GIO!\r\n", h2s_ppm);
 8001314:	68f8      	ldr	r0, [r7, #12]
 8001316:	f7ff f887 	bl	8000428 <__aeabi_f2d>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	485a      	ldr	r0, [pc, #360]	@ (8001488 <main+0x2a0>)
 8001320:	f003 ff4a 	bl	80051b8 <iprintf>
 8001324:	e013      	b.n	800134e <main+0x166>
        // HAL_GPIO_WritePin(FAN_CO2_PORT, FAN_CO2_PIN, GPIO_PIN_SET);
    }
    else if(h2s_alarm == ALARM_LOW) {
 8001326:	7abb      	ldrb	r3, [r7, #10]
 8001328:	2b01      	cmp	r3, #1
 800132a:	d108      	bne.n	800133e <main+0x156>
        printf("H2S = %.1f ppm - Canh bao thap\r\n", h2s_ppm);
 800132c:	68f8      	ldr	r0, [r7, #12]
 800132e:	f7ff f87b 	bl	8000428 <__aeabi_f2d>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	4855      	ldr	r0, [pc, #340]	@ (800148c <main+0x2a4>)
 8001338:	f003 ff3e 	bl	80051b8 <iprintf>
 800133c:	e007      	b.n	800134e <main+0x166>
        // HAL_GPIO_WritePin(FAN_CO2_PORT, FAN_CO2_PIN, GPIO_PIN_RESET);
    }
    else { // ALARM_NORMAL
        printf("H2S = %.1f ppm - Binh thuong\r\n", h2s_ppm);
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f7ff f872 	bl	8000428 <__aeabi_f2d>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4851      	ldr	r0, [pc, #324]	@ (8001490 <main+0x2a8>)
 800134a:	f003 ff35 	bl	80051b8 <iprintf>
        // HAL_GPIO_WritePin(FAN_CO2_PORT, FAN_CO2_PIN, GPIO_PIN_RESET);
    }

    // Cnh bo tng th
    switch (system_alarm)
 800134e:	7a7b      	ldrb	r3, [r7, #9]
 8001350:	2b03      	cmp	r3, #3
 8001352:	d006      	beq.n	8001362 <main+0x17a>
 8001354:	2b03      	cmp	r3, #3
 8001356:	dc10      	bgt.n	800137a <main+0x192>
 8001358:	2b01      	cmp	r3, #1
 800135a:	d00a      	beq.n	8001372 <main+0x18a>
 800135c:	2b02      	cmp	r3, #2
 800135e:	d004      	beq.n	800136a <main+0x182>
 8001360:	e00b      	b.n	800137a <main+0x192>
    {
    case ALARM_DANGER:
      printf("NGUY HIEM - KIEM TRA NGAY LAP TUC\r\n");
 8001362:	484c      	ldr	r0, [pc, #304]	@ (8001494 <main+0x2ac>)
 8001364:	f003 ff90 	bl	8005288 <puts>
      // HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);
      break;
 8001368:	e00b      	b.n	8001382 <main+0x19a>
    case ALARM_HIGH:
      printf("CANH BAO CAO - CHU Y NGAY\r\n");
 800136a:	484b      	ldr	r0, [pc, #300]	@ (8001498 <main+0x2b0>)
 800136c:	f003 ff8c 	bl	8005288 <puts>
      break;
 8001370:	e007      	b.n	8001382 <main+0x19a>
    case ALARM_LOW:
      printf("CANH BAO THAP - TIEP TUC THEO DOI\r\n");
 8001372:	484a      	ldr	r0, [pc, #296]	@ (800149c <main+0x2b4>)
 8001374:	f003 ff88 	bl	8005288 <puts>
      break;
 8001378:	e003      	b.n	8001382 <main+0x19a>
    default:
      printf("HE THONG HOAT DONG BINH THUONG\r\n");
 800137a:	4849      	ldr	r0, [pc, #292]	@ (80014a0 <main+0x2b8>)
 800137c:	f003 ff84 	bl	8005288 <puts>
      // HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
      break;
 8001380:	bf00      	nop
    // =============================================================================
    // KIM TRA TC V THEO LCH - N GIN
    // =============================================================================
    
    // T ng hiu chun vo 3:00 AM
    if(current_gio == 3 && current_phut == 0 && current_giay < 5) {
 8001382:	7a3b      	ldrb	r3, [r7, #8]
 8001384:	2b03      	cmp	r3, #3
 8001386:	d10f      	bne.n	80013a8 <main+0x1c0>
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d10c      	bne.n	80013a8 <main+0x1c0>
 800138e:	79bb      	ldrb	r3, [r7, #6]
 8001390:	2b04      	cmp	r3, #4
 8001392:	d809      	bhi.n	80013a8 <main+0x1c0>
        printf("\r\n [%02d:%02d:%02d] THOI GIAN HIEU CHUAN TU DONG!\r\n", 
 8001394:	7a3b      	ldrb	r3, [r7, #8]
 8001396:	4619      	mov	r1, r3
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	461a      	mov	r2, r3
 800139c:	79bb      	ldrb	r3, [r7, #6]
 800139e:	4841      	ldr	r0, [pc, #260]	@ (80014a4 <main+0x2bc>)
 80013a0:	f003 ff0a 	bl	80051b8 <iprintf>
               current_gio, current_phut, current_giay);
        CalibrateSensors();
 80013a4:	f002 fa0c 	bl	80037c0 <CalibrateSensors>
    }
    
    // Bo co hng ngy vo 23:59
    if(current_gio == 23 && current_phut == 59 && current_giay < 5) {
 80013a8:	7a3b      	ldrb	r3, [r7, #8]
 80013aa:	2b17      	cmp	r3, #23
 80013ac:	d133      	bne.n	8001416 <main+0x22e>
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	2b3b      	cmp	r3, #59	@ 0x3b
 80013b2:	d130      	bne.n	8001416 <main+0x22e>
 80013b4:	79bb      	ldrb	r3, [r7, #6]
 80013b6:	2b04      	cmp	r3, #4
 80013b8:	d82d      	bhi.n	8001416 <main+0x22e>
        printf("\r\n [%02d:%02d:%02d] BAO CAO HANG NGAY\r\n", 
 80013ba:	7a3b      	ldrb	r3, [r7, #8]
 80013bc:	4619      	mov	r1, r3
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	461a      	mov	r2, r3
 80013c2:	79bb      	ldrb	r3, [r7, #6]
 80013c4:	4838      	ldr	r0, [pc, #224]	@ (80014a8 <main+0x2c0>)
 80013c6:	f003 fef7 	bl	80051b8 <iprintf>
               current_gio, current_phut, current_giay);
        printf("Ngay: %02d/%02d/20%02d\r\n", current_ngay, current_thang, current_nam);
 80013ca:	793b      	ldrb	r3, [r7, #4]
 80013cc:	4619      	mov	r1, r3
 80013ce:	78fb      	ldrb	r3, [r7, #3]
 80013d0:	461a      	mov	r2, r3
 80013d2:	78bb      	ldrb	r3, [r7, #2]
 80013d4:	4835      	ldr	r0, [pc, #212]	@ (80014ac <main+0x2c4>)
 80013d6:	f003 feef 	bl	80051b8 <iprintf>
        printf("Uptime: %.1f gio\r\n", HAL_GetTick() / 3600000.0f);
 80013da:	f000 fa49 	bl	8001870 <HAL_GetTick>
 80013de:	4603      	mov	r3, r0
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fc77 	bl	8000cd4 <__aeabi_ui2f>
 80013e6:	4603      	mov	r3, r0
 80013e8:	4931      	ldr	r1, [pc, #196]	@ (80014b0 <main+0x2c8>)
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff fd7e 	bl	8000eec <__aeabi_fdiv>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff f818 	bl	8000428 <__aeabi_f2d>
 80013f8:	4602      	mov	r2, r0
 80013fa:	460b      	mov	r3, r1
 80013fc:	482d      	ldr	r0, [pc, #180]	@ (80014b4 <main+0x2cc>)
 80013fe:	f003 fedb 	bl	80051b8 <iprintf>
        printf("Tong doc: %lu | Loi: %lu\r\n", g_sensor_system.total_readings, g_sensor_system.error_count);
 8001402:	4b2d      	ldr	r3, [pc, #180]	@ (80014b8 <main+0x2d0>)
 8001404:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8001408:	4a2b      	ldr	r2, [pc, #172]	@ (80014b8 <main+0x2d0>)
 800140a:	f8d2 20fc 	ldr.w	r2, [r2, #252]	@ 0xfc
 800140e:	4619      	mov	r1, r3
 8001410:	482a      	ldr	r0, [pc, #168]	@ (80014bc <main+0x2d4>)
 8001412:	f003 fed1 	bl	80051b8 <iprintf>
    }
    
    // Cho bui sng
    if(current_gio == 6 && current_phut == 0 && current_giay < 5) {
 8001416:	7a3b      	ldrb	r3, [r7, #8]
 8001418:	2b06      	cmp	r3, #6
 800141a:	d10d      	bne.n	8001438 <main+0x250>
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d10a      	bne.n	8001438 <main+0x250>
 8001422:	79bb      	ldrb	r3, [r7, #6]
 8001424:	2b04      	cmp	r3, #4
 8001426:	d807      	bhi.n	8001438 <main+0x250>
        printf("\r\n [%02d:%02d:%02d] CHAO BUOI SANG!\r\n", 
 8001428:	7a3b      	ldrb	r3, [r7, #8]
 800142a:	4619      	mov	r1, r3
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	461a      	mov	r2, r3
 8001430:	79bb      	ldrb	r3, [r7, #6]
 8001432:	4823      	ldr	r0, [pc, #140]	@ (80014c0 <main+0x2d8>)
 8001434:	f003 fec0 	bl	80051b8 <iprintf>
    // SendDataToServerWithTime(nh3_ppm, co2_ppm, system_alarm, current_gio, current_phut, current_giay);

    // - Hin th trn LCD vi thi gian
    // UpdateLCDDisplayWithTime(nh3_ppm, co2_ppm, system_alarm, current_gio, current_phut, current_giay);

    printf("\r\n[%02d:%02d:%02d] CHO %d GIAY DE DO TIEP\r\n", 
 8001438:	7a3b      	ldrb	r3, [r7, #8]
 800143a:	4619      	mov	r1, r3
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	461a      	mov	r2, r3
 8001440:	79bb      	ldrb	r3, [r7, #6]
 8001442:	4618      	mov	r0, r3
 8001444:	2314      	movs	r3, #20
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	4603      	mov	r3, r0
 800144a:	481e      	ldr	r0, [pc, #120]	@ (80014c4 <main+0x2dc>)
 800144c:	f003 feb4 	bl	80051b8 <iprintf>
           current_gio, current_phut, current_giay, MAIN_LOOP_DELAY/1000);
    
    HAL_Delay(3000); 
 8001450:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001454:	f000 fa16 	bl	8001884 <HAL_Delay>
  {
 8001458:	e6f2      	b.n	8001240 <main+0x58>
 800145a:	bf00      	nop
 800145c:	40013800 	.word	0x40013800
 8001460:	000186a0 	.word	0x000186a0
 8001464:	40005400 	.word	0x40005400
 8001468:	48398c00 	.word	0x48398c00
 800146c:	471c4000 	.word	0x471c4000
 8001470:	40010c00 	.word	0x40010c00
 8001474:	08009818 	.word	0x08009818
 8001478:	08009840 	.word	0x08009840
 800147c:	08009868 	.word	0x08009868
 8001480:	08009888 	.word	0x08009888
 8001484:	08009898 	.word	0x08009898
 8001488:	080098cc 	.word	0x080098cc
 800148c:	080098f4 	.word	0x080098f4
 8001490:	08009918 	.word	0x08009918
 8001494:	08009938 	.word	0x08009938
 8001498:	0800995c 	.word	0x0800995c
 800149c:	08009978 	.word	0x08009978
 80014a0:	0800999c 	.word	0x0800999c
 80014a4:	080099bc 	.word	0x080099bc
 80014a8:	080099f4 	.word	0x080099f4
 80014ac:	08009a20 	.word	0x08009a20
 80014b0:	4a5bba00 	.word	0x4a5bba00
 80014b4:	08009a3c 	.word	0x08009a3c
 80014b8:	20000584 	.word	0x20000584
 80014bc:	08009a50 	.word	0x08009a50
 80014c0:	08009a6c 	.word	0x08009a6c
 80014c4:	08009a98 	.word	0x08009a98

080014c8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b090      	sub	sp, #64	@ 0x40
 80014cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ce:	f107 0318 	add.w	r3, r7, #24
 80014d2:	2228      	movs	r2, #40	@ 0x28
 80014d4:	2100      	movs	r1, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f004 f80a 	bl	80054f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014dc:	1d3b      	adds	r3, r7, #4
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014ea:	2301      	movs	r3, #1
 80014ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014f8:	2301      	movs	r3, #1
 80014fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014fc:	2302      	movs	r3, #2
 80014fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001500:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001504:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001506:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800150a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150c:	f107 0318 	add.w	r3, r7, #24
 8001510:	4618      	mov	r0, r3
 8001512:	f000 fabf 	bl	8001a94 <HAL_RCC_OscConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800151c:	f000 f819 	bl	8001552 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001520:	230f      	movs	r3, #15
 8001522:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001524:	2302      	movs	r3, #2
 8001526:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800152c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001530:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001536:	1d3b      	adds	r3, r7, #4
 8001538:	2102      	movs	r1, #2
 800153a:	4618      	mov	r0, r3
 800153c:	f000 fd2c 	bl	8001f98 <HAL_RCC_ClockConfig>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001546:	f000 f804 	bl	8001552 <Error_Handler>
  }
}
 800154a:	bf00      	nop
 800154c:	3740      	adds	r7, #64	@ 0x40
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001552:	b480      	push	{r7}
 8001554:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001556:	b672      	cpsid	i
}
 8001558:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800155a:	bf00      	nop
 800155c:	e7fd      	b.n	800155a <Error_Handler+0x8>
	...

08001560 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001566:	4b15      	ldr	r3, [pc, #84]	@ (80015bc <HAL_MspInit+0x5c>)
 8001568:	699b      	ldr	r3, [r3, #24]
 800156a:	4a14      	ldr	r2, [pc, #80]	@ (80015bc <HAL_MspInit+0x5c>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	6193      	str	r3, [r2, #24]
 8001572:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <HAL_MspInit+0x5c>)
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800157e:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <HAL_MspInit+0x5c>)
 8001580:	69db      	ldr	r3, [r3, #28]
 8001582:	4a0e      	ldr	r2, [pc, #56]	@ (80015bc <HAL_MspInit+0x5c>)
 8001584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001588:	61d3      	str	r3, [r2, #28]
 800158a:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <HAL_MspInit+0x5c>)
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001592:	607b      	str	r3, [r7, #4]
 8001594:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001596:	4b0a      	ldr	r3, [pc, #40]	@ (80015c0 <HAL_MspInit+0x60>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	4a04      	ldr	r2, [pc, #16]	@ (80015c0 <HAL_MspInit+0x60>)
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015b2:	bf00      	nop
 80015b4:	3714      	adds	r7, #20
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	40021000 	.word	0x40021000
 80015c0:	40010000 	.word	0x40010000

080015c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <NMI_Handler+0x4>

080015cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <HardFault_Handler+0x4>

080015d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <MemManage_Handler+0x4>

080015dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <BusFault_Handler+0x4>

080015e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <UsageFault_Handler+0x4>

080015ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr

080015f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr

08001604 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001614:	f000 f91a 	bl	800184c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}

0800161c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  return 1;
 8001620:	2301      	movs	r3, #1
}
 8001622:	4618      	mov	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <_kill>:

int _kill(int pid, int sig)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001634:	f003 ffae 	bl	8005594 <__errno>
 8001638:	4603      	mov	r3, r0
 800163a:	2216      	movs	r2, #22
 800163c:	601a      	str	r2, [r3, #0]
  return -1;
 800163e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <_exit>:

void _exit (int status)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b082      	sub	sp, #8
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001652:	f04f 31ff 	mov.w	r1, #4294967295
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff ffe7 	bl	800162a <_kill>
  while (1) {}    /* Make sure we hang here */
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <_exit+0x12>

08001660 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b086      	sub	sp, #24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
 8001670:	e00a      	b.n	8001688 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001672:	f3af 8000 	nop.w
 8001676:	4601      	mov	r1, r0
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	1c5a      	adds	r2, r3, #1
 800167c:	60ba      	str	r2, [r7, #8]
 800167e:	b2ca      	uxtb	r2, r1
 8001680:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	3301      	adds	r3, #1
 8001686:	617b      	str	r3, [r7, #20]
 8001688:	697a      	ldr	r2, [r7, #20]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	429a      	cmp	r2, r3
 800168e:	dbf0      	blt.n	8001672 <_read+0x12>
  }

  return len;
 8001690:	687b      	ldr	r3, [r7, #4]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3718      	adds	r7, #24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <_close>:
  }
  return len;
}

int _close(int file)
{
 800169a:	b480      	push	{r7}
 800169c:	b083      	sub	sp, #12
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bc80      	pop	{r7}
 80016ae:	4770      	bx	lr

080016b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016c0:	605a      	str	r2, [r3, #4]
  return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr

080016ce <_isatty>:

int _isatty(int file)
{
 80016ce:	b480      	push	{r7}
 80016d0:	b083      	sub	sp, #12
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016d6:	2301      	movs	r3, #1
}
 80016d8:	4618      	mov	r0, r3
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	bc80      	pop	{r7}
 80016e0:	4770      	bx	lr

080016e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b085      	sub	sp, #20
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	60f8      	str	r0, [r7, #12]
 80016ea:	60b9      	str	r1, [r7, #8]
 80016ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3714      	adds	r7, #20
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr
	...

080016fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001704:	4a14      	ldr	r2, [pc, #80]	@ (8001758 <_sbrk+0x5c>)
 8001706:	4b15      	ldr	r3, [pc, #84]	@ (800175c <_sbrk+0x60>)
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001710:	4b13      	ldr	r3, [pc, #76]	@ (8001760 <_sbrk+0x64>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d102      	bne.n	800171e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <_sbrk+0x64>)
 800171a:	4a12      	ldr	r2, [pc, #72]	@ (8001764 <_sbrk+0x68>)
 800171c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800171e:	4b10      	ldr	r3, [pc, #64]	@ (8001760 <_sbrk+0x64>)
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4413      	add	r3, r2
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	429a      	cmp	r2, r3
 800172a:	d207      	bcs.n	800173c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800172c:	f003 ff32 	bl	8005594 <__errno>
 8001730:	4603      	mov	r3, r0
 8001732:	220c      	movs	r2, #12
 8001734:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001736:	f04f 33ff 	mov.w	r3, #4294967295
 800173a:	e009      	b.n	8001750 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800173c:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001742:	4b07      	ldr	r3, [pc, #28]	@ (8001760 <_sbrk+0x64>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4413      	add	r3, r2
 800174a:	4a05      	ldr	r2, [pc, #20]	@ (8001760 <_sbrk+0x64>)
 800174c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800174e:	68fb      	ldr	r3, [r7, #12]
}
 8001750:	4618      	mov	r0, r3
 8001752:	3718      	adds	r7, #24
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20005000 	.word	0x20005000
 800175c:	00000400 	.word	0x00000400
 8001760:	2000021c 	.word	0x2000021c
 8001764:	200044c8 	.word	0x200044c8

08001768 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr

08001774 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001774:	f7ff fff8 	bl	8001768 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001778:	480b      	ldr	r0, [pc, #44]	@ (80017a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800177a:	490c      	ldr	r1, [pc, #48]	@ (80017ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800177c:	4a0c      	ldr	r2, [pc, #48]	@ (80017b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001780:	e002      	b.n	8001788 <LoopCopyDataInit>

08001782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001786:	3304      	adds	r3, #4

08001788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800178c:	d3f9      	bcc.n	8001782 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178e:	4a09      	ldr	r2, [pc, #36]	@ (80017b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001790:	4c09      	ldr	r4, [pc, #36]	@ (80017b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001794:	e001      	b.n	800179a <LoopFillZerobss>

08001796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001798:	3204      	adds	r2, #4

0800179a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800179c:	d3fb      	bcc.n	8001796 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800179e:	f003 feff 	bl	80055a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017a2:	f7ff fd21 	bl	80011e8 <main>
  bx lr
 80017a6:	4770      	bx	lr
  ldr r0, =_sdata
 80017a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ac:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80017b0:	0800ab20 	.word	0x0800ab20
  ldr r2, =_sbss
 80017b4:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80017b8:	200044c8 	.word	0x200044c8

080017bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017bc:	e7fe      	b.n	80017bc <ADC1_2_IRQHandler>
	...

080017c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017c4:	4b08      	ldr	r3, [pc, #32]	@ (80017e8 <HAL_Init+0x28>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a07      	ldr	r2, [pc, #28]	@ (80017e8 <HAL_Init+0x28>)
 80017ca:	f043 0310 	orr.w	r3, r3, #16
 80017ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d0:	2003      	movs	r0, #3
 80017d2:	f000 f92b 	bl	8001a2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017d6:	200f      	movs	r0, #15
 80017d8:	f000 f808 	bl	80017ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017dc:	f7ff fec0 	bl	8001560 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40022000 	.word	0x40022000

080017ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017f4:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <HAL_InitTick+0x54>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	4b12      	ldr	r3, [pc, #72]	@ (8001844 <HAL_InitTick+0x58>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	4619      	mov	r1, r3
 80017fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001802:	fbb3 f3f1 	udiv	r3, r3, r1
 8001806:	fbb2 f3f3 	udiv	r3, r2, r3
 800180a:	4618      	mov	r0, r3
 800180c:	f000 f935 	bl	8001a7a <HAL_SYSTICK_Config>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e00e      	b.n	8001838 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2b0f      	cmp	r3, #15
 800181e:	d80a      	bhi.n	8001836 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001820:	2200      	movs	r2, #0
 8001822:	6879      	ldr	r1, [r7, #4]
 8001824:	f04f 30ff 	mov.w	r0, #4294967295
 8001828:	f000 f90b 	bl	8001a42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800182c:	4a06      	ldr	r2, [pc, #24]	@ (8001848 <HAL_InitTick+0x5c>)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001832:	2300      	movs	r3, #0
 8001834:	e000      	b.n	8001838 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
}
 8001838:	4618      	mov	r0, r3
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000000 	.word	0x20000000
 8001844:	20000008 	.word	0x20000008
 8001848:	20000004 	.word	0x20000004

0800184c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001850:	4b05      	ldr	r3, [pc, #20]	@ (8001868 <HAL_IncTick+0x1c>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	461a      	mov	r2, r3
 8001856:	4b05      	ldr	r3, [pc, #20]	@ (800186c <HAL_IncTick+0x20>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4413      	add	r3, r2
 800185c:	4a03      	ldr	r2, [pc, #12]	@ (800186c <HAL_IncTick+0x20>)
 800185e:	6013      	str	r3, [r2, #0]
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	bc80      	pop	{r7}
 8001866:	4770      	bx	lr
 8001868:	20000008 	.word	0x20000008
 800186c:	20000220 	.word	0x20000220

08001870 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  return uwTick;
 8001874:	4b02      	ldr	r3, [pc, #8]	@ (8001880 <HAL_GetTick+0x10>)
 8001876:	681b      	ldr	r3, [r3, #0]
}
 8001878:	4618      	mov	r0, r3
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr
 8001880:	20000220 	.word	0x20000220

08001884 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800188c:	f7ff fff0 	bl	8001870 <HAL_GetTick>
 8001890:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800189c:	d005      	beq.n	80018aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800189e:	4b0a      	ldr	r3, [pc, #40]	@ (80018c8 <HAL_Delay+0x44>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	461a      	mov	r2, r3
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	4413      	add	r3, r2
 80018a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018aa:	bf00      	nop
 80018ac:	f7ff ffe0 	bl	8001870 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d8f7      	bhi.n	80018ac <HAL_Delay+0x28>
  {
  }
}
 80018bc:	bf00      	nop
 80018be:	bf00      	nop
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000008 	.word	0x20000008

080018cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018e8:	4013      	ands	r3, r2
 80018ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018fe:	4a04      	ldr	r2, [pc, #16]	@ (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	60d3      	str	r3, [r2, #12]
}
 8001904:	bf00      	nop
 8001906:	3714      	adds	r7, #20
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001918:	4b04      	ldr	r3, [pc, #16]	@ (800192c <__NVIC_GetPriorityGrouping+0x18>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	f003 0307 	and.w	r3, r3, #7
}
 8001922:	4618      	mov	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	6039      	str	r1, [r7, #0]
 800193a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800193c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001940:	2b00      	cmp	r3, #0
 8001942:	db0a      	blt.n	800195a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	b2da      	uxtb	r2, r3
 8001948:	490c      	ldr	r1, [pc, #48]	@ (800197c <__NVIC_SetPriority+0x4c>)
 800194a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194e:	0112      	lsls	r2, r2, #4
 8001950:	b2d2      	uxtb	r2, r2
 8001952:	440b      	add	r3, r1
 8001954:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001958:	e00a      	b.n	8001970 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	b2da      	uxtb	r2, r3
 800195e:	4908      	ldr	r1, [pc, #32]	@ (8001980 <__NVIC_SetPriority+0x50>)
 8001960:	79fb      	ldrb	r3, [r7, #7]
 8001962:	f003 030f 	and.w	r3, r3, #15
 8001966:	3b04      	subs	r3, #4
 8001968:	0112      	lsls	r2, r2, #4
 800196a:	b2d2      	uxtb	r2, r2
 800196c:	440b      	add	r3, r1
 800196e:	761a      	strb	r2, [r3, #24]
}
 8001970:	bf00      	nop
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000e100 	.word	0xe000e100
 8001980:	e000ed00 	.word	0xe000ed00

08001984 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001984:	b480      	push	{r7}
 8001986:	b089      	sub	sp, #36	@ 0x24
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	f1c3 0307 	rsb	r3, r3, #7
 800199e:	2b04      	cmp	r3, #4
 80019a0:	bf28      	it	cs
 80019a2:	2304      	movcs	r3, #4
 80019a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	3304      	adds	r3, #4
 80019aa:	2b06      	cmp	r3, #6
 80019ac:	d902      	bls.n	80019b4 <NVIC_EncodePriority+0x30>
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	3b03      	subs	r3, #3
 80019b2:	e000      	b.n	80019b6 <NVIC_EncodePriority+0x32>
 80019b4:	2300      	movs	r3, #0
 80019b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b8:	f04f 32ff 	mov.w	r2, #4294967295
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	43da      	mvns	r2, r3
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	401a      	ands	r2, r3
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019cc:	f04f 31ff 	mov.w	r1, #4294967295
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	fa01 f303 	lsl.w	r3, r1, r3
 80019d6:	43d9      	mvns	r1, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019dc:	4313      	orrs	r3, r2
         );
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3724      	adds	r7, #36	@ 0x24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr

080019e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019f8:	d301      	bcc.n	80019fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019fa:	2301      	movs	r3, #1
 80019fc:	e00f      	b.n	8001a1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001a28 <SysTick_Config+0x40>)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3b01      	subs	r3, #1
 8001a04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a06:	210f      	movs	r1, #15
 8001a08:	f04f 30ff 	mov.w	r0, #4294967295
 8001a0c:	f7ff ff90 	bl	8001930 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a10:	4b05      	ldr	r3, [pc, #20]	@ (8001a28 <SysTick_Config+0x40>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a16:	4b04      	ldr	r3, [pc, #16]	@ (8001a28 <SysTick_Config+0x40>)
 8001a18:	2207      	movs	r2, #7
 8001a1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	e000e010 	.word	0xe000e010

08001a2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f7ff ff49 	bl	80018cc <__NVIC_SetPriorityGrouping>
}
 8001a3a:	bf00      	nop
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b086      	sub	sp, #24
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	4603      	mov	r3, r0
 8001a4a:	60b9      	str	r1, [r7, #8]
 8001a4c:	607a      	str	r2, [r7, #4]
 8001a4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a54:	f7ff ff5e 	bl	8001914 <__NVIC_GetPriorityGrouping>
 8001a58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	68b9      	ldr	r1, [r7, #8]
 8001a5e:	6978      	ldr	r0, [r7, #20]
 8001a60:	f7ff ff90 	bl	8001984 <NVIC_EncodePriority>
 8001a64:	4602      	mov	r2, r0
 8001a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a6a:	4611      	mov	r1, r2
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff ff5f 	bl	8001930 <__NVIC_SetPriority>
}
 8001a72:	bf00      	nop
 8001a74:	3718      	adds	r7, #24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff ffb0 	bl	80019e8 <SysTick_Config>
 8001a88:	4603      	mov	r3, r0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d101      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e272      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f000 8087 	beq.w	8001bc2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ab4:	4b92      	ldr	r3, [pc, #584]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 030c 	and.w	r3, r3, #12
 8001abc:	2b04      	cmp	r3, #4
 8001abe:	d00c      	beq.n	8001ada <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ac0:	4b8f      	ldr	r3, [pc, #572]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 030c 	and.w	r3, r3, #12
 8001ac8:	2b08      	cmp	r3, #8
 8001aca:	d112      	bne.n	8001af2 <HAL_RCC_OscConfig+0x5e>
 8001acc:	4b8c      	ldr	r3, [pc, #560]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ad8:	d10b      	bne.n	8001af2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ada:	4b89      	ldr	r3, [pc, #548]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d06c      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x12c>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d168      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e24c      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001afa:	d106      	bne.n	8001b0a <HAL_RCC_OscConfig+0x76>
 8001afc:	4b80      	ldr	r3, [pc, #512]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a7f      	ldr	r2, [pc, #508]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b06:	6013      	str	r3, [r2, #0]
 8001b08:	e02e      	b.n	8001b68 <HAL_RCC_OscConfig+0xd4>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10c      	bne.n	8001b2c <HAL_RCC_OscConfig+0x98>
 8001b12:	4b7b      	ldr	r3, [pc, #492]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a7a      	ldr	r2, [pc, #488]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b1c:	6013      	str	r3, [r2, #0]
 8001b1e:	4b78      	ldr	r3, [pc, #480]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a77      	ldr	r2, [pc, #476]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b24:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b28:	6013      	str	r3, [r2, #0]
 8001b2a:	e01d      	b.n	8001b68 <HAL_RCC_OscConfig+0xd4>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b34:	d10c      	bne.n	8001b50 <HAL_RCC_OscConfig+0xbc>
 8001b36:	4b72      	ldr	r3, [pc, #456]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a71      	ldr	r2, [pc, #452]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b40:	6013      	str	r3, [r2, #0]
 8001b42:	4b6f      	ldr	r3, [pc, #444]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a6e      	ldr	r2, [pc, #440]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b4c:	6013      	str	r3, [r2, #0]
 8001b4e:	e00b      	b.n	8001b68 <HAL_RCC_OscConfig+0xd4>
 8001b50:	4b6b      	ldr	r3, [pc, #428]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a6a      	ldr	r2, [pc, #424]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b5a:	6013      	str	r3, [r2, #0]
 8001b5c:	4b68      	ldr	r3, [pc, #416]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a67      	ldr	r2, [pc, #412]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d013      	beq.n	8001b98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b70:	f7ff fe7e 	bl	8001870 <HAL_GetTick>
 8001b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b76:	e008      	b.n	8001b8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b78:	f7ff fe7a 	bl	8001870 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b64      	cmp	r3, #100	@ 0x64
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e200      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b8a:	4b5d      	ldr	r3, [pc, #372]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d0f0      	beq.n	8001b78 <HAL_RCC_OscConfig+0xe4>
 8001b96:	e014      	b.n	8001bc2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b98:	f7ff fe6a 	bl	8001870 <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba0:	f7ff fe66 	bl	8001870 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b64      	cmp	r3, #100	@ 0x64
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e1ec      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bb2:	4b53      	ldr	r3, [pc, #332]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d1f0      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x10c>
 8001bbe:	e000      	b.n	8001bc2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d063      	beq.n	8001c96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bce:	4b4c      	ldr	r3, [pc, #304]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f003 030c 	and.w	r3, r3, #12
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d00b      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001bda:	4b49      	ldr	r3, [pc, #292]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 030c 	and.w	r3, r3, #12
 8001be2:	2b08      	cmp	r3, #8
 8001be4:	d11c      	bne.n	8001c20 <HAL_RCC_OscConfig+0x18c>
 8001be6:	4b46      	ldr	r3, [pc, #280]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d116      	bne.n	8001c20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bf2:	4b43      	ldr	r3, [pc, #268]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d005      	beq.n	8001c0a <HAL_RCC_OscConfig+0x176>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d001      	beq.n	8001c0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e1c0      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c0a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	695b      	ldr	r3, [r3, #20]
 8001c16:	00db      	lsls	r3, r3, #3
 8001c18:	4939      	ldr	r1, [pc, #228]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c1e:	e03a      	b.n	8001c96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d020      	beq.n	8001c6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c28:	4b36      	ldr	r3, [pc, #216]	@ (8001d04 <HAL_RCC_OscConfig+0x270>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2e:	f7ff fe1f 	bl	8001870 <HAL_GetTick>
 8001c32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c34:	e008      	b.n	8001c48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c36:	f7ff fe1b 	bl	8001870 <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e1a1      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c48:	4b2d      	ldr	r3, [pc, #180]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0302 	and.w	r3, r3, #2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0f0      	beq.n	8001c36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c54:	4b2a      	ldr	r3, [pc, #168]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	695b      	ldr	r3, [r3, #20]
 8001c60:	00db      	lsls	r3, r3, #3
 8001c62:	4927      	ldr	r1, [pc, #156]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001c64:	4313      	orrs	r3, r2
 8001c66:	600b      	str	r3, [r1, #0]
 8001c68:	e015      	b.n	8001c96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c6a:	4b26      	ldr	r3, [pc, #152]	@ (8001d04 <HAL_RCC_OscConfig+0x270>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c70:	f7ff fdfe 	bl	8001870 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c78:	f7ff fdfa 	bl	8001870 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e180      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d1f0      	bne.n	8001c78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d03a      	beq.n	8001d18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d019      	beq.n	8001cde <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001caa:	4b17      	ldr	r3, [pc, #92]	@ (8001d08 <HAL_RCC_OscConfig+0x274>)
 8001cac:	2201      	movs	r2, #1
 8001cae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb0:	f7ff fdde 	bl	8001870 <HAL_GetTick>
 8001cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cb8:	f7ff fdda 	bl	8001870 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e160      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cca:	4b0d      	ldr	r3, [pc, #52]	@ (8001d00 <HAL_RCC_OscConfig+0x26c>)
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d0f0      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001cd6:	2001      	movs	r0, #1
 8001cd8:	f000 faa6 	bl	8002228 <RCC_Delay>
 8001cdc:	e01c      	b.n	8001d18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cde:	4b0a      	ldr	r3, [pc, #40]	@ (8001d08 <HAL_RCC_OscConfig+0x274>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce4:	f7ff fdc4 	bl	8001870 <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cea:	e00f      	b.n	8001d0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cec:	f7ff fdc0 	bl	8001870 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d908      	bls.n	8001d0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e146      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
 8001cfe:	bf00      	nop
 8001d00:	40021000 	.word	0x40021000
 8001d04:	42420000 	.word	0x42420000
 8001d08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d0c:	4b92      	ldr	r3, [pc, #584]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d1e9      	bne.n	8001cec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0304 	and.w	r3, r3, #4
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	f000 80a6 	beq.w	8001e72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d26:	2300      	movs	r3, #0
 8001d28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d2a:	4b8b      	ldr	r3, [pc, #556]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001d2c:	69db      	ldr	r3, [r3, #28]
 8001d2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10d      	bne.n	8001d52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d36:	4b88      	ldr	r3, [pc, #544]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001d38:	69db      	ldr	r3, [r3, #28]
 8001d3a:	4a87      	ldr	r2, [pc, #540]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d40:	61d3      	str	r3, [r2, #28]
 8001d42:	4b85      	ldr	r3, [pc, #532]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d4a:	60bb      	str	r3, [r7, #8]
 8001d4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d52:	4b82      	ldr	r3, [pc, #520]	@ (8001f5c <HAL_RCC_OscConfig+0x4c8>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d118      	bne.n	8001d90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d5e:	4b7f      	ldr	r3, [pc, #508]	@ (8001f5c <HAL_RCC_OscConfig+0x4c8>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a7e      	ldr	r2, [pc, #504]	@ (8001f5c <HAL_RCC_OscConfig+0x4c8>)
 8001d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d6a:	f7ff fd81 	bl	8001870 <HAL_GetTick>
 8001d6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d72:	f7ff fd7d 	bl	8001870 <HAL_GetTick>
 8001d76:	4602      	mov	r2, r0
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b64      	cmp	r3, #100	@ 0x64
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e103      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d84:	4b75      	ldr	r3, [pc, #468]	@ (8001f5c <HAL_RCC_OscConfig+0x4c8>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d0f0      	beq.n	8001d72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d106      	bne.n	8001da6 <HAL_RCC_OscConfig+0x312>
 8001d98:	4b6f      	ldr	r3, [pc, #444]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	4a6e      	ldr	r2, [pc, #440]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001d9e:	f043 0301 	orr.w	r3, r3, #1
 8001da2:	6213      	str	r3, [r2, #32]
 8001da4:	e02d      	b.n	8001e02 <HAL_RCC_OscConfig+0x36e>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10c      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x334>
 8001dae:	4b6a      	ldr	r3, [pc, #424]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001db0:	6a1b      	ldr	r3, [r3, #32]
 8001db2:	4a69      	ldr	r2, [pc, #420]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001db4:	f023 0301 	bic.w	r3, r3, #1
 8001db8:	6213      	str	r3, [r2, #32]
 8001dba:	4b67      	ldr	r3, [pc, #412]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001dbc:	6a1b      	ldr	r3, [r3, #32]
 8001dbe:	4a66      	ldr	r2, [pc, #408]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001dc0:	f023 0304 	bic.w	r3, r3, #4
 8001dc4:	6213      	str	r3, [r2, #32]
 8001dc6:	e01c      	b.n	8001e02 <HAL_RCC_OscConfig+0x36e>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	2b05      	cmp	r3, #5
 8001dce:	d10c      	bne.n	8001dea <HAL_RCC_OscConfig+0x356>
 8001dd0:	4b61      	ldr	r3, [pc, #388]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	4a60      	ldr	r2, [pc, #384]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001dd6:	f043 0304 	orr.w	r3, r3, #4
 8001dda:	6213      	str	r3, [r2, #32]
 8001ddc:	4b5e      	ldr	r3, [pc, #376]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001dde:	6a1b      	ldr	r3, [r3, #32]
 8001de0:	4a5d      	ldr	r2, [pc, #372]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001de2:	f043 0301 	orr.w	r3, r3, #1
 8001de6:	6213      	str	r3, [r2, #32]
 8001de8:	e00b      	b.n	8001e02 <HAL_RCC_OscConfig+0x36e>
 8001dea:	4b5b      	ldr	r3, [pc, #364]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001dec:	6a1b      	ldr	r3, [r3, #32]
 8001dee:	4a5a      	ldr	r2, [pc, #360]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001df0:	f023 0301 	bic.w	r3, r3, #1
 8001df4:	6213      	str	r3, [r2, #32]
 8001df6:	4b58      	ldr	r3, [pc, #352]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001df8:	6a1b      	ldr	r3, [r3, #32]
 8001dfa:	4a57      	ldr	r2, [pc, #348]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001dfc:	f023 0304 	bic.w	r3, r3, #4
 8001e00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d015      	beq.n	8001e36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e0a:	f7ff fd31 	bl	8001870 <HAL_GetTick>
 8001e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e10:	e00a      	b.n	8001e28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e12:	f7ff fd2d 	bl	8001870 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d901      	bls.n	8001e28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e0b1      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e28:	4b4b      	ldr	r3, [pc, #300]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d0ee      	beq.n	8001e12 <HAL_RCC_OscConfig+0x37e>
 8001e34:	e014      	b.n	8001e60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e36:	f7ff fd1b 	bl	8001870 <HAL_GetTick>
 8001e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e3c:	e00a      	b.n	8001e54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e3e:	f7ff fd17 	bl	8001870 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e09b      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e54:	4b40      	ldr	r3, [pc, #256]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001e56:	6a1b      	ldr	r3, [r3, #32]
 8001e58:	f003 0302 	and.w	r3, r3, #2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d1ee      	bne.n	8001e3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e60:	7dfb      	ldrb	r3, [r7, #23]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d105      	bne.n	8001e72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e66:	4b3c      	ldr	r3, [pc, #240]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001e68:	69db      	ldr	r3, [r3, #28]
 8001e6a:	4a3b      	ldr	r2, [pc, #236]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001e6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	69db      	ldr	r3, [r3, #28]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	f000 8087 	beq.w	8001f8a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e7c:	4b36      	ldr	r3, [pc, #216]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f003 030c 	and.w	r3, r3, #12
 8001e84:	2b08      	cmp	r3, #8
 8001e86:	d061      	beq.n	8001f4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	69db      	ldr	r3, [r3, #28]
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	d146      	bne.n	8001f1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e90:	4b33      	ldr	r3, [pc, #204]	@ (8001f60 <HAL_RCC_OscConfig+0x4cc>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e96:	f7ff fceb 	bl	8001870 <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9e:	f7ff fce7 	bl	8001870 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e06d      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eb0:	4b29      	ldr	r3, [pc, #164]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1f0      	bne.n	8001e9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ec4:	d108      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ec6:	4b24      	ldr	r3, [pc, #144]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	4921      	ldr	r1, [pc, #132]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ed8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a19      	ldr	r1, [r3, #32]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee8:	430b      	orrs	r3, r1
 8001eea:	491b      	ldr	r1, [pc, #108]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f60 <HAL_RCC_OscConfig+0x4cc>)
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef6:	f7ff fcbb 	bl	8001870 <HAL_GetTick>
 8001efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001efc:	e008      	b.n	8001f10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001efe:	f7ff fcb7 	bl	8001870 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e03d      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f10:	4b11      	ldr	r3, [pc, #68]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d0f0      	beq.n	8001efe <HAL_RCC_OscConfig+0x46a>
 8001f1c:	e035      	b.n	8001f8a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f1e:	4b10      	ldr	r3, [pc, #64]	@ (8001f60 <HAL_RCC_OscConfig+0x4cc>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f24:	f7ff fca4 	bl	8001870 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f2c:	f7ff fca0 	bl	8001870 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e026      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <HAL_RCC_OscConfig+0x4c4>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1f0      	bne.n	8001f2c <HAL_RCC_OscConfig+0x498>
 8001f4a:	e01e      	b.n	8001f8a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	69db      	ldr	r3, [r3, #28]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d107      	bne.n	8001f64 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e019      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40007000 	.word	0x40007000
 8001f60:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f64:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <HAL_RCC_OscConfig+0x500>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a1b      	ldr	r3, [r3, #32]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d106      	bne.n	8001f86 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d001      	beq.n	8001f8a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e000      	b.n	8001f8c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001f8a:	2300      	movs	r3, #0
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3718      	adds	r7, #24
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40021000 	.word	0x40021000

08001f98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d101      	bne.n	8001fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e0d0      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fac:	4b6a      	ldr	r3, [pc, #424]	@ (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0307 	and.w	r3, r3, #7
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d910      	bls.n	8001fdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fba:	4b67      	ldr	r3, [pc, #412]	@ (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f023 0207 	bic.w	r2, r3, #7
 8001fc2:	4965      	ldr	r1, [pc, #404]	@ (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fca:	4b63      	ldr	r3, [pc, #396]	@ (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d001      	beq.n	8001fdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e0b8      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0302 	and.w	r3, r3, #2
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d020      	beq.n	800202a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d005      	beq.n	8002000 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ff4:	4b59      	ldr	r3, [pc, #356]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	4a58      	ldr	r2, [pc, #352]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8001ffa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001ffe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	2b00      	cmp	r3, #0
 800200a:	d005      	beq.n	8002018 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800200c:	4b53      	ldr	r3, [pc, #332]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	4a52      	ldr	r2, [pc, #328]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002012:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002016:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002018:	4b50      	ldr	r3, [pc, #320]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	494d      	ldr	r1, [pc, #308]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002026:	4313      	orrs	r3, r2
 8002028:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	2b00      	cmp	r3, #0
 8002034:	d040      	beq.n	80020b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d107      	bne.n	800204e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800203e:	4b47      	ldr	r3, [pc, #284]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d115      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e07f      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	2b02      	cmp	r3, #2
 8002054:	d107      	bne.n	8002066 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002056:	4b41      	ldr	r3, [pc, #260]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d109      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e073      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002066:	4b3d      	ldr	r3, [pc, #244]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e06b      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002076:	4b39      	ldr	r3, [pc, #228]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f023 0203 	bic.w	r2, r3, #3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	4936      	ldr	r1, [pc, #216]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002084:	4313      	orrs	r3, r2
 8002086:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002088:	f7ff fbf2 	bl	8001870 <HAL_GetTick>
 800208c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800208e:	e00a      	b.n	80020a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002090:	f7ff fbee 	bl	8001870 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800209e:	4293      	cmp	r3, r2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e053      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020a6:	4b2d      	ldr	r3, [pc, #180]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f003 020c 	and.w	r2, r3, #12
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d1eb      	bne.n	8002090 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020b8:	4b27      	ldr	r3, [pc, #156]	@ (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d210      	bcs.n	80020e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c6:	4b24      	ldr	r3, [pc, #144]	@ (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f023 0207 	bic.w	r2, r3, #7
 80020ce:	4922      	ldr	r1, [pc, #136]	@ (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020d6:	4b20      	ldr	r3, [pc, #128]	@ (8002158 <HAL_RCC_ClockConfig+0x1c0>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e032      	b.n	800214e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0304 	and.w	r3, r3, #4
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d008      	beq.n	8002106 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020f4:	4b19      	ldr	r3, [pc, #100]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	4916      	ldr	r1, [pc, #88]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002102:	4313      	orrs	r3, r2
 8002104:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b00      	cmp	r3, #0
 8002110:	d009      	beq.n	8002126 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002112:	4b12      	ldr	r3, [pc, #72]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	490e      	ldr	r1, [pc, #56]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 8002122:	4313      	orrs	r3, r2
 8002124:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002126:	f000 f821 	bl	800216c <HAL_RCC_GetSysClockFreq>
 800212a:	4602      	mov	r2, r0
 800212c:	4b0b      	ldr	r3, [pc, #44]	@ (800215c <HAL_RCC_ClockConfig+0x1c4>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	f003 030f 	and.w	r3, r3, #15
 8002136:	490a      	ldr	r1, [pc, #40]	@ (8002160 <HAL_RCC_ClockConfig+0x1c8>)
 8002138:	5ccb      	ldrb	r3, [r1, r3]
 800213a:	fa22 f303 	lsr.w	r3, r2, r3
 800213e:	4a09      	ldr	r2, [pc, #36]	@ (8002164 <HAL_RCC_ClockConfig+0x1cc>)
 8002140:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002142:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <HAL_RCC_ClockConfig+0x1d0>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f7ff fb50 	bl	80017ec <HAL_InitTick>

  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40022000 	.word	0x40022000
 800215c:	40021000 	.word	0x40021000
 8002160:	0800a69c 	.word	0x0800a69c
 8002164:	20000000 	.word	0x20000000
 8002168:	20000004 	.word	0x20000004

0800216c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800216c:	b480      	push	{r7}
 800216e:	b087      	sub	sp, #28
 8002170:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002172:	2300      	movs	r3, #0
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	2300      	movs	r3, #0
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
 800217e:	2300      	movs	r3, #0
 8002180:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002186:	4b1e      	ldr	r3, [pc, #120]	@ (8002200 <HAL_RCC_GetSysClockFreq+0x94>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f003 030c 	and.w	r3, r3, #12
 8002192:	2b04      	cmp	r3, #4
 8002194:	d002      	beq.n	800219c <HAL_RCC_GetSysClockFreq+0x30>
 8002196:	2b08      	cmp	r3, #8
 8002198:	d003      	beq.n	80021a2 <HAL_RCC_GetSysClockFreq+0x36>
 800219a:	e027      	b.n	80021ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800219c:	4b19      	ldr	r3, [pc, #100]	@ (8002204 <HAL_RCC_GetSysClockFreq+0x98>)
 800219e:	613b      	str	r3, [r7, #16]
      break;
 80021a0:	e027      	b.n	80021f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	0c9b      	lsrs	r3, r3, #18
 80021a6:	f003 030f 	and.w	r3, r3, #15
 80021aa:	4a17      	ldr	r2, [pc, #92]	@ (8002208 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021ac:	5cd3      	ldrb	r3, [r2, r3]
 80021ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d010      	beq.n	80021dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021ba:	4b11      	ldr	r3, [pc, #68]	@ (8002200 <HAL_RCC_GetSysClockFreq+0x94>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	0c5b      	lsrs	r3, r3, #17
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	4a11      	ldr	r2, [pc, #68]	@ (800220c <HAL_RCC_GetSysClockFreq+0xa0>)
 80021c6:	5cd3      	ldrb	r3, [r2, r3]
 80021c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002204 <HAL_RCC_GetSysClockFreq+0x98>)
 80021ce:	fb03 f202 	mul.w	r2, r3, r2
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d8:	617b      	str	r3, [r7, #20]
 80021da:	e004      	b.n	80021e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a0c      	ldr	r2, [pc, #48]	@ (8002210 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021e0:	fb02 f303 	mul.w	r3, r2, r3
 80021e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	613b      	str	r3, [r7, #16]
      break;
 80021ea:	e002      	b.n	80021f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021ec:	4b05      	ldr	r3, [pc, #20]	@ (8002204 <HAL_RCC_GetSysClockFreq+0x98>)
 80021ee:	613b      	str	r3, [r7, #16]
      break;
 80021f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021f2:	693b      	ldr	r3, [r7, #16]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	371c      	adds	r7, #28
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	40021000 	.word	0x40021000
 8002204:	007a1200 	.word	0x007a1200
 8002208:	0800a6b4 	.word	0x0800a6b4
 800220c:	0800a6c4 	.word	0x0800a6c4
 8002210:	003d0900 	.word	0x003d0900

08002214 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002218:	4b02      	ldr	r3, [pc, #8]	@ (8002224 <HAL_RCC_GetHCLKFreq+0x10>)
 800221a:	681b      	ldr	r3, [r3, #0]
}
 800221c:	4618      	mov	r0, r3
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr
 8002224:	20000000 	.word	0x20000000

08002228 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002230:	4b0a      	ldr	r3, [pc, #40]	@ (800225c <RCC_Delay+0x34>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a0a      	ldr	r2, [pc, #40]	@ (8002260 <RCC_Delay+0x38>)
 8002236:	fba2 2303 	umull	r2, r3, r2, r3
 800223a:	0a5b      	lsrs	r3, r3, #9
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	fb02 f303 	mul.w	r3, r2, r3
 8002242:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002244:	bf00      	nop
  }
  while (Delay --);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	1e5a      	subs	r2, r3, #1
 800224a:	60fa      	str	r2, [r7, #12]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1f9      	bne.n	8002244 <RCC_Delay+0x1c>
}
 8002250:	bf00      	nop
 8002252:	bf00      	nop
 8002254:	3714      	adds	r7, #20
 8002256:	46bd      	mov	sp, r7
 8002258:	bc80      	pop	{r7}
 800225a:	4770      	bx	lr
 800225c:	20000000 	.word	0x20000000
 8002260:	10624dd3 	.word	0x10624dd3

08002264 <ADCx_Init>:
#include "adc.h"

void ADCx_Init(ADC_TypeDef *ADCx, uint8_t Channel) {
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af02      	add	r7, sp, #8
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	460b      	mov	r3, r1
 800226e:	70fb      	strb	r3, [r7, #3]
    // Enable ADC clock
    if(ADCx == ADC1) RCC->APB2ENR |= 1<<9;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a8f      	ldr	r2, [pc, #572]	@ (80024b0 <ADCx_Init+0x24c>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d105      	bne.n	8002284 <ADCx_Init+0x20>
 8002278:	4b8e      	ldr	r3, [pc, #568]	@ (80024b4 <ADCx_Init+0x250>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	4a8d      	ldr	r2, [pc, #564]	@ (80024b4 <ADCx_Init+0x250>)
 800227e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002282:	6193      	str	r3, [r2, #24]
    if(ADCx == ADC2) RCC->APB2ENR |= 1<<10;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	4a8c      	ldr	r2, [pc, #560]	@ (80024b8 <ADCx_Init+0x254>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d105      	bne.n	8002298 <ADCx_Init+0x34>
 800228c:	4b89      	ldr	r3, [pc, #548]	@ (80024b4 <ADCx_Init+0x250>)
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	4a88      	ldr	r2, [pc, #544]	@ (80024b4 <ADCx_Init+0x250>)
 8002292:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002296:	6193      	str	r3, [r2, #24]
    
    // Configure GPIO pins for analog input
    if(Channel == ADC_Channel_0) GPIOx_Init(GPIOA, 0, INPUT_ANALOG, NOPULL, 0);
 8002298:	78fb      	ldrb	r3, [r7, #3]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d107      	bne.n	80022ae <ADCx_Init+0x4a>
 800229e:	2300      	movs	r3, #0
 80022a0:	9300      	str	r3, [sp, #0]
 80022a2:	2300      	movs	r3, #0
 80022a4:	2200      	movs	r2, #0
 80022a6:	2100      	movs	r1, #0
 80022a8:	4884      	ldr	r0, [pc, #528]	@ (80024bc <ADCx_Init+0x258>)
 80022aa:	f000 fa69 	bl	8002780 <GPIOx_Init>
    if(Channel == ADC_Channel_1) GPIOx_Init(GPIOA, 1, INPUT_ANALOG, NOPULL, 0);
 80022ae:	78fb      	ldrb	r3, [r7, #3]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d107      	bne.n	80022c4 <ADCx_Init+0x60>
 80022b4:	2300      	movs	r3, #0
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	2300      	movs	r3, #0
 80022ba:	2200      	movs	r2, #0
 80022bc:	2101      	movs	r1, #1
 80022be:	487f      	ldr	r0, [pc, #508]	@ (80024bc <ADCx_Init+0x258>)
 80022c0:	f000 fa5e 	bl	8002780 <GPIOx_Init>
    if(Channel == ADC_Channel_2) GPIOx_Init(GPIOA, 2, INPUT_ANALOG, NOPULL, 0);
 80022c4:	78fb      	ldrb	r3, [r7, #3]
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d107      	bne.n	80022da <ADCx_Init+0x76>
 80022ca:	2300      	movs	r3, #0
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	2300      	movs	r3, #0
 80022d0:	2200      	movs	r2, #0
 80022d2:	2102      	movs	r1, #2
 80022d4:	4879      	ldr	r0, [pc, #484]	@ (80024bc <ADCx_Init+0x258>)
 80022d6:	f000 fa53 	bl	8002780 <GPIOx_Init>
    if(Channel == ADC_Channel_3) GPIOx_Init(GPIOA, 3, INPUT_ANALOG, NOPULL, 0);
 80022da:	78fb      	ldrb	r3, [r7, #3]
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d107      	bne.n	80022f0 <ADCx_Init+0x8c>
 80022e0:	2300      	movs	r3, #0
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	2300      	movs	r3, #0
 80022e6:	2200      	movs	r2, #0
 80022e8:	2103      	movs	r1, #3
 80022ea:	4874      	ldr	r0, [pc, #464]	@ (80024bc <ADCx_Init+0x258>)
 80022ec:	f000 fa48 	bl	8002780 <GPIOx_Init>
    if(Channel == ADC_Channel_4) GPIOx_Init(GPIOA, 4, INPUT_ANALOG, NOPULL, 0);
 80022f0:	78fb      	ldrb	r3, [r7, #3]
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d107      	bne.n	8002306 <ADCx_Init+0xa2>
 80022f6:	2300      	movs	r3, #0
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	2300      	movs	r3, #0
 80022fc:	2200      	movs	r2, #0
 80022fe:	2104      	movs	r1, #4
 8002300:	486e      	ldr	r0, [pc, #440]	@ (80024bc <ADCx_Init+0x258>)
 8002302:	f000 fa3d 	bl	8002780 <GPIOx_Init>
    if(Channel == ADC_Channel_5) GPIOx_Init(GPIOA, 5, INPUT_ANALOG, NOPULL, 0);
 8002306:	78fb      	ldrb	r3, [r7, #3]
 8002308:	2b05      	cmp	r3, #5
 800230a:	d107      	bne.n	800231c <ADCx_Init+0xb8>
 800230c:	2300      	movs	r3, #0
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	2300      	movs	r3, #0
 8002312:	2200      	movs	r2, #0
 8002314:	2105      	movs	r1, #5
 8002316:	4869      	ldr	r0, [pc, #420]	@ (80024bc <ADCx_Init+0x258>)
 8002318:	f000 fa32 	bl	8002780 <GPIOx_Init>
    if(Channel == ADC_Channel_6) GPIOx_Init(GPIOA, 6, INPUT_ANALOG, NOPULL, 0);
 800231c:	78fb      	ldrb	r3, [r7, #3]
 800231e:	2b06      	cmp	r3, #6
 8002320:	d107      	bne.n	8002332 <ADCx_Init+0xce>
 8002322:	2300      	movs	r3, #0
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	2300      	movs	r3, #0
 8002328:	2200      	movs	r2, #0
 800232a:	2106      	movs	r1, #6
 800232c:	4863      	ldr	r0, [pc, #396]	@ (80024bc <ADCx_Init+0x258>)
 800232e:	f000 fa27 	bl	8002780 <GPIOx_Init>
    if(Channel == ADC_Channel_7) GPIOx_Init(GPIOA, 7, INPUT_ANALOG, NOPULL, 0);
 8002332:	78fb      	ldrb	r3, [r7, #3]
 8002334:	2b07      	cmp	r3, #7
 8002336:	d107      	bne.n	8002348 <ADCx_Init+0xe4>
 8002338:	2300      	movs	r3, #0
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	2300      	movs	r3, #0
 800233e:	2200      	movs	r2, #0
 8002340:	2107      	movs	r1, #7
 8002342:	485e      	ldr	r0, [pc, #376]	@ (80024bc <ADCx_Init+0x258>)
 8002344:	f000 fa1c 	bl	8002780 <GPIOx_Init>
    if(Channel == ADC_Channel_8) GPIOx_Init(GPIOB ,0 ,INPUT_ANALOG,NOPULL,0);
 8002348:	78fb      	ldrb	r3, [r7, #3]
 800234a:	2b08      	cmp	r3, #8
 800234c:	d107      	bne.n	800235e <ADCx_Init+0xfa>
 800234e:	2300      	movs	r3, #0
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	2300      	movs	r3, #0
 8002354:	2200      	movs	r2, #0
 8002356:	2100      	movs	r1, #0
 8002358:	4859      	ldr	r0, [pc, #356]	@ (80024c0 <ADCx_Init+0x25c>)
 800235a:	f000 fa11 	bl	8002780 <GPIOx_Init>
	if(Channel == ADC_Channel_9) GPIOx_Init(GPIOB ,1 ,INPUT_ANALOG,NOPULL,0);
 800235e:	78fb      	ldrb	r3, [r7, #3]
 8002360:	2b09      	cmp	r3, #9
 8002362:	d107      	bne.n	8002374 <ADCx_Init+0x110>
 8002364:	2300      	movs	r3, #0
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	2300      	movs	r3, #0
 800236a:	2200      	movs	r2, #0
 800236c:	2101      	movs	r1, #1
 800236e:	4854      	ldr	r0, [pc, #336]	@ (80024c0 <ADCx_Init+0x25c>)
 8002370:	f000 fa06 	bl	8002780 <GPIOx_Init>
    
    // ADC Configuration
    ADCx->CR1 |= 1<<8;              // SCAN MODE enable
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	605a      	str	r2, [r3, #4]
    ADCx->CR2 |= (1<<1) | (1<<0);   // CONT=1, ADON=1 (Continuous mode)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f043 0203 	orr.w	r2, r3, #3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	609a      	str	r2, [r3, #8]
    ADCx->CR2 |= 1<<20;             // EXTEN[1:0] = 00 (External trigger disabled)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	609a      	str	r2, [r3, #8]
    ADCx->CR2 &= ~(1<<11);          // ALIGN=0 (Right alignment)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	609a      	str	r2, [r3, #8]
    ADCx->CR2 &= ~(0x7<<17);        // Clear EXTSEL bits
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f423 2260 	bic.w	r2, r3, #917504	@ 0xe0000
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	609a      	str	r2, [r3, #8]
    ADCx->CR2 |= (0x7<<17);         // EXTSEL = 111 (SWSTART)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f443 2260 	orr.w	r2, r3, #917504	@ 0xe0000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	609a      	str	r2, [r3, #8]
    
    // Set sequence length to 1 conversion
    ADCx->SQR1 &= ~(0xF<<20);       // Clear L[3:0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADCx->SQR1 |= (0x0<<20);        // L=0 (1 conversion)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    // Set sampling time (longest for better accuracy)
    if(Channel > 9) {
 80023d0:	78fb      	ldrb	r3, [r7, #3]
 80023d2:	2b09      	cmp	r3, #9
 80023d4:	d91f      	bls.n	8002416 <ADCx_Init+0x1b2>
        ADCx->SMPR1 &= ~(7<<((Channel-10)*3)); 
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	68d9      	ldr	r1, [r3, #12]
 80023da:	78fb      	ldrb	r3, [r7, #3]
 80023dc:	f1a3 020a 	sub.w	r2, r3, #10
 80023e0:	4613      	mov	r3, r2
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	4413      	add	r3, r2
 80023e6:	2207      	movs	r2, #7
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	43db      	mvns	r3, r3
 80023ee:	ea01 0203 	and.w	r2, r1, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	60da      	str	r2, [r3, #12]
        ADCx->SMPR1 |= (7<<((Channel-10)*3));   // 480 cycles
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68d9      	ldr	r1, [r3, #12]
 80023fa:	78fb      	ldrb	r3, [r7, #3]
 80023fc:	f1a3 020a 	sub.w	r2, r3, #10
 8002400:	4613      	mov	r3, r2
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	4413      	add	r3, r2
 8002406:	2207      	movs	r2, #7
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	ea41 0203 	orr.w	r2, r1, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	60da      	str	r2, [r3, #12]
 8002414:	e01a      	b.n	800244c <ADCx_Init+0x1e8>
    } else {
        ADCx->SMPR2 &= ~(7<<(Channel*3));
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6919      	ldr	r1, [r3, #16]
 800241a:	78fa      	ldrb	r2, [r7, #3]
 800241c:	4613      	mov	r3, r2
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4413      	add	r3, r2
 8002422:	2207      	movs	r2, #7
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	43db      	mvns	r3, r3
 800242a:	ea01 0203 	and.w	r2, r1, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	611a      	str	r2, [r3, #16]
        ADCx->SMPR2 |= (7<<(Channel*3));        // 480 cycles
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6919      	ldr	r1, [r3, #16]
 8002436:	78fa      	ldrb	r2, [r7, #3]
 8002438:	4613      	mov	r3, r2
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	4413      	add	r3, r2
 800243e:	2207      	movs	r2, #7
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	ea41 0203 	orr.w	r2, r1, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	611a      	str	r2, [r3, #16]
    }
    
    // Set first conversion in regular sequence
    ADCx->SQR3 &= 0xFFFFFFE0;       // Clear SQ1[4:0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002450:	f023 021f 	bic.w	r2, r3, #31
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	635a      	str	r2, [r3, #52]	@ 0x34
    ADCx->SQR3 |= Channel;          // Set channel for SQ1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	431a      	orrs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // ADC Calibration
    ADCx->CR2 |= 1<<3;              // RSTCAL=1 (Reset calibration)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f043 0208 	orr.w	r2, r3, #8
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	609a      	str	r2, [r3, #8]
    while(ADCx->CR2 & (1<<3));      // Wait for reset calibration to complete
 8002470:	bf00      	nop
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 0308 	and.w	r3, r3, #8
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1f9      	bne.n	8002472 <ADCx_Init+0x20e>
    
    ADCx->CR2 |= 1<<2;              // CAL=1 (Start calibration)  
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f043 0204 	orr.w	r2, r3, #4
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	609a      	str	r2, [r3, #8]
    while(ADCx->CR2 & (1<<2));      // Wait for calibration to complete
 800248a:	bf00      	nop
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 0304 	and.w	r3, r3, #4
 8002494:	2b00      	cmp	r3, #0
 8002496:	d1f9      	bne.n	800248c <ADCx_Init+0x228>
        
    // Enable ADC
    ADCx->CR2 |= (1<<22) | (1<<0);  // SWSTART=1, ADON=1
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	6093      	str	r3, [r2, #8]
}
 80024a8:	bf00      	nop
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40012400 	.word	0x40012400
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40012800 	.word	0x40012800
 80024bc:	40010800 	.word	0x40010800
 80024c0:	40010c00 	.word	0x40010c00

080024c4 <ADCx_Read>:

uint16_t ADCx_Read(ADC_TypeDef *ADCx, uint8_t Channel) {
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	460b      	mov	r3, r1
 80024ce:	70fb      	strb	r3, [r7, #3]
    // Set sampling time for the channel
    if(Channel > 9) {
 80024d0:	78fb      	ldrb	r3, [r7, #3]
 80024d2:	2b09      	cmp	r3, #9
 80024d4:	d91f      	bls.n	8002516 <ADCx_Read+0x52>
        ADCx->SMPR1 &= ~(7<<((Channel-10)*3)); 
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	68d9      	ldr	r1, [r3, #12]
 80024da:	78fb      	ldrb	r3, [r7, #3]
 80024dc:	f1a3 020a 	sub.w	r2, r3, #10
 80024e0:	4613      	mov	r3, r2
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	4413      	add	r3, r2
 80024e6:	2207      	movs	r2, #7
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	ea01 0203 	and.w	r2, r1, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	60da      	str	r2, [r3, #12]
        ADCx->SMPR1 |= (7<<((Channel-10)*3));
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68d9      	ldr	r1, [r3, #12]
 80024fa:	78fb      	ldrb	r3, [r7, #3]
 80024fc:	f1a3 020a 	sub.w	r2, r3, #10
 8002500:	4613      	mov	r3, r2
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	4413      	add	r3, r2
 8002506:	2207      	movs	r2, #7
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	ea41 0203 	orr.w	r2, r1, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	60da      	str	r2, [r3, #12]
 8002514:	e01a      	b.n	800254c <ADCx_Read+0x88>
    } else {
        ADCx->SMPR2 &= ~(7<<(Channel*3));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6919      	ldr	r1, [r3, #16]
 800251a:	78fa      	ldrb	r2, [r7, #3]
 800251c:	4613      	mov	r3, r2
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	4413      	add	r3, r2
 8002522:	2207      	movs	r2, #7
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	43db      	mvns	r3, r3
 800252a:	ea01 0203 	and.w	r2, r1, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	611a      	str	r2, [r3, #16]
        ADCx->SMPR2 |= (7<<(Channel*3));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6919      	ldr	r1, [r3, #16]
 8002536:	78fa      	ldrb	r2, [r7, #3]
 8002538:	4613      	mov	r3, r2
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	4413      	add	r3, r2
 800253e:	2207      	movs	r2, #7
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	ea41 0203 	orr.w	r2, r1, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	611a      	str	r2, [r3, #16]
    }
    
    // Set channel in regular sequence
    ADCx->SQR3 &= 0xFFFFFFE0;       
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002550:	f023 021f 	bic.w	r2, r3, #31
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	635a      	str	r2, [r3, #52]	@ 0x34
    ADCx->SQR3 |= Channel;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800255c:	78fb      	ldrb	r3, [r7, #3]
 800255e:	431a      	orrs	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Start conversion
    ADCx->CR2 |= (1<<22) | (1<<0);  // SWSTART=1, ADON=1
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800256c:	f043 0301 	orr.w	r3, r3, #1
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	6093      	str	r3, [r2, #8]
    
    // Wait for conversion to complete
    while((ADCx->SR & (1<<1)) == 0);
 8002574:	bf00      	nop
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0f9      	beq.n	8002576 <ADCx_Read+0xb2>
    
    // Clear EOC flag by reading DR
    return ADCx->DR;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002586:	b29b      	uxth	r3, r3
}
 8002588:	4618      	mov	r0, r3
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	bc80      	pop	{r7}
 8002590:	4770      	bx	lr

08002592 <ADCx_Read_TB>:

uint16_t ADCx_Read_TB(ADC_TypeDef *ADCx, uint8_t Channel, uint8_t n) {
 8002592:	b580      	push	{r7, lr}
 8002594:	b088      	sub	sp, #32
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
 800259a:	460b      	mov	r3, r1
 800259c:	70fb      	strb	r3, [r7, #3]
 800259e:	4613      	mov	r3, r2
 80025a0:	70bb      	strb	r3, [r7, #2]
    if(n == 0) return 0;            // Validation
 80025a2:	78bb      	ldrb	r3, [r7, #2]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <ADCx_Read_TB+0x1a>
 80025a8:	2300      	movs	r3, #0
 80025aa:	e03c      	b.n	8002626 <ADCx_Read_TB+0x94>
    
    uint32_t sum = 0;               // Dng uint32_t d? trnh overflow
 80025ac:	2300      	movs	r3, #0
 80025ae:	61fb      	str	r3, [r7, #28]
    
    // ? Lo?i b? m?t s? m?u d?u d? ADC ?n d?nh
    for(int i = 0; i < 3; i++) {
 80025b0:	2300      	movs	r3, #0
 80025b2:	61bb      	str	r3, [r7, #24]
 80025b4:	e011      	b.n	80025da <ADCx_Read_TB+0x48>
        ADCx_Read(ADCx, Channel);
 80025b6:	78fb      	ldrb	r3, [r7, #3]
 80025b8:	4619      	mov	r1, r3
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7ff ff82 	bl	80024c4 <ADCx_Read>
        for(volatile int d = 0; d < 500; d++); // Delay
 80025c0:	2300      	movs	r3, #0
 80025c2:	613b      	str	r3, [r7, #16]
 80025c4:	e002      	b.n	80025cc <ADCx_Read_TB+0x3a>
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	3301      	adds	r3, #1
 80025ca:	613b      	str	r3, [r7, #16]
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80025d2:	dbf8      	blt.n	80025c6 <ADCx_Read_TB+0x34>
    for(int i = 0; i < 3; i++) {
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	3301      	adds	r3, #1
 80025d8:	61bb      	str	r3, [r7, #24]
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	2b02      	cmp	r3, #2
 80025de:	ddea      	ble.n	80025b6 <ADCx_Read_TB+0x24>
    }
    
    // ?c n m?u
    for (int i = 0; i < n; i++) {
 80025e0:	2300      	movs	r3, #0
 80025e2:	617b      	str	r3, [r7, #20]
 80025e4:	e016      	b.n	8002614 <ADCx_Read_TB+0x82>
        sum += ADCx_Read(ADCx, Channel);
 80025e6:	78fb      	ldrb	r3, [r7, #3]
 80025e8:	4619      	mov	r1, r3
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f7ff ff6a 	bl	80024c4 <ADCx_Read>
 80025f0:	4603      	mov	r3, r0
 80025f2:	461a      	mov	r2, r3
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	4413      	add	r3, r2
 80025f8:	61fb      	str	r3, [r7, #28]
        for (volatile int d = 0; d < 1000; d++); // Delay gi?a cc l?n d?c
 80025fa:	2300      	movs	r3, #0
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	e002      	b.n	8002606 <ADCx_Read_TB+0x74>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	3301      	adds	r3, #1
 8002604:	60fb      	str	r3, [r7, #12]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800260c:	dbf8      	blt.n	8002600 <ADCx_Read_TB+0x6e>
    for (int i = 0; i < n; i++) {
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	3301      	adds	r3, #1
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	78bb      	ldrb	r3, [r7, #2]
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	429a      	cmp	r2, r3
 800261a:	dbe4      	blt.n	80025e6 <ADCx_Read_TB+0x54>
    }
    
    return (uint16_t)(sum / n);     // Tr? v? trung bnh
 800261c:	78bb      	ldrb	r3, [r7, #2]
 800261e:	69fa      	ldr	r2, [r7, #28]
 8002620:	fbb2 f3f3 	udiv	r3, r2, r3
 8002624:	b29b      	uxth	r3, r3
}
 8002626:	4618      	mov	r0, r3
 8002628:	3720      	adds	r7, #32
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
	...

08002630 <__NVIC_GetPriorityGrouping>:
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002634:	4b04      	ldr	r3, [pc, #16]	@ (8002648 <__NVIC_GetPriorityGrouping+0x18>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	0a1b      	lsrs	r3, r3, #8
 800263a:	f003 0307 	and.w	r3, r3, #7
}
 800263e:	4618      	mov	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	e000ed00 	.word	0xe000ed00

0800264c <__NVIC_EnableIRQ>:
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265a:	2b00      	cmp	r3, #0
 800265c:	db0b      	blt.n	8002676 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	f003 021f 	and.w	r2, r3, #31
 8002664:	4906      	ldr	r1, [pc, #24]	@ (8002680 <__NVIC_EnableIRQ+0x34>)
 8002666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266a:	095b      	lsrs	r3, r3, #5
 800266c:	2001      	movs	r0, #1
 800266e:	fa00 f202 	lsl.w	r2, r0, r2
 8002672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr
 8002680:	e000e100 	.word	0xe000e100

08002684 <__NVIC_SetPriority>:
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	6039      	str	r1, [r7, #0]
 800268e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002694:	2b00      	cmp	r3, #0
 8002696:	db0a      	blt.n	80026ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	b2da      	uxtb	r2, r3
 800269c:	490c      	ldr	r1, [pc, #48]	@ (80026d0 <__NVIC_SetPriority+0x4c>)
 800269e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a2:	0112      	lsls	r2, r2, #4
 80026a4:	b2d2      	uxtb	r2, r2
 80026a6:	440b      	add	r3, r1
 80026a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80026ac:	e00a      	b.n	80026c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	4908      	ldr	r1, [pc, #32]	@ (80026d4 <__NVIC_SetPriority+0x50>)
 80026b4:	79fb      	ldrb	r3, [r7, #7]
 80026b6:	f003 030f 	and.w	r3, r3, #15
 80026ba:	3b04      	subs	r3, #4
 80026bc:	0112      	lsls	r2, r2, #4
 80026be:	b2d2      	uxtb	r2, r2
 80026c0:	440b      	add	r3, r1
 80026c2:	761a      	strb	r2, [r3, #24]
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	e000e100 	.word	0xe000e100
 80026d4:	e000ed00 	.word	0xe000ed00

080026d8 <NVIC_EncodePriority>:
{
 80026d8:	b480      	push	{r7}
 80026da:	b089      	sub	sp, #36	@ 0x24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f003 0307 	and.w	r3, r3, #7
 80026ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f1c3 0307 	rsb	r3, r3, #7
 80026f2:	2b04      	cmp	r3, #4
 80026f4:	bf28      	it	cs
 80026f6:	2304      	movcs	r3, #4
 80026f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	3304      	adds	r3, #4
 80026fe:	2b06      	cmp	r3, #6
 8002700:	d902      	bls.n	8002708 <NVIC_EncodePriority+0x30>
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	3b03      	subs	r3, #3
 8002706:	e000      	b.n	800270a <NVIC_EncodePriority+0x32>
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800270c:	f04f 32ff 	mov.w	r2, #4294967295
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	fa02 f303 	lsl.w	r3, r2, r3
 8002716:	43da      	mvns	r2, r3
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	401a      	ands	r2, r3
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002720:	f04f 31ff 	mov.w	r1, #4294967295
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	fa01 f303 	lsl.w	r3, r1, r3
 800272a:	43d9      	mvns	r1, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002730:	4313      	orrs	r3, r2
}
 8002732:	4618      	mov	r0, r3
 8002734:	3724      	adds	r7, #36	@ 0x24
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr

0800273c <NVICx_Init>:
#include "gpio.h"


void NVICx_Init(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800274e:	f7ff ff6f 	bl	8002630 <__NVIC_GetPriorityGrouping>
 8002752:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	68b9      	ldr	r1, [r7, #8]
 8002758:	6978      	ldr	r0, [r7, #20]
 800275a:	f7ff ffbd 	bl	80026d8 <NVIC_EncodePriority>
 800275e:	4602      	mov	r2, r0
 8002760:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002764:	4611      	mov	r1, r2
 8002766:	4618      	mov	r0, r3
 8002768:	f7ff ff8c 	bl	8002684 <__NVIC_SetPriority>
	
	 /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800276c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff ff6b 	bl	800264c <__NVIC_EnableIRQ>
}
 8002776:	bf00      	nop
 8002778:	3718      	adds	r7, #24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
	...

08002780 <GPIOx_Init>:
void GPIOx_Init(GPIO_TypeDef *GPIOx ,uint8_t Pin ,uint8_t Mode ,uint8_t Pull,uint8_t Speed)
{ 
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	4608      	mov	r0, r1
 800278a:	4611      	mov	r1, r2
 800278c:	461a      	mov	r2, r3
 800278e:	4603      	mov	r3, r0
 8002790:	70fb      	strb	r3, [r7, #3]
 8002792:	460b      	mov	r3, r1
 8002794:	70bb      	strb	r3, [r7, #2]
 8002796:	4613      	mov	r3, r2
 8002798:	707b      	strb	r3, [r7, #1]
if(GPIOx == GPIOA ) RCC ->APB2ENR |= 1<<2 ;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a41      	ldr	r2, [pc, #260]	@ (80028a4 <GPIOx_Init+0x124>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d105      	bne.n	80027ae <GPIOx_Init+0x2e>
 80027a2:	4b41      	ldr	r3, [pc, #260]	@ (80028a8 <GPIOx_Init+0x128>)
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	4a40      	ldr	r2, [pc, #256]	@ (80028a8 <GPIOx_Init+0x128>)
 80027a8:	f043 0304 	orr.w	r3, r3, #4
 80027ac:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOB ) RCC ->APB2ENR |= 1<<3 ;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a3e      	ldr	r2, [pc, #248]	@ (80028ac <GPIOx_Init+0x12c>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d105      	bne.n	80027c2 <GPIOx_Init+0x42>
 80027b6:	4b3c      	ldr	r3, [pc, #240]	@ (80028a8 <GPIOx_Init+0x128>)
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	4a3b      	ldr	r2, [pc, #236]	@ (80028a8 <GPIOx_Init+0x128>)
 80027bc:	f043 0308 	orr.w	r3, r3, #8
 80027c0:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOC ) RCC ->APB2ENR |= 1<<4 ;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a3a      	ldr	r2, [pc, #232]	@ (80028b0 <GPIOx_Init+0x130>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d105      	bne.n	80027d6 <GPIOx_Init+0x56>
 80027ca:	4b37      	ldr	r3, [pc, #220]	@ (80028a8 <GPIOx_Init+0x128>)
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	4a36      	ldr	r2, [pc, #216]	@ (80028a8 <GPIOx_Init+0x128>)
 80027d0:	f043 0310 	orr.w	r3, r3, #16
 80027d4:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOD ) RCC ->APB2ENR |= 1<<5 ;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a36      	ldr	r2, [pc, #216]	@ (80028b4 <GPIOx_Init+0x134>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d105      	bne.n	80027ea <GPIOx_Init+0x6a>
 80027de:	4b32      	ldr	r3, [pc, #200]	@ (80028a8 <GPIOx_Init+0x128>)
 80027e0:	699b      	ldr	r3, [r3, #24]
 80027e2:	4a31      	ldr	r2, [pc, #196]	@ (80028a8 <GPIOx_Init+0x128>)
 80027e4:	f043 0320 	orr.w	r3, r3, #32
 80027e8:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOE ) RCC ->APB2ENR |= 1<<6 ;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a32      	ldr	r2, [pc, #200]	@ (80028b8 <GPIOx_Init+0x138>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d105      	bne.n	80027fe <GPIOx_Init+0x7e>
 80027f2:	4b2d      	ldr	r3, [pc, #180]	@ (80028a8 <GPIOx_Init+0x128>)
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	4a2c      	ldr	r2, [pc, #176]	@ (80028a8 <GPIOx_Init+0x128>)
 80027f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027fc:	6193      	str	r3, [r2, #24]
	if(Pin<8){
 80027fe:	78fb      	ldrb	r3, [r7, #3]
 8002800:	2b07      	cmp	r3, #7
 8002802:	d818      	bhi.n	8002836 <GPIOx_Init+0xb6>
	GPIOx->CRL &=~(0xF<<(Pin*4)) ;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	78fa      	ldrb	r2, [r7, #3]
 800280a:	0092      	lsls	r2, r2, #2
 800280c:	210f      	movs	r1, #15
 800280e:	fa01 f202 	lsl.w	r2, r1, r2
 8002812:	43d2      	mvns	r2, r2
 8002814:	401a      	ands	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	601a      	str	r2, [r3, #0]
	GPIOx->CRL |=(((Mode<<2)+ Speed) <<(Pin*4)) ; 
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	78ba      	ldrb	r2, [r7, #2]
 8002820:	0091      	lsls	r1, r2, #2
 8002822:	7c3a      	ldrb	r2, [r7, #16]
 8002824:	4411      	add	r1, r2
 8002826:	78fa      	ldrb	r2, [r7, #3]
 8002828:	0092      	lsls	r2, r2, #2
 800282a:	fa01 f202 	lsl.w	r2, r1, r2
 800282e:	431a      	orrs	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	e019      	b.n	800286a <GPIOx_Init+0xea>
	}
	else{
	GPIOx->CRH &=~(0xF<<((Pin-8)*4)) ;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	78fa      	ldrb	r2, [r7, #3]
 800283c:	3a08      	subs	r2, #8
 800283e:	0092      	lsls	r2, r2, #2
 8002840:	210f      	movs	r1, #15
 8002842:	fa01 f202 	lsl.w	r2, r1, r2
 8002846:	43d2      	mvns	r2, r2
 8002848:	401a      	ands	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	605a      	str	r2, [r3, #4]
	GPIOx->CRH |=(((Mode<<2)+ Speed) <<((Pin-8)*4)) ;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	78ba      	ldrb	r2, [r7, #2]
 8002854:	0091      	lsls	r1, r2, #2
 8002856:	7c3a      	ldrb	r2, [r7, #16]
 8002858:	4411      	add	r1, r2
 800285a:	78fa      	ldrb	r2, [r7, #3]
 800285c:	3a08      	subs	r2, #8
 800285e:	0092      	lsls	r2, r2, #2
 8002860:	fa01 f202 	lsl.w	r2, r1, r2
 8002864:	431a      	orrs	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	605a      	str	r2, [r3, #4]
	}
	if(Pull ==PU)
 800286a:	787b      	ldrb	r3, [r7, #1]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d109      	bne.n	8002884 <GPIOx_Init+0x104>
  GPIOx->ODR |= 1<<Pin ;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	78fa      	ldrb	r2, [r7, #3]
 8002876:	2101      	movs	r1, #1
 8002878:	fa01 f202 	lsl.w	r2, r1, r2
 800287c:	431a      	orrs	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	60da      	str	r2, [r3, #12]
  else GPIOx->ODR &= ~(1<<Pin); 	
}
 8002882:	e009      	b.n	8002898 <GPIOx_Init+0x118>
  else GPIOx->ODR &= ~(1<<Pin); 	
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	78fa      	ldrb	r2, [r7, #3]
 800288a:	2101      	movs	r1, #1
 800288c:	fa01 f202 	lsl.w	r2, r1, r2
 8002890:	43d2      	mvns	r2, r2
 8002892:	401a      	ands	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	60da      	str	r2, [r3, #12]
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	bc80      	pop	{r7}
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	40010800 	.word	0x40010800
 80028a8:	40021000 	.word	0x40021000
 80028ac:	40010c00 	.word	0x40010c00
 80028b0:	40011000 	.word	0x40011000
 80028b4:	40011400 	.word	0x40011400
 80028b8:	40011800 	.word	0x40011800

080028bc <GPIOx_WritePin>:
void GPIOx_WritePin(GPIO_TypeDef *GPIOx ,uint8_t Pin ,uint8_t bit)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	460b      	mov	r3, r1
 80028c6:	70fb      	strb	r3, [r7, #3]
 80028c8:	4613      	mov	r3, r2
 80028ca:	70bb      	strb	r3, [r7, #2]
	if (bit==1) GPIOx->BSRR |= 1 << Pin ;
 80028cc:	78bb      	ldrb	r3, [r7, #2]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d109      	bne.n	80028e6 <GPIOx_WritePin+0x2a>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	78fa      	ldrb	r2, [r7, #3]
 80028d8:	2101      	movs	r1, #1
 80028da:	fa01 f202 	lsl.w	r2, r1, r2
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	611a      	str	r2, [r3, #16]
	else GPIOx->BSRR |= 1 << (Pin + 16);
}
 80028e4:	e009      	b.n	80028fa <GPIOx_WritePin+0x3e>
	else GPIOx->BSRR |= 1 << (Pin + 16);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	78fa      	ldrb	r2, [r7, #3]
 80028ec:	3210      	adds	r2, #16
 80028ee:	2101      	movs	r1, #1
 80028f0:	fa01 f202 	lsl.w	r2, r1, r2
 80028f4:	431a      	orrs	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	611a      	str	r2, [r3, #16]
}
 80028fa:	bf00      	nop
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr

08002904 <GPIOx_ReadPin>:
uint8_t GPIOx_ReadPin(GPIO_TypeDef *GPIOx ,uint8_t Pin )
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	460b      	mov	r3, r1
 800290e:	70fb      	strb	r3, [r7, #3]
	return ((GPIOx->IDR)&(1<<Pin))==0 ? 0:1 ; 
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	78fa      	ldrb	r2, [r7, #3]
 8002916:	2101      	movs	r1, #1
 8002918:	fa01 f202 	lsl.w	r2, r1, r2
 800291c:	4013      	ands	r3, r2
 800291e:	2b00      	cmp	r3, #0
 8002920:	bf14      	ite	ne
 8002922:	2301      	movne	r3, #1
 8002924:	2300      	moveq	r3, #0
 8002926:	b2db      	uxtb	r3, r3
}
 8002928:	4618      	mov	r0, r3
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr
	...

08002934 <I2Cx_Init>:
#include "i2c.h"
/* I2C1 init function */
void I2Cx_Init(I2C_TypeDef * I2Cx, I2C_Pin Pins, uint32_t Speed)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af02      	add	r7, sp, #8
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	460b      	mov	r3, r1
 800293e:	607a      	str	r2, [r7, #4]
 8002940:	72fb      	strb	r3, [r7, #11]
	uint32_t PCLKx=(SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002942:	4b40      	ldr	r3, [pc, #256]	@ (8002a44 <I2Cx_Init+0x110>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a40      	ldr	r2, [pc, #256]	@ (8002a48 <I2Cx_Init+0x114>)
 8002948:	6852      	ldr	r2, [r2, #4]
 800294a:	0a12      	lsrs	r2, r2, #8
 800294c:	f002 0207 	and.w	r2, r2, #7
 8002950:	493e      	ldr	r1, [pc, #248]	@ (8002a4c <I2Cx_Init+0x118>)
 8002952:	5c8a      	ldrb	r2, [r1, r2]
 8002954:	40d3      	lsrs	r3, r2
 8002956:	617b      	str	r3, [r7, #20]
	
  /* I2C clock enable */
		if (I2Cx == I2C1) {
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	4a3d      	ldr	r2, [pc, #244]	@ (8002a50 <I2Cx_Init+0x11c>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d106      	bne.n	800296e <I2Cx_Init+0x3a>
				RCC->APB1ENR |= (1 << 21); // B?t clock cho I2C1
 8002960:	4b39      	ldr	r3, [pc, #228]	@ (8002a48 <I2Cx_Init+0x114>)
 8002962:	69db      	ldr	r3, [r3, #28]
 8002964:	4a38      	ldr	r2, [pc, #224]	@ (8002a48 <I2Cx_Init+0x114>)
 8002966:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800296a:	61d3      	str	r3, [r2, #28]
 800296c:	e009      	b.n	8002982 <I2Cx_Init+0x4e>
		} else if (I2Cx == I2C2) {
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	4a38      	ldr	r2, [pc, #224]	@ (8002a54 <I2Cx_Init+0x120>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d105      	bne.n	8002982 <I2Cx_Init+0x4e>
				RCC->APB1ENR |= (1 << 22); // B?t clock cho I2C2
 8002976:	4b34      	ldr	r3, [pc, #208]	@ (8002a48 <I2Cx_Init+0x114>)
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	4a33      	ldr	r2, [pc, #204]	@ (8002a48 <I2Cx_Init+0x114>)
 800297c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002980:	61d3      	str	r3, [r2, #28]
		}

		if(Pins==Pin_PB6PB7){		////I2C1
 8002982:	7afb      	ldrb	r3, [r7, #11]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d110      	bne.n	80029aa <I2Cx_Init+0x76>
			GPIOx_Init(GPIOB, 6,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 8002988:	2303      	movs	r3, #3
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	2300      	movs	r3, #0
 800298e:	2203      	movs	r2, #3
 8002990:	2106      	movs	r1, #6
 8002992:	4831      	ldr	r0, [pc, #196]	@ (8002a58 <I2Cx_Init+0x124>)
 8002994:	f7ff fef4 	bl	8002780 <GPIOx_Init>
			GPIOx_Init(GPIOB, 7,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 8002998:	2303      	movs	r3, #3
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	2300      	movs	r3, #0
 800299e:	2203      	movs	r2, #3
 80029a0:	2107      	movs	r1, #7
 80029a2:	482d      	ldr	r0, [pc, #180]	@ (8002a58 <I2Cx_Init+0x124>)
 80029a4:	f7ff feec 	bl	8002780 <GPIOx_Init>
 80029a8:	e02c      	b.n	8002a04 <I2Cx_Init+0xd0>
		}
		else if(Pins==Pin_PB8PB9){//I2C1
 80029aa:	7afb      	ldrb	r3, [r7, #11]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d116      	bne.n	80029de <I2Cx_Init+0xaa>
			AFIO->MAPR |= 1<<1;// REMAP
 80029b0:	4b2a      	ldr	r3, [pc, #168]	@ (8002a5c <I2Cx_Init+0x128>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	4a29      	ldr	r2, [pc, #164]	@ (8002a5c <I2Cx_Init+0x128>)
 80029b6:	f043 0302 	orr.w	r3, r3, #2
 80029ba:	6053      	str	r3, [r2, #4]
			GPIOx_Init(GPIOB, 8,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 80029bc:	2303      	movs	r3, #3
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	2300      	movs	r3, #0
 80029c2:	2203      	movs	r2, #3
 80029c4:	2108      	movs	r1, #8
 80029c6:	4824      	ldr	r0, [pc, #144]	@ (8002a58 <I2Cx_Init+0x124>)
 80029c8:	f7ff feda 	bl	8002780 <GPIOx_Init>
			GPIOx_Init(GPIOB, 9,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 80029cc:	2303      	movs	r3, #3
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	2300      	movs	r3, #0
 80029d2:	2203      	movs	r2, #3
 80029d4:	2109      	movs	r1, #9
 80029d6:	4820      	ldr	r0, [pc, #128]	@ (8002a58 <I2Cx_Init+0x124>)
 80029d8:	f7ff fed2 	bl	8002780 <GPIOx_Init>
 80029dc:	e012      	b.n	8002a04 <I2Cx_Init+0xd0>
		}
		
		
		else if(Pins==Pin_PB10PB11){//I2C2
 80029de:	7afb      	ldrb	r3, [r7, #11]
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d10f      	bne.n	8002a04 <I2Cx_Init+0xd0>
			GPIOx_Init(GPIOB, 10,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 80029e4:	2303      	movs	r3, #3
 80029e6:	9300      	str	r3, [sp, #0]
 80029e8:	2300      	movs	r3, #0
 80029ea:	2203      	movs	r2, #3
 80029ec:	210a      	movs	r1, #10
 80029ee:	481a      	ldr	r0, [pc, #104]	@ (8002a58 <I2Cx_Init+0x124>)
 80029f0:	f7ff fec6 	bl	8002780 <GPIOx_Init>
			GPIOx_Init(GPIOB, 11,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 80029f4:	2303      	movs	r3, #3
 80029f6:	9300      	str	r3, [sp, #0]
 80029f8:	2300      	movs	r3, #0
 80029fa:	2203      	movs	r2, #3
 80029fc:	210b      	movs	r1, #11
 80029fe:	4816      	ldr	r0, [pc, #88]	@ (8002a58 <I2Cx_Init+0x124>)
 8002a00:	f7ff febe 	bl	8002780 <GPIOx_Init>
		}
		
		I2Cx->CR2 =  PCLKx/1000000;// Peripheral clock frequency = 36M
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	4a16      	ldr	r2, [pc, #88]	@ (8002a60 <I2Cx_Init+0x12c>)
 8002a08:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0c:	0c9a      	lsrs	r2, r3, #18
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	605a      	str	r2, [r3, #4]
		I2Cx->CCR =  PCLKx/(Speed*2); 
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	61da      	str	r2, [r3, #28]
		I2Cx->TRISE = (PCLKx/1000000)+1;
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	4a0f      	ldr	r2, [pc, #60]	@ (8002a60 <I2Cx_Init+0x12c>)
 8002a24:	fba2 2303 	umull	r2, r3, r2, r3
 8002a28:	0c9b      	lsrs	r3, r3, #18
 8002a2a:	1c5a      	adds	r2, r3, #1
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	621a      	str	r2, [r3, #32]
		I2Cx->CR1 |=(0<<1)|(1<<0) ; //en 
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f043 0201 	orr.w	r2, r3, #1
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	601a      	str	r2, [r3, #0]
	}
 8002a3c:	bf00      	nop
 8002a3e:	3718      	adds	r7, #24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	20000000 	.word	0x20000000
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	0800a6ac 	.word	0x0800a6ac
 8002a50:	40005400 	.word	0x40005400
 8002a54:	40005800 	.word	0x40005800
 8002a58:	40010c00 	.word	0x40010c00
 8002a5c:	40010000 	.word	0x40010000
 8002a60:	431bde83 	.word	0x431bde83

08002a64 <I2Cx_ReadMulti>:

	void I2Cx_ReadMulti(I2C_TypeDef *I2Cx, uint8_t DevAddress, uint8_t add, uint8_t * data, uint8_t size){
 8002a64:	b480      	push	{r7}
 8002a66:	b087      	sub	sp, #28
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	607b      	str	r3, [r7, #4]
 8002a6e:	460b      	mov	r3, r1
 8002a70:	72fb      	strb	r3, [r7, #11]
 8002a72:	4613      	mov	r3, r2
 8002a74:	72bb      	strb	r3, [r7, #10]
		I2Cx->CR1 |= (1<<8) |(1<<10);// Start generation + ACK
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	601a      	str	r2, [r3, #0]
		while(!(I2Cx->SR1&(1<<0)));
 8002a82:	bf00      	nop
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d0f9      	beq.n	8002a84 <I2Cx_ReadMulti+0x20>
		
		I2Cx->DR = (DevAddress<<1)|0;
 8002a90:	7afb      	ldrb	r3, [r7, #11]
 8002a92:	005a      	lsls	r2, r3, #1
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	611a      	str	r2, [r3, #16]
		while(!(I2Cx->SR1&(1<<1))  |  !(I2Cx->SR2&(1<<1)));
 8002a98:	bf00      	nop
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f003 0302 	and.w	r3, r3, #2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	bf0c      	ite	eq
 8002aa6:	2301      	moveq	r3, #1
 8002aa8:	2300      	movne	r3, #0
 8002aaa:	b2da      	uxtb	r2, r3
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	f003 0302 	and.w	r3, r3, #2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	bf0c      	ite	eq
 8002ab8:	2301      	moveq	r3, #1
 8002aba:	2300      	movne	r3, #0
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1e9      	bne.n	8002a9a <I2Cx_ReadMulti+0x36>
		
		I2Cx->DR = add;
 8002ac6:	7aba      	ldrb	r2, [r7, #10]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	611a      	str	r2, [r3, #16]
		while(!(I2Cx->SR1&(1<<7)));
 8002acc:	bf00      	nop
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f9      	beq.n	8002ace <I2Cx_ReadMulti+0x6a>
		
		I2Cx->CR1 |= (1<<8) ;// reStart generation 
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	601a      	str	r2, [r3, #0]
		while(!(I2Cx->SR1&(1<<0)));
 8002ae6:	bf00      	nop
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	695b      	ldr	r3, [r3, #20]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d0f9      	beq.n	8002ae8 <I2Cx_ReadMulti+0x84>
		
		I2Cx->DR = (DevAddress<<1)|1;
 8002af4:	7afb      	ldrb	r3, [r7, #11]
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	461a      	mov	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	611a      	str	r2, [r3, #16]
		while(!(I2Cx->SR1&(1<<1))  |  !(I2Cx->SR2&(1<<1)));
 8002b02:	bf00      	nop
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	bf0c      	ite	eq
 8002b10:	2301      	moveq	r3, #1
 8002b12:	2300      	movne	r3, #0
 8002b14:	b2da      	uxtb	r2, r3
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	bf0c      	ite	eq
 8002b22:	2301      	moveq	r3, #1
 8002b24:	2300      	movne	r3, #0
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1e9      	bne.n	8002b04 <I2Cx_ReadMulti+0xa0>
		
		for(int i=0; i<size; i++){
 8002b30:	2300      	movs	r3, #0
 8002b32:	617b      	str	r3, [r7, #20]
 8002b34:	e010      	b.n	8002b58 <I2Cx_ReadMulti+0xf4>
		while(!(I2Cx->SR1&(1<<6)));// RXE
 8002b36:	bf00      	nop
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d0f9      	beq.n	8002b38 <I2Cx_ReadMulti+0xd4>
		data[i] = I2Cx->DR;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6919      	ldr	r1, [r3, #16]
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	b2ca      	uxtb	r2, r1
 8002b50:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<size; i++){
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	3301      	adds	r3, #1
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	dbe9      	blt.n	8002b36 <I2Cx_ReadMulti+0xd2>
		}
		
		I2Cx->CR1 &= ~(1<<10);// nACK
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	601a      	str	r2, [r3, #0]
		I2Cx->CR1 |= (1<<9) ;// Stop 
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	601a      	str	r2, [r3, #0]
		
	}
 8002b7a:	bf00      	nop
 8002b7c:	371c      	adds	r7, #28
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <BCDtoBIN>:
	
	I2Cx->CR1 &= ~(1<<10);// nACK
	I2Cx->CR1 |= (1<<9) ;// Stop 
}
uint8_t BCDtoBIN(uint8_t bcd)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	71fb      	strb	r3, [r7, #7]
return 10*(bcd>>4) + (bcd&0x0f);
 8002b8e:	79fb      	ldrb	r3, [r7, #7]
 8002b90:	091b      	lsrs	r3, r3, #4
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	461a      	mov	r2, r3
 8002b96:	0092      	lsls	r2, r2, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	b2da      	uxtb	r2, r3
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	4413      	add	r3, r2
 8002ba8:	b2db      	uxtb	r3, r3
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr

08002bb4 <DS3231Read>:
	}
	return val;
}

void DS3231Read(uint8_t *HH, uint8_t *MM, uint8_t *SS,uint8_t *Date ,uint8_t *D,uint8_t *M,uint8_t *Y)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
 8002bc0:	603b      	str	r3, [r7, #0]
uint8_t data[7];
	
I2Cx_ReadMulti(I2C1, 0x68, 0x00, data, 7);
 8002bc2:	f107 0310 	add.w	r3, r7, #16
 8002bc6:	2207      	movs	r2, #7
 8002bc8:	9200      	str	r2, [sp, #0]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	2168      	movs	r1, #104	@ 0x68
 8002bce:	481f      	ldr	r0, [pc, #124]	@ (8002c4c <DS3231Read+0x98>)
 8002bd0:	f7ff ff48 	bl	8002a64 <I2Cx_ReadMulti>
	
*HH=BCDtoBIN(data[2]); *MM=BCDtoBIN(data[1]); *SS=BCDtoBIN(data[0]);
 8002bd4:	7cbb      	ldrb	r3, [r7, #18]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff ffd4 	bl	8002b84 <BCDtoBIN>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	461a      	mov	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	7c7b      	ldrb	r3, [r7, #17]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff ffcc 	bl	8002b84 <BCDtoBIN>
 8002bec:	4603      	mov	r3, r0
 8002bee:	461a      	mov	r2, r3
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	701a      	strb	r2, [r3, #0]
 8002bf4:	7c3b      	ldrb	r3, [r7, #16]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff ffc4 	bl	8002b84 <BCDtoBIN>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	461a      	mov	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	701a      	strb	r2, [r3, #0]
*Date =BCDtoBIN(data[3]);*D=BCDtoBIN(data[4]);*M=BCDtoBIN(data[5]);*Y=BCDtoBIN(data[6]);	
 8002c04:	7cfb      	ldrb	r3, [r7, #19]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff ffbc 	bl	8002b84 <BCDtoBIN>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	461a      	mov	r2, r3
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	701a      	strb	r2, [r3, #0]
 8002c14:	7d3b      	ldrb	r3, [r7, #20]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff ffb4 	bl	8002b84 <BCDtoBIN>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	461a      	mov	r2, r3
 8002c20:	6a3b      	ldr	r3, [r7, #32]
 8002c22:	701a      	strb	r2, [r3, #0]
 8002c24:	7d7b      	ldrb	r3, [r7, #21]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff ffac 	bl	8002b84 <BCDtoBIN>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	461a      	mov	r2, r3
 8002c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c32:	701a      	strb	r2, [r3, #0]
 8002c34:	7dbb      	ldrb	r3, [r7, #22]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff ffa4 	bl	8002b84 <BCDtoBIN>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	461a      	mov	r2, r3
 8002c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c42:	701a      	strb	r2, [r3, #0]
}
 8002c44:	bf00      	nop
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	40005400 	.word	0x40005400

08002c50 <USARTx_Init>:
 */

#include "uart.h"

void USARTx_Init(USART_TypeDef * USARTx,USART_Pin Pin,uint32_t baud)
{
 8002c50:	b5b0      	push	{r4, r5, r7, lr}
 8002c52:	b08a      	sub	sp, #40	@ 0x28
 8002c54:	af02      	add	r7, sp, #8
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	607a      	str	r2, [r7, #4]
 8002c5c:	72fb      	strb	r3, [r7, #11]
	  IRQn_Type IRQn  ; 
	  uint8_t u = 0 ; 
 8002c5e:	2300      	movs	r3, #0
 8002c60:	77bb      	strb	r3, [r7, #30]
	  uint32_t PCLKx = 0 ; 
 8002c62:	2300      	movs	r3, #0
 8002c64:	61bb      	str	r3, [r7, #24]
	  RCC->APB2ENR |=1<<0 ; 
 8002c66:	4b87      	ldr	r3, [pc, #540]	@ (8002e84 <USARTx_Init+0x234>)
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	4a86      	ldr	r2, [pc, #536]	@ (8002e84 <USARTx_Init+0x234>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	6193      	str	r3, [r2, #24]
    float USARTDIV = 0.0 ;
 8002c72:	f04f 0300 	mov.w	r3, #0
 8002c76:	617b      	str	r3, [r7, #20]
    uint16_t mantisa = 0 ,fraction= 0 ;  
 8002c78:	2300      	movs	r3, #0
 8002c7a:	827b      	strh	r3, [r7, #18]
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	823b      	strh	r3, [r7, #16]
	
		if(USARTx == USART1 ){PCLKx =(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE1_Pos]); RCC->APB2ENR|=1<<14;IRQn = USART1_IRQn ; u=1;}
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	4a81      	ldr	r2, [pc, #516]	@ (8002e88 <USARTx_Init+0x238>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d116      	bne.n	8002cb6 <USARTx_Init+0x66>
 8002c88:	f7ff fac4 	bl	8002214 <HAL_RCC_GetHCLKFreq>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	4b7d      	ldr	r3, [pc, #500]	@ (8002e84 <USARTx_Init+0x234>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	0a1b      	lsrs	r3, r3, #8
 8002c94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c98:	497c      	ldr	r1, [pc, #496]	@ (8002e8c <USARTx_Init+0x23c>)
 8002c9a:	5ccb      	ldrb	r3, [r1, r3]
 8002c9c:	fa42 f303 	asr.w	r3, r2, r3
 8002ca0:	61bb      	str	r3, [r7, #24]
 8002ca2:	4b78      	ldr	r3, [pc, #480]	@ (8002e84 <USARTx_Init+0x234>)
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	4a77      	ldr	r2, [pc, #476]	@ (8002e84 <USARTx_Init+0x234>)
 8002ca8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cac:	6193      	str	r3, [r2, #24]
 8002cae:	2325      	movs	r3, #37	@ 0x25
 8002cb0:	77fb      	strb	r3, [r7, #31]
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	77bb      	strb	r3, [r7, #30]
		if(USARTx == USART2 ){PCLKx =(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]); RCC->APB1ENR|=1<<17;IRQn = USART2_IRQn ; u=2;} 
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	4a75      	ldr	r2, [pc, #468]	@ (8002e90 <USARTx_Init+0x240>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d116      	bne.n	8002cec <USARTx_Init+0x9c>
 8002cbe:	f7ff faa9 	bl	8002214 <HAL_RCC_GetHCLKFreq>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	4b6f      	ldr	r3, [pc, #444]	@ (8002e84 <USARTx_Init+0x234>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	0a1b      	lsrs	r3, r3, #8
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	496f      	ldr	r1, [pc, #444]	@ (8002e8c <USARTx_Init+0x23c>)
 8002cd0:	5ccb      	ldrb	r3, [r1, r3]
 8002cd2:	fa42 f303 	asr.w	r3, r2, r3
 8002cd6:	61bb      	str	r3, [r7, #24]
 8002cd8:	4b6a      	ldr	r3, [pc, #424]	@ (8002e84 <USARTx_Init+0x234>)
 8002cda:	69db      	ldr	r3, [r3, #28]
 8002cdc:	4a69      	ldr	r2, [pc, #420]	@ (8002e84 <USARTx_Init+0x234>)
 8002cde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ce2:	61d3      	str	r3, [r2, #28]
 8002ce4:	2326      	movs	r3, #38	@ 0x26
 8002ce6:	77fb      	strb	r3, [r7, #31]
 8002ce8:	2302      	movs	r3, #2
 8002cea:	77bb      	strb	r3, [r7, #30]
		if(USARTx == USART3 ){PCLKx =(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]); RCC->APB1ENR|=1<<18;IRQn = USART3_IRQn ; u=3;}
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	4a69      	ldr	r2, [pc, #420]	@ (8002e94 <USARTx_Init+0x244>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d116      	bne.n	8002d22 <USARTx_Init+0xd2>
 8002cf4:	f7ff fa8e 	bl	8002214 <HAL_RCC_GetHCLKFreq>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	4b62      	ldr	r3, [pc, #392]	@ (8002e84 <USARTx_Init+0x234>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	0a1b      	lsrs	r3, r3, #8
 8002d00:	f003 0307 	and.w	r3, r3, #7
 8002d04:	4961      	ldr	r1, [pc, #388]	@ (8002e8c <USARTx_Init+0x23c>)
 8002d06:	5ccb      	ldrb	r3, [r1, r3]
 8002d08:	fa42 f303 	asr.w	r3, r2, r3
 8002d0c:	61bb      	str	r3, [r7, #24]
 8002d0e:	4b5d      	ldr	r3, [pc, #372]	@ (8002e84 <USARTx_Init+0x234>)
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	4a5c      	ldr	r2, [pc, #368]	@ (8002e84 <USARTx_Init+0x234>)
 8002d14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d18:	61d3      	str	r3, [r2, #28]
 8002d1a:	2327      	movs	r3, #39	@ 0x27
 8002d1c:	77fb      	strb	r3, [r7, #31]
 8002d1e:	2303      	movs	r3, #3
 8002d20:	77bb      	strb	r3, [r7, #30]
	if(Pin==PA9PA10){//usart1
 8002d22:	7afb      	ldrb	r3, [r7, #11]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10f      	bne.n	8002d48 <USARTx_Init+0xf8>
			GPIOx_Init(GPIOA,9, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 8002d28:	2303      	movs	r3, #3
 8002d2a:	9300      	str	r3, [sp, #0]
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	2202      	movs	r2, #2
 8002d30:	2109      	movs	r1, #9
 8002d32:	4859      	ldr	r0, [pc, #356]	@ (8002e98 <USARTx_Init+0x248>)
 8002d34:	f7ff fd24 	bl	8002780 <GPIOx_Init>
			GPIOx_Init(GPIOA,10, INPUT_FLOATING,NOPULL, 0);//rx
 8002d38:	2300      	movs	r3, #0
 8002d3a:	9300      	str	r3, [sp, #0]
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	2201      	movs	r2, #1
 8002d40:	210a      	movs	r1, #10
 8002d42:	4855      	ldr	r0, [pc, #340]	@ (8002e98 <USARTx_Init+0x248>)
 8002d44:	f7ff fd1c 	bl	8002780 <GPIOx_Init>
		 }
	if(Pin==PB6PB7){//usart1
 8002d48:	7afb      	ldrb	r3, [r7, #11]
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d115      	bne.n	8002d7a <USARTx_Init+0x12a>
			AFIO->MAPR|=1<<2;
 8002d4e:	4b53      	ldr	r3, [pc, #332]	@ (8002e9c <USARTx_Init+0x24c>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	4a52      	ldr	r2, [pc, #328]	@ (8002e9c <USARTx_Init+0x24c>)
 8002d54:	f043 0304 	orr.w	r3, r3, #4
 8002d58:	6053      	str	r3, [r2, #4]
			GPIOx_Init(GPIOB,6, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	2300      	movs	r3, #0
 8002d60:	2202      	movs	r2, #2
 8002d62:	2106      	movs	r1, #6
 8002d64:	484e      	ldr	r0, [pc, #312]	@ (8002ea0 <USARTx_Init+0x250>)
 8002d66:	f7ff fd0b 	bl	8002780 <GPIOx_Init>
			GPIOx_Init(GPIOB,7, INPUT_FLOATING,NOPULL, 0);//rx
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	2300      	movs	r3, #0
 8002d70:	2201      	movs	r2, #1
 8002d72:	2107      	movs	r1, #7
 8002d74:	484a      	ldr	r0, [pc, #296]	@ (8002ea0 <USARTx_Init+0x250>)
 8002d76:	f7ff fd03 	bl	8002780 <GPIOx_Init>
		 }

		if(Pin==PA2PA3){//usart2
 8002d7a:	7afb      	ldrb	r3, [r7, #11]
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d10f      	bne.n	8002da0 <USARTx_Init+0x150>
		GPIOx_Init(GPIOA,2, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 8002d80:	2303      	movs	r3, #3
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	2300      	movs	r3, #0
 8002d86:	2202      	movs	r2, #2
 8002d88:	2102      	movs	r1, #2
 8002d8a:	4843      	ldr	r0, [pc, #268]	@ (8002e98 <USARTx_Init+0x248>)
 8002d8c:	f7ff fcf8 	bl	8002780 <GPIOx_Init>
		GPIOx_Init(GPIOA,3, INPUT_FLOATING,NOPULL, 0);//rx
 8002d90:	2300      	movs	r3, #0
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	2300      	movs	r3, #0
 8002d96:	2201      	movs	r2, #1
 8002d98:	2103      	movs	r1, #3
 8002d9a:	483f      	ldr	r0, [pc, #252]	@ (8002e98 <USARTx_Init+0x248>)
 8002d9c:	f7ff fcf0 	bl	8002780 <GPIOx_Init>
	 }
		if(Pin==PB10PB11){//usart3
 8002da0:	7afb      	ldrb	r3, [r7, #11]
 8002da2:	2b03      	cmp	r3, #3
 8002da4:	d10f      	bne.n	8002dc6 <USARTx_Init+0x176>
		GPIOx_Init(GPIOB,10, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 8002da6:	2303      	movs	r3, #3
 8002da8:	9300      	str	r3, [sp, #0]
 8002daa:	2300      	movs	r3, #0
 8002dac:	2202      	movs	r2, #2
 8002dae:	210a      	movs	r1, #10
 8002db0:	483b      	ldr	r0, [pc, #236]	@ (8002ea0 <USARTx_Init+0x250>)
 8002db2:	f7ff fce5 	bl	8002780 <GPIOx_Init>
		GPIOx_Init(GPIOB,11, INPUT_FLOATING,NOPULL, 0);//rx
 8002db6:	2300      	movs	r3, #0
 8002db8:	9300      	str	r3, [sp, #0]
 8002dba:	2300      	movs	r3, #0
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	210b      	movs	r1, #11
 8002dc0:	4837      	ldr	r0, [pc, #220]	@ (8002ea0 <USARTx_Init+0x250>)
 8002dc2:	f7ff fcdd 	bl	8002780 <GPIOx_Init>
	 }
		USARTDIV = (float)(PCLKx/(16.0*baud)) ;
 8002dc6:	69b8      	ldr	r0, [r7, #24]
 8002dc8:	f7fd fb0c 	bl	80003e4 <__aeabi_ui2d>
 8002dcc:	4604      	mov	r4, r0
 8002dce:	460d      	mov	r5, r1
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7fd fb07 	bl	80003e4 <__aeabi_ui2d>
 8002dd6:	f04f 0200 	mov.w	r2, #0
 8002dda:	4b32      	ldr	r3, [pc, #200]	@ (8002ea4 <USARTx_Init+0x254>)
 8002ddc:	f7fd fb7c 	bl	80004d8 <__aeabi_dmul>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4620      	mov	r0, r4
 8002de6:	4629      	mov	r1, r5
 8002de8:	f7fd fca0 	bl	800072c <__aeabi_ddiv>
 8002dec:	4602      	mov	r2, r0
 8002dee:	460b      	mov	r3, r1
 8002df0:	4610      	mov	r0, r2
 8002df2:	4619      	mov	r1, r3
 8002df4:	f7fd fe68 	bl	8000ac8 <__aeabi_d2f>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	617b      	str	r3, [r7, #20]
	    mantisa  = (uint16_t)USARTDIV ; 
 8002dfc:	6978      	ldr	r0, [r7, #20]
 8002dfe:	f7fe f99d 	bl	800113c <__aeabi_f2uiz>
 8002e02:	4603      	mov	r3, r0
 8002e04:	827b      	strh	r3, [r7, #18]
        fraction = (USARTDIV - mantisa)*16 ; 	
 8002e06:	8a7b      	ldrh	r3, [r7, #18]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7fd ff67 	bl	8000cdc <__aeabi_i2f>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	4619      	mov	r1, r3
 8002e12:	6978      	ldr	r0, [r7, #20]
 8002e14:	f7fd feac 	bl	8000b70 <__aeabi_fsub>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fd ffb0 	bl	8000d84 <__aeabi_fmul>
 8002e24:	4603      	mov	r3, r0
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7fe f988 	bl	800113c <__aeabi_f2uiz>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	823b      	strh	r3, [r7, #16]
		USARTx->BRR = (mantisa <<4)+fraction ; 
 8002e30:	8a7b      	ldrh	r3, [r7, #18]
 8002e32:	011a      	lsls	r2, r3, #4
 8002e34:	8a3b      	ldrh	r3, [r7, #16]
 8002e36:	4413      	add	r3, r2
 8002e38:	461a      	mov	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	609a      	str	r2, [r3, #8]
      USARTx->CR1 |=1<<2;//tx
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	f043 0204 	orr.w	r2, r3, #4
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	60da      	str	r2, [r3, #12]
	  USARTx->CR1 |=1<<3;//rx
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	f043 0208 	orr.w	r2, r3, #8
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	60da      	str	r2, [r3, #12]
	  USARTx->CR1 |=1<<13 ; //enable usart
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	60da      	str	r2, [r3, #12]
    USARTx->CR1 |=1<<5; //it
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	f043 0220 	orr.w	r2, r3, #32
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	60da      	str	r2, [r3, #12]
    NVICx_Init(IRQn, 1, u);
 8002e6e:	7fba      	ldrb	r2, [r7, #30]
 8002e70:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002e74:	2101      	movs	r1, #1
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff fc60 	bl	800273c <NVICx_Init>
}
 8002e7c:	bf00      	nop
 8002e7e:	3720      	adds	r7, #32
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bdb0      	pop	{r4, r5, r7, pc}
 8002e84:	40021000 	.word	0x40021000
 8002e88:	40013800 	.word	0x40013800
 8002e8c:	0800a6ac 	.word	0x0800a6ac
 8002e90:	40004400 	.word	0x40004400
 8002e94:	40004800 	.word	0x40004800
 8002e98:	40010800 	.word	0x40010800
 8002e9c:	40010000 	.word	0x40010000
 8002ea0:	40010c00 	.word	0x40010c00
 8002ea4:	40300000 	.word	0x40300000

08002ea8 <USARTtoBUFF>:
char USART3_BUFFER[USART3_BUFFER_SIZE];

USART_ST USART1_ST  ={USART1_BUFFER,USART1_BUFFER_SIZE , 0, 0, 0} ;
USART_ST USART2_ST  ={USART2_BUFFER,USART2_BUFFER_SIZE , 0, 0, 0} ;
USART_ST USART3_ST  ={USART3_BUFFER,USART3_BUFFER_SIZE , 0, 0, 0} ;
void USARTtoBUFF(USART_ST *u , char c){
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	70fb      	strb	r3, [r7, #3]
	if(u->in<u->size){
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	88da      	ldrh	r2, [r3, #6]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	889b      	ldrh	r3, [r3, #4]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d21b      	bcs.n	8002ef8 <USARTtoBUFF+0x50>
		 u->buffer[u->in] = c;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	88d2      	ldrh	r2, [r2, #6]
 8002ec8:	4413      	add	r3, r2
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	701a      	strb	r2, [r3, #0]
		 u->in++;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	88db      	ldrh	r3, [r3, #6]
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	80da      	strh	r2, [r3, #6]
		 u->num++;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	895b      	ldrh	r3, [r3, #10]
 8002ede:	3301      	adds	r3, #1
 8002ee0:	b29a      	uxth	r2, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	815a      	strh	r2, [r3, #10]
		if(u->in==u->size) u->in = 0 ;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	88da      	ldrh	r2, [r3, #6]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	889b      	ldrh	r3, [r3, #4]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d102      	bne.n	8002ef8 <USARTtoBUFF+0x50>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	80da      	strh	r2, [r3, #6]
	}
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bc80      	pop	{r7}
 8002f00:	4770      	bx	lr

08002f02 <USART_PutC>:
    // Thm null terminator
    if(i < len) str[i] = '\0';
    
    return i; 
}
void USART_PutC(USART_TypeDef * USARTx, char c) {
 8002f02:	b480      	push	{r7}
 8002f04:	b083      	sub	sp, #12
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	70fb      	strb	r3, [r7, #3]
    while(!(USARTx->SR & (1<<7)));  // ?i d?n khi TXE = 1
 8002f0e:	bf00      	nop
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d0f9      	beq.n	8002f10 <USART_PutC+0xe>
    USARTx->DR = c;
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	605a      	str	r2, [r3, #4]
}
 8002f22:	bf00      	nop
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bc80      	pop	{r7}
 8002f2a:	4770      	bx	lr

08002f2c <USART_PutS>:
void USART_PutS(USART_TypeDef * USARTx ,char *str ){
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]

 while(*str) USART_PutC(USARTx ,*str ++) ;
 8002f36:	e007      	b.n	8002f48 <USART_PutS+0x1c>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	1c5a      	adds	r2, r3, #1
 8002f3c:	603a      	str	r2, [r7, #0]
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	4619      	mov	r1, r3
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f7ff ffdd 	bl	8002f02 <USART_PutC>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1f3      	bne.n	8002f38 <USART_PutS+0xc>

}
 8002f50:	bf00      	nop
 8002f52:	bf00      	nop
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
	...

08002f5c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
    if(USART1->SR & (1<<5)) {           // ? USART1 check USART1
 8002f62:	4b09      	ldr	r3, [pc, #36]	@ (8002f88 <USART1_IRQHandler+0x2c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0320 	and.w	r3, r3, #32
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d007      	beq.n	8002f7e <USART1_IRQHandler+0x22>
        char data = USART1->DR;                // ? ?c t? USART1
 8002f6e:	4b06      	ldr	r3, [pc, #24]	@ (8002f88 <USART1_IRQHandler+0x2c>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	71fb      	strb	r3, [r7, #7]
        USARTtoBUFF(&USART1_ST, data);         // ? Luu vo buffer USART1
 8002f74:	79fb      	ldrb	r3, [r7, #7]
 8002f76:	4619      	mov	r1, r3
 8002f78:	4804      	ldr	r0, [pc, #16]	@ (8002f8c <USART1_IRQHandler+0x30>)
 8002f7a:	f7ff ff95 	bl	8002ea8 <USARTtoBUFF>
    }
}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40013800 	.word	0x40013800
 8002f8c:	2000000c 	.word	0x2000000c

08002f90 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
    if(USART2->SR & (1<<5)) {           // ? USART2 check USART2  
 8002f96:	4b09      	ldr	r3, [pc, #36]	@ (8002fbc <USART2_IRQHandler+0x2c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0320 	and.w	r3, r3, #32
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d007      	beq.n	8002fb2 <USART2_IRQHandler+0x22>
        char data = USART2->DR;                // ? ?c t? USART2
 8002fa2:	4b06      	ldr	r3, [pc, #24]	@ (8002fbc <USART2_IRQHandler+0x2c>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	71fb      	strb	r3, [r7, #7]
        USARTtoBUFF(&USART2_ST, data);         // ? Luu vo buffer USART2
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	4619      	mov	r1, r3
 8002fac:	4804      	ldr	r0, [pc, #16]	@ (8002fc0 <USART2_IRQHandler+0x30>)
 8002fae:	f7ff ff7b 	bl	8002ea8 <USARTtoBUFF>
    }
}
 8002fb2:	bf00      	nop
 8002fb4:	3708      	adds	r7, #8
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	40004400 	.word	0x40004400
 8002fc0:	20000018 	.word	0x20000018

08002fc4 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
    if(USART3->SR & (1<<5)) {           // ? USART3 d dng
 8002fca:	4b09      	ldr	r3, [pc, #36]	@ (8002ff0 <USART3_IRQHandler+0x2c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0320 	and.w	r3, r3, #32
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d007      	beq.n	8002fe6 <USART3_IRQHandler+0x22>
        char data = USART3->DR;                // ? ?c t? USART3
 8002fd6:	4b06      	ldr	r3, [pc, #24]	@ (8002ff0 <USART3_IRQHandler+0x2c>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	71fb      	strb	r3, [r7, #7]
        USARTtoBUFF(&USART3_ST, data);         // ? Luu vo buffer USART3
 8002fdc:	79fb      	ldrb	r3, [r7, #7]
 8002fde:	4619      	mov	r1, r3
 8002fe0:	4804      	ldr	r0, [pc, #16]	@ (8002ff4 <USART3_IRQHandler+0x30>)
 8002fe2:	f7ff ff61 	bl	8002ea8 <USARTtoBUFF>
    }
}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	40004800 	.word	0x40004800
 8002ff4:	20000024 	.word	0x20000024

08002ff8 <_write>:

// =============================================================================
// PRINTF UART REDIRECT
// =============================================================================
#ifdef __GNUC__
int _write(int file, char *ptr, int len) {
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b086      	sub	sp, #24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]
 8003008:	e00a      	b.n	8003020 <_write+0x28>
        USART_PutC(USART1, ptr[i]);
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	68ba      	ldr	r2, [r7, #8]
 800300e:	4413      	add	r3, r2
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	4619      	mov	r1, r3
 8003014:	4807      	ldr	r0, [pc, #28]	@ (8003034 <_write+0x3c>)
 8003016:	f7ff ff74 	bl	8002f02 <USART_PutC>
    for (int i = 0; i < len; i++) {
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	3301      	adds	r3, #1
 800301e:	617b      	str	r3, [r7, #20]
 8003020:	697a      	ldr	r2, [r7, #20]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	429a      	cmp	r2, r3
 8003026:	dbf0      	blt.n	800300a <_write+0x12>
    }
    return len;
 8003028:	687b      	ldr	r3, [r7, #4]
}
 800302a:	4618      	mov	r0, r3
 800302c:	3718      	adds	r7, #24
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	40013800 	.word	0x40013800

08003038 <InitMQ137Sensor>:
 *
 *  Created on: Jun 30, 2025
 *      Author: FPTSHOP
 */
#include "gas_sensor.h"
void InitMQ137Sensor(GasSensor_t* sensor) {
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
    // Cu hnh base sensor
    sensor->base.sensor_id = 0;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	701a      	strb	r2, [r3, #0]
    sensor->base.sensor_type = SENSOR_TYPE_MQ137;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	705a      	strb	r2, [r3, #1]
    strcpy(sensor->base.sensor_name, "MQ137");
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3302      	adds	r3, #2
 8003050:	4a20      	ldr	r2, [pc, #128]	@ (80030d4 <InitMQ137Sensor+0x9c>)
 8003052:	6810      	ldr	r0, [r2, #0]
 8003054:	6018      	str	r0, [r3, #0]
 8003056:	8892      	ldrh	r2, [r2, #4]
 8003058:	809a      	strh	r2, [r3, #4]
    sensor->base.is_enabled = 1;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	749a      	strb	r2, [r3, #18]
    sensor->base.adc_channel = MQ137_ADC_CHANNEL;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2208      	movs	r2, #8
 8003064:	615a      	str	r2, [r3, #20]
    sensor->base.digital_port = MQ137_DIGITAL_PORT;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a1b      	ldr	r2, [pc, #108]	@ (80030d8 <InitMQ137Sensor+0xa0>)
 800306a:	619a      	str	r2, [r3, #24]
    sensor->base.digital_pin = MQ137_DIGITAL_PIN;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2208      	movs	r2, #8
 8003070:	839a      	strh	r2, [r3, #28]
    sensor->base.r0_value = 10000.0f; // Gi tr mc nh, cn hiu chun
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a19      	ldr	r2, [pc, #100]	@ (80030dc <InitMQ137Sensor+0xa4>)
 8003076:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Cu hnh gas sensor
    sensor->gas_type = GAS_TYPE_NH3;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    strcpy(sensor->gas_name, "NH3");
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3339      	adds	r3, #57	@ 0x39
 8003084:	4a16      	ldr	r2, [pc, #88]	@ (80030e0 <InitMQ137Sensor+0xa8>)
 8003086:	6810      	ldr	r0, [r2, #0]
 8003088:	6018      	str	r0, [r3, #0]
    strcpy(sensor->unit, "ppm");
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	3341      	adds	r3, #65	@ 0x41
 800308e:	4a15      	ldr	r2, [pc, #84]	@ (80030e4 <InitMQ137Sensor+0xac>)
 8003090:	6810      	ldr	r0, [r2, #0]
 8003092:	6018      	str	r0, [r3, #0]
    
    // Ngng cnh bo NH3
    sensor->threshold_low = MQ137_THRESHOLD_LOW;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a14      	ldr	r2, [pc, #80]	@ (80030e8 <InitMQ137Sensor+0xb0>)
 8003098:	659a      	str	r2, [r3, #88]	@ 0x58
    sensor->threshold_high = MQ137_THRESHOLD_HIGH;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a13      	ldr	r2, [pc, #76]	@ (80030ec <InitMQ137Sensor+0xb4>)
 800309e:	65da      	str	r2, [r3, #92]	@ 0x5c
    sensor->threshold_danger = MQ137_THRESHOLD_DANGER;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4a13      	ldr	r2, [pc, #76]	@ (80030f0 <InitMQ137Sensor+0xb8>)
 80030a4:	661a      	str	r2, [r3, #96]	@ 0x60
    
    // Thng s c tuyn MQ137 cho NH3
    sensor->curve_a = -0.263f;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a12      	ldr	r2, [pc, #72]	@ (80030f4 <InitMQ137Sensor+0xbc>)
 80030aa:	669a      	str	r2, [r3, #104]	@ 0x68
    sensor->curve_b = 0.42f;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a12      	ldr	r2, [pc, #72]	@ (80030f8 <InitMQ137Sensor+0xc0>)
 80030b0:	66da      	str	r2, [r3, #108]	@ 0x6c
    sensor->min_ppm = 0.0f;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f04f 0200 	mov.w	r2, #0
 80030b8:	671a      	str	r2, [r3, #112]	@ 0x70
    sensor->max_ppm = 500.0f;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a0f      	ldr	r2, [pc, #60]	@ (80030fc <InitMQ137Sensor+0xc4>)
 80030be:	675a      	str	r2, [r3, #116]	@ 0x74
    
    // Khi to gi tr
    sensor->alarm_level = ALARM_NORMAL;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bc80      	pop	{r7}
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	08009ac4 	.word	0x08009ac4
 80030d8:	40010800 	.word	0x40010800
 80030dc:	461c4000 	.word	0x461c4000
 80030e0:	08009acc 	.word	0x08009acc
 80030e4:	08009ad0 	.word	0x08009ad0
 80030e8:	41200000 	.word	0x41200000
 80030ec:	41c80000 	.word	0x41c80000
 80030f0:	42480000 	.word	0x42480000
 80030f4:	be86a7f0 	.word	0xbe86a7f0
 80030f8:	3ed70a3d 	.word	0x3ed70a3d
 80030fc:	43fa0000 	.word	0x43fa0000

08003100 <InitMQ136Sensor>:

/**
 * @brief Khi to cm bin MQ136 (H2S)
 */
void InitMQ136Sensor(GasSensor_t* sensor) {
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
    // Cu hnh base sensor
    sensor->base.sensor_id = 1;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	701a      	strb	r2, [r3, #0]
    sensor->base.sensor_type = SENSOR_TYPE_MQ136;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2201      	movs	r2, #1
 8003112:	705a      	strb	r2, [r3, #1]
    strcpy(sensor->base.sensor_name, "MQ136");
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	3302      	adds	r3, #2
 8003118:	4a20      	ldr	r2, [pc, #128]	@ (800319c <InitMQ136Sensor+0x9c>)
 800311a:	6810      	ldr	r0, [r2, #0]
 800311c:	6018      	str	r0, [r3, #0]
 800311e:	8892      	ldrh	r2, [r2, #4]
 8003120:	809a      	strh	r2, [r3, #4]
    sensor->base.is_enabled = 1;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	749a      	strb	r2, [r3, #18]
    sensor->base.adc_channel = MQ136_ADC_CHANNEL;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2209      	movs	r2, #9
 800312c:	615a      	str	r2, [r3, #20]
    sensor->base.digital_port = MQ136_DIGITAL_PORT;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a1b      	ldr	r2, [pc, #108]	@ (80031a0 <InitMQ136Sensor+0xa0>)
 8003132:	619a      	str	r2, [r3, #24]
    sensor->base.digital_pin = MQ136_DIGITAL_PIN;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2210      	movs	r2, #16
 8003138:	839a      	strh	r2, [r3, #28]
    sensor->base.r0_value = 10000.0f; // Gi tr mc nh, cn hiu chun
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a19      	ldr	r2, [pc, #100]	@ (80031a4 <InitMQ136Sensor+0xa4>)
 800313e:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Cu hnh gas sensor
    sensor->gas_type = GAS_TYPE_H2S;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    strcpy(sensor->gas_name, "H2S");
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3339      	adds	r3, #57	@ 0x39
 800314c:	4a16      	ldr	r2, [pc, #88]	@ (80031a8 <InitMQ136Sensor+0xa8>)
 800314e:	6810      	ldr	r0, [r2, #0]
 8003150:	6018      	str	r0, [r3, #0]
    strcpy(sensor->unit, "ppm");
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	3341      	adds	r3, #65	@ 0x41
 8003156:	4a15      	ldr	r2, [pc, #84]	@ (80031ac <InitMQ136Sensor+0xac>)
 8003158:	6810      	ldr	r0, [r2, #0]
 800315a:	6018      	str	r0, [r3, #0]
    
    // Ngng cnh bo CO2
    sensor->threshold_low = MQ136_THRESHOLD_LOW;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a14      	ldr	r2, [pc, #80]	@ (80031b0 <InitMQ136Sensor+0xb0>)
 8003160:	659a      	str	r2, [r3, #88]	@ 0x58
    sensor->threshold_high = MQ136_THRESHOLD_HIGH;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a13      	ldr	r2, [pc, #76]	@ (80031b4 <InitMQ136Sensor+0xb4>)
 8003166:	65da      	str	r2, [r3, #92]	@ 0x5c
    sensor->threshold_danger = MQ136_THRESHOLD_DANGER;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a13      	ldr	r2, [pc, #76]	@ (80031b8 <InitMQ136Sensor+0xb8>)
 800316c:	661a      	str	r2, [r3, #96]	@ 0x60
    
    // Thng s c tuyn MQ135 cho CO2
    sensor->curve_a = MQ136_CURVE_A;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a12      	ldr	r2, [pc, #72]	@ (80031bc <InitMQ136Sensor+0xbc>)
 8003172:	669a      	str	r2, [r3, #104]	@ 0x68
    sensor->curve_b = MQ136_CURVE_B;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a12      	ldr	r2, [pc, #72]	@ (80031c0 <InitMQ136Sensor+0xc0>)
 8003178:	66da      	str	r2, [r3, #108]	@ 0x6c
    sensor->min_ppm = MQ136_MIN_PPM;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f04f 0200 	mov.w	r2, #0
 8003180:	671a      	str	r2, [r3, #112]	@ 0x70
    sensor->max_ppm = MQ136_MAX_PPM;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a0f      	ldr	r2, [pc, #60]	@ (80031c4 <InitMQ136Sensor+0xc4>)
 8003186:	675a      	str	r2, [r3, #116]	@ 0x74
    
    // Khi to gi tr
    sensor->alarm_level = ALARM_NORMAL;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	bc80      	pop	{r7}
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	08009ad4 	.word	0x08009ad4
 80031a0:	40010800 	.word	0x40010800
 80031a4:	461c4000 	.word	0x461c4000
 80031a8:	08009adc 	.word	0x08009adc
 80031ac:	08009ad0 	.word	0x08009ad0
 80031b0:	40a00000 	.word	0x40a00000
 80031b4:	41200000 	.word	0x41200000
 80031b8:	41a00000 	.word	0x41a00000
 80031bc:	be800000 	.word	0xbe800000
 80031c0:	be75c28f 	.word	0xbe75c28f
 80031c4:	42c80000 	.word	0x42c80000

080031c8 <ProcessGasSensor>:
void ProcessGasSensor(GasSensor_t* sensor) {
 80031c8:	b590      	push	{r4, r7, lr}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]

    sensor->base.raw_voltage = ReadADC_Voltage(sensor->base.adc_channel);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	695b      	ldr	r3, [r3, #20]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f000 f971 	bl	80034bc <ReadADC_Voltage>
 80031da:	4602      	mov	r2, r0
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	621a      	str	r2, [r3, #32]
    sensor->base.digital_state = ReadDigitalState(sensor->base.digital_port, sensor->base.digital_pin);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	699a      	ldr	r2, [r3, #24]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	8b9b      	ldrh	r3, [r3, #28]
 80031e8:	4619      	mov	r1, r3
 80031ea:	4610      	mov	r0, r2
 80031ec:	f000 f98e 	bl	800350c <ReadDigitalState>
 80031f0:	4603      	mov	r3, r0
 80031f2:	461a      	mov	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    sensor->base.timestamp = HAL_GetTick();
 80031fa:	f7fe fb39 	bl	8001870 <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	631a      	str	r2, [r3, #48]	@ 0x30

    // Tnh ton in tr v t l Rs/R0
    if(sensor->base.raw_voltage > 0.2f) { // Ngng thp hn cho ADC 3.3V
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	493f      	ldr	r1, [pc, #252]	@ (8003308 <ProcessGasSensor+0x140>)
 800320a:	4618      	mov	r0, r3
 800320c:	f7fd ff76 	bl	80010fc <__aeabi_fcmpgt>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d059      	beq.n	80032ca <ProcessGasSensor+0x102>
        sensor->base.resistance = CalculateResistance(sensor->base.raw_voltage);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a1b      	ldr	r3, [r3, #32]
 800321a:	4618      	mov	r0, r3
 800321c:	f000 f988 	bl	8003530 <CalculateResistance>
 8003220:	4602      	mov	r2, r0
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	625a      	str	r2, [r3, #36]	@ 0x24
        sensor->base.rs_r0_ratio = sensor->base.resistance / sensor->base.r0_value;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800322e:	4619      	mov	r1, r3
 8003230:	4610      	mov	r0, r2
 8003232:	f7fd fe5b 	bl	8000eec <__aeabi_fdiv>
 8003236:	4603      	mov	r3, r0
 8003238:	461a      	mov	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	629a      	str	r2, [r3, #40]	@ 0x28

        // Tnh nng  kh
        sensor->gas_ppm = CalculateGasPPM(sensor->base.rs_r0_ratio, sensor->curve_a, sensor->curve_b);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800324a:	461a      	mov	r2, r3
 800324c:	f000 f998 	bl	8003580 <CalculateGasPPM>
 8003250:	4602      	mov	r2, r0
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	64da      	str	r2, [r3, #76]	@ 0x4c

        // Gii hn gi tr trong khong hp l
        if(sensor->gas_ppm < sensor->min_ppm) sensor->gas_ppm = sensor->min_ppm;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800325e:	4619      	mov	r1, r3
 8003260:	4610      	mov	r0, r2
 8003262:	f7fd ff2d 	bl	80010c0 <__aeabi_fcmplt>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d003      	beq.n	8003274 <ProcessGasSensor+0xac>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	64da      	str	r2, [r3, #76]	@ 0x4c
        if(sensor->gas_ppm > sensor->max_ppm) sensor->gas_ppm = sensor->max_ppm;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800327c:	4619      	mov	r1, r3
 800327e:	4610      	mov	r0, r2
 8003280:	f7fd ff3c 	bl	80010fc <__aeabi_fcmpgt>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <ProcessGasSensor+0xca>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	64da      	str	r2, [r3, #76]	@ 0x4c

        // Lc nhiu n gin (moving average)
        sensor->filtered_ppm = 0.8f * sensor->filtered_ppm + 0.2f * sensor->gas_ppm;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003296:	491d      	ldr	r1, [pc, #116]	@ (800330c <ProcessGasSensor+0x144>)
 8003298:	4618      	mov	r0, r3
 800329a:	f7fd fd73 	bl	8000d84 <__aeabi_fmul>
 800329e:	4603      	mov	r3, r0
 80032a0:	461c      	mov	r4, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a6:	4918      	ldr	r1, [pc, #96]	@ (8003308 <ProcessGasSensor+0x140>)
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7fd fd6b 	bl	8000d84 <__aeabi_fmul>
 80032ae:	4603      	mov	r3, r0
 80032b0:	4619      	mov	r1, r3
 80032b2:	4620      	mov	r0, r4
 80032b4:	f7fd fc5e 	bl	8000b74 <__addsf3>
 80032b8:	4603      	mov	r3, r0
 80032ba:	461a      	mov	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	651a      	str	r2, [r3, #80]	@ 0x50
        sensor->average_ppm = sensor->filtered_ppm;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	655a      	str	r2, [r3, #84]	@ 0x54
 80032c8:	e00f      	b.n	80032ea <ProcessGasSensor+0x122>

    } else {
        sensor->base.resistance = 0.0f;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	625a      	str	r2, [r3, #36]	@ 0x24
        sensor->base.rs_r0_ratio = 0.0f;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	629a      	str	r2, [r3, #40]	@ 0x28
        sensor->gas_ppm = sensor->min_ppm;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	64da      	str	r2, [r3, #76]	@ 0x4c
        sensor->filtered_ppm = sensor->min_ppm;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    // Validate d liu
    sensor->base.is_valid = ValidateGasSensor(sensor);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f810 	bl	8003310 <ValidateGasSensor>
 80032f0:	4603      	mov	r3, r0
 80032f2:	461a      	mov	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	74da      	strb	r2, [r3, #19]

    // Cp nht mc cnh bo
    UpdateAlarmLevel(sensor);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 f843 	bl	8003384 <UpdateAlarmLevel>
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	bd90      	pop	{r4, r7, pc}
 8003306:	bf00      	nop
 8003308:	3e4ccccd 	.word	0x3e4ccccd
 800330c:	3f4ccccd 	.word	0x3f4ccccd

08003310 <ValidateGasSensor>:

/**
 * @brief Validate d liu cm bin (cp nht cho in p 3.3V)
 */
uint8_t ValidateGasSensor(GasSensor_t* sensor) {
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
    // Kim tra in p trong khong hp l (0.1V - 4.8V cho cm bin 5V)
    // Sau khi qua mch chia p, tn hiu s t 0.066V - 3.168V ti ADC
    if(sensor->base.raw_voltage < 0.2f || sensor->base.raw_voltage > 4.8f) {
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	4917      	ldr	r1, [pc, #92]	@ (800337c <ValidateGasSensor+0x6c>)
 800331e:	4618      	mov	r0, r3
 8003320:	f7fd fece 	bl	80010c0 <__aeabi_fcmplt>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d108      	bne.n	800333c <ValidateGasSensor+0x2c>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a1b      	ldr	r3, [r3, #32]
 800332e:	4914      	ldr	r1, [pc, #80]	@ (8003380 <ValidateGasSensor+0x70>)
 8003330:	4618      	mov	r0, r3
 8003332:	f7fd fee3 	bl	80010fc <__aeabi_fcmpgt>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <ValidateGasSensor+0x30>
        return 0;
 800333c:	2300      	movs	r3, #0
 800333e:	e018      	b.n	8003372 <ValidateGasSensor+0x62>
    }
     
    // Kim tra nng  kh trong khong hp l
    if(sensor->gas_ppm < sensor->min_ppm || sensor->gas_ppm > sensor->max_ppm) {
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003348:	4619      	mov	r1, r3
 800334a:	4610      	mov	r0, r2
 800334c:	f7fd feb8 	bl	80010c0 <__aeabi_fcmplt>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10a      	bne.n	800336c <ValidateGasSensor+0x5c>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800335e:	4619      	mov	r1, r3
 8003360:	4610      	mov	r0, r2
 8003362:	f7fd fecb 	bl	80010fc <__aeabi_fcmpgt>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <ValidateGasSensor+0x60>
        return 0;
 800336c:	2300      	movs	r3, #0
 800336e:	e000      	b.n	8003372 <ValidateGasSensor+0x62>
    }
    
    return 1; // D liu hp l
 8003370:	2301      	movs	r3, #1
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	3e4ccccd 	.word	0x3e4ccccd
 8003380:	4099999a 	.word	0x4099999a

08003384 <UpdateAlarmLevel>:

/**
 * @brief Cp nht mc cnh bo cho cm bin
 */
void UpdateAlarmLevel(GasSensor_t* sensor) {
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
    sensor->alarm_level = DetermineAlarmLevel(sensor->gas_ppm, 
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800339c:	f000 f91c 	bl	80035d8 <DetermineAlarmLevel>
 80033a0:	4603      	mov	r3, r0
 80033a2:	461a      	mov	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
                                            sensor->threshold_low,
                                            sensor->threshold_high, 
                                            sensor->threshold_danger);
}
 80033aa:	bf00      	nop
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
	...

080033b4 <CreateJSONString>:
/**
 * @brief To chui JSON t d liu cm bin
 */
  uint8_t gio, phut, giay,thu, ngay, thang, nam;
  
void CreateJSONString(void) {
 80033b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033b6:	b08b      	sub	sp, #44	@ 0x2c
 80033b8:	af06      	add	r7, sp, #24
 
  DS3231Read(&gio, &phut, &giay, &thu, &ngay, &thang, &nam);
 80033ba:	4b20      	ldr	r3, [pc, #128]	@ (800343c <CreateJSONString+0x88>)
 80033bc:	9302      	str	r3, [sp, #8]
 80033be:	4b20      	ldr	r3, [pc, #128]	@ (8003440 <CreateJSONString+0x8c>)
 80033c0:	9301      	str	r3, [sp, #4]
 80033c2:	4b20      	ldr	r3, [pc, #128]	@ (8003444 <CreateJSONString+0x90>)
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	4b20      	ldr	r3, [pc, #128]	@ (8003448 <CreateJSONString+0x94>)
 80033c8:	4a20      	ldr	r2, [pc, #128]	@ (800344c <CreateJSONString+0x98>)
 80033ca:	4921      	ldr	r1, [pc, #132]	@ (8003450 <CreateJSONString+0x9c>)
 80033cc:	4821      	ldr	r0, [pc, #132]	@ (8003454 <CreateJSONString+0xa0>)
 80033ce:	f7ff fbf1 	bl	8002bb4 <DS3231Read>
    char time_str[16];
    snprintf(time_str, sizeof(time_str), "%02u:%02u:%02u",
 80033d2:	4b20      	ldr	r3, [pc, #128]	@ (8003454 <CreateJSONString+0xa0>)
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	4619      	mov	r1, r3
 80033d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003450 <CreateJSONString+0x9c>)
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	461a      	mov	r2, r3
 80033de:	4b1b      	ldr	r3, [pc, #108]	@ (800344c <CreateJSONString+0x98>)
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	4638      	mov	r0, r7
 80033e4:	9301      	str	r3, [sp, #4]
 80033e6:	9200      	str	r2, [sp, #0]
 80033e8:	460b      	mov	r3, r1
 80033ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003458 <CreateJSONString+0xa4>)
 80033ec:	2110      	movs	r1, #16
 80033ee:	f001 ff53 	bl	8005298 <sniprintf>
             gio, phut, giay);
    snprintf(json_buffer, JSON_BUFFER_SIZE,
 80033f2:	4b1a      	ldr	r3, [pc, #104]	@ (800345c <CreateJSONString+0xa8>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	461e      	mov	r6, r3
            "\"nh3\":%.2f,"
            "\"h2s\":%.2f"
        "}",
        packet_counter,
        time_str,
        GetNH3_PPM(),
 80033f8:	f000 fedc 	bl	80041b4 <GetNH3_PPM>
 80033fc:	4603      	mov	r3, r0
    snprintf(json_buffer, JSON_BUFFER_SIZE,
 80033fe:	4618      	mov	r0, r3
 8003400:	f7fd f812 	bl	8000428 <__aeabi_f2d>
 8003404:	4604      	mov	r4, r0
 8003406:	460d      	mov	r5, r1
        GetH2S_PPM()
 8003408:	f000 fee6 	bl	80041d8 <GetH2S_PPM>
 800340c:	4603      	mov	r3, r0
    snprintf(json_buffer, JSON_BUFFER_SIZE,
 800340e:	4618      	mov	r0, r3
 8003410:	f7fd f80a 	bl	8000428 <__aeabi_f2d>
 8003414:	4602      	mov	r2, r0
 8003416:	460b      	mov	r3, r1
 8003418:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800341c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003420:	463b      	mov	r3, r7
 8003422:	9300      	str	r3, [sp, #0]
 8003424:	4633      	mov	r3, r6
 8003426:	4a0e      	ldr	r2, [pc, #56]	@ (8003460 <CreateJSONString+0xac>)
 8003428:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800342c:	480d      	ldr	r0, [pc, #52]	@ (8003464 <CreateJSONString+0xb0>)
 800342e:	f001 ff33 	bl	8005298 <sniprintf>
    );
}
 8003432:	bf00      	nop
 8003434:	3714      	adds	r7, #20
 8003436:	46bd      	mov	sp, r7
 8003438:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800343a:	bf00      	nop
 800343c:	20000583 	.word	0x20000583
 8003440:	20000582 	.word	0x20000582
 8003444:	20000581 	.word	0x20000581
 8003448:	20000580 	.word	0x20000580
 800344c:	2000057f 	.word	0x2000057f
 8003450:	2000057e 	.word	0x2000057e
 8003454:	2000057d 	.word	0x2000057d
 8003458:	08009bec 	.word	0x08009bec
 800345c:	2000057c 	.word	0x2000057c
 8003460:	08009bfc 	.word	0x08009bfc
 8003464:	20000350 	.word	0x20000350

08003468 <SendDataToESP32>:

/**
 * @brief Gi d liu JSON sang ESP32 qua UART
 */
void SendDataToESP32(void) {
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
    // To d liu JSON
    CreateJSONString();
 800346c:	f7ff ffa2 	bl	80033b4 <CreateJSONString>

    // ng gi d liu (thm header v footer  ESP32 d nhn)
    snprintf(uart_tx_buffer, UART_TX_BUFFER_SIZE,
 8003470:	4b0c      	ldr	r3, [pc, #48]	@ (80034a4 <SendDataToESP32+0x3c>)
 8003472:	4a0d      	ldr	r2, [pc, #52]	@ (80034a8 <SendDataToESP32+0x40>)
 8003474:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8003478:	480c      	ldr	r0, [pc, #48]	@ (80034ac <SendDataToESP32+0x44>)
 800347a:	f001 ff0d 	bl	8005298 <sniprintf>
             "START:%s:END\r\n", json_buffer);

    // Gi d liu qua UART
    USART_PutS(ESP32_UART, uart_tx_buffer);
 800347e:	490b      	ldr	r1, [pc, #44]	@ (80034ac <SendDataToESP32+0x44>)
 8003480:	480b      	ldr	r0, [pc, #44]	@ (80034b0 <SendDataToESP32+0x48>)
 8003482:	f7ff fd53 	bl	8002f2c <USART_PutS>

    // Log  kim tra
    printf(" Gi data ESP32 (ID:%d)\r\n", packet_counter);
 8003486:	4b0b      	ldr	r3, [pc, #44]	@ (80034b4 <SendDataToESP32+0x4c>)
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	4619      	mov	r1, r3
 800348c:	480a      	ldr	r0, [pc, #40]	@ (80034b8 <SendDataToESP32+0x50>)
 800348e:	f001 fe93 	bl	80051b8 <iprintf>

    packet_counter++;
 8003492:	4b08      	ldr	r3, [pc, #32]	@ (80034b4 <SendDataToESP32+0x4c>)
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	3301      	adds	r3, #1
 8003498:	b2da      	uxtb	r2, r3
 800349a:	4b06      	ldr	r3, [pc, #24]	@ (80034b4 <SendDataToESP32+0x4c>)
 800349c:	701a      	strb	r2, [r3, #0]
}
 800349e:	bf00      	nop
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	20000350 	.word	0x20000350
 80034a8:	08009c28 	.word	0x08009c28
 80034ac:	20000450 	.word	0x20000450
 80034b0:	40013800 	.word	0x40013800
 80034b4:	2000057c 	.word	0x2000057c
 80034b8:	08009c38 	.word	0x08009c38

080034bc <ReadADC_Voltage>:
 *
 *  Created on: Jun 30, 2025
 *      Author: FPTSHOP
 */
#include "sensor_hardware.h"
float ReadADC_Voltage(uint32_t channel) {
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
    // c gi tr ADC trung bnh
    float adc_avg = ADCx_Read_TB(ADC1, channel, 10);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	220a      	movs	r2, #10
 80034ca:	4619      	mov	r1, r3
 80034cc:	480c      	ldr	r0, [pc, #48]	@ (8003500 <ReadADC_Voltage+0x44>)
 80034ce:	f7ff f860 	bl	8002592 <ADCx_Read_TB>
 80034d2:	4603      	mov	r3, r0
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7fd fbfd 	bl	8000cd4 <__aeabi_ui2f>
 80034da:	4603      	mov	r3, r0
 80034dc:	60fb      	str	r3, [r7, #12]
    
    // Chuyn i gi tr ADC sang in p ti chn ADC
    float adc_voltage = adc_avg * ADC_VREF / ADC_RESOLUTION;
 80034de:	4909      	ldr	r1, [pc, #36]	@ (8003504 <ReadADC_Voltage+0x48>)
 80034e0:	68f8      	ldr	r0, [r7, #12]
 80034e2:	f7fd fc4f 	bl	8000d84 <__aeabi_fmul>
 80034e6:	4603      	mov	r3, r0
 80034e8:	4907      	ldr	r1, [pc, #28]	@ (8003508 <ReadADC_Voltage+0x4c>)
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fd fcfe 	bl	8000eec <__aeabi_fdiv>
 80034f0:	4603      	mov	r3, r0
 80034f2:	60bb      	str	r3, [r7, #8]

    return adc_voltage;
 80034f4:	68bb      	ldr	r3, [r7, #8]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3710      	adds	r7, #16
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	40012400 	.word	0x40012400
 8003504:	40533333 	.word	0x40533333
 8003508:	457ff000 	.word	0x457ff000

0800350c <ReadDigitalState>:
/**
 * @brief c trng thi digital
 */
uint8_t ReadDigitalState(GPIO_TypeDef* port, uint16_t pin) {
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	460b      	mov	r3, r1
 8003516:	807b      	strh	r3, [r7, #2]
    return GPIOx_ReadPin(port , pin );
 8003518:	887b      	ldrh	r3, [r7, #2]
 800351a:	b2db      	uxtb	r3, r3
 800351c:	4619      	mov	r1, r3
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f7ff f9f0 	bl	8002904 <GPIOx_ReadPin>
 8003524:	4603      	mov	r3, r0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
	...

08003530 <CalculateResistance>:

/**
 * @brief Tnh in tr cm bin (hiu chnh cho ngun 5V)
 */
float CalculateResistance(float voltage) {
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
    if(voltage <= 0.1f) return 0.0f;
 8003538:	490e      	ldr	r1, [pc, #56]	@ (8003574 <CalculateResistance+0x44>)
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f7fd fdca 	bl	80010d4 <__aeabi_fcmple>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d002      	beq.n	800354c <CalculateResistance+0x1c>
 8003546:	f04f 0300 	mov.w	r3, #0
 800354a:	e00e      	b.n	800356a <CalculateResistance+0x3a>
    
    // Cng thc tnh in tr cm bin vi ngun cp 5V
    // Rs = (Vcc - Vs) / Vs * RL
    // Trong : Vcc = 5V, Vs = in p o c, RL = in tr ti
    return ((SENSOR_VCC - voltage) / voltage) * LOAD_RESISTANCE;
 800354c:	6879      	ldr	r1, [r7, #4]
 800354e:	480a      	ldr	r0, [pc, #40]	@ (8003578 <CalculateResistance+0x48>)
 8003550:	f7fd fb0e 	bl	8000b70 <__aeabi_fsub>
 8003554:	4603      	mov	r3, r0
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	4618      	mov	r0, r3
 800355a:	f7fd fcc7 	bl	8000eec <__aeabi_fdiv>
 800355e:	4603      	mov	r3, r0
 8003560:	4906      	ldr	r1, [pc, #24]	@ (800357c <CalculateResistance+0x4c>)
 8003562:	4618      	mov	r0, r3
 8003564:	f7fd fc0e 	bl	8000d84 <__aeabi_fmul>
 8003568:	4603      	mov	r3, r0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3708      	adds	r7, #8
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	3dcccccd 	.word	0x3dcccccd
 8003578:	40a00000 	.word	0x40a00000
 800357c:	461c4000 	.word	0x461c4000

08003580 <CalculateGasPPM>:

/**
 * @brief Tnh nng  kh t t l Rs/R0
 */
float CalculateGasPPM(float rs_r0_ratio, float curve_a, float curve_b) {
 8003580:	b580      	push	{r7, lr}
 8003582:	b088      	sub	sp, #32
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
    if (rs_r0_ratio <= 0.0f) return 0.0f;
 800358c:	f04f 0100 	mov.w	r1, #0
 8003590:	68f8      	ldr	r0, [r7, #12]
 8003592:	f7fd fd9f 	bl	80010d4 <__aeabi_fcmple>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d002      	beq.n	80035a2 <CalculateGasPPM+0x22>
 800359c:	f04f 0300 	mov.w	r3, #0
 80035a0:	e014      	b.n	80035cc <CalculateGasPPM+0x4c>
    float log_ratio = log10f(rs_r0_ratio);                          // log10(Rs/R0)
 80035a2:	68f8      	ldr	r0, [r7, #12]
 80035a4:	f005 fada 	bl	8008b5c <log10f>
 80035a8:	61f8      	str	r0, [r7, #28]
    float log_ppm   = (log_ratio - curve_b) / curve_a;             // log10(ppm)
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	69f8      	ldr	r0, [r7, #28]
 80035ae:	f7fd fadf 	bl	8000b70 <__aeabi_fsub>
 80035b2:	4603      	mov	r3, r0
 80035b4:	68b9      	ldr	r1, [r7, #8]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7fd fc98 	bl	8000eec <__aeabi_fdiv>
 80035bc:	4603      	mov	r3, r0
 80035be:	61bb      	str	r3, [r7, #24]
    float ppm       = powf(10.0f, log_ppm);                         // ppm = 10^log_ppm
 80035c0:	69b9      	ldr	r1, [r7, #24]
 80035c2:	4804      	ldr	r0, [pc, #16]	@ (80035d4 <CalculateGasPPM+0x54>)
 80035c4:	f005 faf2 	bl	8008bac <powf>
 80035c8:	6178      	str	r0, [r7, #20]
    return ppm;
 80035ca:	697b      	ldr	r3, [r7, #20]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3720      	adds	r7, #32
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	41200000 	.word	0x41200000

080035d8 <DetermineAlarmLevel>:

/**
 * @brief Xc nh mc cnh bo
 */
AlarmLevel_t DetermineAlarmLevel(float ppm, float low, float high, float danger) {
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
 80035e4:	603b      	str	r3, [r7, #0]
    if(ppm >= danger) return ALARM_DANGER;
 80035e6:	6839      	ldr	r1, [r7, #0]
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f7fd fd7d 	bl	80010e8 <__aeabi_fcmpge>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <DetermineAlarmLevel+0x20>
 80035f4:	2303      	movs	r3, #3
 80035f6:	e012      	b.n	800361e <DetermineAlarmLevel+0x46>
    if(ppm >= high) return ALARM_HIGH;
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f7fd fd74 	bl	80010e8 <__aeabi_fcmpge>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <DetermineAlarmLevel+0x32>
 8003606:	2302      	movs	r3, #2
 8003608:	e009      	b.n	800361e <DetermineAlarmLevel+0x46>
    if(ppm >= low) return ALARM_LOW;
 800360a:	68b9      	ldr	r1, [r7, #8]
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f7fd fd6b 	bl	80010e8 <__aeabi_fcmpge>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <DetermineAlarmLevel+0x44>
 8003618:	2301      	movs	r3, #1
 800361a:	e000      	b.n	800361e <DetermineAlarmLevel+0x46>
    return ALARM_NORMAL;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
	...

08003628 <InitSensorSystem>:
static SensorSystem_t history_buffer[HISTORY_BUFFER_SIZE];
static uint8_t history_index = 0;

// Cc define khc cn thit
#define MAIN_LOOP_DELAY 60000  // 1 pht = 60000ms
void InitSensorSystem(void) {
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af02      	add	r7, sp, #8
    printf("\r\nKHOI TAO HE THONG\r\n");
 800362e:	4838      	ldr	r0, [pc, #224]	@ (8003710 <InitSensorSystem+0xe8>)
 8003630:	f001 fe2a 	bl	8005288 <puts>
    
    // Reset ton b h thng
    memset(&g_sensor_system, 0, sizeof(SensorSystem_t));
 8003634:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003638:	2100      	movs	r1, #0
 800363a:	4836      	ldr	r0, [pc, #216]	@ (8003714 <InitSensorSystem+0xec>)
 800363c:	f001 ff58 	bl	80054f0 <memset>
    memset(history_buffer, 0, sizeof(history_buffer));
 8003640:	f643 42f0 	movw	r2, #15600	@ 0x3cf0
 8003644:	2100      	movs	r1, #0
 8003646:	4834      	ldr	r0, [pc, #208]	@ (8003718 <InitSensorSystem+0xf0>)
 8003648:	f001 ff52 	bl	80054f0 <memset>
    
    // Khi to tng cm bin
    InitMQ137Sensor(&g_sensor_system.mq137);
 800364c:	4831      	ldr	r0, [pc, #196]	@ (8003714 <InitSensorSystem+0xec>)
 800364e:	f7ff fcf3 	bl	8003038 <InitMQ137Sensor>
    InitMQ136Sensor(&g_sensor_system.mq136);
 8003652:	4832      	ldr	r0, [pc, #200]	@ (800371c <InitSensorSystem+0xf4>)
 8003654:	f7ff fd54 	bl	8003100 <InitMQ136Sensor>
    
    // MQ137 Digital Pin
    GPIOx_Init(MQ137_DIGITAL_PORT ,MQ137_DIGITAL_PIN ,MODE_INPUT ,PU,0)  ; 
 8003658:	2300      	movs	r3, #0
 800365a:	9300      	str	r3, [sp, #0]
 800365c:	2301      	movs	r3, #1
 800365e:	2200      	movs	r2, #0
 8003660:	2108      	movs	r1, #8
 8003662:	482f      	ldr	r0, [pc, #188]	@ (8003720 <InitSensorSystem+0xf8>)
 8003664:	f7ff f88c 	bl	8002780 <GPIOx_Init>
    // MQ135 Digital Pin
    GPIOx_Init(MQ136_DIGITAL_PORT ,MQ136_DIGITAL_PIN ,MODE_INPUT ,PU,0)  ;
 8003668:	2300      	movs	r3, #0
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	2301      	movs	r3, #1
 800366e:	2200      	movs	r2, #0
 8003670:	2110      	movs	r1, #16
 8003672:	482b      	ldr	r0, [pc, #172]	@ (8003720 <InitSensorSystem+0xf8>)
 8003674:	f7ff f884 	bl	8002780 <GPIOx_Init>
    ADCx_Init(ADC1,MQ137_ADC_CHANNEL); // Khi to ADC cho MQ137
 8003678:	2108      	movs	r1, #8
 800367a:	482a      	ldr	r0, [pc, #168]	@ (8003724 <InitSensorSystem+0xfc>)
 800367c:	f7fe fdf2 	bl	8002264 <ADCx_Init>
    ADCx_Init(ADC1,MQ136_ADC_CHANNEL); // Khi to ADC cho MQ136
 8003680:	2109      	movs	r1, #9
 8003682:	4828      	ldr	r0, [pc, #160]	@ (8003724 <InitSensorSystem+0xfc>)
 8003684:	f7fe fdee 	bl	8002264 <ADCx_Init>
    
    
    // Cp nht trng thi h thng
    g_sensor_system.active_sensor_count = 2;
 8003688:	4b22      	ldr	r3, [pc, #136]	@ (8003714 <InitSensorSystem+0xec>)
 800368a:	2202      	movs	r2, #2
 800368c:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    g_sensor_system.last_update = HAL_GetTick();
 8003690:	f7fe f8ee 	bl	8001870 <HAL_GetTick>
 8003694:	4603      	mov	r3, r0
 8003696:	4a1f      	ldr	r2, [pc, #124]	@ (8003714 <InitSensorSystem+0xec>)
 8003698:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
    
    printf("KHOI TAO MQ137 (NH3): %s\r\n", g_sensor_system.mq137.base.is_enabled ? "OK" : "FAIL");
 800369c:	4b1d      	ldr	r3, [pc, #116]	@ (8003714 <InitSensorSystem+0xec>)
 800369e:	7c9b      	ldrb	r3, [r3, #18]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <InitSensorSystem+0x80>
 80036a4:	4b20      	ldr	r3, [pc, #128]	@ (8003728 <InitSensorSystem+0x100>)
 80036a6:	e000      	b.n	80036aa <InitSensorSystem+0x82>
 80036a8:	4b20      	ldr	r3, [pc, #128]	@ (800372c <InitSensorSystem+0x104>)
 80036aa:	4619      	mov	r1, r3
 80036ac:	4820      	ldr	r0, [pc, #128]	@ (8003730 <InitSensorSystem+0x108>)
 80036ae:	f001 fd83 	bl	80051b8 <iprintf>
    printf("KHOI TAO MQ136 (H2S): %s\r\n", g_sensor_system.mq136.base.is_enabled ? "OK" : "FAIL");
 80036b2:	4b18      	ldr	r3, [pc, #96]	@ (8003714 <InitSensorSystem+0xec>)
 80036b4:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d001      	beq.n	80036c0 <InitSensorSystem+0x98>
 80036bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003728 <InitSensorSystem+0x100>)
 80036be:	e000      	b.n	80036c2 <InitSensorSystem+0x9a>
 80036c0:	4b1a      	ldr	r3, [pc, #104]	@ (800372c <InitSensorSystem+0x104>)
 80036c2:	4619      	mov	r1, r3
 80036c4:	481b      	ldr	r0, [pc, #108]	@ (8003734 <InitSensorSystem+0x10c>)
 80036c6:	f001 fd77 	bl	80051b8 <iprintf>
    printf("CAM BIEN HOAT DONG: %d/2\r\n", g_sensor_system.active_sensor_count);
 80036ca:	4b12      	ldr	r3, [pc, #72]	@ (8003714 <InitSensorSystem+0xec>)
 80036cc:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 80036d0:	4619      	mov	r1, r3
 80036d2:	4819      	ldr	r0, [pc, #100]	@ (8003738 <InitSensorSystem+0x110>)
 80036d4:	f001 fd70 	bl	80051b8 <iprintf>
    
    // Thi gian n nh
    printf("DANG ON DINH CAM BIEN...\r\n");
 80036d8:	4818      	ldr	r0, [pc, #96]	@ (800373c <InitSensorSystem+0x114>)
 80036da:	f001 fdd5 	bl	8005288 <puts>
    for(int i = 30; i > 0; i--) {
 80036de:	231e      	movs	r3, #30
 80036e0:	607b      	str	r3, [r7, #4]
 80036e2:	e00a      	b.n	80036fa <InitSensorSystem+0xd2>
        printf("ON DINH: %d GIAY\r", i);
 80036e4:	6879      	ldr	r1, [r7, #4]
 80036e6:	4816      	ldr	r0, [pc, #88]	@ (8003740 <InitSensorSystem+0x118>)
 80036e8:	f001 fd66 	bl	80051b8 <iprintf>
        HAL_Delay(1000);
 80036ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80036f0:	f7fe f8c8 	bl	8001884 <HAL_Delay>
    for(int i = 30; i > 0; i--) {
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3b01      	subs	r3, #1
 80036f8:	607b      	str	r3, [r7, #4]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	dcf1      	bgt.n	80036e4 <InitSensorSystem+0xbc>
    }
    printf("\r\nHE THONG SAN SANG\r\n");
 8003700:	4810      	ldr	r0, [pc, #64]	@ (8003744 <InitSensorSystem+0x11c>)
 8003702:	f001 fdc1 	bl	8005288 <puts>
}
 8003706:	bf00      	nop
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	08009c58 	.word	0x08009c58
 8003714:	20000584 	.word	0x20000584
 8003718:	20000688 	.word	0x20000688
 800371c:	200005fc 	.word	0x200005fc
 8003720:	40010800 	.word	0x40010800
 8003724:	40012400 	.word	0x40012400
 8003728:	08009c70 	.word	0x08009c70
 800372c:	08009c74 	.word	0x08009c74
 8003730:	08009c7c 	.word	0x08009c7c
 8003734:	08009c98 	.word	0x08009c98
 8003738:	08009cb4 	.word	0x08009cb4
 800373c:	08009cd0 	.word	0x08009cd0
 8003740:	08009cec 	.word	0x08009cec
 8003744:	08009d00 	.word	0x08009d00

08003748 <ProcessAllSensors>:
void ProcessAllSensors(void) {
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 800374e:	f7fe f88f 	bl	8001870 <HAL_GetTick>
 8003752:	6078      	str	r0, [r7, #4]

    // X l tng cm bin
    if(g_sensor_system.mq137.base.is_enabled) {
 8003754:	4b17      	ldr	r3, [pc, #92]	@ (80037b4 <ProcessAllSensors+0x6c>)
 8003756:	7c9b      	ldrb	r3, [r3, #18]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <ProcessAllSensors+0x1a>
        ProcessGasSensor(&g_sensor_system.mq137);
 800375c:	4815      	ldr	r0, [pc, #84]	@ (80037b4 <ProcessAllSensors+0x6c>)
 800375e:	f7ff fd33 	bl	80031c8 <ProcessGasSensor>

    }
        

    if(g_sensor_system.mq136.base.is_enabled) {
 8003762:	4b14      	ldr	r3, [pc, #80]	@ (80037b4 <ProcessAllSensors+0x6c>)
 8003764:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8003768:	2b00      	cmp	r3, #0
 800376a:	d002      	beq.n	8003772 <ProcessAllSensors+0x2a>
        ProcessGasSensor(&g_sensor_system.mq136);
 800376c:	4812      	ldr	r0, [pc, #72]	@ (80037b8 <ProcessAllSensors+0x70>)
 800376e:	f7ff fd2b 	bl	80031c8 <ProcessGasSensor>
    }
    // Cp nht trng thi h thng
    UpdateSystemStatus();
 8003772:	f000 fd99 	bl	80042a8 <UpdateSystemStatus>
    
    // Lu lch s
    SaveToHistory();
 8003776:	f000 fd67 	bl	8004248 <SaveToHistory>
    
    // Cp nht thng k
    g_sensor_system.total_readings++;
 800377a:	4b0e      	ldr	r3, [pc, #56]	@ (80037b4 <ProcessAllSensors+0x6c>)
 800377c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003780:	3301      	adds	r3, #1
 8003782:	4a0c      	ldr	r2, [pc, #48]	@ (80037b4 <ProcessAllSensors+0x6c>)
 8003784:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
    g_sensor_system.last_update = current_time;
 8003788:	4a0a      	ldr	r2, [pc, #40]	@ (80037b4 <ProcessAllSensors+0x6c>)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
    g_sensor_system.uptime_minutes = current_time / 60000.0f;
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f7fd fa9f 	bl	8000cd4 <__aeabi_ui2f>
 8003796:	4603      	mov	r3, r0
 8003798:	4908      	ldr	r1, [pc, #32]	@ (80037bc <ProcessAllSensors+0x74>)
 800379a:	4618      	mov	r0, r3
 800379c:	f7fd fba6 	bl	8000eec <__aeabi_fdiv>
 80037a0:	4603      	mov	r3, r0
 80037a2:	461a      	mov	r2, r3
 80037a4:	4b03      	ldr	r3, [pc, #12]	@ (80037b4 <ProcessAllSensors+0x6c>)
 80037a6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
}
 80037aa:	bf00      	nop
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	20000584 	.word	0x20000584
 80037b8:	200005fc 	.word	0x200005fc
 80037bc:	476a6000 	.word	0x476a6000

080037c0 <CalibrateSensors>:
 */
// =============================================================================
// HIU CHUN CM BIN C CI TIN - MQ137 & MQ135
// =============================================================================

void CalibrateSensors(void) {
 80037c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80037c4:	b09d      	sub	sp, #116	@ 0x74
 80037c6:	af08      	add	r7, sp, #32
    printf("\r\n=== HIEU CHUAN CAM BIEN CAI TIEN ===\r\n");
 80037c8:	4884      	ldr	r0, [pc, #528]	@ (80039dc <CalibrateSensors+0x21c>)
 80037ca:	f001 fd5d 	bl	8005288 <puts>
    printf("QUAN TRONG: Dam bao cam bien da chay 24h+ va o moi truong sach!\r\n");
 80037ce:	4884      	ldr	r0, [pc, #528]	@ (80039e0 <CalibrateSensors+0x220>)
 80037d0:	f001 fd5a 	bl	8005288 <puts>
    
    // Kim tra iu kin trc khi hiu chun
    if(!CheckCalibrationConditions()) {
 80037d4:	f000 fa38 	bl	8003c48 <CheckCalibrationConditions>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d103      	bne.n	80037e6 <CalibrateSensors+0x26>
        printf(" DIEU KIEN KHONG DAP UNG - Huy hieu chuan!\r\n");
 80037de:	4881      	ldr	r0, [pc, #516]	@ (80039e4 <CalibrateSensors+0x224>)
 80037e0:	f001 fd52 	bl	8005288 <puts>
        return;
 80037e4:	e204      	b.n	8003bf0 <CalibrateSensors+0x430>
    }
    
    printf(" Dieu kien OK - Bat dau hieu chuan...\r\n");
 80037e6:	4880      	ldr	r0, [pc, #512]	@ (80039e8 <CalibrateSensors+0x228>)
 80037e8:	f001 fd4e 	bl	8005288 <puts>
    printf("Thoi gian: 5 phut (300 mau)\r\n");
 80037ec:	487f      	ldr	r0, [pc, #508]	@ (80039ec <CalibrateSensors+0x22c>)
 80037ee:	f001 fd4b 	bl	8005288 <puts>
    
    float mq137_r0_sum = 0, mq137_min = 999999, mq137_max = 0;
 80037f2:	f04f 0300 	mov.w	r3, #0
 80037f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037f8:	4b7d      	ldr	r3, [pc, #500]	@ (80039f0 <CalibrateSensors+0x230>)
 80037fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037fc:	f04f 0300 	mov.w	r3, #0
 8003800:	647b      	str	r3, [r7, #68]	@ 0x44
    float mq136_r0_sum = 0, mq136_min = 999999, mq136_max = 0;
 8003802:	f04f 0300 	mov.w	r3, #0
 8003806:	643b      	str	r3, [r7, #64]	@ 0x40
 8003808:	4b79      	ldr	r3, [pc, #484]	@ (80039f0 <CalibrateSensors+0x230>)
 800380a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800380c:	f04f 0300 	mov.w	r3, #0
 8003810:	63bb      	str	r3, [r7, #56]	@ 0x38
    int valid_samples = 0;
 8003812:	2300      	movs	r3, #0
 8003814:	637b      	str	r3, [r7, #52]	@ 0x34
    int total_samples = 300;  // 5 pht
 8003816:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800381a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
    for(int i = 0; i < total_samples; i++) {
 800381c:	2300      	movs	r3, #0
 800381e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003820:	e098      	b.n	8003954 <CalibrateSensors+0x194>
        ProcessAllSensors();
 8003822:	f7ff ff91 	bl	8003748 <ProcessAllSensors>
        
        float mq137_resistance = g_sensor_system.mq137.base.resistance;
 8003826:	4b73      	ldr	r3, [pc, #460]	@ (80039f4 <CalibrateSensors+0x234>)
 8003828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382a:	60fb      	str	r3, [r7, #12]
        float mq136_resistance = g_sensor_system.mq136.base.resistance;
 800382c:	4b71      	ldr	r3, [pc, #452]	@ (80039f4 <CalibrateSensors+0x234>)
 800382e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003832:	60bb      	str	r3, [r7, #8]
        
        // Validate samples vi iu kin cht ch hn
        uint8_t mq137_valid = ValidateCalibrationSample(mq137_resistance, 
 8003834:	4b6f      	ldr	r3, [pc, #444]	@ (80039f4 <CalibrateSensors+0x234>)
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	4619      	mov	r1, r3
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	f000 faf0 	bl	8003e20 <ValidateCalibrationSample>
 8003840:	4603      	mov	r3, r0
 8003842:	71fb      	strb	r3, [r7, #7]
                                                       g_sensor_system.mq137.base.raw_voltage);
        uint8_t mq136_valid = ValidateCalibrationSample(mq136_resistance, 
 8003844:	4b6b      	ldr	r3, [pc, #428]	@ (80039f4 <CalibrateSensors+0x234>)
 8003846:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800384a:	4619      	mov	r1, r3
 800384c:	68b8      	ldr	r0, [r7, #8]
 800384e:	f000 fae7 	bl	8003e20 <ValidateCalibrationSample>
 8003852:	4603      	mov	r3, r0
 8003854:	71bb      	strb	r3, [r7, #6]
                                                       g_sensor_system.mq136.base.raw_voltage);
        
        if(mq137_valid && mq136_valid) {
 8003856:	79fb      	ldrb	r3, [r7, #7]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d035      	beq.n	80038c8 <CalibrateSensors+0x108>
 800385c:	79bb      	ldrb	r3, [r7, #6]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d032      	beq.n	80038c8 <CalibrateSensors+0x108>
            // MQ137 statistics
            mq137_r0_sum += mq137_resistance;
 8003862:	68f9      	ldr	r1, [r7, #12]
 8003864:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003866:	f7fd f985 	bl	8000b74 <__addsf3>
 800386a:	4603      	mov	r3, r0
 800386c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if(mq137_resistance < mq137_min) mq137_min = mq137_resistance;
 800386e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003870:	68f8      	ldr	r0, [r7, #12]
 8003872:	f7fd fc25 	bl	80010c0 <__aeabi_fcmplt>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <CalibrateSensors+0xc0>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	64bb      	str	r3, [r7, #72]	@ 0x48
            if(mq137_resistance > mq137_max) mq137_max = mq137_resistance;
 8003880:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f7fd fc3a 	bl	80010fc <__aeabi_fcmpgt>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <CalibrateSensors+0xd2>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	647b      	str	r3, [r7, #68]	@ 0x44
            
            // MQ135 statistics
            mq136_r0_sum += mq136_resistance;
 8003892:	68b9      	ldr	r1, [r7, #8]
 8003894:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003896:	f7fd f96d 	bl	8000b74 <__addsf3>
 800389a:	4603      	mov	r3, r0
 800389c:	643b      	str	r3, [r7, #64]	@ 0x40
            if(mq136_resistance < mq136_min) mq136_min = mq136_resistance;
 800389e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038a0:	68b8      	ldr	r0, [r7, #8]
 80038a2:	f7fd fc0d 	bl	80010c0 <__aeabi_fcmplt>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <CalibrateSensors+0xf0>
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
            if(mq136_resistance > mq136_max) mq136_max = mq136_resistance;
 80038b0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80038b2:	68b8      	ldr	r0, [r7, #8]
 80038b4:	f7fd fc22 	bl	80010fc <__aeabi_fcmpgt>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <CalibrateSensors+0x102>
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	63bb      	str	r3, [r7, #56]	@ 0x38
            
            valid_samples++;
 80038c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038c4:	3301      	adds	r3, #1
 80038c6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        
        // Progress report mi 30 giy
        if(i % 30 == 0) {
 80038c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038ca:	4b4b      	ldr	r3, [pc, #300]	@ (80039f8 <CalibrateSensors+0x238>)
 80038cc:	fb83 1302 	smull	r1, r3, r3, r2
 80038d0:	4413      	add	r3, r2
 80038d2:	1119      	asrs	r1, r3, #4
 80038d4:	17d3      	asrs	r3, r2, #31
 80038d6:	1ac9      	subs	r1, r1, r3
 80038d8:	460b      	mov	r3, r1
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	1a5b      	subs	r3, r3, r1
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	1ad1      	subs	r1, r2, r3
 80038e2:	2900      	cmp	r1, #0
 80038e4:	d12f      	bne.n	8003946 <CalibrateSensors+0x186>
            float progress = (float)i / total_samples * 100.0f;
 80038e6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80038e8:	f7fd f9f8 	bl	8000cdc <__aeabi_i2f>
 80038ec:	4604      	mov	r4, r0
 80038ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80038f0:	f7fd f9f4 	bl	8000cdc <__aeabi_i2f>
 80038f4:	4603      	mov	r3, r0
 80038f6:	4619      	mov	r1, r3
 80038f8:	4620      	mov	r0, r4
 80038fa:	f7fd faf7 	bl	8000eec <__aeabi_fdiv>
 80038fe:	4603      	mov	r3, r0
 8003900:	493e      	ldr	r1, [pc, #248]	@ (80039fc <CalibrateSensors+0x23c>)
 8003902:	4618      	mov	r0, r3
 8003904:	f7fd fa3e 	bl	8000d84 <__aeabi_fmul>
 8003908:	4603      	mov	r3, r0
 800390a:	603b      	str	r3, [r7, #0]
            printf("Tien do: %.1f%% | Mau %d: MQ137=%.1f, MQ136=%.1f | Valid: %d\r\n", 
 800390c:	6838      	ldr	r0, [r7, #0]
 800390e:	f7fc fd8b 	bl	8000428 <__aeabi_f2d>
 8003912:	4680      	mov	r8, r0
 8003914:	4689      	mov	r9, r1
 8003916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003918:	1c5e      	adds	r6, r3, #1
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f7fc fd84 	bl	8000428 <__aeabi_f2d>
 8003920:	4604      	mov	r4, r0
 8003922:	460d      	mov	r5, r1
 8003924:	68b8      	ldr	r0, [r7, #8]
 8003926:	f7fc fd7f 	bl	8000428 <__aeabi_f2d>
 800392a:	4602      	mov	r2, r0
 800392c:	460b      	mov	r3, r1
 800392e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003930:	9106      	str	r1, [sp, #24]
 8003932:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003936:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800393a:	9600      	str	r6, [sp, #0]
 800393c:	4642      	mov	r2, r8
 800393e:	464b      	mov	r3, r9
 8003940:	482f      	ldr	r0, [pc, #188]	@ (8003a00 <CalibrateSensors+0x240>)
 8003942:	f001 fc39 	bl	80051b8 <iprintf>
                   progress, i+1, mq137_resistance, mq136_resistance, valid_samples);
        }
        
        HAL_Delay(1000);  // 1 giy mi sample
 8003946:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800394a:	f7fd ff9b 	bl	8001884 <HAL_Delay>
    for(int i = 0; i < total_samples; i++) {
 800394e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003950:	3301      	adds	r3, #1
 8003952:	633b      	str	r3, [r7, #48]	@ 0x30
 8003954:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003958:	429a      	cmp	r2, r3
 800395a:	f6ff af62 	blt.w	8003822 <CalibrateSensors+0x62>
    }
    
    // Phn tch kt qu
    if(valid_samples < (total_samples * 0.8f)) {  // Cn t nht 80% sample hp l
 800395e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003960:	f7fd f9bc 	bl	8000cdc <__aeabi_i2f>
 8003964:	4604      	mov	r4, r0
 8003966:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003968:	f7fd f9b8 	bl	8000cdc <__aeabi_i2f>
 800396c:	4603      	mov	r3, r0
 800396e:	4925      	ldr	r1, [pc, #148]	@ (8003a04 <CalibrateSensors+0x244>)
 8003970:	4618      	mov	r0, r3
 8003972:	f7fd fa07 	bl	8000d84 <__aeabi_fmul>
 8003976:	4603      	mov	r3, r0
 8003978:	4619      	mov	r1, r3
 800397a:	4620      	mov	r0, r4
 800397c:	f7fd fba0 	bl	80010c0 <__aeabi_fcmplt>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d04a      	beq.n	8003a1c <CalibrateSensors+0x25c>
        printf(" KHONG DU SAMPLE HOP LE (%d/%d = %.1f%%)\r\n", 
               valid_samples, total_samples, (float)valid_samples/total_samples*100);
 8003986:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003988:	f7fd f9a8 	bl	8000cdc <__aeabi_i2f>
 800398c:	4604      	mov	r4, r0
 800398e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003990:	f7fd f9a4 	bl	8000cdc <__aeabi_i2f>
 8003994:	4603      	mov	r3, r0
 8003996:	4619      	mov	r1, r3
 8003998:	4620      	mov	r0, r4
 800399a:	f7fd faa7 	bl	8000eec <__aeabi_fdiv>
 800399e:	4603      	mov	r3, r0
 80039a0:	4916      	ldr	r1, [pc, #88]	@ (80039fc <CalibrateSensors+0x23c>)
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7fd f9ee 	bl	8000d84 <__aeabi_fmul>
 80039a8:	4603      	mov	r3, r0
        printf(" KHONG DU SAMPLE HOP LE (%d/%d = %.1f%%)\r\n", 
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fc fd3c 	bl	8000428 <__aeabi_f2d>
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	e9cd 2300 	strd	r2, r3, [sp]
 80039b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039ba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80039bc:	4812      	ldr	r0, [pc, #72]	@ (8003a08 <CalibrateSensors+0x248>)
 80039be:	f001 fbfb 	bl	80051b8 <iprintf>
        printf("Hay kiem tra:\r\n");
 80039c2:	4812      	ldr	r0, [pc, #72]	@ (8003a0c <CalibrateSensors+0x24c>)
 80039c4:	f001 fc60 	bl	8005288 <puts>
        printf("- Cam bien da preheat 24h+?\r\n");
 80039c8:	4811      	ldr	r0, [pc, #68]	@ (8003a10 <CalibrateSensors+0x250>)
 80039ca:	f001 fc5d 	bl	8005288 <puts>
        printf("- Moi truong thuc su sach?\r\n");
 80039ce:	4811      	ldr	r0, [pc, #68]	@ (8003a14 <CalibrateSensors+0x254>)
 80039d0:	f001 fc5a 	bl	8005288 <puts>
        printf("- Hardware ket noi dung?\r\n");
 80039d4:	4810      	ldr	r0, [pc, #64]	@ (8003a18 <CalibrateSensors+0x258>)
 80039d6:	f001 fc57 	bl	8005288 <puts>
        return;
 80039da:	e109      	b.n	8003bf0 <CalibrateSensors+0x430>
 80039dc:	08009f08 	.word	0x08009f08
 80039e0:	08009f30 	.word	0x08009f30
 80039e4:	08009f74 	.word	0x08009f74
 80039e8:	08009fa4 	.word	0x08009fa4
 80039ec:	08009fd0 	.word	0x08009fd0
 80039f0:	497423f0 	.word	0x497423f0
 80039f4:	20000584 	.word	0x20000584
 80039f8:	88888889 	.word	0x88888889
 80039fc:	42c80000 	.word	0x42c80000
 8003a00:	08009ff0 	.word	0x08009ff0
 8003a04:	3f4ccccd 	.word	0x3f4ccccd
 8003a08:	0800a034 	.word	0x0800a034
 8003a0c:	0800a064 	.word	0x0800a064
 8003a10:	0800a074 	.word	0x0800a074
 8003a14:	0800a094 	.word	0x0800a094
 8003a18:	0800a0b0 	.word	0x0800a0b0
    }
    
    // Tnh gi tr trung bnh
    float mq137_r0_avg = mq137_r0_sum / valid_samples;
 8003a1c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a1e:	f7fd f95d 	bl	8000cdc <__aeabi_i2f>
 8003a22:	4603      	mov	r3, r0
 8003a24:	4619      	mov	r1, r3
 8003a26:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003a28:	f7fd fa60 	bl	8000eec <__aeabi_fdiv>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    float mq136_r0_avg = mq136_r0_sum / valid_samples;
 8003a30:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a32:	f7fd f953 	bl	8000cdc <__aeabi_i2f>
 8003a36:	4603      	mov	r3, r0
 8003a38:	4619      	mov	r1, r3
 8003a3a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003a3c:	f7fd fa56 	bl	8000eec <__aeabi_fdiv>
 8003a40:	4603      	mov	r3, r0
 8003a42:	627b      	str	r3, [r7, #36]	@ 0x24
    
    // Tnh  n nh
    float mq137_range = mq137_max - mq137_min;
 8003a44:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003a46:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003a48:	f7fd f892 	bl	8000b70 <__aeabi_fsub>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	623b      	str	r3, [r7, #32]
    float mq136_range = mq136_max - mq136_min;
 8003a50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a52:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003a54:	f7fd f88c 	bl	8000b70 <__aeabi_fsub>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	61fb      	str	r3, [r7, #28]
    float mq137_stability = (mq137_range / mq137_r0_avg) * 100.0f;
 8003a5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a5e:	6a38      	ldr	r0, [r7, #32]
 8003a60:	f7fd fa44 	bl	8000eec <__aeabi_fdiv>
 8003a64:	4603      	mov	r3, r0
 8003a66:	4964      	ldr	r1, [pc, #400]	@ (8003bf8 <CalibrateSensors+0x438>)
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7fd f98b 	bl	8000d84 <__aeabi_fmul>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	61bb      	str	r3, [r7, #24]
    float mq136_stability = (mq136_range / mq136_r0_avg) * 100.0f;
 8003a72:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a74:	69f8      	ldr	r0, [r7, #28]
 8003a76:	f7fd fa39 	bl	8000eec <__aeabi_fdiv>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	495e      	ldr	r1, [pc, #376]	@ (8003bf8 <CalibrateSensors+0x438>)
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fd f980 	bl	8000d84 <__aeabi_fmul>
 8003a84:	4603      	mov	r3, r0
 8003a86:	617b      	str	r3, [r7, #20]
    
    printf("\r\n=== KET QUA HIEU CHUAN ===\r\n");
 8003a88:	485c      	ldr	r0, [pc, #368]	@ (8003bfc <CalibrateSensors+0x43c>)
 8003a8a:	f001 fbfd 	bl	8005288 <puts>
    printf("Thoi gian: 5 phut | Sample hop le: %d/%d (%.1f%%)\r\n", 
           valid_samples, total_samples, (float)valid_samples/total_samples*100);
 8003a8e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a90:	f7fd f924 	bl	8000cdc <__aeabi_i2f>
 8003a94:	4604      	mov	r4, r0
 8003a96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003a98:	f7fd f920 	bl	8000cdc <__aeabi_i2f>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	4620      	mov	r0, r4
 8003aa2:	f7fd fa23 	bl	8000eec <__aeabi_fdiv>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	4953      	ldr	r1, [pc, #332]	@ (8003bf8 <CalibrateSensors+0x438>)
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7fd f96a 	bl	8000d84 <__aeabi_fmul>
 8003ab0:	4603      	mov	r3, r0
    printf("Thoi gian: 5 phut | Sample hop le: %d/%d (%.1f%%)\r\n", 
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7fc fcb8 	bl	8000428 <__aeabi_f2d>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	460b      	mov	r3, r1
 8003abc:	e9cd 2300 	strd	r2, r3, [sp]
 8003ac0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ac2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003ac4:	484e      	ldr	r0, [pc, #312]	@ (8003c00 <CalibrateSensors+0x440>)
 8003ac6:	f001 fb77 	bl	80051b8 <iprintf>
    
    // MQ137 results
    printf("\r\n--- MQ137 (NH3) ---\r\n");
 8003aca:	484e      	ldr	r0, [pc, #312]	@ (8003c04 <CalibrateSensors+0x444>)
 8003acc:	f001 fbdc 	bl	8005288 <puts>
    printf("R0 trung binh: %.1f \r\n", mq137_r0_avg);
 8003ad0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ad2:	f7fc fca9 	bl	8000428 <__aeabi_f2d>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	460b      	mov	r3, r1
 8003ada:	484b      	ldr	r0, [pc, #300]	@ (8003c08 <CalibrateSensors+0x448>)
 8003adc:	f001 fb6c 	bl	80051b8 <iprintf>
    printf("Khoang bien thien: %.1f - %.1f \r\n", mq137_min, mq137_max);
 8003ae0:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003ae2:	f7fc fca1 	bl	8000428 <__aeabi_f2d>
 8003ae6:	4604      	mov	r4, r0
 8003ae8:	460d      	mov	r5, r1
 8003aea:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003aec:	f7fc fc9c 	bl	8000428 <__aeabi_f2d>
 8003af0:	4602      	mov	r2, r0
 8003af2:	460b      	mov	r3, r1
 8003af4:	e9cd 2300 	strd	r2, r3, [sp]
 8003af8:	4622      	mov	r2, r4
 8003afa:	462b      	mov	r3, r5
 8003afc:	4843      	ldr	r0, [pc, #268]	@ (8003c0c <CalibrateSensors+0x44c>)
 8003afe:	f001 fb5b 	bl	80051b8 <iprintf>
    printf("Do on dinh: %.1f%%\r\n", mq137_stability);
 8003b02:	69b8      	ldr	r0, [r7, #24]
 8003b04:	f7fc fc90 	bl	8000428 <__aeabi_f2d>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4840      	ldr	r0, [pc, #256]	@ (8003c10 <CalibrateSensors+0x450>)
 8003b0e:	f001 fb53 	bl	80051b8 <iprintf>
    
    // MQ135 results  
    printf("\r\n--- MQ136 (H2S) ---\r\n");
 8003b12:	4840      	ldr	r0, [pc, #256]	@ (8003c14 <CalibrateSensors+0x454>)
 8003b14:	f001 fbb8 	bl	8005288 <puts>
    printf("R0 trung binh: %.1f \r\n", mq136_r0_avg);
 8003b18:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003b1a:	f7fc fc85 	bl	8000428 <__aeabi_f2d>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	460b      	mov	r3, r1
 8003b22:	4839      	ldr	r0, [pc, #228]	@ (8003c08 <CalibrateSensors+0x448>)
 8003b24:	f001 fb48 	bl	80051b8 <iprintf>
    printf("Khoang bien thien: %.1f - %.1f \r\n", mq136_min, mq136_max);
 8003b28:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003b2a:	f7fc fc7d 	bl	8000428 <__aeabi_f2d>
 8003b2e:	4604      	mov	r4, r0
 8003b30:	460d      	mov	r5, r1
 8003b32:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003b34:	f7fc fc78 	bl	8000428 <__aeabi_f2d>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	e9cd 2300 	strd	r2, r3, [sp]
 8003b40:	4622      	mov	r2, r4
 8003b42:	462b      	mov	r3, r5
 8003b44:	4831      	ldr	r0, [pc, #196]	@ (8003c0c <CalibrateSensors+0x44c>)
 8003b46:	f001 fb37 	bl	80051b8 <iprintf>
    printf("Do on dinh: %.1f%%\r\n", mq136_stability);
 8003b4a:	6978      	ldr	r0, [r7, #20]
 8003b4c:	f7fc fc6c 	bl	8000428 <__aeabi_f2d>
 8003b50:	4602      	mov	r2, r0
 8003b52:	460b      	mov	r3, r1
 8003b54:	482e      	ldr	r0, [pc, #184]	@ (8003c10 <CalibrateSensors+0x450>)
 8003b56:	f001 fb2f 	bl	80051b8 <iprintf>
    
    // Validate v apply R0 values
    uint8_t mq137_r0_valid = ValidateR0Value(mq137_r0_avg, mq137_stability, "MQ137");
 8003b5a:	4a2f      	ldr	r2, [pc, #188]	@ (8003c18 <CalibrateSensors+0x458>)
 8003b5c:	69b9      	ldr	r1, [r7, #24]
 8003b5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b60:	f000 f990 	bl	8003e84 <ValidateR0Value>
 8003b64:	4603      	mov	r3, r0
 8003b66:	74fb      	strb	r3, [r7, #19]
    uint8_t mq136_r0_valid = ValidateR0Value(mq136_r0_avg, mq136_stability, "MQ136");
 8003b68:	4a2c      	ldr	r2, [pc, #176]	@ (8003c1c <CalibrateSensors+0x45c>)
 8003b6a:	6979      	ldr	r1, [r7, #20]
 8003b6c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003b6e:	f000 f989 	bl	8003e84 <ValidateR0Value>
 8003b72:	4603      	mov	r3, r0
 8003b74:	74bb      	strb	r3, [r7, #18]
    
    if(mq137_r0_valid && mq136_r0_valid) {
 8003b76:	7cfb      	ldrb	r3, [r7, #19]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d029      	beq.n	8003bd0 <CalibrateSensors+0x410>
 8003b7c:	7cbb      	ldrb	r3, [r7, #18]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d026      	beq.n	8003bd0 <CalibrateSensors+0x410>
        // Cp nht gi tr R0
        g_sensor_system.mq137.base.r0_value = mq137_r0_avg;
 8003b82:	4a27      	ldr	r2, [pc, #156]	@ (8003c20 <CalibrateSensors+0x460>)
 8003b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b86:	6353      	str	r3, [r2, #52]	@ 0x34
        g_sensor_system.mq136.base.r0_value = mq136_r0_avg;
 8003b88:	4a25      	ldr	r2, [pc, #148]	@ (8003c20 <CalibrateSensors+0x460>)
 8003b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8c:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
        
        printf("\r\n HIEU CHUAN THANH CONG!\r\n");
 8003b90:	4824      	ldr	r0, [pc, #144]	@ (8003c24 <CalibrateSensors+0x464>)
 8003b92:	f001 fb79 	bl	8005288 <puts>
        printf("R0 da duoc cap nhat:\r\n");
 8003b96:	4824      	ldr	r0, [pc, #144]	@ (8003c28 <CalibrateSensors+0x468>)
 8003b98:	f001 fb76 	bl	8005288 <puts>
        printf("- MQ137: %.1f \r\n", mq137_r0_avg);
 8003b9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b9e:	f7fc fc43 	bl	8000428 <__aeabi_f2d>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	4821      	ldr	r0, [pc, #132]	@ (8003c2c <CalibrateSensors+0x46c>)
 8003ba8:	f001 fb06 	bl	80051b8 <iprintf>
        printf("- MQ136: %.1f \r\n", mq136_r0_avg);
 8003bac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003bae:	f7fc fc3b 	bl	8000428 <__aeabi_f2d>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	481e      	ldr	r0, [pc, #120]	@ (8003c30 <CalibrateSensors+0x470>)
 8003bb8:	f001 fafe 	bl	80051b8 <iprintf>
        
        // Lu vo Flash (optional)
        SaveCalibrationToFlash(mq137_r0_avg, mq136_r0_avg);
 8003bbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003bbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bc0:	f000 fa84 	bl	80040cc <SaveCalibrationToFlash>
        
        // Test ngay vi R0 mi
        printf("\r\n TEST VOI R0 MOI:\r\n");
 8003bc4:	481b      	ldr	r0, [pc, #108]	@ (8003c34 <CalibrateSensors+0x474>)
 8003bc6:	f001 fb5f 	bl	8005288 <puts>
        TestCalibrationResult();
 8003bca:	f000 fa47 	bl	800405c <TestCalibrationResult>
 8003bce:	e00c      	b.n	8003bea <CalibrateSensors+0x42a>
        
    } else {
        printf("\r\n HIEU CHUAN THAT BAI!\r\n");
 8003bd0:	4819      	ldr	r0, [pc, #100]	@ (8003c38 <CalibrateSensors+0x478>)
 8003bd2:	f001 fb59 	bl	8005288 <puts>
        printf("Su dung gia tri R0 mac dinh\r\n");
 8003bd6:	4819      	ldr	r0, [pc, #100]	@ (8003c3c <CalibrateSensors+0x47c>)
 8003bd8:	f001 fb56 	bl	8005288 <puts>
        g_sensor_system.mq137.base.r0_value = 10000.0f;
 8003bdc:	4b10      	ldr	r3, [pc, #64]	@ (8003c20 <CalibrateSensors+0x460>)
 8003bde:	4a18      	ldr	r2, [pc, #96]	@ (8003c40 <CalibrateSensors+0x480>)
 8003be0:	635a      	str	r2, [r3, #52]	@ 0x34
        g_sensor_system.mq136.base.r0_value = 10000.0f;
 8003be2:	4b0f      	ldr	r3, [pc, #60]	@ (8003c20 <CalibrateSensors+0x460>)
 8003be4:	4a16      	ldr	r2, [pc, #88]	@ (8003c40 <CalibrateSensors+0x480>)
 8003be6:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }
    
    printf("===============================\r\n");
 8003bea:	4816      	ldr	r0, [pc, #88]	@ (8003c44 <CalibrateSensors+0x484>)
 8003bec:	f001 fb4c 	bl	8005288 <puts>
}
 8003bf0:	3754      	adds	r7, #84	@ 0x54
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003bf8:	42c80000 	.word	0x42c80000
 8003bfc:	0800a0cc 	.word	0x0800a0cc
 8003c00:	0800a0ec 	.word	0x0800a0ec
 8003c04:	0800a120 	.word	0x0800a120
 8003c08:	0800a138 	.word	0x0800a138
 8003c0c:	0800a154 	.word	0x0800a154
 8003c10:	0800a178 	.word	0x0800a178
 8003c14:	0800a190 	.word	0x0800a190
 8003c18:	0800a1a8 	.word	0x0800a1a8
 8003c1c:	0800a1b0 	.word	0x0800a1b0
 8003c20:	20000584 	.word	0x20000584
 8003c24:	0800a1b8 	.word	0x0800a1b8
 8003c28:	0800a1d8 	.word	0x0800a1d8
 8003c2c:	0800a1f0 	.word	0x0800a1f0
 8003c30:	0800a204 	.word	0x0800a204
 8003c34:	0800a218 	.word	0x0800a218
 8003c38:	0800a234 	.word	0x0800a234
 8003c3c:	0800a250 	.word	0x0800a250
 8003c40:	461c4000 	.word	0x461c4000
 8003c44:	0800a270 	.word	0x0800a270

08003c48 <CheckCalibrationConditions>:

// =============================================================================
// CC HM H TR
// =============================================================================

uint8_t CheckCalibrationConditions(void) {
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b09a      	sub	sp, #104	@ 0x68
 8003c4c:	af00      	add	r7, sp, #0
    printf("Kiem tra dieu kien hieu chuan...\r\n");
 8003c4e:	4865      	ldr	r0, [pc, #404]	@ (8003de4 <CheckCalibrationConditions+0x19c>)
 8003c50:	f001 fb1a 	bl	8005288 <puts>
    
    // Kim tra 10 sample  nh gi n nh
    float mq137_readings[10], mq136_readings[10];
    
    for(int i = 0; i < 10; i++) {
 8003c54:	2300      	movs	r3, #0
 8003c56:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c58:	e019      	b.n	8003c8e <CheckCalibrationConditions+0x46>
        ProcessAllSensors();
 8003c5a:	f7ff fd75 	bl	8003748 <ProcessAllSensors>
        mq137_readings[i] = g_sensor_system.mq137.base.resistance;
 8003c5e:	4b62      	ldr	r3, [pc, #392]	@ (8003de8 <CheckCalibrationConditions+0x1a0>)
 8003c60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	3368      	adds	r3, #104	@ 0x68
 8003c68:	443b      	add	r3, r7
 8003c6a:	f843 2c3c 	str.w	r2, [r3, #-60]
        mq136_readings[i] = g_sensor_system.mq136.base.resistance;
 8003c6e:	4b5e      	ldr	r3, [pc, #376]	@ (8003de8 <CheckCalibrationConditions+0x1a0>)
 8003c70:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8003c74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	3368      	adds	r3, #104	@ 0x68
 8003c7a:	443b      	add	r3, r7
 8003c7c:	f843 2c64 	str.w	r2, [r3, #-100]
        HAL_Delay(2000);  // 2 giy mi sample
 8003c80:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003c84:	f7fd fdfe 	bl	8001884 <HAL_Delay>
    for(int i = 0; i < 10; i++) {
 8003c88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c90:	2b09      	cmp	r3, #9
 8003c92:	dde2      	ble.n	8003c5a <CheckCalibrationConditions+0x12>
    }
    
    // Tnh coefficient of variation
    float mq137_cv = CalculateCV(mq137_readings, 10);
 8003c94:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003c98:	210a      	movs	r1, #10
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f000 f94c 	bl	8003f38 <CalculateCV>
 8003ca0:	6638      	str	r0, [r7, #96]	@ 0x60
    float mq136_cv = CalculateCV(mq136_readings, 10);
 8003ca2:	1d3b      	adds	r3, r7, #4
 8003ca4:	210a      	movs	r1, #10
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 f946 	bl	8003f38 <CalculateCV>
 8003cac:	65f8      	str	r0, [r7, #92]	@ 0x5c
    
    printf("Do on dinh MQ137: %.1f%% (can <10%%)\r\n", mq137_cv);
 8003cae:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003cb0:	f7fc fbba 	bl	8000428 <__aeabi_f2d>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	484c      	ldr	r0, [pc, #304]	@ (8003dec <CheckCalibrationConditions+0x1a4>)
 8003cba:	f001 fa7d 	bl	80051b8 <iprintf>
    printf("Do on dinh MQ136: %.1f%% (can <10%%)\r\n", mq136_cv);
 8003cbe:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003cc0:	f7fc fbb2 	bl	8000428 <__aeabi_f2d>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4849      	ldr	r0, [pc, #292]	@ (8003df0 <CheckCalibrationConditions+0x1a8>)
 8003cca:	f001 fa75 	bl	80051b8 <iprintf>
    
    // Kim tra range hp l
    float mq137_avg = CalculateAverage(mq137_readings, 10);
 8003cce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003cd2:	210a      	movs	r1, #10
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 f997 	bl	8004008 <CalculateAverage>
 8003cda:	65b8      	str	r0, [r7, #88]	@ 0x58
    float mq136_avg = CalculateAverage(mq136_readings, 10);
 8003cdc:	1d3b      	adds	r3, r7, #4
 8003cde:	210a      	movs	r1, #10
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f000 f991 	bl	8004008 <CalculateAverage>
 8003ce6:	6578      	str	r0, [r7, #84]	@ 0x54
    
    printf("Dien tro trung binh MQ137: %.1f \r\n", mq137_avg);
 8003ce8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003cea:	f7fc fb9d 	bl	8000428 <__aeabi_f2d>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	4840      	ldr	r0, [pc, #256]	@ (8003df4 <CheckCalibrationConditions+0x1ac>)
 8003cf4:	f001 fa60 	bl	80051b8 <iprintf>
    printf("Dien tro trung binh MQ136: %.1f \r\n", mq136_avg);
 8003cf8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8003cfa:	f7fc fb95 	bl	8000428 <__aeabi_f2d>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	460b      	mov	r3, r1
 8003d02:	483d      	ldr	r0, [pc, #244]	@ (8003df8 <CheckCalibrationConditions+0x1b0>)
 8003d04:	f001 fa58 	bl	80051b8 <iprintf>
    
    // iu kin pass
    if(mq137_cv < 10.0f && mq136_cv < 10.0f && 
 8003d08:	493c      	ldr	r1, [pc, #240]	@ (8003dfc <CheckCalibrationConditions+0x1b4>)
 8003d0a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003d0c:	f7fd f9d8 	bl	80010c0 <__aeabi_fcmplt>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d027      	beq.n	8003d66 <CheckCalibrationConditions+0x11e>
 8003d16:	4939      	ldr	r1, [pc, #228]	@ (8003dfc <CheckCalibrationConditions+0x1b4>)
 8003d18:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003d1a:	f7fd f9d1 	bl	80010c0 <__aeabi_fcmplt>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d020      	beq.n	8003d66 <CheckCalibrationConditions+0x11e>
 8003d24:	4936      	ldr	r1, [pc, #216]	@ (8003e00 <CheckCalibrationConditions+0x1b8>)
 8003d26:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003d28:	f7fd f9e8 	bl	80010fc <__aeabi_fcmpgt>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d019      	beq.n	8003d66 <CheckCalibrationConditions+0x11e>
       mq137_avg > 10000.0f && mq137_avg < 200000.0f &&
 8003d32:	4934      	ldr	r1, [pc, #208]	@ (8003e04 <CheckCalibrationConditions+0x1bc>)
 8003d34:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003d36:	f7fd f9c3 	bl	80010c0 <__aeabi_fcmplt>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d012      	beq.n	8003d66 <CheckCalibrationConditions+0x11e>
 8003d40:	492f      	ldr	r1, [pc, #188]	@ (8003e00 <CheckCalibrationConditions+0x1b8>)
 8003d42:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8003d44:	f7fd f9da 	bl	80010fc <__aeabi_fcmpgt>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00b      	beq.n	8003d66 <CheckCalibrationConditions+0x11e>
       mq136_avg > 10000.0f && mq136_avg < 200000.0f) {
 8003d4e:	492d      	ldr	r1, [pc, #180]	@ (8003e04 <CheckCalibrationConditions+0x1bc>)
 8003d50:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8003d52:	f7fd f9b5 	bl	80010c0 <__aeabi_fcmplt>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d004      	beq.n	8003d66 <CheckCalibrationConditions+0x11e>
        printf(" Dieu kien dat yeu cau\r\n");
 8003d5c:	482a      	ldr	r0, [pc, #168]	@ (8003e08 <CheckCalibrationConditions+0x1c0>)
 8003d5e:	f001 fa93 	bl	8005288 <puts>
        return 1;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e039      	b.n	8003dda <CheckCalibrationConditions+0x192>
    } else {
        printf(" Dieu kien chua dat yeu cau\r\n");
 8003d66:	4829      	ldr	r0, [pc, #164]	@ (8003e0c <CheckCalibrationConditions+0x1c4>)
 8003d68:	f001 fa8e 	bl	8005288 <puts>
        if(mq137_cv >= 10.0f) printf("- MQ137 chua on dinh\r\n");
 8003d6c:	4923      	ldr	r1, [pc, #140]	@ (8003dfc <CheckCalibrationConditions+0x1b4>)
 8003d6e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003d70:	f7fd f9ba 	bl	80010e8 <__aeabi_fcmpge>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d002      	beq.n	8003d80 <CheckCalibrationConditions+0x138>
 8003d7a:	4825      	ldr	r0, [pc, #148]	@ (8003e10 <CheckCalibrationConditions+0x1c8>)
 8003d7c:	f001 fa84 	bl	8005288 <puts>
        if(mq136_cv >= 10.0f) printf("- MQ136 chua on dinh\r\n");
 8003d80:	491e      	ldr	r1, [pc, #120]	@ (8003dfc <CheckCalibrationConditions+0x1b4>)
 8003d82:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003d84:	f7fd f9b0 	bl	80010e8 <__aeabi_fcmpge>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d002      	beq.n	8003d94 <CheckCalibrationConditions+0x14c>
 8003d8e:	4821      	ldr	r0, [pc, #132]	@ (8003e14 <CheckCalibrationConditions+0x1cc>)
 8003d90:	f001 fa7a 	bl	8005288 <puts>
        if(mq137_avg <= 10000.0f || mq137_avg >= 200000.0f) {
 8003d94:	491a      	ldr	r1, [pc, #104]	@ (8003e00 <CheckCalibrationConditions+0x1b8>)
 8003d96:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003d98:	f7fd f99c 	bl	80010d4 <__aeabi_fcmple>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d106      	bne.n	8003db0 <CheckCalibrationConditions+0x168>
 8003da2:	4918      	ldr	r1, [pc, #96]	@ (8003e04 <CheckCalibrationConditions+0x1bc>)
 8003da4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003da6:	f7fd f99f 	bl	80010e8 <__aeabi_fcmpge>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d002      	beq.n	8003db6 <CheckCalibrationConditions+0x16e>
            printf("- MQ137 dien tro bat thuong\r\n");
 8003db0:	4819      	ldr	r0, [pc, #100]	@ (8003e18 <CheckCalibrationConditions+0x1d0>)
 8003db2:	f001 fa69 	bl	8005288 <puts>
        }
        if(mq136_avg <= 10000.0f || mq136_avg >= 200000.0f) {
 8003db6:	4912      	ldr	r1, [pc, #72]	@ (8003e00 <CheckCalibrationConditions+0x1b8>)
 8003db8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8003dba:	f7fd f98b 	bl	80010d4 <__aeabi_fcmple>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d106      	bne.n	8003dd2 <CheckCalibrationConditions+0x18a>
 8003dc4:	490f      	ldr	r1, [pc, #60]	@ (8003e04 <CheckCalibrationConditions+0x1bc>)
 8003dc6:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8003dc8:	f7fd f98e 	bl	80010e8 <__aeabi_fcmpge>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d002      	beq.n	8003dd8 <CheckCalibrationConditions+0x190>
            printf("- MQ136 dien tro bat thuong\r\n");
 8003dd2:	4812      	ldr	r0, [pc, #72]	@ (8003e1c <CheckCalibrationConditions+0x1d4>)
 8003dd4:	f001 fa58 	bl	8005288 <puts>
        }
        return 0;
 8003dd8:	2300      	movs	r3, #0
    }
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3768      	adds	r7, #104	@ 0x68
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	0800a294 	.word	0x0800a294
 8003de8:	20000584 	.word	0x20000584
 8003dec:	0800a2b8 	.word	0x0800a2b8
 8003df0:	0800a2e0 	.word	0x0800a2e0
 8003df4:	0800a308 	.word	0x0800a308
 8003df8:	0800a330 	.word	0x0800a330
 8003dfc:	41200000 	.word	0x41200000
 8003e00:	461c4000 	.word	0x461c4000
 8003e04:	48435000 	.word	0x48435000
 8003e08:	0800a358 	.word	0x0800a358
 8003e0c:	0800a374 	.word	0x0800a374
 8003e10:	0800a394 	.word	0x0800a394
 8003e14:	0800a3ac 	.word	0x0800a3ac
 8003e18:	0800a3c4 	.word	0x0800a3c4
 8003e1c:	0800a3e4 	.word	0x0800a3e4

08003e20 <ValidateCalibrationSample>:

uint8_t ValidateCalibrationSample(float resistance, float voltage) {
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
    // Kim tra in p hp l
    if(voltage < 0.2f || voltage > 4.8f) return 0;
 8003e2a:	4912      	ldr	r1, [pc, #72]	@ (8003e74 <ValidateCalibrationSample+0x54>)
 8003e2c:	6838      	ldr	r0, [r7, #0]
 8003e2e:	f7fd f947 	bl	80010c0 <__aeabi_fcmplt>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d106      	bne.n	8003e46 <ValidateCalibrationSample+0x26>
 8003e38:	490f      	ldr	r1, [pc, #60]	@ (8003e78 <ValidateCalibrationSample+0x58>)
 8003e3a:	6838      	ldr	r0, [r7, #0]
 8003e3c:	f7fd f95e 	bl	80010fc <__aeabi_fcmpgt>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d001      	beq.n	8003e4a <ValidateCalibrationSample+0x2a>
 8003e46:	2300      	movs	r3, #0
 8003e48:	e010      	b.n	8003e6c <ValidateCalibrationSample+0x4c>
    
    // Kim tra in tr trong khong cho clean air
    if(resistance < 8000.0f || resistance > 300000.0f) return 0;
 8003e4a:	490c      	ldr	r1, [pc, #48]	@ (8003e7c <ValidateCalibrationSample+0x5c>)
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f7fd f937 	bl	80010c0 <__aeabi_fcmplt>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d106      	bne.n	8003e66 <ValidateCalibrationSample+0x46>
 8003e58:	4909      	ldr	r1, [pc, #36]	@ (8003e80 <ValidateCalibrationSample+0x60>)
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f7fd f94e 	bl	80010fc <__aeabi_fcmpgt>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d001      	beq.n	8003e6a <ValidateCalibrationSample+0x4a>
 8003e66:	2300      	movs	r3, #0
 8003e68:	e000      	b.n	8003e6c <ValidateCalibrationSample+0x4c>
    
    return 1;
 8003e6a:	2301      	movs	r3, #1
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3708      	adds	r7, #8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	3e4ccccd 	.word	0x3e4ccccd
 8003e78:	4099999a 	.word	0x4099999a
 8003e7c:	45fa0000 	.word	0x45fa0000
 8003e80:	48927c00 	.word	0x48927c00

08003e84 <ValidateR0Value>:

uint8_t ValidateR0Value(float r0_value, float stability, const char* sensor_name) {
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
    printf("\r\nValidate %s R0...\r\n", sensor_name);
 8003e90:	6879      	ldr	r1, [r7, #4]
 8003e92:	4821      	ldr	r0, [pc, #132]	@ (8003f18 <ValidateR0Value+0x94>)
 8003e94:	f001 f990 	bl	80051b8 <iprintf>
    
    // Kim tra range
    if(r0_value < 8000.0f) {
 8003e98:	4920      	ldr	r1, [pc, #128]	@ (8003f1c <ValidateR0Value+0x98>)
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f7fd f910 	bl	80010c0 <__aeabi_fcmplt>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00a      	beq.n	8003ebc <ValidateR0Value+0x38>
        printf(" %s R0 qua thap (%.1f < 8k)\r\n", sensor_name, r0_value);
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f7fc fabe 	bl	8000428 <__aeabi_f2d>
 8003eac:	4602      	mov	r2, r0
 8003eae:	460b      	mov	r3, r1
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	481b      	ldr	r0, [pc, #108]	@ (8003f20 <ValidateR0Value+0x9c>)
 8003eb4:	f001 f980 	bl	80051b8 <iprintf>
        return 0;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	e028      	b.n	8003f0e <ValidateR0Value+0x8a>
    }
    if(r0_value > 200000.0f) {
 8003ebc:	4919      	ldr	r1, [pc, #100]	@ (8003f24 <ValidateR0Value+0xa0>)
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f7fd f91c 	bl	80010fc <__aeabi_fcmpgt>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <ValidateR0Value+0x5c>
        printf(" %s R0 qua cao (%.1f > 200k)\r\n", sensor_name, r0_value);
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f7fc faac 	bl	8000428 <__aeabi_f2d>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	6879      	ldr	r1, [r7, #4]
 8003ed6:	4814      	ldr	r0, [pc, #80]	@ (8003f28 <ValidateR0Value+0xa4>)
 8003ed8:	f001 f96e 	bl	80051b8 <iprintf>
        return 0;
 8003edc:	2300      	movs	r3, #0
 8003ede:	e016      	b.n	8003f0e <ValidateR0Value+0x8a>
    }
    
    // Kim tra stability
    if(stability > 15.0f) {
 8003ee0:	4912      	ldr	r1, [pc, #72]	@ (8003f2c <ValidateR0Value+0xa8>)
 8003ee2:	68b8      	ldr	r0, [r7, #8]
 8003ee4:	f7fd f90a 	bl	80010fc <__aeabi_fcmpgt>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00a      	beq.n	8003f04 <ValidateR0Value+0x80>
        printf(" %s chua on dinh (%.1f%% > 15%%)\r\n", sensor_name, stability);
 8003eee:	68b8      	ldr	r0, [r7, #8]
 8003ef0:	f7fc fa9a 	bl	8000428 <__aeabi_f2d>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	6879      	ldr	r1, [r7, #4]
 8003efa:	480d      	ldr	r0, [pc, #52]	@ (8003f30 <ValidateR0Value+0xac>)
 8003efc:	f001 f95c 	bl	80051b8 <iprintf>
        return 0;
 8003f00:	2300      	movs	r3, #0
 8003f02:	e004      	b.n	8003f0e <ValidateR0Value+0x8a>
    }
    
    printf(" %s R0 hop le\r\n", sensor_name);
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	480b      	ldr	r0, [pc, #44]	@ (8003f34 <ValidateR0Value+0xb0>)
 8003f08:	f001 f956 	bl	80051b8 <iprintf>
    return 1;
 8003f0c:	2301      	movs	r3, #1
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	0800a404 	.word	0x0800a404
 8003f1c:	45fa0000 	.word	0x45fa0000
 8003f20:	0800a41c 	.word	0x0800a41c
 8003f24:	48435000 	.word	0x48435000
 8003f28:	0800a440 	.word	0x0800a440
 8003f2c:	41700000 	.word	0x41700000
 8003f30:	0800a464 	.word	0x0800a464
 8003f34:	0800a48c 	.word	0x0800a48c

08003f38 <CalculateCV>:

float CalculateCV(float* data, int count) {
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b088      	sub	sp, #32
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
    float sum = 0, avg, variance = 0;
 8003f42:	f04f 0300 	mov.w	r3, #0
 8003f46:	61fb      	str	r3, [r7, #28]
 8003f48:	f04f 0300 	mov.w	r3, #0
 8003f4c:	61bb      	str	r3, [r7, #24]
    
    // Tnh trung bnh
    for(int i = 0; i < count; i++) {
 8003f4e:	2300      	movs	r3, #0
 8003f50:	617b      	str	r3, [r7, #20]
 8003f52:	e00d      	b.n	8003f70 <CalculateCV+0x38>
        sum += data[i];
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4619      	mov	r1, r3
 8003f60:	69f8      	ldr	r0, [r7, #28]
 8003f62:	f7fc fe07 	bl	8000b74 <__addsf3>
 8003f66:	4603      	mov	r3, r0
 8003f68:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < count; i++) {
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	617b      	str	r3, [r7, #20]
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	dbed      	blt.n	8003f54 <CalculateCV+0x1c>
    }
    avg = sum / count;
 8003f78:	6838      	ldr	r0, [r7, #0]
 8003f7a:	f7fc feaf 	bl	8000cdc <__aeabi_i2f>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	4619      	mov	r1, r3
 8003f82:	69f8      	ldr	r0, [r7, #28]
 8003f84:	f7fc ffb2 	bl	8000eec <__aeabi_fdiv>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	60fb      	str	r3, [r7, #12]
    
    // Tnh variance
    for(int i = 0; i < count; i++) {
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	e018      	b.n	8003fc4 <CalculateCV+0x8c>
        variance += powf(data[i] - avg, 2);
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	4413      	add	r3, r2
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68f9      	ldr	r1, [r7, #12]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7fc fde6 	bl	8000b70 <__aeabi_fsub>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8003faa:	4618      	mov	r0, r3
 8003fac:	f004 fdfe 	bl	8008bac <powf>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	69b8      	ldr	r0, [r7, #24]
 8003fb6:	f7fc fddd 	bl	8000b74 <__addsf3>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	61bb      	str	r3, [r7, #24]
    for(int i = 0; i < count; i++) {
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	613b      	str	r3, [r7, #16]
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	dbe2      	blt.n	8003f92 <CalculateCV+0x5a>
    }
    variance /= count;
 8003fcc:	6838      	ldr	r0, [r7, #0]
 8003fce:	f7fc fe85 	bl	8000cdc <__aeabi_i2f>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	69b8      	ldr	r0, [r7, #24]
 8003fd8:	f7fc ff88 	bl	8000eec <__aeabi_fdiv>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	61bb      	str	r3, [r7, #24]
    
    // Coefficient of variation = (std_dev / mean) * 100%
    float std_dev = sqrtf(variance);
 8003fe0:	69b8      	ldr	r0, [r7, #24]
 8003fe2:	f004 fe30 	bl	8008c46 <sqrtf>
 8003fe6:	60b8      	str	r0, [r7, #8]
    return (std_dev / avg) * 100.0f;
 8003fe8:	68f9      	ldr	r1, [r7, #12]
 8003fea:	68b8      	ldr	r0, [r7, #8]
 8003fec:	f7fc ff7e 	bl	8000eec <__aeabi_fdiv>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	4904      	ldr	r1, [pc, #16]	@ (8004004 <CalculateCV+0xcc>)
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7fc fec5 	bl	8000d84 <__aeabi_fmul>
 8003ffa:	4603      	mov	r3, r0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3720      	adds	r7, #32
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	42c80000 	.word	0x42c80000

08004008 <CalculateAverage>:

float CalculateAverage(float* data, int count) {
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
    float sum = 0;
 8004012:	f04f 0300 	mov.w	r3, #0
 8004016:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < count; i++) {
 8004018:	2300      	movs	r3, #0
 800401a:	60bb      	str	r3, [r7, #8]
 800401c:	e00d      	b.n	800403a <CalculateAverage+0x32>
        sum += data[i];
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	4413      	add	r3, r2
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4619      	mov	r1, r3
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f7fc fda2 	bl	8000b74 <__addsf3>
 8004030:	4603      	mov	r3, r0
 8004032:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < count; i++) {
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	3301      	adds	r3, #1
 8004038:	60bb      	str	r3, [r7, #8]
 800403a:	68ba      	ldr	r2, [r7, #8]
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	429a      	cmp	r2, r3
 8004040:	dbed      	blt.n	800401e <CalculateAverage+0x16>
    }
    return sum / count;
 8004042:	6838      	ldr	r0, [r7, #0]
 8004044:	f7fc fe4a 	bl	8000cdc <__aeabi_i2f>
 8004048:	4603      	mov	r3, r0
 800404a:	4619      	mov	r1, r3
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f7fc ff4d 	bl	8000eec <__aeabi_fdiv>
 8004052:	4603      	mov	r3, r0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <TestCalibrationResult>:

void TestCalibrationResult(void) {
 800405c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800405e:	b087      	sub	sp, #28
 8004060:	af02      	add	r7, sp, #8
    printf("Test 5 lan voi R0 moi...\r\n");
 8004062:	4818      	ldr	r0, [pc, #96]	@ (80040c4 <TestCalibrationResult+0x68>)
 8004064:	f001 f910 	bl	8005288 <puts>
    
    for(int i = 0; i < 5; i++) {
 8004068:	2300      	movs	r3, #0
 800406a:	60fb      	str	r3, [r7, #12]
 800406c:	e022      	b.n	80040b4 <TestCalibrationResult+0x58>
        ProcessAllSensors();
 800406e:	f7ff fb6b 	bl	8003748 <ProcessAllSensors>
        
        float nh3_ppm = GetNH3_PPM();
 8004072:	f000 f89f 	bl	80041b4 <GetNH3_PPM>
 8004076:	60b8      	str	r0, [r7, #8]
        float h2s_ppm = GetH2S_PPM();
 8004078:	f000 f8ae 	bl	80041d8 <GetH2S_PPM>
 800407c:	6078      	str	r0, [r7, #4]
        
        printf("Test %d: NH3=%.1f ppm, H2S=%.1f ppm\r\n", i+1, nh3_ppm, h2s_ppm);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	1c5e      	adds	r6, r3, #1
 8004082:	68b8      	ldr	r0, [r7, #8]
 8004084:	f7fc f9d0 	bl	8000428 <__aeabi_f2d>
 8004088:	4604      	mov	r4, r0
 800408a:	460d      	mov	r5, r1
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f7fc f9cb 	bl	8000428 <__aeabi_f2d>
 8004092:	4602      	mov	r2, r0
 8004094:	460b      	mov	r3, r1
 8004096:	e9cd 2300 	strd	r2, r3, [sp]
 800409a:	4622      	mov	r2, r4
 800409c:	462b      	mov	r3, r5
 800409e:	4631      	mov	r1, r6
 80040a0:	4809      	ldr	r0, [pc, #36]	@ (80040c8 <TestCalibrationResult+0x6c>)
 80040a2:	f001 f889 	bl	80051b8 <iprintf>
        
        HAL_Delay(3000);
 80040a6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80040aa:	f7fd fbeb 	bl	8001884 <HAL_Delay>
    for(int i = 0; i < 5; i++) {
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	3301      	adds	r3, #1
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	ddd9      	ble.n	800406e <TestCalibrationResult+0x12>
    }
}
 80040ba:	bf00      	nop
 80040bc:	bf00      	nop
 80040be:	3714      	adds	r7, #20
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040c4:	0800a4a0 	.word	0x0800a4a0
 80040c8:	0800a4bc 	.word	0x0800a4bc

080040cc <SaveCalibrationToFlash>:

void SaveCalibrationToFlash(float mq137_r0, float mq136_r0) {
 80040cc:	b5b0      	push	{r4, r5, r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af02      	add	r7, sp, #8
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
    // TODO: Implement Flash save
    printf(" Luu R0 vao Flash: MQ137=%.1f, MQ136=%.1f\r\n", mq137_r0, mq136_r0);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7fc f9a6 	bl	8000428 <__aeabi_f2d>
 80040dc:	4604      	mov	r4, r0
 80040de:	460d      	mov	r5, r1
 80040e0:	6838      	ldr	r0, [r7, #0]
 80040e2:	f7fc f9a1 	bl	8000428 <__aeabi_f2d>
 80040e6:	4602      	mov	r2, r0
 80040e8:	460b      	mov	r3, r1
 80040ea:	e9cd 2300 	strd	r2, r3, [sp]
 80040ee:	4622      	mov	r2, r4
 80040f0:	462b      	mov	r3, r5
 80040f2:	4803      	ldr	r0, [pc, #12]	@ (8004100 <SaveCalibrationToFlash+0x34>)
 80040f4:	f001 f860 	bl	80051b8 <iprintf>
}
 80040f8:	bf00      	nop
 80040fa:	3708      	adds	r7, #8
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bdb0      	pop	{r4, r5, r7, pc}
 8004100:	0800a4e4 	.word	0x0800a4e4

08004104 <SetManualR0>:

// =============================================================================
// MANUAL R0 SETTING
// =============================================================================

void SetManualR0(float mq137_r0, float mq136_r0) {
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
    printf("\r\nTHIET LAP R0 THU CONG:\r\n");
 800410e:	4821      	ldr	r0, [pc, #132]	@ (8004194 <SetManualR0+0x90>)
 8004110:	f001 f8ba 	bl	8005288 <puts>
    
    if(mq137_r0 > 5000.0f && mq137_r0 < 300000.0f) {
 8004114:	4920      	ldr	r1, [pc, #128]	@ (8004198 <SetManualR0+0x94>)
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7fc fff0 	bl	80010fc <__aeabi_fcmpgt>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d012      	beq.n	8004148 <SetManualR0+0x44>
 8004122:	491e      	ldr	r1, [pc, #120]	@ (800419c <SetManualR0+0x98>)
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f7fc ffcb 	bl	80010c0 <__aeabi_fcmplt>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00b      	beq.n	8004148 <SetManualR0+0x44>
        g_sensor_system.mq137.base.r0_value = mq137_r0;
 8004130:	4a1b      	ldr	r2, [pc, #108]	@ (80041a0 <SetManualR0+0x9c>)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6353      	str	r3, [r2, #52]	@ 0x34
        printf(" MQ137 R0 = %.1f \r\n", mq137_r0);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7fc f976 	bl	8000428 <__aeabi_f2d>
 800413c:	4602      	mov	r2, r0
 800413e:	460b      	mov	r3, r1
 8004140:	4818      	ldr	r0, [pc, #96]	@ (80041a4 <SetManualR0+0xa0>)
 8004142:	f001 f839 	bl	80051b8 <iprintf>
 8004146:	e002      	b.n	800414e <SetManualR0+0x4a>
    } else {
        printf(" MQ137 R0 khong hop le\r\n");
 8004148:	4817      	ldr	r0, [pc, #92]	@ (80041a8 <SetManualR0+0xa4>)
 800414a:	f001 f89d 	bl	8005288 <puts>
    }
    
    if(mq136_r0 > 5000.0f && mq136_r0 < 300000.0f) {
 800414e:	4912      	ldr	r1, [pc, #72]	@ (8004198 <SetManualR0+0x94>)
 8004150:	6838      	ldr	r0, [r7, #0]
 8004152:	f7fc ffd3 	bl	80010fc <__aeabi_fcmpgt>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d013      	beq.n	8004184 <SetManualR0+0x80>
 800415c:	490f      	ldr	r1, [pc, #60]	@ (800419c <SetManualR0+0x98>)
 800415e:	6838      	ldr	r0, [r7, #0]
 8004160:	f7fc ffae 	bl	80010c0 <__aeabi_fcmplt>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00c      	beq.n	8004184 <SetManualR0+0x80>
        g_sensor_system.mq136.base.r0_value = mq136_r0;
 800416a:	4a0d      	ldr	r2, [pc, #52]	@ (80041a0 <SetManualR0+0x9c>)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
        printf(" MQ136 R0 = %.1f \r\n", mq136_r0);
 8004172:	6838      	ldr	r0, [r7, #0]
 8004174:	f7fc f958 	bl	8000428 <__aeabi_f2d>
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	480b      	ldr	r0, [pc, #44]	@ (80041ac <SetManualR0+0xa8>)
 800417e:	f001 f81b 	bl	80051b8 <iprintf>
 8004182:	e003      	b.n	800418c <SetManualR0+0x88>
    } else {
        printf(" MQ136 R0 khong hop le\r\n");
 8004184:	480a      	ldr	r0, [pc, #40]	@ (80041b0 <SetManualR0+0xac>)
 8004186:	f001 f87f 	bl	8005288 <puts>
    }
}
 800418a:	bf00      	nop
 800418c:	bf00      	nop
 800418e:	3708      	adds	r7, #8
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	0800a610 	.word	0x0800a610
 8004198:	459c4000 	.word	0x459c4000
 800419c:	48927c00 	.word	0x48927c00
 80041a0:	20000584 	.word	0x20000584
 80041a4:	0800a62c 	.word	0x0800a62c
 80041a8:	0800a648 	.word	0x0800a648
 80041ac:	0800a664 	.word	0x0800a664
 80041b0:	0800a680 	.word	0x0800a680

080041b4 <GetNH3_PPM>:
// =============================================================================

/**
 * @brief Ly nng  NH3 hin ti
 */
float GetNH3_PPM(void) {
 80041b4:	b480      	push	{r7}
 80041b6:	af00      	add	r7, sp, #0
    return g_sensor_system.mq137.base.is_valid ? g_sensor_system.mq137.gas_ppm : 0.0f;
 80041b8:	4b06      	ldr	r3, [pc, #24]	@ (80041d4 <GetNH3_PPM+0x20>)
 80041ba:	7cdb      	ldrb	r3, [r3, #19]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d002      	beq.n	80041c6 <GetNH3_PPM+0x12>
 80041c0:	4b04      	ldr	r3, [pc, #16]	@ (80041d4 <GetNH3_PPM+0x20>)
 80041c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041c4:	e001      	b.n	80041ca <GetNH3_PPM+0x16>
 80041c6:	f04f 0300 	mov.w	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bc80      	pop	{r7}
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	20000584 	.word	0x20000584

080041d8 <GetH2S_PPM>:

/**
 * @brief Ly nng  CO2 hin ti
 */
float GetH2S_PPM(void) {
 80041d8:	b480      	push	{r7}
 80041da:	af00      	add	r7, sp, #0
    return g_sensor_system.mq136.base.is_valid ? g_sensor_system.mq136.gas_ppm : 0.0f;
 80041dc:	4b07      	ldr	r3, [pc, #28]	@ (80041fc <GetH2S_PPM+0x24>)
 80041de:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <GetH2S_PPM+0x16>
 80041e6:	4b05      	ldr	r3, [pc, #20]	@ (80041fc <GetH2S_PPM+0x24>)
 80041e8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80041ec:	e001      	b.n	80041f2 <GetH2S_PPM+0x1a>
 80041ee:	f04f 0300 	mov.w	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bc80      	pop	{r7}
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	20000584 	.word	0x20000584

08004200 <GetNH3AlarmLevel>:

/**
 * @brief Ly mc cnh bo NH3
 */
AlarmLevel_t GetNH3AlarmLevel(void) {
 8004200:	b480      	push	{r7}
 8004202:	af00      	add	r7, sp, #0
    return g_sensor_system.mq137.alarm_level;
 8004204:	4b03      	ldr	r3, [pc, #12]	@ (8004214 <GetNH3AlarmLevel+0x14>)
 8004206:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
}
 800420a:	4618      	mov	r0, r3
 800420c:	46bd      	mov	sp, r7
 800420e:	bc80      	pop	{r7}
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	20000584 	.word	0x20000584

08004218 <GetH2SAlarmLevel>:

/**
 * @brief Ly mc cnh bo CO2
 */
AlarmLevel_t GetH2SAlarmLevel(void) {
 8004218:	b480      	push	{r7}
 800421a:	af00      	add	r7, sp, #0
    return g_sensor_system.mq136.alarm_level;
 800421c:	4b03      	ldr	r3, [pc, #12]	@ (800422c <GetH2SAlarmLevel+0x14>)
 800421e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
}
 8004222:	4618      	mov	r0, r3
 8004224:	46bd      	mov	sp, r7
 8004226:	bc80      	pop	{r7}
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	20000584 	.word	0x20000584

08004230 <GetSystemAlarmLevel>:

/**
 * @brief Ly mc cnh bo tng th
 */
AlarmLevel_t GetSystemAlarmLevel(void) {
 8004230:	b480      	push	{r7}
 8004232:	af00      	add	r7, sp, #0
    return g_sensor_system.system_alarm;
 8004234:	4b03      	ldr	r3, [pc, #12]	@ (8004244 <GetSystemAlarmLevel+0x14>)
 8004236:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
}
 800423a:	4618      	mov	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	20000584 	.word	0x20000584

08004248 <SaveToHistory>:
    return g_sensor_system.system_status;
}
/**
 * @brief Lu d liu vo buffer lch s
 */
void SaveToHistory(void) {
 8004248:	b580      	push	{r7, lr}
 800424a:	af00      	add	r7, sp, #0
    history_buffer[history_index] = g_sensor_system;
 800424c:	4b12      	ldr	r3, [pc, #72]	@ (8004298 <SaveToHistory+0x50>)
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	4619      	mov	r1, r3
 8004252:	4a12      	ldr	r2, [pc, #72]	@ (800429c <SaveToHistory+0x54>)
 8004254:	460b      	mov	r3, r1
 8004256:	019b      	lsls	r3, r3, #6
 8004258:	440b      	add	r3, r1
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	4a10      	ldr	r2, [pc, #64]	@ (80042a0 <SaveToHistory+0x58>)
 8004260:	4618      	mov	r0, r3
 8004262:	4611      	mov	r1, r2
 8004264:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8004268:	461a      	mov	r2, r3
 800426a:	f001 f9ce 	bl	800560a <memcpy>
    history_index = (history_index + 1) % HISTORY_SIZE;
 800426e:	4b0a      	ldr	r3, [pc, #40]	@ (8004298 <SaveToHistory+0x50>)
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	1c5a      	adds	r2, r3, #1
 8004274:	4b0b      	ldr	r3, [pc, #44]	@ (80042a4 <SaveToHistory+0x5c>)
 8004276:	fb83 1302 	smull	r1, r3, r3, r2
 800427a:	4413      	add	r3, r2
 800427c:	1159      	asrs	r1, r3, #5
 800427e:	17d3      	asrs	r3, r2, #31
 8004280:	1ac9      	subs	r1, r1, r3
 8004282:	460b      	mov	r3, r1
 8004284:	011b      	lsls	r3, r3, #4
 8004286:	1a5b      	subs	r3, r3, r1
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	1ad1      	subs	r1, r2, r3
 800428c:	b2ca      	uxtb	r2, r1
 800428e:	4b02      	ldr	r3, [pc, #8]	@ (8004298 <SaveToHistory+0x50>)
 8004290:	701a      	strb	r2, [r3, #0]
}
 8004292:	bf00      	nop
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	20004378 	.word	0x20004378
 800429c:	20000688 	.word	0x20000688
 80042a0:	20000584 	.word	0x20000584
 80042a4:	88888889 	.word	0x88888889

080042a8 <UpdateSystemStatus>:
/**
 * @brief Cp nht trng thi h thng
 */         

void UpdateSystemStatus(void) {
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
    uint8_t valid_sensors = 0;
 80042ae:	2300      	movs	r3, #0
 80042b0:	71fb      	strb	r3, [r7, #7]
    AlarmLevel_t max_alarm = ALARM_NORMAL;
 80042b2:	2300      	movs	r3, #0
 80042b4:	71bb      	strb	r3, [r7, #6]
    
    // m cm bin hp l v tm mc cnh bo cao nht
    if(g_sensor_system.mq137.base.is_enabled && g_sensor_system.mq137.base.is_valid) {
 80042b6:	4b28      	ldr	r3, [pc, #160]	@ (8004358 <UpdateSystemStatus+0xb0>)
 80042b8:	7c9b      	ldrb	r3, [r3, #18]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d010      	beq.n	80042e0 <UpdateSystemStatus+0x38>
 80042be:	4b26      	ldr	r3, [pc, #152]	@ (8004358 <UpdateSystemStatus+0xb0>)
 80042c0:	7cdb      	ldrb	r3, [r3, #19]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00c      	beq.n	80042e0 <UpdateSystemStatus+0x38>
        valid_sensors++;
 80042c6:	79fb      	ldrb	r3, [r7, #7]
 80042c8:	3301      	adds	r3, #1
 80042ca:	71fb      	strb	r3, [r7, #7]
        if(g_sensor_system.mq137.alarm_level > max_alarm) {
 80042cc:	4b22      	ldr	r3, [pc, #136]	@ (8004358 <UpdateSystemStatus+0xb0>)
 80042ce:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80042d2:	79ba      	ldrb	r2, [r7, #6]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d203      	bcs.n	80042e0 <UpdateSystemStatus+0x38>
            max_alarm = g_sensor_system.mq137.alarm_level;
 80042d8:	4b1f      	ldr	r3, [pc, #124]	@ (8004358 <UpdateSystemStatus+0xb0>)
 80042da:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80042de:	71bb      	strb	r3, [r7, #6]
        }
    }
    
    if(g_sensor_system.mq136.base.is_enabled && g_sensor_system.mq136.base.is_valid) {
 80042e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004358 <UpdateSystemStatus+0xb0>)
 80042e2:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d011      	beq.n	800430e <UpdateSystemStatus+0x66>
 80042ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004358 <UpdateSystemStatus+0xb0>)
 80042ec:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d00c      	beq.n	800430e <UpdateSystemStatus+0x66>
        valid_sensors++;
 80042f4:	79fb      	ldrb	r3, [r7, #7]
 80042f6:	3301      	adds	r3, #1
 80042f8:	71fb      	strb	r3, [r7, #7]
        if(g_sensor_system.mq136.alarm_level > max_alarm) {
 80042fa:	4b17      	ldr	r3, [pc, #92]	@ (8004358 <UpdateSystemStatus+0xb0>)
 80042fc:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004300:	79ba      	ldrb	r2, [r7, #6]
 8004302:	429a      	cmp	r2, r3
 8004304:	d203      	bcs.n	800430e <UpdateSystemStatus+0x66>
            max_alarm = g_sensor_system.mq136.alarm_level;
 8004306:	4b14      	ldr	r3, [pc, #80]	@ (8004358 <UpdateSystemStatus+0xb0>)
 8004308:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800430c:	71bb      	strb	r3, [r7, #6]
        }
    }
    
    // Cp nht trng thi h thng
    if(valid_sensors == 2) {
 800430e:	79fb      	ldrb	r3, [r7, #7]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d104      	bne.n	800431e <UpdateSystemStatus+0x76>
        g_sensor_system.system_status = 3; // Ti u
 8004314:	4b10      	ldr	r3, [pc, #64]	@ (8004358 <UpdateSystemStatus+0xb0>)
 8004316:	2203      	movs	r2, #3
 8004318:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
 800431c:	e012      	b.n	8004344 <UpdateSystemStatus+0x9c>
    } else if(valid_sensors == 1) {
 800431e:	79fb      	ldrb	r3, [r7, #7]
 8004320:	2b01      	cmp	r3, #1
 8004322:	d104      	bne.n	800432e <UpdateSystemStatus+0x86>
        g_sensor_system.system_status = 2; // Tt
 8004324:	4b0c      	ldr	r3, [pc, #48]	@ (8004358 <UpdateSystemStatus+0xb0>)
 8004326:	2202      	movs	r2, #2
 8004328:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
 800432c:	e00a      	b.n	8004344 <UpdateSystemStatus+0x9c>
    } else {
        g_sensor_system.system_status = 0; // Li
 800432e:	4b0a      	ldr	r3, [pc, #40]	@ (8004358 <UpdateSystemStatus+0xb0>)
 8004330:	2200      	movs	r2, #0
 8004332:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
        g_sensor_system.error_count++;
 8004336:	4b08      	ldr	r3, [pc, #32]	@ (8004358 <UpdateSystemStatus+0xb0>)
 8004338:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800433c:	3301      	adds	r3, #1
 800433e:	4a06      	ldr	r2, [pc, #24]	@ (8004358 <UpdateSystemStatus+0xb0>)
 8004340:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
    }
    
    g_sensor_system.system_alarm = max_alarm;
 8004344:	4a04      	ldr	r2, [pc, #16]	@ (8004358 <UpdateSystemStatus+0xb0>)
 8004346:	79bb      	ldrb	r3, [r7, #6]
 8004348:	f882 30f2 	strb.w	r3, [r2, #242]	@ 0xf2
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	bc80      	pop	{r7}
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	20000584 	.word	0x20000584

0800435c <__cvt>:
 800435c:	2b00      	cmp	r3, #0
 800435e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004362:	461d      	mov	r5, r3
 8004364:	bfbb      	ittet	lt
 8004366:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800436a:	461d      	movlt	r5, r3
 800436c:	2300      	movge	r3, #0
 800436e:	232d      	movlt	r3, #45	@ 0x2d
 8004370:	b088      	sub	sp, #32
 8004372:	4614      	mov	r4, r2
 8004374:	bfb8      	it	lt
 8004376:	4614      	movlt	r4, r2
 8004378:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800437a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800437c:	7013      	strb	r3, [r2, #0]
 800437e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004380:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004384:	f023 0820 	bic.w	r8, r3, #32
 8004388:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800438c:	d005      	beq.n	800439a <__cvt+0x3e>
 800438e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004392:	d100      	bne.n	8004396 <__cvt+0x3a>
 8004394:	3601      	adds	r6, #1
 8004396:	2302      	movs	r3, #2
 8004398:	e000      	b.n	800439c <__cvt+0x40>
 800439a:	2303      	movs	r3, #3
 800439c:	aa07      	add	r2, sp, #28
 800439e:	9204      	str	r2, [sp, #16]
 80043a0:	aa06      	add	r2, sp, #24
 80043a2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80043a6:	e9cd 3600 	strd	r3, r6, [sp]
 80043aa:	4622      	mov	r2, r4
 80043ac:	462b      	mov	r3, r5
 80043ae:	f001 f9c7 	bl	8005740 <_dtoa_r>
 80043b2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80043b6:	4607      	mov	r7, r0
 80043b8:	d119      	bne.n	80043ee <__cvt+0x92>
 80043ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80043bc:	07db      	lsls	r3, r3, #31
 80043be:	d50e      	bpl.n	80043de <__cvt+0x82>
 80043c0:	eb00 0906 	add.w	r9, r0, r6
 80043c4:	2200      	movs	r2, #0
 80043c6:	2300      	movs	r3, #0
 80043c8:	4620      	mov	r0, r4
 80043ca:	4629      	mov	r1, r5
 80043cc:	f7fc faec 	bl	80009a8 <__aeabi_dcmpeq>
 80043d0:	b108      	cbz	r0, 80043d6 <__cvt+0x7a>
 80043d2:	f8cd 901c 	str.w	r9, [sp, #28]
 80043d6:	2230      	movs	r2, #48	@ 0x30
 80043d8:	9b07      	ldr	r3, [sp, #28]
 80043da:	454b      	cmp	r3, r9
 80043dc:	d31e      	bcc.n	800441c <__cvt+0xc0>
 80043de:	4638      	mov	r0, r7
 80043e0:	9b07      	ldr	r3, [sp, #28]
 80043e2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80043e4:	1bdb      	subs	r3, r3, r7
 80043e6:	6013      	str	r3, [r2, #0]
 80043e8:	b008      	add	sp, #32
 80043ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043ee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80043f2:	eb00 0906 	add.w	r9, r0, r6
 80043f6:	d1e5      	bne.n	80043c4 <__cvt+0x68>
 80043f8:	7803      	ldrb	r3, [r0, #0]
 80043fa:	2b30      	cmp	r3, #48	@ 0x30
 80043fc:	d10a      	bne.n	8004414 <__cvt+0xb8>
 80043fe:	2200      	movs	r2, #0
 8004400:	2300      	movs	r3, #0
 8004402:	4620      	mov	r0, r4
 8004404:	4629      	mov	r1, r5
 8004406:	f7fc facf 	bl	80009a8 <__aeabi_dcmpeq>
 800440a:	b918      	cbnz	r0, 8004414 <__cvt+0xb8>
 800440c:	f1c6 0601 	rsb	r6, r6, #1
 8004410:	f8ca 6000 	str.w	r6, [sl]
 8004414:	f8da 3000 	ldr.w	r3, [sl]
 8004418:	4499      	add	r9, r3
 800441a:	e7d3      	b.n	80043c4 <__cvt+0x68>
 800441c:	1c59      	adds	r1, r3, #1
 800441e:	9107      	str	r1, [sp, #28]
 8004420:	701a      	strb	r2, [r3, #0]
 8004422:	e7d9      	b.n	80043d8 <__cvt+0x7c>

08004424 <__exponent>:
 8004424:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004426:	2900      	cmp	r1, #0
 8004428:	bfb6      	itet	lt
 800442a:	232d      	movlt	r3, #45	@ 0x2d
 800442c:	232b      	movge	r3, #43	@ 0x2b
 800442e:	4249      	neglt	r1, r1
 8004430:	2909      	cmp	r1, #9
 8004432:	7002      	strb	r2, [r0, #0]
 8004434:	7043      	strb	r3, [r0, #1]
 8004436:	dd29      	ble.n	800448c <__exponent+0x68>
 8004438:	f10d 0307 	add.w	r3, sp, #7
 800443c:	461d      	mov	r5, r3
 800443e:	270a      	movs	r7, #10
 8004440:	fbb1 f6f7 	udiv	r6, r1, r7
 8004444:	461a      	mov	r2, r3
 8004446:	fb07 1416 	mls	r4, r7, r6, r1
 800444a:	3430      	adds	r4, #48	@ 0x30
 800444c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004450:	460c      	mov	r4, r1
 8004452:	2c63      	cmp	r4, #99	@ 0x63
 8004454:	4631      	mov	r1, r6
 8004456:	f103 33ff 	add.w	r3, r3, #4294967295
 800445a:	dcf1      	bgt.n	8004440 <__exponent+0x1c>
 800445c:	3130      	adds	r1, #48	@ 0x30
 800445e:	1e94      	subs	r4, r2, #2
 8004460:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004464:	4623      	mov	r3, r4
 8004466:	1c41      	adds	r1, r0, #1
 8004468:	42ab      	cmp	r3, r5
 800446a:	d30a      	bcc.n	8004482 <__exponent+0x5e>
 800446c:	f10d 0309 	add.w	r3, sp, #9
 8004470:	1a9b      	subs	r3, r3, r2
 8004472:	42ac      	cmp	r4, r5
 8004474:	bf88      	it	hi
 8004476:	2300      	movhi	r3, #0
 8004478:	3302      	adds	r3, #2
 800447a:	4403      	add	r3, r0
 800447c:	1a18      	subs	r0, r3, r0
 800447e:	b003      	add	sp, #12
 8004480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004482:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004486:	f801 6f01 	strb.w	r6, [r1, #1]!
 800448a:	e7ed      	b.n	8004468 <__exponent+0x44>
 800448c:	2330      	movs	r3, #48	@ 0x30
 800448e:	3130      	adds	r1, #48	@ 0x30
 8004490:	7083      	strb	r3, [r0, #2]
 8004492:	70c1      	strb	r1, [r0, #3]
 8004494:	1d03      	adds	r3, r0, #4
 8004496:	e7f1      	b.n	800447c <__exponent+0x58>

08004498 <_printf_float>:
 8004498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800449c:	b091      	sub	sp, #68	@ 0x44
 800449e:	460c      	mov	r4, r1
 80044a0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80044a4:	4616      	mov	r6, r2
 80044a6:	461f      	mov	r7, r3
 80044a8:	4605      	mov	r5, r0
 80044aa:	f001 f829 	bl	8005500 <_localeconv_r>
 80044ae:	6803      	ldr	r3, [r0, #0]
 80044b0:	4618      	mov	r0, r3
 80044b2:	9308      	str	r3, [sp, #32]
 80044b4:	f7fb fe4c 	bl	8000150 <strlen>
 80044b8:	2300      	movs	r3, #0
 80044ba:	930e      	str	r3, [sp, #56]	@ 0x38
 80044bc:	f8d8 3000 	ldr.w	r3, [r8]
 80044c0:	9009      	str	r0, [sp, #36]	@ 0x24
 80044c2:	3307      	adds	r3, #7
 80044c4:	f023 0307 	bic.w	r3, r3, #7
 80044c8:	f103 0208 	add.w	r2, r3, #8
 80044cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80044d0:	f8d4 b000 	ldr.w	fp, [r4]
 80044d4:	f8c8 2000 	str.w	r2, [r8]
 80044d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80044dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80044e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80044e2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80044e6:	f04f 32ff 	mov.w	r2, #4294967295
 80044ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80044ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80044f2:	4b9c      	ldr	r3, [pc, #624]	@ (8004764 <_printf_float+0x2cc>)
 80044f4:	f7fc fa8a 	bl	8000a0c <__aeabi_dcmpun>
 80044f8:	bb70      	cbnz	r0, 8004558 <_printf_float+0xc0>
 80044fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80044fe:	f04f 32ff 	mov.w	r2, #4294967295
 8004502:	4b98      	ldr	r3, [pc, #608]	@ (8004764 <_printf_float+0x2cc>)
 8004504:	f7fc fa64 	bl	80009d0 <__aeabi_dcmple>
 8004508:	bb30      	cbnz	r0, 8004558 <_printf_float+0xc0>
 800450a:	2200      	movs	r2, #0
 800450c:	2300      	movs	r3, #0
 800450e:	4640      	mov	r0, r8
 8004510:	4649      	mov	r1, r9
 8004512:	f7fc fa53 	bl	80009bc <__aeabi_dcmplt>
 8004516:	b110      	cbz	r0, 800451e <_printf_float+0x86>
 8004518:	232d      	movs	r3, #45	@ 0x2d
 800451a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800451e:	4a92      	ldr	r2, [pc, #584]	@ (8004768 <_printf_float+0x2d0>)
 8004520:	4b92      	ldr	r3, [pc, #584]	@ (800476c <_printf_float+0x2d4>)
 8004522:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004526:	bf94      	ite	ls
 8004528:	4690      	movls	r8, r2
 800452a:	4698      	movhi	r8, r3
 800452c:	2303      	movs	r3, #3
 800452e:	f04f 0900 	mov.w	r9, #0
 8004532:	6123      	str	r3, [r4, #16]
 8004534:	f02b 0304 	bic.w	r3, fp, #4
 8004538:	6023      	str	r3, [r4, #0]
 800453a:	4633      	mov	r3, r6
 800453c:	4621      	mov	r1, r4
 800453e:	4628      	mov	r0, r5
 8004540:	9700      	str	r7, [sp, #0]
 8004542:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004544:	f000 f9d4 	bl	80048f0 <_printf_common>
 8004548:	3001      	adds	r0, #1
 800454a:	f040 8090 	bne.w	800466e <_printf_float+0x1d6>
 800454e:	f04f 30ff 	mov.w	r0, #4294967295
 8004552:	b011      	add	sp, #68	@ 0x44
 8004554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004558:	4642      	mov	r2, r8
 800455a:	464b      	mov	r3, r9
 800455c:	4640      	mov	r0, r8
 800455e:	4649      	mov	r1, r9
 8004560:	f7fc fa54 	bl	8000a0c <__aeabi_dcmpun>
 8004564:	b148      	cbz	r0, 800457a <_printf_float+0xe2>
 8004566:	464b      	mov	r3, r9
 8004568:	2b00      	cmp	r3, #0
 800456a:	bfb8      	it	lt
 800456c:	232d      	movlt	r3, #45	@ 0x2d
 800456e:	4a80      	ldr	r2, [pc, #512]	@ (8004770 <_printf_float+0x2d8>)
 8004570:	bfb8      	it	lt
 8004572:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004576:	4b7f      	ldr	r3, [pc, #508]	@ (8004774 <_printf_float+0x2dc>)
 8004578:	e7d3      	b.n	8004522 <_printf_float+0x8a>
 800457a:	6863      	ldr	r3, [r4, #4]
 800457c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	d13f      	bne.n	8004604 <_printf_float+0x16c>
 8004584:	2306      	movs	r3, #6
 8004586:	6063      	str	r3, [r4, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800458e:	6023      	str	r3, [r4, #0]
 8004590:	9206      	str	r2, [sp, #24]
 8004592:	aa0e      	add	r2, sp, #56	@ 0x38
 8004594:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004598:	aa0d      	add	r2, sp, #52	@ 0x34
 800459a:	9203      	str	r2, [sp, #12]
 800459c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80045a0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80045a4:	6863      	ldr	r3, [r4, #4]
 80045a6:	4642      	mov	r2, r8
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	4628      	mov	r0, r5
 80045ac:	464b      	mov	r3, r9
 80045ae:	910a      	str	r1, [sp, #40]	@ 0x28
 80045b0:	f7ff fed4 	bl	800435c <__cvt>
 80045b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80045b6:	4680      	mov	r8, r0
 80045b8:	2947      	cmp	r1, #71	@ 0x47
 80045ba:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80045bc:	d128      	bne.n	8004610 <_printf_float+0x178>
 80045be:	1cc8      	adds	r0, r1, #3
 80045c0:	db02      	blt.n	80045c8 <_printf_float+0x130>
 80045c2:	6863      	ldr	r3, [r4, #4]
 80045c4:	4299      	cmp	r1, r3
 80045c6:	dd40      	ble.n	800464a <_printf_float+0x1b2>
 80045c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80045cc:	fa5f fa8a 	uxtb.w	sl, sl
 80045d0:	4652      	mov	r2, sl
 80045d2:	3901      	subs	r1, #1
 80045d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80045d8:	910d      	str	r1, [sp, #52]	@ 0x34
 80045da:	f7ff ff23 	bl	8004424 <__exponent>
 80045de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80045e0:	4681      	mov	r9, r0
 80045e2:	1813      	adds	r3, r2, r0
 80045e4:	2a01      	cmp	r2, #1
 80045e6:	6123      	str	r3, [r4, #16]
 80045e8:	dc02      	bgt.n	80045f0 <_printf_float+0x158>
 80045ea:	6822      	ldr	r2, [r4, #0]
 80045ec:	07d2      	lsls	r2, r2, #31
 80045ee:	d501      	bpl.n	80045f4 <_printf_float+0x15c>
 80045f0:	3301      	adds	r3, #1
 80045f2:	6123      	str	r3, [r4, #16]
 80045f4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d09e      	beq.n	800453a <_printf_float+0xa2>
 80045fc:	232d      	movs	r3, #45	@ 0x2d
 80045fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004602:	e79a      	b.n	800453a <_printf_float+0xa2>
 8004604:	2947      	cmp	r1, #71	@ 0x47
 8004606:	d1bf      	bne.n	8004588 <_printf_float+0xf0>
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1bd      	bne.n	8004588 <_printf_float+0xf0>
 800460c:	2301      	movs	r3, #1
 800460e:	e7ba      	b.n	8004586 <_printf_float+0xee>
 8004610:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004614:	d9dc      	bls.n	80045d0 <_printf_float+0x138>
 8004616:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800461a:	d118      	bne.n	800464e <_printf_float+0x1b6>
 800461c:	2900      	cmp	r1, #0
 800461e:	6863      	ldr	r3, [r4, #4]
 8004620:	dd0b      	ble.n	800463a <_printf_float+0x1a2>
 8004622:	6121      	str	r1, [r4, #16]
 8004624:	b913      	cbnz	r3, 800462c <_printf_float+0x194>
 8004626:	6822      	ldr	r2, [r4, #0]
 8004628:	07d0      	lsls	r0, r2, #31
 800462a:	d502      	bpl.n	8004632 <_printf_float+0x19a>
 800462c:	3301      	adds	r3, #1
 800462e:	440b      	add	r3, r1
 8004630:	6123      	str	r3, [r4, #16]
 8004632:	f04f 0900 	mov.w	r9, #0
 8004636:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004638:	e7dc      	b.n	80045f4 <_printf_float+0x15c>
 800463a:	b913      	cbnz	r3, 8004642 <_printf_float+0x1aa>
 800463c:	6822      	ldr	r2, [r4, #0]
 800463e:	07d2      	lsls	r2, r2, #31
 8004640:	d501      	bpl.n	8004646 <_printf_float+0x1ae>
 8004642:	3302      	adds	r3, #2
 8004644:	e7f4      	b.n	8004630 <_printf_float+0x198>
 8004646:	2301      	movs	r3, #1
 8004648:	e7f2      	b.n	8004630 <_printf_float+0x198>
 800464a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800464e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004650:	4299      	cmp	r1, r3
 8004652:	db05      	blt.n	8004660 <_printf_float+0x1c8>
 8004654:	6823      	ldr	r3, [r4, #0]
 8004656:	6121      	str	r1, [r4, #16]
 8004658:	07d8      	lsls	r0, r3, #31
 800465a:	d5ea      	bpl.n	8004632 <_printf_float+0x19a>
 800465c:	1c4b      	adds	r3, r1, #1
 800465e:	e7e7      	b.n	8004630 <_printf_float+0x198>
 8004660:	2900      	cmp	r1, #0
 8004662:	bfcc      	ite	gt
 8004664:	2201      	movgt	r2, #1
 8004666:	f1c1 0202 	rsble	r2, r1, #2
 800466a:	4413      	add	r3, r2
 800466c:	e7e0      	b.n	8004630 <_printf_float+0x198>
 800466e:	6823      	ldr	r3, [r4, #0]
 8004670:	055a      	lsls	r2, r3, #21
 8004672:	d407      	bmi.n	8004684 <_printf_float+0x1ec>
 8004674:	6923      	ldr	r3, [r4, #16]
 8004676:	4642      	mov	r2, r8
 8004678:	4631      	mov	r1, r6
 800467a:	4628      	mov	r0, r5
 800467c:	47b8      	blx	r7
 800467e:	3001      	adds	r0, #1
 8004680:	d12b      	bne.n	80046da <_printf_float+0x242>
 8004682:	e764      	b.n	800454e <_printf_float+0xb6>
 8004684:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004688:	f240 80dc 	bls.w	8004844 <_printf_float+0x3ac>
 800468c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004690:	2200      	movs	r2, #0
 8004692:	2300      	movs	r3, #0
 8004694:	f7fc f988 	bl	80009a8 <__aeabi_dcmpeq>
 8004698:	2800      	cmp	r0, #0
 800469a:	d033      	beq.n	8004704 <_printf_float+0x26c>
 800469c:	2301      	movs	r3, #1
 800469e:	4631      	mov	r1, r6
 80046a0:	4628      	mov	r0, r5
 80046a2:	4a35      	ldr	r2, [pc, #212]	@ (8004778 <_printf_float+0x2e0>)
 80046a4:	47b8      	blx	r7
 80046a6:	3001      	adds	r0, #1
 80046a8:	f43f af51 	beq.w	800454e <_printf_float+0xb6>
 80046ac:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80046b0:	4543      	cmp	r3, r8
 80046b2:	db02      	blt.n	80046ba <_printf_float+0x222>
 80046b4:	6823      	ldr	r3, [r4, #0]
 80046b6:	07d8      	lsls	r0, r3, #31
 80046b8:	d50f      	bpl.n	80046da <_printf_float+0x242>
 80046ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046be:	4631      	mov	r1, r6
 80046c0:	4628      	mov	r0, r5
 80046c2:	47b8      	blx	r7
 80046c4:	3001      	adds	r0, #1
 80046c6:	f43f af42 	beq.w	800454e <_printf_float+0xb6>
 80046ca:	f04f 0900 	mov.w	r9, #0
 80046ce:	f108 38ff 	add.w	r8, r8, #4294967295
 80046d2:	f104 0a1a 	add.w	sl, r4, #26
 80046d6:	45c8      	cmp	r8, r9
 80046d8:	dc09      	bgt.n	80046ee <_printf_float+0x256>
 80046da:	6823      	ldr	r3, [r4, #0]
 80046dc:	079b      	lsls	r3, r3, #30
 80046de:	f100 8102 	bmi.w	80048e6 <_printf_float+0x44e>
 80046e2:	68e0      	ldr	r0, [r4, #12]
 80046e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80046e6:	4298      	cmp	r0, r3
 80046e8:	bfb8      	it	lt
 80046ea:	4618      	movlt	r0, r3
 80046ec:	e731      	b.n	8004552 <_printf_float+0xba>
 80046ee:	2301      	movs	r3, #1
 80046f0:	4652      	mov	r2, sl
 80046f2:	4631      	mov	r1, r6
 80046f4:	4628      	mov	r0, r5
 80046f6:	47b8      	blx	r7
 80046f8:	3001      	adds	r0, #1
 80046fa:	f43f af28 	beq.w	800454e <_printf_float+0xb6>
 80046fe:	f109 0901 	add.w	r9, r9, #1
 8004702:	e7e8      	b.n	80046d6 <_printf_float+0x23e>
 8004704:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004706:	2b00      	cmp	r3, #0
 8004708:	dc38      	bgt.n	800477c <_printf_float+0x2e4>
 800470a:	2301      	movs	r3, #1
 800470c:	4631      	mov	r1, r6
 800470e:	4628      	mov	r0, r5
 8004710:	4a19      	ldr	r2, [pc, #100]	@ (8004778 <_printf_float+0x2e0>)
 8004712:	47b8      	blx	r7
 8004714:	3001      	adds	r0, #1
 8004716:	f43f af1a 	beq.w	800454e <_printf_float+0xb6>
 800471a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800471e:	ea59 0303 	orrs.w	r3, r9, r3
 8004722:	d102      	bne.n	800472a <_printf_float+0x292>
 8004724:	6823      	ldr	r3, [r4, #0]
 8004726:	07d9      	lsls	r1, r3, #31
 8004728:	d5d7      	bpl.n	80046da <_printf_float+0x242>
 800472a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800472e:	4631      	mov	r1, r6
 8004730:	4628      	mov	r0, r5
 8004732:	47b8      	blx	r7
 8004734:	3001      	adds	r0, #1
 8004736:	f43f af0a 	beq.w	800454e <_printf_float+0xb6>
 800473a:	f04f 0a00 	mov.w	sl, #0
 800473e:	f104 0b1a 	add.w	fp, r4, #26
 8004742:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004744:	425b      	negs	r3, r3
 8004746:	4553      	cmp	r3, sl
 8004748:	dc01      	bgt.n	800474e <_printf_float+0x2b6>
 800474a:	464b      	mov	r3, r9
 800474c:	e793      	b.n	8004676 <_printf_float+0x1de>
 800474e:	2301      	movs	r3, #1
 8004750:	465a      	mov	r2, fp
 8004752:	4631      	mov	r1, r6
 8004754:	4628      	mov	r0, r5
 8004756:	47b8      	blx	r7
 8004758:	3001      	adds	r0, #1
 800475a:	f43f aef8 	beq.w	800454e <_printf_float+0xb6>
 800475e:	f10a 0a01 	add.w	sl, sl, #1
 8004762:	e7ee      	b.n	8004742 <_printf_float+0x2aa>
 8004764:	7fefffff 	.word	0x7fefffff
 8004768:	0800a6c6 	.word	0x0800a6c6
 800476c:	0800a6ca 	.word	0x0800a6ca
 8004770:	0800a6ce 	.word	0x0800a6ce
 8004774:	0800a6d2 	.word	0x0800a6d2
 8004778:	0800a6d6 	.word	0x0800a6d6
 800477c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800477e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004782:	4553      	cmp	r3, sl
 8004784:	bfa8      	it	ge
 8004786:	4653      	movge	r3, sl
 8004788:	2b00      	cmp	r3, #0
 800478a:	4699      	mov	r9, r3
 800478c:	dc36      	bgt.n	80047fc <_printf_float+0x364>
 800478e:	f04f 0b00 	mov.w	fp, #0
 8004792:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004796:	f104 021a 	add.w	r2, r4, #26
 800479a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800479c:	930a      	str	r3, [sp, #40]	@ 0x28
 800479e:	eba3 0309 	sub.w	r3, r3, r9
 80047a2:	455b      	cmp	r3, fp
 80047a4:	dc31      	bgt.n	800480a <_printf_float+0x372>
 80047a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80047a8:	459a      	cmp	sl, r3
 80047aa:	dc3a      	bgt.n	8004822 <_printf_float+0x38a>
 80047ac:	6823      	ldr	r3, [r4, #0]
 80047ae:	07da      	lsls	r2, r3, #31
 80047b0:	d437      	bmi.n	8004822 <_printf_float+0x38a>
 80047b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80047b4:	ebaa 0903 	sub.w	r9, sl, r3
 80047b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80047ba:	ebaa 0303 	sub.w	r3, sl, r3
 80047be:	4599      	cmp	r9, r3
 80047c0:	bfa8      	it	ge
 80047c2:	4699      	movge	r9, r3
 80047c4:	f1b9 0f00 	cmp.w	r9, #0
 80047c8:	dc33      	bgt.n	8004832 <_printf_float+0x39a>
 80047ca:	f04f 0800 	mov.w	r8, #0
 80047ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047d2:	f104 0b1a 	add.w	fp, r4, #26
 80047d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80047d8:	ebaa 0303 	sub.w	r3, sl, r3
 80047dc:	eba3 0309 	sub.w	r3, r3, r9
 80047e0:	4543      	cmp	r3, r8
 80047e2:	f77f af7a 	ble.w	80046da <_printf_float+0x242>
 80047e6:	2301      	movs	r3, #1
 80047e8:	465a      	mov	r2, fp
 80047ea:	4631      	mov	r1, r6
 80047ec:	4628      	mov	r0, r5
 80047ee:	47b8      	blx	r7
 80047f0:	3001      	adds	r0, #1
 80047f2:	f43f aeac 	beq.w	800454e <_printf_float+0xb6>
 80047f6:	f108 0801 	add.w	r8, r8, #1
 80047fa:	e7ec      	b.n	80047d6 <_printf_float+0x33e>
 80047fc:	4642      	mov	r2, r8
 80047fe:	4631      	mov	r1, r6
 8004800:	4628      	mov	r0, r5
 8004802:	47b8      	blx	r7
 8004804:	3001      	adds	r0, #1
 8004806:	d1c2      	bne.n	800478e <_printf_float+0x2f6>
 8004808:	e6a1      	b.n	800454e <_printf_float+0xb6>
 800480a:	2301      	movs	r3, #1
 800480c:	4631      	mov	r1, r6
 800480e:	4628      	mov	r0, r5
 8004810:	920a      	str	r2, [sp, #40]	@ 0x28
 8004812:	47b8      	blx	r7
 8004814:	3001      	adds	r0, #1
 8004816:	f43f ae9a 	beq.w	800454e <_printf_float+0xb6>
 800481a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800481c:	f10b 0b01 	add.w	fp, fp, #1
 8004820:	e7bb      	b.n	800479a <_printf_float+0x302>
 8004822:	4631      	mov	r1, r6
 8004824:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004828:	4628      	mov	r0, r5
 800482a:	47b8      	blx	r7
 800482c:	3001      	adds	r0, #1
 800482e:	d1c0      	bne.n	80047b2 <_printf_float+0x31a>
 8004830:	e68d      	b.n	800454e <_printf_float+0xb6>
 8004832:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004834:	464b      	mov	r3, r9
 8004836:	4631      	mov	r1, r6
 8004838:	4628      	mov	r0, r5
 800483a:	4442      	add	r2, r8
 800483c:	47b8      	blx	r7
 800483e:	3001      	adds	r0, #1
 8004840:	d1c3      	bne.n	80047ca <_printf_float+0x332>
 8004842:	e684      	b.n	800454e <_printf_float+0xb6>
 8004844:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004848:	f1ba 0f01 	cmp.w	sl, #1
 800484c:	dc01      	bgt.n	8004852 <_printf_float+0x3ba>
 800484e:	07db      	lsls	r3, r3, #31
 8004850:	d536      	bpl.n	80048c0 <_printf_float+0x428>
 8004852:	2301      	movs	r3, #1
 8004854:	4642      	mov	r2, r8
 8004856:	4631      	mov	r1, r6
 8004858:	4628      	mov	r0, r5
 800485a:	47b8      	blx	r7
 800485c:	3001      	adds	r0, #1
 800485e:	f43f ae76 	beq.w	800454e <_printf_float+0xb6>
 8004862:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004866:	4631      	mov	r1, r6
 8004868:	4628      	mov	r0, r5
 800486a:	47b8      	blx	r7
 800486c:	3001      	adds	r0, #1
 800486e:	f43f ae6e 	beq.w	800454e <_printf_float+0xb6>
 8004872:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004876:	2200      	movs	r2, #0
 8004878:	2300      	movs	r3, #0
 800487a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800487e:	f7fc f893 	bl	80009a8 <__aeabi_dcmpeq>
 8004882:	b9c0      	cbnz	r0, 80048b6 <_printf_float+0x41e>
 8004884:	4653      	mov	r3, sl
 8004886:	f108 0201 	add.w	r2, r8, #1
 800488a:	4631      	mov	r1, r6
 800488c:	4628      	mov	r0, r5
 800488e:	47b8      	blx	r7
 8004890:	3001      	adds	r0, #1
 8004892:	d10c      	bne.n	80048ae <_printf_float+0x416>
 8004894:	e65b      	b.n	800454e <_printf_float+0xb6>
 8004896:	2301      	movs	r3, #1
 8004898:	465a      	mov	r2, fp
 800489a:	4631      	mov	r1, r6
 800489c:	4628      	mov	r0, r5
 800489e:	47b8      	blx	r7
 80048a0:	3001      	adds	r0, #1
 80048a2:	f43f ae54 	beq.w	800454e <_printf_float+0xb6>
 80048a6:	f108 0801 	add.w	r8, r8, #1
 80048aa:	45d0      	cmp	r8, sl
 80048ac:	dbf3      	blt.n	8004896 <_printf_float+0x3fe>
 80048ae:	464b      	mov	r3, r9
 80048b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80048b4:	e6e0      	b.n	8004678 <_printf_float+0x1e0>
 80048b6:	f04f 0800 	mov.w	r8, #0
 80048ba:	f104 0b1a 	add.w	fp, r4, #26
 80048be:	e7f4      	b.n	80048aa <_printf_float+0x412>
 80048c0:	2301      	movs	r3, #1
 80048c2:	4642      	mov	r2, r8
 80048c4:	e7e1      	b.n	800488a <_printf_float+0x3f2>
 80048c6:	2301      	movs	r3, #1
 80048c8:	464a      	mov	r2, r9
 80048ca:	4631      	mov	r1, r6
 80048cc:	4628      	mov	r0, r5
 80048ce:	47b8      	blx	r7
 80048d0:	3001      	adds	r0, #1
 80048d2:	f43f ae3c 	beq.w	800454e <_printf_float+0xb6>
 80048d6:	f108 0801 	add.w	r8, r8, #1
 80048da:	68e3      	ldr	r3, [r4, #12]
 80048dc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80048de:	1a5b      	subs	r3, r3, r1
 80048e0:	4543      	cmp	r3, r8
 80048e2:	dcf0      	bgt.n	80048c6 <_printf_float+0x42e>
 80048e4:	e6fd      	b.n	80046e2 <_printf_float+0x24a>
 80048e6:	f04f 0800 	mov.w	r8, #0
 80048ea:	f104 0919 	add.w	r9, r4, #25
 80048ee:	e7f4      	b.n	80048da <_printf_float+0x442>

080048f0 <_printf_common>:
 80048f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048f4:	4616      	mov	r6, r2
 80048f6:	4698      	mov	r8, r3
 80048f8:	688a      	ldr	r2, [r1, #8]
 80048fa:	690b      	ldr	r3, [r1, #16]
 80048fc:	4607      	mov	r7, r0
 80048fe:	4293      	cmp	r3, r2
 8004900:	bfb8      	it	lt
 8004902:	4613      	movlt	r3, r2
 8004904:	6033      	str	r3, [r6, #0]
 8004906:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800490a:	460c      	mov	r4, r1
 800490c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004910:	b10a      	cbz	r2, 8004916 <_printf_common+0x26>
 8004912:	3301      	adds	r3, #1
 8004914:	6033      	str	r3, [r6, #0]
 8004916:	6823      	ldr	r3, [r4, #0]
 8004918:	0699      	lsls	r1, r3, #26
 800491a:	bf42      	ittt	mi
 800491c:	6833      	ldrmi	r3, [r6, #0]
 800491e:	3302      	addmi	r3, #2
 8004920:	6033      	strmi	r3, [r6, #0]
 8004922:	6825      	ldr	r5, [r4, #0]
 8004924:	f015 0506 	ands.w	r5, r5, #6
 8004928:	d106      	bne.n	8004938 <_printf_common+0x48>
 800492a:	f104 0a19 	add.w	sl, r4, #25
 800492e:	68e3      	ldr	r3, [r4, #12]
 8004930:	6832      	ldr	r2, [r6, #0]
 8004932:	1a9b      	subs	r3, r3, r2
 8004934:	42ab      	cmp	r3, r5
 8004936:	dc2b      	bgt.n	8004990 <_printf_common+0xa0>
 8004938:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800493c:	6822      	ldr	r2, [r4, #0]
 800493e:	3b00      	subs	r3, #0
 8004940:	bf18      	it	ne
 8004942:	2301      	movne	r3, #1
 8004944:	0692      	lsls	r2, r2, #26
 8004946:	d430      	bmi.n	80049aa <_printf_common+0xba>
 8004948:	4641      	mov	r1, r8
 800494a:	4638      	mov	r0, r7
 800494c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004950:	47c8      	blx	r9
 8004952:	3001      	adds	r0, #1
 8004954:	d023      	beq.n	800499e <_printf_common+0xae>
 8004956:	6823      	ldr	r3, [r4, #0]
 8004958:	6922      	ldr	r2, [r4, #16]
 800495a:	f003 0306 	and.w	r3, r3, #6
 800495e:	2b04      	cmp	r3, #4
 8004960:	bf14      	ite	ne
 8004962:	2500      	movne	r5, #0
 8004964:	6833      	ldreq	r3, [r6, #0]
 8004966:	f04f 0600 	mov.w	r6, #0
 800496a:	bf08      	it	eq
 800496c:	68e5      	ldreq	r5, [r4, #12]
 800496e:	f104 041a 	add.w	r4, r4, #26
 8004972:	bf08      	it	eq
 8004974:	1aed      	subeq	r5, r5, r3
 8004976:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800497a:	bf08      	it	eq
 800497c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004980:	4293      	cmp	r3, r2
 8004982:	bfc4      	itt	gt
 8004984:	1a9b      	subgt	r3, r3, r2
 8004986:	18ed      	addgt	r5, r5, r3
 8004988:	42b5      	cmp	r5, r6
 800498a:	d11a      	bne.n	80049c2 <_printf_common+0xd2>
 800498c:	2000      	movs	r0, #0
 800498e:	e008      	b.n	80049a2 <_printf_common+0xb2>
 8004990:	2301      	movs	r3, #1
 8004992:	4652      	mov	r2, sl
 8004994:	4641      	mov	r1, r8
 8004996:	4638      	mov	r0, r7
 8004998:	47c8      	blx	r9
 800499a:	3001      	adds	r0, #1
 800499c:	d103      	bne.n	80049a6 <_printf_common+0xb6>
 800499e:	f04f 30ff 	mov.w	r0, #4294967295
 80049a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049a6:	3501      	adds	r5, #1
 80049a8:	e7c1      	b.n	800492e <_printf_common+0x3e>
 80049aa:	2030      	movs	r0, #48	@ 0x30
 80049ac:	18e1      	adds	r1, r4, r3
 80049ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80049b2:	1c5a      	adds	r2, r3, #1
 80049b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80049b8:	4422      	add	r2, r4
 80049ba:	3302      	adds	r3, #2
 80049bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80049c0:	e7c2      	b.n	8004948 <_printf_common+0x58>
 80049c2:	2301      	movs	r3, #1
 80049c4:	4622      	mov	r2, r4
 80049c6:	4641      	mov	r1, r8
 80049c8:	4638      	mov	r0, r7
 80049ca:	47c8      	blx	r9
 80049cc:	3001      	adds	r0, #1
 80049ce:	d0e6      	beq.n	800499e <_printf_common+0xae>
 80049d0:	3601      	adds	r6, #1
 80049d2:	e7d9      	b.n	8004988 <_printf_common+0x98>

080049d4 <_printf_i>:
 80049d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049d8:	7e0f      	ldrb	r7, [r1, #24]
 80049da:	4691      	mov	r9, r2
 80049dc:	2f78      	cmp	r7, #120	@ 0x78
 80049de:	4680      	mov	r8, r0
 80049e0:	460c      	mov	r4, r1
 80049e2:	469a      	mov	sl, r3
 80049e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80049e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80049ea:	d807      	bhi.n	80049fc <_printf_i+0x28>
 80049ec:	2f62      	cmp	r7, #98	@ 0x62
 80049ee:	d80a      	bhi.n	8004a06 <_printf_i+0x32>
 80049f0:	2f00      	cmp	r7, #0
 80049f2:	f000 80d3 	beq.w	8004b9c <_printf_i+0x1c8>
 80049f6:	2f58      	cmp	r7, #88	@ 0x58
 80049f8:	f000 80ba 	beq.w	8004b70 <_printf_i+0x19c>
 80049fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a04:	e03a      	b.n	8004a7c <_printf_i+0xa8>
 8004a06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a0a:	2b15      	cmp	r3, #21
 8004a0c:	d8f6      	bhi.n	80049fc <_printf_i+0x28>
 8004a0e:	a101      	add	r1, pc, #4	@ (adr r1, 8004a14 <_printf_i+0x40>)
 8004a10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a14:	08004a6d 	.word	0x08004a6d
 8004a18:	08004a81 	.word	0x08004a81
 8004a1c:	080049fd 	.word	0x080049fd
 8004a20:	080049fd 	.word	0x080049fd
 8004a24:	080049fd 	.word	0x080049fd
 8004a28:	080049fd 	.word	0x080049fd
 8004a2c:	08004a81 	.word	0x08004a81
 8004a30:	080049fd 	.word	0x080049fd
 8004a34:	080049fd 	.word	0x080049fd
 8004a38:	080049fd 	.word	0x080049fd
 8004a3c:	080049fd 	.word	0x080049fd
 8004a40:	08004b83 	.word	0x08004b83
 8004a44:	08004aab 	.word	0x08004aab
 8004a48:	08004b3d 	.word	0x08004b3d
 8004a4c:	080049fd 	.word	0x080049fd
 8004a50:	080049fd 	.word	0x080049fd
 8004a54:	08004ba5 	.word	0x08004ba5
 8004a58:	080049fd 	.word	0x080049fd
 8004a5c:	08004aab 	.word	0x08004aab
 8004a60:	080049fd 	.word	0x080049fd
 8004a64:	080049fd 	.word	0x080049fd
 8004a68:	08004b45 	.word	0x08004b45
 8004a6c:	6833      	ldr	r3, [r6, #0]
 8004a6e:	1d1a      	adds	r2, r3, #4
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	6032      	str	r2, [r6, #0]
 8004a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e09e      	b.n	8004bbe <_printf_i+0x1ea>
 8004a80:	6833      	ldr	r3, [r6, #0]
 8004a82:	6820      	ldr	r0, [r4, #0]
 8004a84:	1d19      	adds	r1, r3, #4
 8004a86:	6031      	str	r1, [r6, #0]
 8004a88:	0606      	lsls	r6, r0, #24
 8004a8a:	d501      	bpl.n	8004a90 <_printf_i+0xbc>
 8004a8c:	681d      	ldr	r5, [r3, #0]
 8004a8e:	e003      	b.n	8004a98 <_printf_i+0xc4>
 8004a90:	0645      	lsls	r5, r0, #25
 8004a92:	d5fb      	bpl.n	8004a8c <_printf_i+0xb8>
 8004a94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004a98:	2d00      	cmp	r5, #0
 8004a9a:	da03      	bge.n	8004aa4 <_printf_i+0xd0>
 8004a9c:	232d      	movs	r3, #45	@ 0x2d
 8004a9e:	426d      	negs	r5, r5
 8004aa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004aa4:	230a      	movs	r3, #10
 8004aa6:	4859      	ldr	r0, [pc, #356]	@ (8004c0c <_printf_i+0x238>)
 8004aa8:	e011      	b.n	8004ace <_printf_i+0xfa>
 8004aaa:	6821      	ldr	r1, [r4, #0]
 8004aac:	6833      	ldr	r3, [r6, #0]
 8004aae:	0608      	lsls	r0, r1, #24
 8004ab0:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ab4:	d402      	bmi.n	8004abc <_printf_i+0xe8>
 8004ab6:	0649      	lsls	r1, r1, #25
 8004ab8:	bf48      	it	mi
 8004aba:	b2ad      	uxthmi	r5, r5
 8004abc:	2f6f      	cmp	r7, #111	@ 0x6f
 8004abe:	6033      	str	r3, [r6, #0]
 8004ac0:	bf14      	ite	ne
 8004ac2:	230a      	movne	r3, #10
 8004ac4:	2308      	moveq	r3, #8
 8004ac6:	4851      	ldr	r0, [pc, #324]	@ (8004c0c <_printf_i+0x238>)
 8004ac8:	2100      	movs	r1, #0
 8004aca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ace:	6866      	ldr	r6, [r4, #4]
 8004ad0:	2e00      	cmp	r6, #0
 8004ad2:	bfa8      	it	ge
 8004ad4:	6821      	ldrge	r1, [r4, #0]
 8004ad6:	60a6      	str	r6, [r4, #8]
 8004ad8:	bfa4      	itt	ge
 8004ada:	f021 0104 	bicge.w	r1, r1, #4
 8004ade:	6021      	strge	r1, [r4, #0]
 8004ae0:	b90d      	cbnz	r5, 8004ae6 <_printf_i+0x112>
 8004ae2:	2e00      	cmp	r6, #0
 8004ae4:	d04b      	beq.n	8004b7e <_printf_i+0x1aa>
 8004ae6:	4616      	mov	r6, r2
 8004ae8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004aec:	fb03 5711 	mls	r7, r3, r1, r5
 8004af0:	5dc7      	ldrb	r7, [r0, r7]
 8004af2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004af6:	462f      	mov	r7, r5
 8004af8:	42bb      	cmp	r3, r7
 8004afa:	460d      	mov	r5, r1
 8004afc:	d9f4      	bls.n	8004ae8 <_printf_i+0x114>
 8004afe:	2b08      	cmp	r3, #8
 8004b00:	d10b      	bne.n	8004b1a <_printf_i+0x146>
 8004b02:	6823      	ldr	r3, [r4, #0]
 8004b04:	07df      	lsls	r7, r3, #31
 8004b06:	d508      	bpl.n	8004b1a <_printf_i+0x146>
 8004b08:	6923      	ldr	r3, [r4, #16]
 8004b0a:	6861      	ldr	r1, [r4, #4]
 8004b0c:	4299      	cmp	r1, r3
 8004b0e:	bfde      	ittt	le
 8004b10:	2330      	movle	r3, #48	@ 0x30
 8004b12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b1a:	1b92      	subs	r2, r2, r6
 8004b1c:	6122      	str	r2, [r4, #16]
 8004b1e:	464b      	mov	r3, r9
 8004b20:	4621      	mov	r1, r4
 8004b22:	4640      	mov	r0, r8
 8004b24:	f8cd a000 	str.w	sl, [sp]
 8004b28:	aa03      	add	r2, sp, #12
 8004b2a:	f7ff fee1 	bl	80048f0 <_printf_common>
 8004b2e:	3001      	adds	r0, #1
 8004b30:	d14a      	bne.n	8004bc8 <_printf_i+0x1f4>
 8004b32:	f04f 30ff 	mov.w	r0, #4294967295
 8004b36:	b004      	add	sp, #16
 8004b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b3c:	6823      	ldr	r3, [r4, #0]
 8004b3e:	f043 0320 	orr.w	r3, r3, #32
 8004b42:	6023      	str	r3, [r4, #0]
 8004b44:	2778      	movs	r7, #120	@ 0x78
 8004b46:	4832      	ldr	r0, [pc, #200]	@ (8004c10 <_printf_i+0x23c>)
 8004b48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b4c:	6823      	ldr	r3, [r4, #0]
 8004b4e:	6831      	ldr	r1, [r6, #0]
 8004b50:	061f      	lsls	r7, r3, #24
 8004b52:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b56:	d402      	bmi.n	8004b5e <_printf_i+0x18a>
 8004b58:	065f      	lsls	r7, r3, #25
 8004b5a:	bf48      	it	mi
 8004b5c:	b2ad      	uxthmi	r5, r5
 8004b5e:	6031      	str	r1, [r6, #0]
 8004b60:	07d9      	lsls	r1, r3, #31
 8004b62:	bf44      	itt	mi
 8004b64:	f043 0320 	orrmi.w	r3, r3, #32
 8004b68:	6023      	strmi	r3, [r4, #0]
 8004b6a:	b11d      	cbz	r5, 8004b74 <_printf_i+0x1a0>
 8004b6c:	2310      	movs	r3, #16
 8004b6e:	e7ab      	b.n	8004ac8 <_printf_i+0xf4>
 8004b70:	4826      	ldr	r0, [pc, #152]	@ (8004c0c <_printf_i+0x238>)
 8004b72:	e7e9      	b.n	8004b48 <_printf_i+0x174>
 8004b74:	6823      	ldr	r3, [r4, #0]
 8004b76:	f023 0320 	bic.w	r3, r3, #32
 8004b7a:	6023      	str	r3, [r4, #0]
 8004b7c:	e7f6      	b.n	8004b6c <_printf_i+0x198>
 8004b7e:	4616      	mov	r6, r2
 8004b80:	e7bd      	b.n	8004afe <_printf_i+0x12a>
 8004b82:	6833      	ldr	r3, [r6, #0]
 8004b84:	6825      	ldr	r5, [r4, #0]
 8004b86:	1d18      	adds	r0, r3, #4
 8004b88:	6961      	ldr	r1, [r4, #20]
 8004b8a:	6030      	str	r0, [r6, #0]
 8004b8c:	062e      	lsls	r6, r5, #24
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	d501      	bpl.n	8004b96 <_printf_i+0x1c2>
 8004b92:	6019      	str	r1, [r3, #0]
 8004b94:	e002      	b.n	8004b9c <_printf_i+0x1c8>
 8004b96:	0668      	lsls	r0, r5, #25
 8004b98:	d5fb      	bpl.n	8004b92 <_printf_i+0x1be>
 8004b9a:	8019      	strh	r1, [r3, #0]
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	4616      	mov	r6, r2
 8004ba0:	6123      	str	r3, [r4, #16]
 8004ba2:	e7bc      	b.n	8004b1e <_printf_i+0x14a>
 8004ba4:	6833      	ldr	r3, [r6, #0]
 8004ba6:	2100      	movs	r1, #0
 8004ba8:	1d1a      	adds	r2, r3, #4
 8004baa:	6032      	str	r2, [r6, #0]
 8004bac:	681e      	ldr	r6, [r3, #0]
 8004bae:	6862      	ldr	r2, [r4, #4]
 8004bb0:	4630      	mov	r0, r6
 8004bb2:	f000 fd1c 	bl	80055ee <memchr>
 8004bb6:	b108      	cbz	r0, 8004bbc <_printf_i+0x1e8>
 8004bb8:	1b80      	subs	r0, r0, r6
 8004bba:	6060      	str	r0, [r4, #4]
 8004bbc:	6863      	ldr	r3, [r4, #4]
 8004bbe:	6123      	str	r3, [r4, #16]
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bc6:	e7aa      	b.n	8004b1e <_printf_i+0x14a>
 8004bc8:	4632      	mov	r2, r6
 8004bca:	4649      	mov	r1, r9
 8004bcc:	4640      	mov	r0, r8
 8004bce:	6923      	ldr	r3, [r4, #16]
 8004bd0:	47d0      	blx	sl
 8004bd2:	3001      	adds	r0, #1
 8004bd4:	d0ad      	beq.n	8004b32 <_printf_i+0x15e>
 8004bd6:	6823      	ldr	r3, [r4, #0]
 8004bd8:	079b      	lsls	r3, r3, #30
 8004bda:	d413      	bmi.n	8004c04 <_printf_i+0x230>
 8004bdc:	68e0      	ldr	r0, [r4, #12]
 8004bde:	9b03      	ldr	r3, [sp, #12]
 8004be0:	4298      	cmp	r0, r3
 8004be2:	bfb8      	it	lt
 8004be4:	4618      	movlt	r0, r3
 8004be6:	e7a6      	b.n	8004b36 <_printf_i+0x162>
 8004be8:	2301      	movs	r3, #1
 8004bea:	4632      	mov	r2, r6
 8004bec:	4649      	mov	r1, r9
 8004bee:	4640      	mov	r0, r8
 8004bf0:	47d0      	blx	sl
 8004bf2:	3001      	adds	r0, #1
 8004bf4:	d09d      	beq.n	8004b32 <_printf_i+0x15e>
 8004bf6:	3501      	adds	r5, #1
 8004bf8:	68e3      	ldr	r3, [r4, #12]
 8004bfa:	9903      	ldr	r1, [sp, #12]
 8004bfc:	1a5b      	subs	r3, r3, r1
 8004bfe:	42ab      	cmp	r3, r5
 8004c00:	dcf2      	bgt.n	8004be8 <_printf_i+0x214>
 8004c02:	e7eb      	b.n	8004bdc <_printf_i+0x208>
 8004c04:	2500      	movs	r5, #0
 8004c06:	f104 0619 	add.w	r6, r4, #25
 8004c0a:	e7f5      	b.n	8004bf8 <_printf_i+0x224>
 8004c0c:	0800a6d8 	.word	0x0800a6d8
 8004c10:	0800a6e9 	.word	0x0800a6e9

08004c14 <_scanf_float>:
 8004c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c18:	b087      	sub	sp, #28
 8004c1a:	9303      	str	r3, [sp, #12]
 8004c1c:	688b      	ldr	r3, [r1, #8]
 8004c1e:	4617      	mov	r7, r2
 8004c20:	1e5a      	subs	r2, r3, #1
 8004c22:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004c26:	bf82      	ittt	hi
 8004c28:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004c2c:	eb03 0b05 	addhi.w	fp, r3, r5
 8004c30:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004c34:	460a      	mov	r2, r1
 8004c36:	f04f 0500 	mov.w	r5, #0
 8004c3a:	bf88      	it	hi
 8004c3c:	608b      	strhi	r3, [r1, #8]
 8004c3e:	680b      	ldr	r3, [r1, #0]
 8004c40:	4680      	mov	r8, r0
 8004c42:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004c46:	f842 3b1c 	str.w	r3, [r2], #28
 8004c4a:	460c      	mov	r4, r1
 8004c4c:	bf98      	it	ls
 8004c4e:	f04f 0b00 	movls.w	fp, #0
 8004c52:	4616      	mov	r6, r2
 8004c54:	46aa      	mov	sl, r5
 8004c56:	46a9      	mov	r9, r5
 8004c58:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004c5c:	9201      	str	r2, [sp, #4]
 8004c5e:	9502      	str	r5, [sp, #8]
 8004c60:	68a2      	ldr	r2, [r4, #8]
 8004c62:	b152      	cbz	r2, 8004c7a <_scanf_float+0x66>
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	2b4e      	cmp	r3, #78	@ 0x4e
 8004c6a:	d865      	bhi.n	8004d38 <_scanf_float+0x124>
 8004c6c:	2b40      	cmp	r3, #64	@ 0x40
 8004c6e:	d83d      	bhi.n	8004cec <_scanf_float+0xd8>
 8004c70:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004c74:	b2c8      	uxtb	r0, r1
 8004c76:	280e      	cmp	r0, #14
 8004c78:	d93b      	bls.n	8004cf2 <_scanf_float+0xde>
 8004c7a:	f1b9 0f00 	cmp.w	r9, #0
 8004c7e:	d003      	beq.n	8004c88 <_scanf_float+0x74>
 8004c80:	6823      	ldr	r3, [r4, #0]
 8004c82:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c86:	6023      	str	r3, [r4, #0]
 8004c88:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c8c:	f1ba 0f01 	cmp.w	sl, #1
 8004c90:	f200 8118 	bhi.w	8004ec4 <_scanf_float+0x2b0>
 8004c94:	9b01      	ldr	r3, [sp, #4]
 8004c96:	429e      	cmp	r6, r3
 8004c98:	f200 8109 	bhi.w	8004eae <_scanf_float+0x29a>
 8004c9c:	2001      	movs	r0, #1
 8004c9e:	b007      	add	sp, #28
 8004ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ca4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004ca8:	2a0d      	cmp	r2, #13
 8004caa:	d8e6      	bhi.n	8004c7a <_scanf_float+0x66>
 8004cac:	a101      	add	r1, pc, #4	@ (adr r1, 8004cb4 <_scanf_float+0xa0>)
 8004cae:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004cb2:	bf00      	nop
 8004cb4:	08004dfb 	.word	0x08004dfb
 8004cb8:	08004c7b 	.word	0x08004c7b
 8004cbc:	08004c7b 	.word	0x08004c7b
 8004cc0:	08004c7b 	.word	0x08004c7b
 8004cc4:	08004e5b 	.word	0x08004e5b
 8004cc8:	08004e33 	.word	0x08004e33
 8004ccc:	08004c7b 	.word	0x08004c7b
 8004cd0:	08004c7b 	.word	0x08004c7b
 8004cd4:	08004e09 	.word	0x08004e09
 8004cd8:	08004c7b 	.word	0x08004c7b
 8004cdc:	08004c7b 	.word	0x08004c7b
 8004ce0:	08004c7b 	.word	0x08004c7b
 8004ce4:	08004c7b 	.word	0x08004c7b
 8004ce8:	08004dc1 	.word	0x08004dc1
 8004cec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004cf0:	e7da      	b.n	8004ca8 <_scanf_float+0x94>
 8004cf2:	290e      	cmp	r1, #14
 8004cf4:	d8c1      	bhi.n	8004c7a <_scanf_float+0x66>
 8004cf6:	a001      	add	r0, pc, #4	@ (adr r0, 8004cfc <_scanf_float+0xe8>)
 8004cf8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004cfc:	08004db1 	.word	0x08004db1
 8004d00:	08004c7b 	.word	0x08004c7b
 8004d04:	08004db1 	.word	0x08004db1
 8004d08:	08004e47 	.word	0x08004e47
 8004d0c:	08004c7b 	.word	0x08004c7b
 8004d10:	08004d59 	.word	0x08004d59
 8004d14:	08004d97 	.word	0x08004d97
 8004d18:	08004d97 	.word	0x08004d97
 8004d1c:	08004d97 	.word	0x08004d97
 8004d20:	08004d97 	.word	0x08004d97
 8004d24:	08004d97 	.word	0x08004d97
 8004d28:	08004d97 	.word	0x08004d97
 8004d2c:	08004d97 	.word	0x08004d97
 8004d30:	08004d97 	.word	0x08004d97
 8004d34:	08004d97 	.word	0x08004d97
 8004d38:	2b6e      	cmp	r3, #110	@ 0x6e
 8004d3a:	d809      	bhi.n	8004d50 <_scanf_float+0x13c>
 8004d3c:	2b60      	cmp	r3, #96	@ 0x60
 8004d3e:	d8b1      	bhi.n	8004ca4 <_scanf_float+0x90>
 8004d40:	2b54      	cmp	r3, #84	@ 0x54
 8004d42:	d07b      	beq.n	8004e3c <_scanf_float+0x228>
 8004d44:	2b59      	cmp	r3, #89	@ 0x59
 8004d46:	d198      	bne.n	8004c7a <_scanf_float+0x66>
 8004d48:	2d07      	cmp	r5, #7
 8004d4a:	d196      	bne.n	8004c7a <_scanf_float+0x66>
 8004d4c:	2508      	movs	r5, #8
 8004d4e:	e02c      	b.n	8004daa <_scanf_float+0x196>
 8004d50:	2b74      	cmp	r3, #116	@ 0x74
 8004d52:	d073      	beq.n	8004e3c <_scanf_float+0x228>
 8004d54:	2b79      	cmp	r3, #121	@ 0x79
 8004d56:	e7f6      	b.n	8004d46 <_scanf_float+0x132>
 8004d58:	6821      	ldr	r1, [r4, #0]
 8004d5a:	05c8      	lsls	r0, r1, #23
 8004d5c:	d51b      	bpl.n	8004d96 <_scanf_float+0x182>
 8004d5e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004d62:	6021      	str	r1, [r4, #0]
 8004d64:	f109 0901 	add.w	r9, r9, #1
 8004d68:	f1bb 0f00 	cmp.w	fp, #0
 8004d6c:	d003      	beq.n	8004d76 <_scanf_float+0x162>
 8004d6e:	3201      	adds	r2, #1
 8004d70:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d74:	60a2      	str	r2, [r4, #8]
 8004d76:	68a3      	ldr	r3, [r4, #8]
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	60a3      	str	r3, [r4, #8]
 8004d7c:	6923      	ldr	r3, [r4, #16]
 8004d7e:	3301      	adds	r3, #1
 8004d80:	6123      	str	r3, [r4, #16]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	3b01      	subs	r3, #1
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	607b      	str	r3, [r7, #4]
 8004d8a:	f340 8087 	ble.w	8004e9c <_scanf_float+0x288>
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	3301      	adds	r3, #1
 8004d92:	603b      	str	r3, [r7, #0]
 8004d94:	e764      	b.n	8004c60 <_scanf_float+0x4c>
 8004d96:	eb1a 0105 	adds.w	r1, sl, r5
 8004d9a:	f47f af6e 	bne.w	8004c7a <_scanf_float+0x66>
 8004d9e:	460d      	mov	r5, r1
 8004da0:	468a      	mov	sl, r1
 8004da2:	6822      	ldr	r2, [r4, #0]
 8004da4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004da8:	6022      	str	r2, [r4, #0]
 8004daa:	f806 3b01 	strb.w	r3, [r6], #1
 8004dae:	e7e2      	b.n	8004d76 <_scanf_float+0x162>
 8004db0:	6822      	ldr	r2, [r4, #0]
 8004db2:	0610      	lsls	r0, r2, #24
 8004db4:	f57f af61 	bpl.w	8004c7a <_scanf_float+0x66>
 8004db8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004dbc:	6022      	str	r2, [r4, #0]
 8004dbe:	e7f4      	b.n	8004daa <_scanf_float+0x196>
 8004dc0:	f1ba 0f00 	cmp.w	sl, #0
 8004dc4:	d10e      	bne.n	8004de4 <_scanf_float+0x1d0>
 8004dc6:	f1b9 0f00 	cmp.w	r9, #0
 8004dca:	d10e      	bne.n	8004dea <_scanf_float+0x1d6>
 8004dcc:	6822      	ldr	r2, [r4, #0]
 8004dce:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004dd2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004dd6:	d108      	bne.n	8004dea <_scanf_float+0x1d6>
 8004dd8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004ddc:	f04f 0a01 	mov.w	sl, #1
 8004de0:	6022      	str	r2, [r4, #0]
 8004de2:	e7e2      	b.n	8004daa <_scanf_float+0x196>
 8004de4:	f1ba 0f02 	cmp.w	sl, #2
 8004de8:	d055      	beq.n	8004e96 <_scanf_float+0x282>
 8004dea:	2d01      	cmp	r5, #1
 8004dec:	d002      	beq.n	8004df4 <_scanf_float+0x1e0>
 8004dee:	2d04      	cmp	r5, #4
 8004df0:	f47f af43 	bne.w	8004c7a <_scanf_float+0x66>
 8004df4:	3501      	adds	r5, #1
 8004df6:	b2ed      	uxtb	r5, r5
 8004df8:	e7d7      	b.n	8004daa <_scanf_float+0x196>
 8004dfa:	f1ba 0f01 	cmp.w	sl, #1
 8004dfe:	f47f af3c 	bne.w	8004c7a <_scanf_float+0x66>
 8004e02:	f04f 0a02 	mov.w	sl, #2
 8004e06:	e7d0      	b.n	8004daa <_scanf_float+0x196>
 8004e08:	b97d      	cbnz	r5, 8004e2a <_scanf_float+0x216>
 8004e0a:	f1b9 0f00 	cmp.w	r9, #0
 8004e0e:	f47f af37 	bne.w	8004c80 <_scanf_float+0x6c>
 8004e12:	6822      	ldr	r2, [r4, #0]
 8004e14:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004e18:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004e1c:	f040 8103 	bne.w	8005026 <_scanf_float+0x412>
 8004e20:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004e24:	2501      	movs	r5, #1
 8004e26:	6022      	str	r2, [r4, #0]
 8004e28:	e7bf      	b.n	8004daa <_scanf_float+0x196>
 8004e2a:	2d03      	cmp	r5, #3
 8004e2c:	d0e2      	beq.n	8004df4 <_scanf_float+0x1e0>
 8004e2e:	2d05      	cmp	r5, #5
 8004e30:	e7de      	b.n	8004df0 <_scanf_float+0x1dc>
 8004e32:	2d02      	cmp	r5, #2
 8004e34:	f47f af21 	bne.w	8004c7a <_scanf_float+0x66>
 8004e38:	2503      	movs	r5, #3
 8004e3a:	e7b6      	b.n	8004daa <_scanf_float+0x196>
 8004e3c:	2d06      	cmp	r5, #6
 8004e3e:	f47f af1c 	bne.w	8004c7a <_scanf_float+0x66>
 8004e42:	2507      	movs	r5, #7
 8004e44:	e7b1      	b.n	8004daa <_scanf_float+0x196>
 8004e46:	6822      	ldr	r2, [r4, #0]
 8004e48:	0591      	lsls	r1, r2, #22
 8004e4a:	f57f af16 	bpl.w	8004c7a <_scanf_float+0x66>
 8004e4e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004e52:	6022      	str	r2, [r4, #0]
 8004e54:	f8cd 9008 	str.w	r9, [sp, #8]
 8004e58:	e7a7      	b.n	8004daa <_scanf_float+0x196>
 8004e5a:	6822      	ldr	r2, [r4, #0]
 8004e5c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004e60:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004e64:	d006      	beq.n	8004e74 <_scanf_float+0x260>
 8004e66:	0550      	lsls	r0, r2, #21
 8004e68:	f57f af07 	bpl.w	8004c7a <_scanf_float+0x66>
 8004e6c:	f1b9 0f00 	cmp.w	r9, #0
 8004e70:	f000 80d9 	beq.w	8005026 <_scanf_float+0x412>
 8004e74:	0591      	lsls	r1, r2, #22
 8004e76:	bf58      	it	pl
 8004e78:	9902      	ldrpl	r1, [sp, #8]
 8004e7a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004e7e:	bf58      	it	pl
 8004e80:	eba9 0101 	subpl.w	r1, r9, r1
 8004e84:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004e88:	f04f 0900 	mov.w	r9, #0
 8004e8c:	bf58      	it	pl
 8004e8e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004e92:	6022      	str	r2, [r4, #0]
 8004e94:	e789      	b.n	8004daa <_scanf_float+0x196>
 8004e96:	f04f 0a03 	mov.w	sl, #3
 8004e9a:	e786      	b.n	8004daa <_scanf_float+0x196>
 8004e9c:	4639      	mov	r1, r7
 8004e9e:	4640      	mov	r0, r8
 8004ea0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004ea4:	4798      	blx	r3
 8004ea6:	2800      	cmp	r0, #0
 8004ea8:	f43f aeda 	beq.w	8004c60 <_scanf_float+0x4c>
 8004eac:	e6e5      	b.n	8004c7a <_scanf_float+0x66>
 8004eae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004eb2:	463a      	mov	r2, r7
 8004eb4:	4640      	mov	r0, r8
 8004eb6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004eba:	4798      	blx	r3
 8004ebc:	6923      	ldr	r3, [r4, #16]
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	6123      	str	r3, [r4, #16]
 8004ec2:	e6e7      	b.n	8004c94 <_scanf_float+0x80>
 8004ec4:	1e6b      	subs	r3, r5, #1
 8004ec6:	2b06      	cmp	r3, #6
 8004ec8:	d824      	bhi.n	8004f14 <_scanf_float+0x300>
 8004eca:	2d02      	cmp	r5, #2
 8004ecc:	d836      	bhi.n	8004f3c <_scanf_float+0x328>
 8004ece:	9b01      	ldr	r3, [sp, #4]
 8004ed0:	429e      	cmp	r6, r3
 8004ed2:	f67f aee3 	bls.w	8004c9c <_scanf_float+0x88>
 8004ed6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004eda:	463a      	mov	r2, r7
 8004edc:	4640      	mov	r0, r8
 8004ede:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ee2:	4798      	blx	r3
 8004ee4:	6923      	ldr	r3, [r4, #16]
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	6123      	str	r3, [r4, #16]
 8004eea:	e7f0      	b.n	8004ece <_scanf_float+0x2ba>
 8004eec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004ef0:	463a      	mov	r2, r7
 8004ef2:	4640      	mov	r0, r8
 8004ef4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004ef8:	4798      	blx	r3
 8004efa:	6923      	ldr	r3, [r4, #16]
 8004efc:	3b01      	subs	r3, #1
 8004efe:	6123      	str	r3, [r4, #16]
 8004f00:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f04:	fa5f fa8a 	uxtb.w	sl, sl
 8004f08:	f1ba 0f02 	cmp.w	sl, #2
 8004f0c:	d1ee      	bne.n	8004eec <_scanf_float+0x2d8>
 8004f0e:	3d03      	subs	r5, #3
 8004f10:	b2ed      	uxtb	r5, r5
 8004f12:	1b76      	subs	r6, r6, r5
 8004f14:	6823      	ldr	r3, [r4, #0]
 8004f16:	05da      	lsls	r2, r3, #23
 8004f18:	d530      	bpl.n	8004f7c <_scanf_float+0x368>
 8004f1a:	055b      	lsls	r3, r3, #21
 8004f1c:	d511      	bpl.n	8004f42 <_scanf_float+0x32e>
 8004f1e:	9b01      	ldr	r3, [sp, #4]
 8004f20:	429e      	cmp	r6, r3
 8004f22:	f67f aebb 	bls.w	8004c9c <_scanf_float+0x88>
 8004f26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f2a:	463a      	mov	r2, r7
 8004f2c:	4640      	mov	r0, r8
 8004f2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f32:	4798      	blx	r3
 8004f34:	6923      	ldr	r3, [r4, #16]
 8004f36:	3b01      	subs	r3, #1
 8004f38:	6123      	str	r3, [r4, #16]
 8004f3a:	e7f0      	b.n	8004f1e <_scanf_float+0x30a>
 8004f3c:	46aa      	mov	sl, r5
 8004f3e:	46b3      	mov	fp, r6
 8004f40:	e7de      	b.n	8004f00 <_scanf_float+0x2ec>
 8004f42:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004f46:	6923      	ldr	r3, [r4, #16]
 8004f48:	2965      	cmp	r1, #101	@ 0x65
 8004f4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f4e:	f106 35ff 	add.w	r5, r6, #4294967295
 8004f52:	6123      	str	r3, [r4, #16]
 8004f54:	d00c      	beq.n	8004f70 <_scanf_float+0x35c>
 8004f56:	2945      	cmp	r1, #69	@ 0x45
 8004f58:	d00a      	beq.n	8004f70 <_scanf_float+0x35c>
 8004f5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f5e:	463a      	mov	r2, r7
 8004f60:	4640      	mov	r0, r8
 8004f62:	4798      	blx	r3
 8004f64:	6923      	ldr	r3, [r4, #16]
 8004f66:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	1eb5      	subs	r5, r6, #2
 8004f6e:	6123      	str	r3, [r4, #16]
 8004f70:	463a      	mov	r2, r7
 8004f72:	4640      	mov	r0, r8
 8004f74:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004f78:	4798      	blx	r3
 8004f7a:	462e      	mov	r6, r5
 8004f7c:	6822      	ldr	r2, [r4, #0]
 8004f7e:	f012 0210 	ands.w	r2, r2, #16
 8004f82:	d001      	beq.n	8004f88 <_scanf_float+0x374>
 8004f84:	2000      	movs	r0, #0
 8004f86:	e68a      	b.n	8004c9e <_scanf_float+0x8a>
 8004f88:	7032      	strb	r2, [r6, #0]
 8004f8a:	6823      	ldr	r3, [r4, #0]
 8004f8c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f94:	d11c      	bne.n	8004fd0 <_scanf_float+0x3bc>
 8004f96:	9b02      	ldr	r3, [sp, #8]
 8004f98:	454b      	cmp	r3, r9
 8004f9a:	eba3 0209 	sub.w	r2, r3, r9
 8004f9e:	d123      	bne.n	8004fe8 <_scanf_float+0x3d4>
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	4640      	mov	r0, r8
 8004fa4:	9901      	ldr	r1, [sp, #4]
 8004fa6:	f002 fd33 	bl	8007a10 <_strtod_r>
 8004faa:	9b03      	ldr	r3, [sp, #12]
 8004fac:	6825      	ldr	r5, [r4, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f015 0f02 	tst.w	r5, #2
 8004fb4:	4606      	mov	r6, r0
 8004fb6:	460f      	mov	r7, r1
 8004fb8:	f103 0204 	add.w	r2, r3, #4
 8004fbc:	d01f      	beq.n	8004ffe <_scanf_float+0x3ea>
 8004fbe:	9903      	ldr	r1, [sp, #12]
 8004fc0:	600a      	str	r2, [r1, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	e9c3 6700 	strd	r6, r7, [r3]
 8004fc8:	68e3      	ldr	r3, [r4, #12]
 8004fca:	3301      	adds	r3, #1
 8004fcc:	60e3      	str	r3, [r4, #12]
 8004fce:	e7d9      	b.n	8004f84 <_scanf_float+0x370>
 8004fd0:	9b04      	ldr	r3, [sp, #16]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d0e4      	beq.n	8004fa0 <_scanf_float+0x38c>
 8004fd6:	9905      	ldr	r1, [sp, #20]
 8004fd8:	230a      	movs	r3, #10
 8004fda:	4640      	mov	r0, r8
 8004fdc:	3101      	adds	r1, #1
 8004fde:	f002 fd97 	bl	8007b10 <_strtol_r>
 8004fe2:	9b04      	ldr	r3, [sp, #16]
 8004fe4:	9e05      	ldr	r6, [sp, #20]
 8004fe6:	1ac2      	subs	r2, r0, r3
 8004fe8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004fec:	429e      	cmp	r6, r3
 8004fee:	bf28      	it	cs
 8004ff0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004ff4:	4630      	mov	r0, r6
 8004ff6:	490d      	ldr	r1, [pc, #52]	@ (800502c <_scanf_float+0x418>)
 8004ff8:	f000 f982 	bl	8005300 <siprintf>
 8004ffc:	e7d0      	b.n	8004fa0 <_scanf_float+0x38c>
 8004ffe:	076d      	lsls	r5, r5, #29
 8005000:	d4dd      	bmi.n	8004fbe <_scanf_float+0x3aa>
 8005002:	9d03      	ldr	r5, [sp, #12]
 8005004:	602a      	str	r2, [r5, #0]
 8005006:	681d      	ldr	r5, [r3, #0]
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	f7fb fcfe 	bl	8000a0c <__aeabi_dcmpun>
 8005010:	b120      	cbz	r0, 800501c <_scanf_float+0x408>
 8005012:	4807      	ldr	r0, [pc, #28]	@ (8005030 <_scanf_float+0x41c>)
 8005014:	f000 fb08 	bl	8005628 <nanf>
 8005018:	6028      	str	r0, [r5, #0]
 800501a:	e7d5      	b.n	8004fc8 <_scanf_float+0x3b4>
 800501c:	4630      	mov	r0, r6
 800501e:	4639      	mov	r1, r7
 8005020:	f7fb fd52 	bl	8000ac8 <__aeabi_d2f>
 8005024:	e7f8      	b.n	8005018 <_scanf_float+0x404>
 8005026:	f04f 0900 	mov.w	r9, #0
 800502a:	e62d      	b.n	8004c88 <_scanf_float+0x74>
 800502c:	0800a6fa 	.word	0x0800a6fa
 8005030:	0800aa95 	.word	0x0800aa95

08005034 <std>:
 8005034:	2300      	movs	r3, #0
 8005036:	b510      	push	{r4, lr}
 8005038:	4604      	mov	r4, r0
 800503a:	e9c0 3300 	strd	r3, r3, [r0]
 800503e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005042:	6083      	str	r3, [r0, #8]
 8005044:	8181      	strh	r1, [r0, #12]
 8005046:	6643      	str	r3, [r0, #100]	@ 0x64
 8005048:	81c2      	strh	r2, [r0, #14]
 800504a:	6183      	str	r3, [r0, #24]
 800504c:	4619      	mov	r1, r3
 800504e:	2208      	movs	r2, #8
 8005050:	305c      	adds	r0, #92	@ 0x5c
 8005052:	f000 fa4d 	bl	80054f0 <memset>
 8005056:	4b0d      	ldr	r3, [pc, #52]	@ (800508c <std+0x58>)
 8005058:	6224      	str	r4, [r4, #32]
 800505a:	6263      	str	r3, [r4, #36]	@ 0x24
 800505c:	4b0c      	ldr	r3, [pc, #48]	@ (8005090 <std+0x5c>)
 800505e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005060:	4b0c      	ldr	r3, [pc, #48]	@ (8005094 <std+0x60>)
 8005062:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005064:	4b0c      	ldr	r3, [pc, #48]	@ (8005098 <std+0x64>)
 8005066:	6323      	str	r3, [r4, #48]	@ 0x30
 8005068:	4b0c      	ldr	r3, [pc, #48]	@ (800509c <std+0x68>)
 800506a:	429c      	cmp	r4, r3
 800506c:	d006      	beq.n	800507c <std+0x48>
 800506e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005072:	4294      	cmp	r4, r2
 8005074:	d002      	beq.n	800507c <std+0x48>
 8005076:	33d0      	adds	r3, #208	@ 0xd0
 8005078:	429c      	cmp	r4, r3
 800507a:	d105      	bne.n	8005088 <std+0x54>
 800507c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005084:	f000 bab0 	b.w	80055e8 <__retarget_lock_init_recursive>
 8005088:	bd10      	pop	{r4, pc}
 800508a:	bf00      	nop
 800508c:	08005341 	.word	0x08005341
 8005090:	08005363 	.word	0x08005363
 8005094:	0800539b 	.word	0x0800539b
 8005098:	080053bf 	.word	0x080053bf
 800509c:	2000437c 	.word	0x2000437c

080050a0 <stdio_exit_handler>:
 80050a0:	4a02      	ldr	r2, [pc, #8]	@ (80050ac <stdio_exit_handler+0xc>)
 80050a2:	4903      	ldr	r1, [pc, #12]	@ (80050b0 <stdio_exit_handler+0x10>)
 80050a4:	4803      	ldr	r0, [pc, #12]	@ (80050b4 <stdio_exit_handler+0x14>)
 80050a6:	f000 b869 	b.w	800517c <_fwalk_sglue>
 80050aa:	bf00      	nop
 80050ac:	20000030 	.word	0x20000030
 80050b0:	08008145 	.word	0x08008145
 80050b4:	20000040 	.word	0x20000040

080050b8 <cleanup_stdio>:
 80050b8:	6841      	ldr	r1, [r0, #4]
 80050ba:	4b0c      	ldr	r3, [pc, #48]	@ (80050ec <cleanup_stdio+0x34>)
 80050bc:	b510      	push	{r4, lr}
 80050be:	4299      	cmp	r1, r3
 80050c0:	4604      	mov	r4, r0
 80050c2:	d001      	beq.n	80050c8 <cleanup_stdio+0x10>
 80050c4:	f003 f83e 	bl	8008144 <_fflush_r>
 80050c8:	68a1      	ldr	r1, [r4, #8]
 80050ca:	4b09      	ldr	r3, [pc, #36]	@ (80050f0 <cleanup_stdio+0x38>)
 80050cc:	4299      	cmp	r1, r3
 80050ce:	d002      	beq.n	80050d6 <cleanup_stdio+0x1e>
 80050d0:	4620      	mov	r0, r4
 80050d2:	f003 f837 	bl	8008144 <_fflush_r>
 80050d6:	68e1      	ldr	r1, [r4, #12]
 80050d8:	4b06      	ldr	r3, [pc, #24]	@ (80050f4 <cleanup_stdio+0x3c>)
 80050da:	4299      	cmp	r1, r3
 80050dc:	d004      	beq.n	80050e8 <cleanup_stdio+0x30>
 80050de:	4620      	mov	r0, r4
 80050e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050e4:	f003 b82e 	b.w	8008144 <_fflush_r>
 80050e8:	bd10      	pop	{r4, pc}
 80050ea:	bf00      	nop
 80050ec:	2000437c 	.word	0x2000437c
 80050f0:	200043e4 	.word	0x200043e4
 80050f4:	2000444c 	.word	0x2000444c

080050f8 <global_stdio_init.part.0>:
 80050f8:	b510      	push	{r4, lr}
 80050fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005128 <global_stdio_init.part.0+0x30>)
 80050fc:	4c0b      	ldr	r4, [pc, #44]	@ (800512c <global_stdio_init.part.0+0x34>)
 80050fe:	4a0c      	ldr	r2, [pc, #48]	@ (8005130 <global_stdio_init.part.0+0x38>)
 8005100:	4620      	mov	r0, r4
 8005102:	601a      	str	r2, [r3, #0]
 8005104:	2104      	movs	r1, #4
 8005106:	2200      	movs	r2, #0
 8005108:	f7ff ff94 	bl	8005034 <std>
 800510c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005110:	2201      	movs	r2, #1
 8005112:	2109      	movs	r1, #9
 8005114:	f7ff ff8e 	bl	8005034 <std>
 8005118:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800511c:	2202      	movs	r2, #2
 800511e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005122:	2112      	movs	r1, #18
 8005124:	f7ff bf86 	b.w	8005034 <std>
 8005128:	200044b4 	.word	0x200044b4
 800512c:	2000437c 	.word	0x2000437c
 8005130:	080050a1 	.word	0x080050a1

08005134 <__sfp_lock_acquire>:
 8005134:	4801      	ldr	r0, [pc, #4]	@ (800513c <__sfp_lock_acquire+0x8>)
 8005136:	f000 ba58 	b.w	80055ea <__retarget_lock_acquire_recursive>
 800513a:	bf00      	nop
 800513c:	200044bd 	.word	0x200044bd

08005140 <__sfp_lock_release>:
 8005140:	4801      	ldr	r0, [pc, #4]	@ (8005148 <__sfp_lock_release+0x8>)
 8005142:	f000 ba53 	b.w	80055ec <__retarget_lock_release_recursive>
 8005146:	bf00      	nop
 8005148:	200044bd 	.word	0x200044bd

0800514c <__sinit>:
 800514c:	b510      	push	{r4, lr}
 800514e:	4604      	mov	r4, r0
 8005150:	f7ff fff0 	bl	8005134 <__sfp_lock_acquire>
 8005154:	6a23      	ldr	r3, [r4, #32]
 8005156:	b11b      	cbz	r3, 8005160 <__sinit+0x14>
 8005158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800515c:	f7ff bff0 	b.w	8005140 <__sfp_lock_release>
 8005160:	4b04      	ldr	r3, [pc, #16]	@ (8005174 <__sinit+0x28>)
 8005162:	6223      	str	r3, [r4, #32]
 8005164:	4b04      	ldr	r3, [pc, #16]	@ (8005178 <__sinit+0x2c>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1f5      	bne.n	8005158 <__sinit+0xc>
 800516c:	f7ff ffc4 	bl	80050f8 <global_stdio_init.part.0>
 8005170:	e7f2      	b.n	8005158 <__sinit+0xc>
 8005172:	bf00      	nop
 8005174:	080050b9 	.word	0x080050b9
 8005178:	200044b4 	.word	0x200044b4

0800517c <_fwalk_sglue>:
 800517c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005180:	4607      	mov	r7, r0
 8005182:	4688      	mov	r8, r1
 8005184:	4614      	mov	r4, r2
 8005186:	2600      	movs	r6, #0
 8005188:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800518c:	f1b9 0901 	subs.w	r9, r9, #1
 8005190:	d505      	bpl.n	800519e <_fwalk_sglue+0x22>
 8005192:	6824      	ldr	r4, [r4, #0]
 8005194:	2c00      	cmp	r4, #0
 8005196:	d1f7      	bne.n	8005188 <_fwalk_sglue+0xc>
 8005198:	4630      	mov	r0, r6
 800519a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800519e:	89ab      	ldrh	r3, [r5, #12]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d907      	bls.n	80051b4 <_fwalk_sglue+0x38>
 80051a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051a8:	3301      	adds	r3, #1
 80051aa:	d003      	beq.n	80051b4 <_fwalk_sglue+0x38>
 80051ac:	4629      	mov	r1, r5
 80051ae:	4638      	mov	r0, r7
 80051b0:	47c0      	blx	r8
 80051b2:	4306      	orrs	r6, r0
 80051b4:	3568      	adds	r5, #104	@ 0x68
 80051b6:	e7e9      	b.n	800518c <_fwalk_sglue+0x10>

080051b8 <iprintf>:
 80051b8:	b40f      	push	{r0, r1, r2, r3}
 80051ba:	b507      	push	{r0, r1, r2, lr}
 80051bc:	4906      	ldr	r1, [pc, #24]	@ (80051d8 <iprintf+0x20>)
 80051be:	ab04      	add	r3, sp, #16
 80051c0:	6808      	ldr	r0, [r1, #0]
 80051c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80051c6:	6881      	ldr	r1, [r0, #8]
 80051c8:	9301      	str	r3, [sp, #4]
 80051ca:	f002 fe23 	bl	8007e14 <_vfiprintf_r>
 80051ce:	b003      	add	sp, #12
 80051d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80051d4:	b004      	add	sp, #16
 80051d6:	4770      	bx	lr
 80051d8:	2000003c 	.word	0x2000003c

080051dc <_puts_r>:
 80051dc:	6a03      	ldr	r3, [r0, #32]
 80051de:	b570      	push	{r4, r5, r6, lr}
 80051e0:	4605      	mov	r5, r0
 80051e2:	460e      	mov	r6, r1
 80051e4:	6884      	ldr	r4, [r0, #8]
 80051e6:	b90b      	cbnz	r3, 80051ec <_puts_r+0x10>
 80051e8:	f7ff ffb0 	bl	800514c <__sinit>
 80051ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80051ee:	07db      	lsls	r3, r3, #31
 80051f0:	d405      	bmi.n	80051fe <_puts_r+0x22>
 80051f2:	89a3      	ldrh	r3, [r4, #12]
 80051f4:	0598      	lsls	r0, r3, #22
 80051f6:	d402      	bmi.n	80051fe <_puts_r+0x22>
 80051f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80051fa:	f000 f9f6 	bl	80055ea <__retarget_lock_acquire_recursive>
 80051fe:	89a3      	ldrh	r3, [r4, #12]
 8005200:	0719      	lsls	r1, r3, #28
 8005202:	d502      	bpl.n	800520a <_puts_r+0x2e>
 8005204:	6923      	ldr	r3, [r4, #16]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d135      	bne.n	8005276 <_puts_r+0x9a>
 800520a:	4621      	mov	r1, r4
 800520c:	4628      	mov	r0, r5
 800520e:	f000 f919 	bl	8005444 <__swsetup_r>
 8005212:	b380      	cbz	r0, 8005276 <_puts_r+0x9a>
 8005214:	f04f 35ff 	mov.w	r5, #4294967295
 8005218:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800521a:	07da      	lsls	r2, r3, #31
 800521c:	d405      	bmi.n	800522a <_puts_r+0x4e>
 800521e:	89a3      	ldrh	r3, [r4, #12]
 8005220:	059b      	lsls	r3, r3, #22
 8005222:	d402      	bmi.n	800522a <_puts_r+0x4e>
 8005224:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005226:	f000 f9e1 	bl	80055ec <__retarget_lock_release_recursive>
 800522a:	4628      	mov	r0, r5
 800522c:	bd70      	pop	{r4, r5, r6, pc}
 800522e:	2b00      	cmp	r3, #0
 8005230:	da04      	bge.n	800523c <_puts_r+0x60>
 8005232:	69a2      	ldr	r2, [r4, #24]
 8005234:	429a      	cmp	r2, r3
 8005236:	dc17      	bgt.n	8005268 <_puts_r+0x8c>
 8005238:	290a      	cmp	r1, #10
 800523a:	d015      	beq.n	8005268 <_puts_r+0x8c>
 800523c:	6823      	ldr	r3, [r4, #0]
 800523e:	1c5a      	adds	r2, r3, #1
 8005240:	6022      	str	r2, [r4, #0]
 8005242:	7019      	strb	r1, [r3, #0]
 8005244:	68a3      	ldr	r3, [r4, #8]
 8005246:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800524a:	3b01      	subs	r3, #1
 800524c:	60a3      	str	r3, [r4, #8]
 800524e:	2900      	cmp	r1, #0
 8005250:	d1ed      	bne.n	800522e <_puts_r+0x52>
 8005252:	2b00      	cmp	r3, #0
 8005254:	da11      	bge.n	800527a <_puts_r+0x9e>
 8005256:	4622      	mov	r2, r4
 8005258:	210a      	movs	r1, #10
 800525a:	4628      	mov	r0, r5
 800525c:	f000 f8b3 	bl	80053c6 <__swbuf_r>
 8005260:	3001      	adds	r0, #1
 8005262:	d0d7      	beq.n	8005214 <_puts_r+0x38>
 8005264:	250a      	movs	r5, #10
 8005266:	e7d7      	b.n	8005218 <_puts_r+0x3c>
 8005268:	4622      	mov	r2, r4
 800526a:	4628      	mov	r0, r5
 800526c:	f000 f8ab 	bl	80053c6 <__swbuf_r>
 8005270:	3001      	adds	r0, #1
 8005272:	d1e7      	bne.n	8005244 <_puts_r+0x68>
 8005274:	e7ce      	b.n	8005214 <_puts_r+0x38>
 8005276:	3e01      	subs	r6, #1
 8005278:	e7e4      	b.n	8005244 <_puts_r+0x68>
 800527a:	6823      	ldr	r3, [r4, #0]
 800527c:	1c5a      	adds	r2, r3, #1
 800527e:	6022      	str	r2, [r4, #0]
 8005280:	220a      	movs	r2, #10
 8005282:	701a      	strb	r2, [r3, #0]
 8005284:	e7ee      	b.n	8005264 <_puts_r+0x88>
	...

08005288 <puts>:
 8005288:	4b02      	ldr	r3, [pc, #8]	@ (8005294 <puts+0xc>)
 800528a:	4601      	mov	r1, r0
 800528c:	6818      	ldr	r0, [r3, #0]
 800528e:	f7ff bfa5 	b.w	80051dc <_puts_r>
 8005292:	bf00      	nop
 8005294:	2000003c 	.word	0x2000003c

08005298 <sniprintf>:
 8005298:	b40c      	push	{r2, r3}
 800529a:	b530      	push	{r4, r5, lr}
 800529c:	4b17      	ldr	r3, [pc, #92]	@ (80052fc <sniprintf+0x64>)
 800529e:	1e0c      	subs	r4, r1, #0
 80052a0:	681d      	ldr	r5, [r3, #0]
 80052a2:	b09d      	sub	sp, #116	@ 0x74
 80052a4:	da08      	bge.n	80052b8 <sniprintf+0x20>
 80052a6:	238b      	movs	r3, #139	@ 0x8b
 80052a8:	f04f 30ff 	mov.w	r0, #4294967295
 80052ac:	602b      	str	r3, [r5, #0]
 80052ae:	b01d      	add	sp, #116	@ 0x74
 80052b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052b4:	b002      	add	sp, #8
 80052b6:	4770      	bx	lr
 80052b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80052bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80052c0:	bf0c      	ite	eq
 80052c2:	4623      	moveq	r3, r4
 80052c4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80052c8:	9304      	str	r3, [sp, #16]
 80052ca:	9307      	str	r3, [sp, #28]
 80052cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80052d0:	9002      	str	r0, [sp, #8]
 80052d2:	9006      	str	r0, [sp, #24]
 80052d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80052d8:	4628      	mov	r0, r5
 80052da:	ab21      	add	r3, sp, #132	@ 0x84
 80052dc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80052de:	a902      	add	r1, sp, #8
 80052e0:	9301      	str	r3, [sp, #4]
 80052e2:	f002 fc73 	bl	8007bcc <_svfiprintf_r>
 80052e6:	1c43      	adds	r3, r0, #1
 80052e8:	bfbc      	itt	lt
 80052ea:	238b      	movlt	r3, #139	@ 0x8b
 80052ec:	602b      	strlt	r3, [r5, #0]
 80052ee:	2c00      	cmp	r4, #0
 80052f0:	d0dd      	beq.n	80052ae <sniprintf+0x16>
 80052f2:	2200      	movs	r2, #0
 80052f4:	9b02      	ldr	r3, [sp, #8]
 80052f6:	701a      	strb	r2, [r3, #0]
 80052f8:	e7d9      	b.n	80052ae <sniprintf+0x16>
 80052fa:	bf00      	nop
 80052fc:	2000003c 	.word	0x2000003c

08005300 <siprintf>:
 8005300:	b40e      	push	{r1, r2, r3}
 8005302:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005306:	b500      	push	{lr}
 8005308:	b09c      	sub	sp, #112	@ 0x70
 800530a:	ab1d      	add	r3, sp, #116	@ 0x74
 800530c:	9002      	str	r0, [sp, #8]
 800530e:	9006      	str	r0, [sp, #24]
 8005310:	9107      	str	r1, [sp, #28]
 8005312:	9104      	str	r1, [sp, #16]
 8005314:	4808      	ldr	r0, [pc, #32]	@ (8005338 <siprintf+0x38>)
 8005316:	4909      	ldr	r1, [pc, #36]	@ (800533c <siprintf+0x3c>)
 8005318:	f853 2b04 	ldr.w	r2, [r3], #4
 800531c:	9105      	str	r1, [sp, #20]
 800531e:	6800      	ldr	r0, [r0, #0]
 8005320:	a902      	add	r1, sp, #8
 8005322:	9301      	str	r3, [sp, #4]
 8005324:	f002 fc52 	bl	8007bcc <_svfiprintf_r>
 8005328:	2200      	movs	r2, #0
 800532a:	9b02      	ldr	r3, [sp, #8]
 800532c:	701a      	strb	r2, [r3, #0]
 800532e:	b01c      	add	sp, #112	@ 0x70
 8005330:	f85d eb04 	ldr.w	lr, [sp], #4
 8005334:	b003      	add	sp, #12
 8005336:	4770      	bx	lr
 8005338:	2000003c 	.word	0x2000003c
 800533c:	ffff0208 	.word	0xffff0208

08005340 <__sread>:
 8005340:	b510      	push	{r4, lr}
 8005342:	460c      	mov	r4, r1
 8005344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005348:	f000 f900 	bl	800554c <_read_r>
 800534c:	2800      	cmp	r0, #0
 800534e:	bfab      	itete	ge
 8005350:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005352:	89a3      	ldrhlt	r3, [r4, #12]
 8005354:	181b      	addge	r3, r3, r0
 8005356:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800535a:	bfac      	ite	ge
 800535c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800535e:	81a3      	strhlt	r3, [r4, #12]
 8005360:	bd10      	pop	{r4, pc}

08005362 <__swrite>:
 8005362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005366:	461f      	mov	r7, r3
 8005368:	898b      	ldrh	r3, [r1, #12]
 800536a:	4605      	mov	r5, r0
 800536c:	05db      	lsls	r3, r3, #23
 800536e:	460c      	mov	r4, r1
 8005370:	4616      	mov	r6, r2
 8005372:	d505      	bpl.n	8005380 <__swrite+0x1e>
 8005374:	2302      	movs	r3, #2
 8005376:	2200      	movs	r2, #0
 8005378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800537c:	f000 f8d4 	bl	8005528 <_lseek_r>
 8005380:	89a3      	ldrh	r3, [r4, #12]
 8005382:	4632      	mov	r2, r6
 8005384:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005388:	81a3      	strh	r3, [r4, #12]
 800538a:	4628      	mov	r0, r5
 800538c:	463b      	mov	r3, r7
 800538e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005396:	f000 b8eb 	b.w	8005570 <_write_r>

0800539a <__sseek>:
 800539a:	b510      	push	{r4, lr}
 800539c:	460c      	mov	r4, r1
 800539e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053a2:	f000 f8c1 	bl	8005528 <_lseek_r>
 80053a6:	1c43      	adds	r3, r0, #1
 80053a8:	89a3      	ldrh	r3, [r4, #12]
 80053aa:	bf15      	itete	ne
 80053ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80053ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80053b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80053b6:	81a3      	strheq	r3, [r4, #12]
 80053b8:	bf18      	it	ne
 80053ba:	81a3      	strhne	r3, [r4, #12]
 80053bc:	bd10      	pop	{r4, pc}

080053be <__sclose>:
 80053be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053c2:	f000 b8a1 	b.w	8005508 <_close_r>

080053c6 <__swbuf_r>:
 80053c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053c8:	460e      	mov	r6, r1
 80053ca:	4614      	mov	r4, r2
 80053cc:	4605      	mov	r5, r0
 80053ce:	b118      	cbz	r0, 80053d8 <__swbuf_r+0x12>
 80053d0:	6a03      	ldr	r3, [r0, #32]
 80053d2:	b90b      	cbnz	r3, 80053d8 <__swbuf_r+0x12>
 80053d4:	f7ff feba 	bl	800514c <__sinit>
 80053d8:	69a3      	ldr	r3, [r4, #24]
 80053da:	60a3      	str	r3, [r4, #8]
 80053dc:	89a3      	ldrh	r3, [r4, #12]
 80053de:	071a      	lsls	r2, r3, #28
 80053e0:	d501      	bpl.n	80053e6 <__swbuf_r+0x20>
 80053e2:	6923      	ldr	r3, [r4, #16]
 80053e4:	b943      	cbnz	r3, 80053f8 <__swbuf_r+0x32>
 80053e6:	4621      	mov	r1, r4
 80053e8:	4628      	mov	r0, r5
 80053ea:	f000 f82b 	bl	8005444 <__swsetup_r>
 80053ee:	b118      	cbz	r0, 80053f8 <__swbuf_r+0x32>
 80053f0:	f04f 37ff 	mov.w	r7, #4294967295
 80053f4:	4638      	mov	r0, r7
 80053f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053f8:	6823      	ldr	r3, [r4, #0]
 80053fa:	6922      	ldr	r2, [r4, #16]
 80053fc:	b2f6      	uxtb	r6, r6
 80053fe:	1a98      	subs	r0, r3, r2
 8005400:	6963      	ldr	r3, [r4, #20]
 8005402:	4637      	mov	r7, r6
 8005404:	4283      	cmp	r3, r0
 8005406:	dc05      	bgt.n	8005414 <__swbuf_r+0x4e>
 8005408:	4621      	mov	r1, r4
 800540a:	4628      	mov	r0, r5
 800540c:	f002 fe9a 	bl	8008144 <_fflush_r>
 8005410:	2800      	cmp	r0, #0
 8005412:	d1ed      	bne.n	80053f0 <__swbuf_r+0x2a>
 8005414:	68a3      	ldr	r3, [r4, #8]
 8005416:	3b01      	subs	r3, #1
 8005418:	60a3      	str	r3, [r4, #8]
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	1c5a      	adds	r2, r3, #1
 800541e:	6022      	str	r2, [r4, #0]
 8005420:	701e      	strb	r6, [r3, #0]
 8005422:	6962      	ldr	r2, [r4, #20]
 8005424:	1c43      	adds	r3, r0, #1
 8005426:	429a      	cmp	r2, r3
 8005428:	d004      	beq.n	8005434 <__swbuf_r+0x6e>
 800542a:	89a3      	ldrh	r3, [r4, #12]
 800542c:	07db      	lsls	r3, r3, #31
 800542e:	d5e1      	bpl.n	80053f4 <__swbuf_r+0x2e>
 8005430:	2e0a      	cmp	r6, #10
 8005432:	d1df      	bne.n	80053f4 <__swbuf_r+0x2e>
 8005434:	4621      	mov	r1, r4
 8005436:	4628      	mov	r0, r5
 8005438:	f002 fe84 	bl	8008144 <_fflush_r>
 800543c:	2800      	cmp	r0, #0
 800543e:	d0d9      	beq.n	80053f4 <__swbuf_r+0x2e>
 8005440:	e7d6      	b.n	80053f0 <__swbuf_r+0x2a>
	...

08005444 <__swsetup_r>:
 8005444:	b538      	push	{r3, r4, r5, lr}
 8005446:	4b29      	ldr	r3, [pc, #164]	@ (80054ec <__swsetup_r+0xa8>)
 8005448:	4605      	mov	r5, r0
 800544a:	6818      	ldr	r0, [r3, #0]
 800544c:	460c      	mov	r4, r1
 800544e:	b118      	cbz	r0, 8005458 <__swsetup_r+0x14>
 8005450:	6a03      	ldr	r3, [r0, #32]
 8005452:	b90b      	cbnz	r3, 8005458 <__swsetup_r+0x14>
 8005454:	f7ff fe7a 	bl	800514c <__sinit>
 8005458:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800545c:	0719      	lsls	r1, r3, #28
 800545e:	d422      	bmi.n	80054a6 <__swsetup_r+0x62>
 8005460:	06da      	lsls	r2, r3, #27
 8005462:	d407      	bmi.n	8005474 <__swsetup_r+0x30>
 8005464:	2209      	movs	r2, #9
 8005466:	602a      	str	r2, [r5, #0]
 8005468:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800546c:	f04f 30ff 	mov.w	r0, #4294967295
 8005470:	81a3      	strh	r3, [r4, #12]
 8005472:	e033      	b.n	80054dc <__swsetup_r+0x98>
 8005474:	0758      	lsls	r0, r3, #29
 8005476:	d512      	bpl.n	800549e <__swsetup_r+0x5a>
 8005478:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800547a:	b141      	cbz	r1, 800548e <__swsetup_r+0x4a>
 800547c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005480:	4299      	cmp	r1, r3
 8005482:	d002      	beq.n	800548a <__swsetup_r+0x46>
 8005484:	4628      	mov	r0, r5
 8005486:	f000 ff23 	bl	80062d0 <_free_r>
 800548a:	2300      	movs	r3, #0
 800548c:	6363      	str	r3, [r4, #52]	@ 0x34
 800548e:	89a3      	ldrh	r3, [r4, #12]
 8005490:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005494:	81a3      	strh	r3, [r4, #12]
 8005496:	2300      	movs	r3, #0
 8005498:	6063      	str	r3, [r4, #4]
 800549a:	6923      	ldr	r3, [r4, #16]
 800549c:	6023      	str	r3, [r4, #0]
 800549e:	89a3      	ldrh	r3, [r4, #12]
 80054a0:	f043 0308 	orr.w	r3, r3, #8
 80054a4:	81a3      	strh	r3, [r4, #12]
 80054a6:	6923      	ldr	r3, [r4, #16]
 80054a8:	b94b      	cbnz	r3, 80054be <__swsetup_r+0x7a>
 80054aa:	89a3      	ldrh	r3, [r4, #12]
 80054ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80054b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054b4:	d003      	beq.n	80054be <__swsetup_r+0x7a>
 80054b6:	4621      	mov	r1, r4
 80054b8:	4628      	mov	r0, r5
 80054ba:	f002 fe90 	bl	80081de <__smakebuf_r>
 80054be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054c2:	f013 0201 	ands.w	r2, r3, #1
 80054c6:	d00a      	beq.n	80054de <__swsetup_r+0x9a>
 80054c8:	2200      	movs	r2, #0
 80054ca:	60a2      	str	r2, [r4, #8]
 80054cc:	6962      	ldr	r2, [r4, #20]
 80054ce:	4252      	negs	r2, r2
 80054d0:	61a2      	str	r2, [r4, #24]
 80054d2:	6922      	ldr	r2, [r4, #16]
 80054d4:	b942      	cbnz	r2, 80054e8 <__swsetup_r+0xa4>
 80054d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80054da:	d1c5      	bne.n	8005468 <__swsetup_r+0x24>
 80054dc:	bd38      	pop	{r3, r4, r5, pc}
 80054de:	0799      	lsls	r1, r3, #30
 80054e0:	bf58      	it	pl
 80054e2:	6962      	ldrpl	r2, [r4, #20]
 80054e4:	60a2      	str	r2, [r4, #8]
 80054e6:	e7f4      	b.n	80054d2 <__swsetup_r+0x8e>
 80054e8:	2000      	movs	r0, #0
 80054ea:	e7f7      	b.n	80054dc <__swsetup_r+0x98>
 80054ec:	2000003c 	.word	0x2000003c

080054f0 <memset>:
 80054f0:	4603      	mov	r3, r0
 80054f2:	4402      	add	r2, r0
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d100      	bne.n	80054fa <memset+0xa>
 80054f8:	4770      	bx	lr
 80054fa:	f803 1b01 	strb.w	r1, [r3], #1
 80054fe:	e7f9      	b.n	80054f4 <memset+0x4>

08005500 <_localeconv_r>:
 8005500:	4800      	ldr	r0, [pc, #0]	@ (8005504 <_localeconv_r+0x4>)
 8005502:	4770      	bx	lr
 8005504:	2000017c 	.word	0x2000017c

08005508 <_close_r>:
 8005508:	b538      	push	{r3, r4, r5, lr}
 800550a:	2300      	movs	r3, #0
 800550c:	4d05      	ldr	r5, [pc, #20]	@ (8005524 <_close_r+0x1c>)
 800550e:	4604      	mov	r4, r0
 8005510:	4608      	mov	r0, r1
 8005512:	602b      	str	r3, [r5, #0]
 8005514:	f7fc f8c1 	bl	800169a <_close>
 8005518:	1c43      	adds	r3, r0, #1
 800551a:	d102      	bne.n	8005522 <_close_r+0x1a>
 800551c:	682b      	ldr	r3, [r5, #0]
 800551e:	b103      	cbz	r3, 8005522 <_close_r+0x1a>
 8005520:	6023      	str	r3, [r4, #0]
 8005522:	bd38      	pop	{r3, r4, r5, pc}
 8005524:	200044b8 	.word	0x200044b8

08005528 <_lseek_r>:
 8005528:	b538      	push	{r3, r4, r5, lr}
 800552a:	4604      	mov	r4, r0
 800552c:	4608      	mov	r0, r1
 800552e:	4611      	mov	r1, r2
 8005530:	2200      	movs	r2, #0
 8005532:	4d05      	ldr	r5, [pc, #20]	@ (8005548 <_lseek_r+0x20>)
 8005534:	602a      	str	r2, [r5, #0]
 8005536:	461a      	mov	r2, r3
 8005538:	f7fc f8d3 	bl	80016e2 <_lseek>
 800553c:	1c43      	adds	r3, r0, #1
 800553e:	d102      	bne.n	8005546 <_lseek_r+0x1e>
 8005540:	682b      	ldr	r3, [r5, #0]
 8005542:	b103      	cbz	r3, 8005546 <_lseek_r+0x1e>
 8005544:	6023      	str	r3, [r4, #0]
 8005546:	bd38      	pop	{r3, r4, r5, pc}
 8005548:	200044b8 	.word	0x200044b8

0800554c <_read_r>:
 800554c:	b538      	push	{r3, r4, r5, lr}
 800554e:	4604      	mov	r4, r0
 8005550:	4608      	mov	r0, r1
 8005552:	4611      	mov	r1, r2
 8005554:	2200      	movs	r2, #0
 8005556:	4d05      	ldr	r5, [pc, #20]	@ (800556c <_read_r+0x20>)
 8005558:	602a      	str	r2, [r5, #0]
 800555a:	461a      	mov	r2, r3
 800555c:	f7fc f880 	bl	8001660 <_read>
 8005560:	1c43      	adds	r3, r0, #1
 8005562:	d102      	bne.n	800556a <_read_r+0x1e>
 8005564:	682b      	ldr	r3, [r5, #0]
 8005566:	b103      	cbz	r3, 800556a <_read_r+0x1e>
 8005568:	6023      	str	r3, [r4, #0]
 800556a:	bd38      	pop	{r3, r4, r5, pc}
 800556c:	200044b8 	.word	0x200044b8

08005570 <_write_r>:
 8005570:	b538      	push	{r3, r4, r5, lr}
 8005572:	4604      	mov	r4, r0
 8005574:	4608      	mov	r0, r1
 8005576:	4611      	mov	r1, r2
 8005578:	2200      	movs	r2, #0
 800557a:	4d05      	ldr	r5, [pc, #20]	@ (8005590 <_write_r+0x20>)
 800557c:	602a      	str	r2, [r5, #0]
 800557e:	461a      	mov	r2, r3
 8005580:	f7fd fd3a 	bl	8002ff8 <_write>
 8005584:	1c43      	adds	r3, r0, #1
 8005586:	d102      	bne.n	800558e <_write_r+0x1e>
 8005588:	682b      	ldr	r3, [r5, #0]
 800558a:	b103      	cbz	r3, 800558e <_write_r+0x1e>
 800558c:	6023      	str	r3, [r4, #0]
 800558e:	bd38      	pop	{r3, r4, r5, pc}
 8005590:	200044b8 	.word	0x200044b8

08005594 <__errno>:
 8005594:	4b01      	ldr	r3, [pc, #4]	@ (800559c <__errno+0x8>)
 8005596:	6818      	ldr	r0, [r3, #0]
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	2000003c 	.word	0x2000003c

080055a0 <__libc_init_array>:
 80055a0:	b570      	push	{r4, r5, r6, lr}
 80055a2:	2600      	movs	r6, #0
 80055a4:	4d0c      	ldr	r5, [pc, #48]	@ (80055d8 <__libc_init_array+0x38>)
 80055a6:	4c0d      	ldr	r4, [pc, #52]	@ (80055dc <__libc_init_array+0x3c>)
 80055a8:	1b64      	subs	r4, r4, r5
 80055aa:	10a4      	asrs	r4, r4, #2
 80055ac:	42a6      	cmp	r6, r4
 80055ae:	d109      	bne.n	80055c4 <__libc_init_array+0x24>
 80055b0:	f004 f924 	bl	80097fc <_init>
 80055b4:	2600      	movs	r6, #0
 80055b6:	4d0a      	ldr	r5, [pc, #40]	@ (80055e0 <__libc_init_array+0x40>)
 80055b8:	4c0a      	ldr	r4, [pc, #40]	@ (80055e4 <__libc_init_array+0x44>)
 80055ba:	1b64      	subs	r4, r4, r5
 80055bc:	10a4      	asrs	r4, r4, #2
 80055be:	42a6      	cmp	r6, r4
 80055c0:	d105      	bne.n	80055ce <__libc_init_array+0x2e>
 80055c2:	bd70      	pop	{r4, r5, r6, pc}
 80055c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80055c8:	4798      	blx	r3
 80055ca:	3601      	adds	r6, #1
 80055cc:	e7ee      	b.n	80055ac <__libc_init_array+0xc>
 80055ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80055d2:	4798      	blx	r3
 80055d4:	3601      	adds	r6, #1
 80055d6:	e7f2      	b.n	80055be <__libc_init_array+0x1e>
 80055d8:	0800ab18 	.word	0x0800ab18
 80055dc:	0800ab18 	.word	0x0800ab18
 80055e0:	0800ab18 	.word	0x0800ab18
 80055e4:	0800ab1c 	.word	0x0800ab1c

080055e8 <__retarget_lock_init_recursive>:
 80055e8:	4770      	bx	lr

080055ea <__retarget_lock_acquire_recursive>:
 80055ea:	4770      	bx	lr

080055ec <__retarget_lock_release_recursive>:
 80055ec:	4770      	bx	lr

080055ee <memchr>:
 80055ee:	4603      	mov	r3, r0
 80055f0:	b510      	push	{r4, lr}
 80055f2:	b2c9      	uxtb	r1, r1
 80055f4:	4402      	add	r2, r0
 80055f6:	4293      	cmp	r3, r2
 80055f8:	4618      	mov	r0, r3
 80055fa:	d101      	bne.n	8005600 <memchr+0x12>
 80055fc:	2000      	movs	r0, #0
 80055fe:	e003      	b.n	8005608 <memchr+0x1a>
 8005600:	7804      	ldrb	r4, [r0, #0]
 8005602:	3301      	adds	r3, #1
 8005604:	428c      	cmp	r4, r1
 8005606:	d1f6      	bne.n	80055f6 <memchr+0x8>
 8005608:	bd10      	pop	{r4, pc}

0800560a <memcpy>:
 800560a:	440a      	add	r2, r1
 800560c:	4291      	cmp	r1, r2
 800560e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005612:	d100      	bne.n	8005616 <memcpy+0xc>
 8005614:	4770      	bx	lr
 8005616:	b510      	push	{r4, lr}
 8005618:	f811 4b01 	ldrb.w	r4, [r1], #1
 800561c:	4291      	cmp	r1, r2
 800561e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005622:	d1f9      	bne.n	8005618 <memcpy+0xe>
 8005624:	bd10      	pop	{r4, pc}
	...

08005628 <nanf>:
 8005628:	4800      	ldr	r0, [pc, #0]	@ (800562c <nanf+0x4>)
 800562a:	4770      	bx	lr
 800562c:	7fc00000 	.word	0x7fc00000

08005630 <quorem>:
 8005630:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005634:	6903      	ldr	r3, [r0, #16]
 8005636:	690c      	ldr	r4, [r1, #16]
 8005638:	4607      	mov	r7, r0
 800563a:	42a3      	cmp	r3, r4
 800563c:	db7e      	blt.n	800573c <quorem+0x10c>
 800563e:	3c01      	subs	r4, #1
 8005640:	00a3      	lsls	r3, r4, #2
 8005642:	f100 0514 	add.w	r5, r0, #20
 8005646:	f101 0814 	add.w	r8, r1, #20
 800564a:	9300      	str	r3, [sp, #0]
 800564c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005650:	9301      	str	r3, [sp, #4]
 8005652:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005656:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800565a:	3301      	adds	r3, #1
 800565c:	429a      	cmp	r2, r3
 800565e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005662:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005666:	d32e      	bcc.n	80056c6 <quorem+0x96>
 8005668:	f04f 0a00 	mov.w	sl, #0
 800566c:	46c4      	mov	ip, r8
 800566e:	46ae      	mov	lr, r5
 8005670:	46d3      	mov	fp, sl
 8005672:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005676:	b298      	uxth	r0, r3
 8005678:	fb06 a000 	mla	r0, r6, r0, sl
 800567c:	0c1b      	lsrs	r3, r3, #16
 800567e:	0c02      	lsrs	r2, r0, #16
 8005680:	fb06 2303 	mla	r3, r6, r3, r2
 8005684:	f8de 2000 	ldr.w	r2, [lr]
 8005688:	b280      	uxth	r0, r0
 800568a:	b292      	uxth	r2, r2
 800568c:	1a12      	subs	r2, r2, r0
 800568e:	445a      	add	r2, fp
 8005690:	f8de 0000 	ldr.w	r0, [lr]
 8005694:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005698:	b29b      	uxth	r3, r3
 800569a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800569e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80056a2:	b292      	uxth	r2, r2
 80056a4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80056a8:	45e1      	cmp	r9, ip
 80056aa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80056ae:	f84e 2b04 	str.w	r2, [lr], #4
 80056b2:	d2de      	bcs.n	8005672 <quorem+0x42>
 80056b4:	9b00      	ldr	r3, [sp, #0]
 80056b6:	58eb      	ldr	r3, [r5, r3]
 80056b8:	b92b      	cbnz	r3, 80056c6 <quorem+0x96>
 80056ba:	9b01      	ldr	r3, [sp, #4]
 80056bc:	3b04      	subs	r3, #4
 80056be:	429d      	cmp	r5, r3
 80056c0:	461a      	mov	r2, r3
 80056c2:	d32f      	bcc.n	8005724 <quorem+0xf4>
 80056c4:	613c      	str	r4, [r7, #16]
 80056c6:	4638      	mov	r0, r7
 80056c8:	f001 f9c2 	bl	8006a50 <__mcmp>
 80056cc:	2800      	cmp	r0, #0
 80056ce:	db25      	blt.n	800571c <quorem+0xec>
 80056d0:	4629      	mov	r1, r5
 80056d2:	2000      	movs	r0, #0
 80056d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80056d8:	f8d1 c000 	ldr.w	ip, [r1]
 80056dc:	fa1f fe82 	uxth.w	lr, r2
 80056e0:	fa1f f38c 	uxth.w	r3, ip
 80056e4:	eba3 030e 	sub.w	r3, r3, lr
 80056e8:	4403      	add	r3, r0
 80056ea:	0c12      	lsrs	r2, r2, #16
 80056ec:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80056f0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056fa:	45c1      	cmp	r9, r8
 80056fc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005700:	f841 3b04 	str.w	r3, [r1], #4
 8005704:	d2e6      	bcs.n	80056d4 <quorem+0xa4>
 8005706:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800570a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800570e:	b922      	cbnz	r2, 800571a <quorem+0xea>
 8005710:	3b04      	subs	r3, #4
 8005712:	429d      	cmp	r5, r3
 8005714:	461a      	mov	r2, r3
 8005716:	d30b      	bcc.n	8005730 <quorem+0x100>
 8005718:	613c      	str	r4, [r7, #16]
 800571a:	3601      	adds	r6, #1
 800571c:	4630      	mov	r0, r6
 800571e:	b003      	add	sp, #12
 8005720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005724:	6812      	ldr	r2, [r2, #0]
 8005726:	3b04      	subs	r3, #4
 8005728:	2a00      	cmp	r2, #0
 800572a:	d1cb      	bne.n	80056c4 <quorem+0x94>
 800572c:	3c01      	subs	r4, #1
 800572e:	e7c6      	b.n	80056be <quorem+0x8e>
 8005730:	6812      	ldr	r2, [r2, #0]
 8005732:	3b04      	subs	r3, #4
 8005734:	2a00      	cmp	r2, #0
 8005736:	d1ef      	bne.n	8005718 <quorem+0xe8>
 8005738:	3c01      	subs	r4, #1
 800573a:	e7ea      	b.n	8005712 <quorem+0xe2>
 800573c:	2000      	movs	r0, #0
 800573e:	e7ee      	b.n	800571e <quorem+0xee>

08005740 <_dtoa_r>:
 8005740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005744:	4614      	mov	r4, r2
 8005746:	461d      	mov	r5, r3
 8005748:	69c7      	ldr	r7, [r0, #28]
 800574a:	b097      	sub	sp, #92	@ 0x5c
 800574c:	4683      	mov	fp, r0
 800574e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005752:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005754:	b97f      	cbnz	r7, 8005776 <_dtoa_r+0x36>
 8005756:	2010      	movs	r0, #16
 8005758:	f000 fe02 	bl	8006360 <malloc>
 800575c:	4602      	mov	r2, r0
 800575e:	f8cb 001c 	str.w	r0, [fp, #28]
 8005762:	b920      	cbnz	r0, 800576e <_dtoa_r+0x2e>
 8005764:	21ef      	movs	r1, #239	@ 0xef
 8005766:	4ba8      	ldr	r3, [pc, #672]	@ (8005a08 <_dtoa_r+0x2c8>)
 8005768:	48a8      	ldr	r0, [pc, #672]	@ (8005a0c <_dtoa_r+0x2cc>)
 800576a:	f002 fdd9 	bl	8008320 <__assert_func>
 800576e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005772:	6007      	str	r7, [r0, #0]
 8005774:	60c7      	str	r7, [r0, #12]
 8005776:	f8db 301c 	ldr.w	r3, [fp, #28]
 800577a:	6819      	ldr	r1, [r3, #0]
 800577c:	b159      	cbz	r1, 8005796 <_dtoa_r+0x56>
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	2301      	movs	r3, #1
 8005782:	4093      	lsls	r3, r2
 8005784:	604a      	str	r2, [r1, #4]
 8005786:	608b      	str	r3, [r1, #8]
 8005788:	4658      	mov	r0, fp
 800578a:	f000 fedf 	bl	800654c <_Bfree>
 800578e:	2200      	movs	r2, #0
 8005790:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005794:	601a      	str	r2, [r3, #0]
 8005796:	1e2b      	subs	r3, r5, #0
 8005798:	bfaf      	iteee	ge
 800579a:	2300      	movge	r3, #0
 800579c:	2201      	movlt	r2, #1
 800579e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80057a2:	9303      	strlt	r3, [sp, #12]
 80057a4:	bfa8      	it	ge
 80057a6:	6033      	strge	r3, [r6, #0]
 80057a8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80057ac:	4b98      	ldr	r3, [pc, #608]	@ (8005a10 <_dtoa_r+0x2d0>)
 80057ae:	bfb8      	it	lt
 80057b0:	6032      	strlt	r2, [r6, #0]
 80057b2:	ea33 0308 	bics.w	r3, r3, r8
 80057b6:	d112      	bne.n	80057de <_dtoa_r+0x9e>
 80057b8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80057bc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80057be:	6013      	str	r3, [r2, #0]
 80057c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80057c4:	4323      	orrs	r3, r4
 80057c6:	f000 8550 	beq.w	800626a <_dtoa_r+0xb2a>
 80057ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80057cc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8005a14 <_dtoa_r+0x2d4>
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f000 8552 	beq.w	800627a <_dtoa_r+0xb3a>
 80057d6:	f10a 0303 	add.w	r3, sl, #3
 80057da:	f000 bd4c 	b.w	8006276 <_dtoa_r+0xb36>
 80057de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80057e2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80057e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057ea:	2200      	movs	r2, #0
 80057ec:	2300      	movs	r3, #0
 80057ee:	f7fb f8db 	bl	80009a8 <__aeabi_dcmpeq>
 80057f2:	4607      	mov	r7, r0
 80057f4:	b158      	cbz	r0, 800580e <_dtoa_r+0xce>
 80057f6:	2301      	movs	r3, #1
 80057f8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80057fa:	6013      	str	r3, [r2, #0]
 80057fc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80057fe:	b113      	cbz	r3, 8005806 <_dtoa_r+0xc6>
 8005800:	4b85      	ldr	r3, [pc, #532]	@ (8005a18 <_dtoa_r+0x2d8>)
 8005802:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005804:	6013      	str	r3, [r2, #0]
 8005806:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005a1c <_dtoa_r+0x2dc>
 800580a:	f000 bd36 	b.w	800627a <_dtoa_r+0xb3a>
 800580e:	ab14      	add	r3, sp, #80	@ 0x50
 8005810:	9301      	str	r3, [sp, #4]
 8005812:	ab15      	add	r3, sp, #84	@ 0x54
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	4658      	mov	r0, fp
 8005818:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800581c:	f001 fa30 	bl	8006c80 <__d2b>
 8005820:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005824:	4681      	mov	r9, r0
 8005826:	2e00      	cmp	r6, #0
 8005828:	d077      	beq.n	800591a <_dtoa_r+0x1da>
 800582a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800582e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005830:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005834:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005838:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800583c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005840:	9712      	str	r7, [sp, #72]	@ 0x48
 8005842:	4619      	mov	r1, r3
 8005844:	2200      	movs	r2, #0
 8005846:	4b76      	ldr	r3, [pc, #472]	@ (8005a20 <_dtoa_r+0x2e0>)
 8005848:	f7fa fc8e 	bl	8000168 <__aeabi_dsub>
 800584c:	a368      	add	r3, pc, #416	@ (adr r3, 80059f0 <_dtoa_r+0x2b0>)
 800584e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005852:	f7fa fe41 	bl	80004d8 <__aeabi_dmul>
 8005856:	a368      	add	r3, pc, #416	@ (adr r3, 80059f8 <_dtoa_r+0x2b8>)
 8005858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585c:	f7fa fc86 	bl	800016c <__adddf3>
 8005860:	4604      	mov	r4, r0
 8005862:	4630      	mov	r0, r6
 8005864:	460d      	mov	r5, r1
 8005866:	f7fa fdcd 	bl	8000404 <__aeabi_i2d>
 800586a:	a365      	add	r3, pc, #404	@ (adr r3, 8005a00 <_dtoa_r+0x2c0>)
 800586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005870:	f7fa fe32 	bl	80004d8 <__aeabi_dmul>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4620      	mov	r0, r4
 800587a:	4629      	mov	r1, r5
 800587c:	f7fa fc76 	bl	800016c <__adddf3>
 8005880:	4604      	mov	r4, r0
 8005882:	460d      	mov	r5, r1
 8005884:	f7fb f8d8 	bl	8000a38 <__aeabi_d2iz>
 8005888:	2200      	movs	r2, #0
 800588a:	4607      	mov	r7, r0
 800588c:	2300      	movs	r3, #0
 800588e:	4620      	mov	r0, r4
 8005890:	4629      	mov	r1, r5
 8005892:	f7fb f893 	bl	80009bc <__aeabi_dcmplt>
 8005896:	b140      	cbz	r0, 80058aa <_dtoa_r+0x16a>
 8005898:	4638      	mov	r0, r7
 800589a:	f7fa fdb3 	bl	8000404 <__aeabi_i2d>
 800589e:	4622      	mov	r2, r4
 80058a0:	462b      	mov	r3, r5
 80058a2:	f7fb f881 	bl	80009a8 <__aeabi_dcmpeq>
 80058a6:	b900      	cbnz	r0, 80058aa <_dtoa_r+0x16a>
 80058a8:	3f01      	subs	r7, #1
 80058aa:	2f16      	cmp	r7, #22
 80058ac:	d853      	bhi.n	8005956 <_dtoa_r+0x216>
 80058ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80058b2:	4b5c      	ldr	r3, [pc, #368]	@ (8005a24 <_dtoa_r+0x2e4>)
 80058b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80058b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058bc:	f7fb f87e 	bl	80009bc <__aeabi_dcmplt>
 80058c0:	2800      	cmp	r0, #0
 80058c2:	d04a      	beq.n	800595a <_dtoa_r+0x21a>
 80058c4:	2300      	movs	r3, #0
 80058c6:	3f01      	subs	r7, #1
 80058c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80058ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80058cc:	1b9b      	subs	r3, r3, r6
 80058ce:	1e5a      	subs	r2, r3, #1
 80058d0:	bf46      	itte	mi
 80058d2:	f1c3 0801 	rsbmi	r8, r3, #1
 80058d6:	2300      	movmi	r3, #0
 80058d8:	f04f 0800 	movpl.w	r8, #0
 80058dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80058de:	bf48      	it	mi
 80058e0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80058e2:	2f00      	cmp	r7, #0
 80058e4:	db3b      	blt.n	800595e <_dtoa_r+0x21e>
 80058e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058e8:	970e      	str	r7, [sp, #56]	@ 0x38
 80058ea:	443b      	add	r3, r7
 80058ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ee:	2300      	movs	r3, #0
 80058f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80058f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80058f4:	2b09      	cmp	r3, #9
 80058f6:	d866      	bhi.n	80059c6 <_dtoa_r+0x286>
 80058f8:	2b05      	cmp	r3, #5
 80058fa:	bfc4      	itt	gt
 80058fc:	3b04      	subgt	r3, #4
 80058fe:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005900:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005902:	bfc8      	it	gt
 8005904:	2400      	movgt	r4, #0
 8005906:	f1a3 0302 	sub.w	r3, r3, #2
 800590a:	bfd8      	it	le
 800590c:	2401      	movle	r4, #1
 800590e:	2b03      	cmp	r3, #3
 8005910:	d864      	bhi.n	80059dc <_dtoa_r+0x29c>
 8005912:	e8df f003 	tbb	[pc, r3]
 8005916:	382b      	.short	0x382b
 8005918:	5636      	.short	0x5636
 800591a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800591e:	441e      	add	r6, r3
 8005920:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005924:	2b20      	cmp	r3, #32
 8005926:	bfc1      	itttt	gt
 8005928:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800592c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005930:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005934:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005938:	bfd6      	itet	le
 800593a:	f1c3 0320 	rsble	r3, r3, #32
 800593e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005942:	fa04 f003 	lslle.w	r0, r4, r3
 8005946:	f7fa fd4d 	bl	80003e4 <__aeabi_ui2d>
 800594a:	2201      	movs	r2, #1
 800594c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005950:	3e01      	subs	r6, #1
 8005952:	9212      	str	r2, [sp, #72]	@ 0x48
 8005954:	e775      	b.n	8005842 <_dtoa_r+0x102>
 8005956:	2301      	movs	r3, #1
 8005958:	e7b6      	b.n	80058c8 <_dtoa_r+0x188>
 800595a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800595c:	e7b5      	b.n	80058ca <_dtoa_r+0x18a>
 800595e:	427b      	negs	r3, r7
 8005960:	930a      	str	r3, [sp, #40]	@ 0x28
 8005962:	2300      	movs	r3, #0
 8005964:	eba8 0807 	sub.w	r8, r8, r7
 8005968:	930e      	str	r3, [sp, #56]	@ 0x38
 800596a:	e7c2      	b.n	80058f2 <_dtoa_r+0x1b2>
 800596c:	2300      	movs	r3, #0
 800596e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005970:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005972:	2b00      	cmp	r3, #0
 8005974:	dc35      	bgt.n	80059e2 <_dtoa_r+0x2a2>
 8005976:	2301      	movs	r3, #1
 8005978:	461a      	mov	r2, r3
 800597a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800597e:	9221      	str	r2, [sp, #132]	@ 0x84
 8005980:	e00b      	b.n	800599a <_dtoa_r+0x25a>
 8005982:	2301      	movs	r3, #1
 8005984:	e7f3      	b.n	800596e <_dtoa_r+0x22e>
 8005986:	2300      	movs	r3, #0
 8005988:	930b      	str	r3, [sp, #44]	@ 0x2c
 800598a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800598c:	18fb      	adds	r3, r7, r3
 800598e:	9308      	str	r3, [sp, #32]
 8005990:	3301      	adds	r3, #1
 8005992:	2b01      	cmp	r3, #1
 8005994:	9307      	str	r3, [sp, #28]
 8005996:	bfb8      	it	lt
 8005998:	2301      	movlt	r3, #1
 800599a:	2100      	movs	r1, #0
 800599c:	2204      	movs	r2, #4
 800599e:	f8db 001c 	ldr.w	r0, [fp, #28]
 80059a2:	f102 0514 	add.w	r5, r2, #20
 80059a6:	429d      	cmp	r5, r3
 80059a8:	d91f      	bls.n	80059ea <_dtoa_r+0x2aa>
 80059aa:	6041      	str	r1, [r0, #4]
 80059ac:	4658      	mov	r0, fp
 80059ae:	f000 fd8d 	bl	80064cc <_Balloc>
 80059b2:	4682      	mov	sl, r0
 80059b4:	2800      	cmp	r0, #0
 80059b6:	d139      	bne.n	8005a2c <_dtoa_r+0x2ec>
 80059b8:	4602      	mov	r2, r0
 80059ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80059be:	4b1a      	ldr	r3, [pc, #104]	@ (8005a28 <_dtoa_r+0x2e8>)
 80059c0:	e6d2      	b.n	8005768 <_dtoa_r+0x28>
 80059c2:	2301      	movs	r3, #1
 80059c4:	e7e0      	b.n	8005988 <_dtoa_r+0x248>
 80059c6:	2401      	movs	r4, #1
 80059c8:	2300      	movs	r3, #0
 80059ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80059cc:	9320      	str	r3, [sp, #128]	@ 0x80
 80059ce:	f04f 33ff 	mov.w	r3, #4294967295
 80059d2:	2200      	movs	r2, #0
 80059d4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80059d8:	2312      	movs	r3, #18
 80059da:	e7d0      	b.n	800597e <_dtoa_r+0x23e>
 80059dc:	2301      	movs	r3, #1
 80059de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80059e0:	e7f5      	b.n	80059ce <_dtoa_r+0x28e>
 80059e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80059e4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80059e8:	e7d7      	b.n	800599a <_dtoa_r+0x25a>
 80059ea:	3101      	adds	r1, #1
 80059ec:	0052      	lsls	r2, r2, #1
 80059ee:	e7d8      	b.n	80059a2 <_dtoa_r+0x262>
 80059f0:	636f4361 	.word	0x636f4361
 80059f4:	3fd287a7 	.word	0x3fd287a7
 80059f8:	8b60c8b3 	.word	0x8b60c8b3
 80059fc:	3fc68a28 	.word	0x3fc68a28
 8005a00:	509f79fb 	.word	0x509f79fb
 8005a04:	3fd34413 	.word	0x3fd34413
 8005a08:	0800a70c 	.word	0x0800a70c
 8005a0c:	0800a723 	.word	0x0800a723
 8005a10:	7ff00000 	.word	0x7ff00000
 8005a14:	0800a708 	.word	0x0800a708
 8005a18:	0800a6d7 	.word	0x0800a6d7
 8005a1c:	0800a6d6 	.word	0x0800a6d6
 8005a20:	3ff80000 	.word	0x3ff80000
 8005a24:	0800a820 	.word	0x0800a820
 8005a28:	0800a77b 	.word	0x0800a77b
 8005a2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005a30:	6018      	str	r0, [r3, #0]
 8005a32:	9b07      	ldr	r3, [sp, #28]
 8005a34:	2b0e      	cmp	r3, #14
 8005a36:	f200 80a4 	bhi.w	8005b82 <_dtoa_r+0x442>
 8005a3a:	2c00      	cmp	r4, #0
 8005a3c:	f000 80a1 	beq.w	8005b82 <_dtoa_r+0x442>
 8005a40:	2f00      	cmp	r7, #0
 8005a42:	dd33      	ble.n	8005aac <_dtoa_r+0x36c>
 8005a44:	4b86      	ldr	r3, [pc, #536]	@ (8005c60 <_dtoa_r+0x520>)
 8005a46:	f007 020f 	and.w	r2, r7, #15
 8005a4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a4e:	05f8      	lsls	r0, r7, #23
 8005a50:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a54:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005a58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005a5c:	d516      	bpl.n	8005a8c <_dtoa_r+0x34c>
 8005a5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a62:	4b80      	ldr	r3, [pc, #512]	@ (8005c64 <_dtoa_r+0x524>)
 8005a64:	2603      	movs	r6, #3
 8005a66:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a6a:	f7fa fe5f 	bl	800072c <__aeabi_ddiv>
 8005a6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a72:	f004 040f 	and.w	r4, r4, #15
 8005a76:	4d7b      	ldr	r5, [pc, #492]	@ (8005c64 <_dtoa_r+0x524>)
 8005a78:	b954      	cbnz	r4, 8005a90 <_dtoa_r+0x350>
 8005a7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a82:	f7fa fe53 	bl	800072c <__aeabi_ddiv>
 8005a86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a8a:	e028      	b.n	8005ade <_dtoa_r+0x39e>
 8005a8c:	2602      	movs	r6, #2
 8005a8e:	e7f2      	b.n	8005a76 <_dtoa_r+0x336>
 8005a90:	07e1      	lsls	r1, r4, #31
 8005a92:	d508      	bpl.n	8005aa6 <_dtoa_r+0x366>
 8005a94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a9c:	f7fa fd1c 	bl	80004d8 <__aeabi_dmul>
 8005aa0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005aa4:	3601      	adds	r6, #1
 8005aa6:	1064      	asrs	r4, r4, #1
 8005aa8:	3508      	adds	r5, #8
 8005aaa:	e7e5      	b.n	8005a78 <_dtoa_r+0x338>
 8005aac:	f000 80d2 	beq.w	8005c54 <_dtoa_r+0x514>
 8005ab0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ab4:	427c      	negs	r4, r7
 8005ab6:	4b6a      	ldr	r3, [pc, #424]	@ (8005c60 <_dtoa_r+0x520>)
 8005ab8:	f004 020f 	and.w	r2, r4, #15
 8005abc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac4:	f7fa fd08 	bl	80004d8 <__aeabi_dmul>
 8005ac8:	2602      	movs	r6, #2
 8005aca:	2300      	movs	r3, #0
 8005acc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ad0:	4d64      	ldr	r5, [pc, #400]	@ (8005c64 <_dtoa_r+0x524>)
 8005ad2:	1124      	asrs	r4, r4, #4
 8005ad4:	2c00      	cmp	r4, #0
 8005ad6:	f040 80b2 	bne.w	8005c3e <_dtoa_r+0x4fe>
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1d3      	bne.n	8005a86 <_dtoa_r+0x346>
 8005ade:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005ae2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f000 80b7 	beq.w	8005c58 <_dtoa_r+0x518>
 8005aea:	2200      	movs	r2, #0
 8005aec:	4620      	mov	r0, r4
 8005aee:	4629      	mov	r1, r5
 8005af0:	4b5d      	ldr	r3, [pc, #372]	@ (8005c68 <_dtoa_r+0x528>)
 8005af2:	f7fa ff63 	bl	80009bc <__aeabi_dcmplt>
 8005af6:	2800      	cmp	r0, #0
 8005af8:	f000 80ae 	beq.w	8005c58 <_dtoa_r+0x518>
 8005afc:	9b07      	ldr	r3, [sp, #28]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f000 80aa 	beq.w	8005c58 <_dtoa_r+0x518>
 8005b04:	9b08      	ldr	r3, [sp, #32]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	dd37      	ble.n	8005b7a <_dtoa_r+0x43a>
 8005b0a:	1e7b      	subs	r3, r7, #1
 8005b0c:	4620      	mov	r0, r4
 8005b0e:	9304      	str	r3, [sp, #16]
 8005b10:	2200      	movs	r2, #0
 8005b12:	4629      	mov	r1, r5
 8005b14:	4b55      	ldr	r3, [pc, #340]	@ (8005c6c <_dtoa_r+0x52c>)
 8005b16:	f7fa fcdf 	bl	80004d8 <__aeabi_dmul>
 8005b1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b1e:	9c08      	ldr	r4, [sp, #32]
 8005b20:	3601      	adds	r6, #1
 8005b22:	4630      	mov	r0, r6
 8005b24:	f7fa fc6e 	bl	8000404 <__aeabi_i2d>
 8005b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b2c:	f7fa fcd4 	bl	80004d8 <__aeabi_dmul>
 8005b30:	2200      	movs	r2, #0
 8005b32:	4b4f      	ldr	r3, [pc, #316]	@ (8005c70 <_dtoa_r+0x530>)
 8005b34:	f7fa fb1a 	bl	800016c <__adddf3>
 8005b38:	4605      	mov	r5, r0
 8005b3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005b3e:	2c00      	cmp	r4, #0
 8005b40:	f040 809a 	bne.w	8005c78 <_dtoa_r+0x538>
 8005b44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	4b4a      	ldr	r3, [pc, #296]	@ (8005c74 <_dtoa_r+0x534>)
 8005b4c:	f7fa fb0c 	bl	8000168 <__aeabi_dsub>
 8005b50:	4602      	mov	r2, r0
 8005b52:	460b      	mov	r3, r1
 8005b54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b58:	462a      	mov	r2, r5
 8005b5a:	4633      	mov	r3, r6
 8005b5c:	f7fa ff4c 	bl	80009f8 <__aeabi_dcmpgt>
 8005b60:	2800      	cmp	r0, #0
 8005b62:	f040 828e 	bne.w	8006082 <_dtoa_r+0x942>
 8005b66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b6a:	462a      	mov	r2, r5
 8005b6c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005b70:	f7fa ff24 	bl	80009bc <__aeabi_dcmplt>
 8005b74:	2800      	cmp	r0, #0
 8005b76:	f040 8127 	bne.w	8005dc8 <_dtoa_r+0x688>
 8005b7a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005b7e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005b82:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	f2c0 8163 	blt.w	8005e50 <_dtoa_r+0x710>
 8005b8a:	2f0e      	cmp	r7, #14
 8005b8c:	f300 8160 	bgt.w	8005e50 <_dtoa_r+0x710>
 8005b90:	4b33      	ldr	r3, [pc, #204]	@ (8005c60 <_dtoa_r+0x520>)
 8005b92:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b96:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005b9a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b9e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	da03      	bge.n	8005bac <_dtoa_r+0x46c>
 8005ba4:	9b07      	ldr	r3, [sp, #28]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f340 8100 	ble.w	8005dac <_dtoa_r+0x66c>
 8005bac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005bb0:	4656      	mov	r6, sl
 8005bb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	4629      	mov	r1, r5
 8005bba:	f7fa fdb7 	bl	800072c <__aeabi_ddiv>
 8005bbe:	f7fa ff3b 	bl	8000a38 <__aeabi_d2iz>
 8005bc2:	4680      	mov	r8, r0
 8005bc4:	f7fa fc1e 	bl	8000404 <__aeabi_i2d>
 8005bc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bcc:	f7fa fc84 	bl	80004d8 <__aeabi_dmul>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	4620      	mov	r0, r4
 8005bd6:	4629      	mov	r1, r5
 8005bd8:	f7fa fac6 	bl	8000168 <__aeabi_dsub>
 8005bdc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005be0:	9d07      	ldr	r5, [sp, #28]
 8005be2:	f806 4b01 	strb.w	r4, [r6], #1
 8005be6:	eba6 040a 	sub.w	r4, r6, sl
 8005bea:	42a5      	cmp	r5, r4
 8005bec:	4602      	mov	r2, r0
 8005bee:	460b      	mov	r3, r1
 8005bf0:	f040 8116 	bne.w	8005e20 <_dtoa_r+0x6e0>
 8005bf4:	f7fa faba 	bl	800016c <__adddf3>
 8005bf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bfc:	4604      	mov	r4, r0
 8005bfe:	460d      	mov	r5, r1
 8005c00:	f7fa fefa 	bl	80009f8 <__aeabi_dcmpgt>
 8005c04:	2800      	cmp	r0, #0
 8005c06:	f040 80f8 	bne.w	8005dfa <_dtoa_r+0x6ba>
 8005c0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c0e:	4620      	mov	r0, r4
 8005c10:	4629      	mov	r1, r5
 8005c12:	f7fa fec9 	bl	80009a8 <__aeabi_dcmpeq>
 8005c16:	b118      	cbz	r0, 8005c20 <_dtoa_r+0x4e0>
 8005c18:	f018 0f01 	tst.w	r8, #1
 8005c1c:	f040 80ed 	bne.w	8005dfa <_dtoa_r+0x6ba>
 8005c20:	4649      	mov	r1, r9
 8005c22:	4658      	mov	r0, fp
 8005c24:	f000 fc92 	bl	800654c <_Bfree>
 8005c28:	2300      	movs	r3, #0
 8005c2a:	7033      	strb	r3, [r6, #0]
 8005c2c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005c2e:	3701      	adds	r7, #1
 8005c30:	601f      	str	r7, [r3, #0]
 8005c32:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f000 8320 	beq.w	800627a <_dtoa_r+0xb3a>
 8005c3a:	601e      	str	r6, [r3, #0]
 8005c3c:	e31d      	b.n	800627a <_dtoa_r+0xb3a>
 8005c3e:	07e2      	lsls	r2, r4, #31
 8005c40:	d505      	bpl.n	8005c4e <_dtoa_r+0x50e>
 8005c42:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005c46:	f7fa fc47 	bl	80004d8 <__aeabi_dmul>
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	3601      	adds	r6, #1
 8005c4e:	1064      	asrs	r4, r4, #1
 8005c50:	3508      	adds	r5, #8
 8005c52:	e73f      	b.n	8005ad4 <_dtoa_r+0x394>
 8005c54:	2602      	movs	r6, #2
 8005c56:	e742      	b.n	8005ade <_dtoa_r+0x39e>
 8005c58:	9c07      	ldr	r4, [sp, #28]
 8005c5a:	9704      	str	r7, [sp, #16]
 8005c5c:	e761      	b.n	8005b22 <_dtoa_r+0x3e2>
 8005c5e:	bf00      	nop
 8005c60:	0800a820 	.word	0x0800a820
 8005c64:	0800a7f8 	.word	0x0800a7f8
 8005c68:	3ff00000 	.word	0x3ff00000
 8005c6c:	40240000 	.word	0x40240000
 8005c70:	401c0000 	.word	0x401c0000
 8005c74:	40140000 	.word	0x40140000
 8005c78:	4b70      	ldr	r3, [pc, #448]	@ (8005e3c <_dtoa_r+0x6fc>)
 8005c7a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c84:	4454      	add	r4, sl
 8005c86:	2900      	cmp	r1, #0
 8005c88:	d045      	beq.n	8005d16 <_dtoa_r+0x5d6>
 8005c8a:	2000      	movs	r0, #0
 8005c8c:	496c      	ldr	r1, [pc, #432]	@ (8005e40 <_dtoa_r+0x700>)
 8005c8e:	f7fa fd4d 	bl	800072c <__aeabi_ddiv>
 8005c92:	4633      	mov	r3, r6
 8005c94:	462a      	mov	r2, r5
 8005c96:	f7fa fa67 	bl	8000168 <__aeabi_dsub>
 8005c9a:	4656      	mov	r6, sl
 8005c9c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005ca0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ca4:	f7fa fec8 	bl	8000a38 <__aeabi_d2iz>
 8005ca8:	4605      	mov	r5, r0
 8005caa:	f7fa fbab 	bl	8000404 <__aeabi_i2d>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cb6:	f7fa fa57 	bl	8000168 <__aeabi_dsub>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	3530      	adds	r5, #48	@ 0x30
 8005cc0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005cc4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005cc8:	f806 5b01 	strb.w	r5, [r6], #1
 8005ccc:	f7fa fe76 	bl	80009bc <__aeabi_dcmplt>
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	d163      	bne.n	8005d9c <_dtoa_r+0x65c>
 8005cd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cd8:	2000      	movs	r0, #0
 8005cda:	495a      	ldr	r1, [pc, #360]	@ (8005e44 <_dtoa_r+0x704>)
 8005cdc:	f7fa fa44 	bl	8000168 <__aeabi_dsub>
 8005ce0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ce4:	f7fa fe6a 	bl	80009bc <__aeabi_dcmplt>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	f040 8087 	bne.w	8005dfc <_dtoa_r+0x6bc>
 8005cee:	42a6      	cmp	r6, r4
 8005cf0:	f43f af43 	beq.w	8005b7a <_dtoa_r+0x43a>
 8005cf4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	4b53      	ldr	r3, [pc, #332]	@ (8005e48 <_dtoa_r+0x708>)
 8005cfc:	f7fa fbec 	bl	80004d8 <__aeabi_dmul>
 8005d00:	2200      	movs	r2, #0
 8005d02:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d0a:	4b4f      	ldr	r3, [pc, #316]	@ (8005e48 <_dtoa_r+0x708>)
 8005d0c:	f7fa fbe4 	bl	80004d8 <__aeabi_dmul>
 8005d10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d14:	e7c4      	b.n	8005ca0 <_dtoa_r+0x560>
 8005d16:	4631      	mov	r1, r6
 8005d18:	4628      	mov	r0, r5
 8005d1a:	f7fa fbdd 	bl	80004d8 <__aeabi_dmul>
 8005d1e:	4656      	mov	r6, sl
 8005d20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d24:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005d26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d2a:	f7fa fe85 	bl	8000a38 <__aeabi_d2iz>
 8005d2e:	4605      	mov	r5, r0
 8005d30:	f7fa fb68 	bl	8000404 <__aeabi_i2d>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d3c:	f7fa fa14 	bl	8000168 <__aeabi_dsub>
 8005d40:	4602      	mov	r2, r0
 8005d42:	460b      	mov	r3, r1
 8005d44:	3530      	adds	r5, #48	@ 0x30
 8005d46:	f806 5b01 	strb.w	r5, [r6], #1
 8005d4a:	42a6      	cmp	r6, r4
 8005d4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005d50:	f04f 0200 	mov.w	r2, #0
 8005d54:	d124      	bne.n	8005da0 <_dtoa_r+0x660>
 8005d56:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005d5a:	4b39      	ldr	r3, [pc, #228]	@ (8005e40 <_dtoa_r+0x700>)
 8005d5c:	f7fa fa06 	bl	800016c <__adddf3>
 8005d60:	4602      	mov	r2, r0
 8005d62:	460b      	mov	r3, r1
 8005d64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d68:	f7fa fe46 	bl	80009f8 <__aeabi_dcmpgt>
 8005d6c:	2800      	cmp	r0, #0
 8005d6e:	d145      	bne.n	8005dfc <_dtoa_r+0x6bc>
 8005d70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d74:	2000      	movs	r0, #0
 8005d76:	4932      	ldr	r1, [pc, #200]	@ (8005e40 <_dtoa_r+0x700>)
 8005d78:	f7fa f9f6 	bl	8000168 <__aeabi_dsub>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d84:	f7fa fe1a 	bl	80009bc <__aeabi_dcmplt>
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	f43f aef6 	beq.w	8005b7a <_dtoa_r+0x43a>
 8005d8e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005d90:	1e73      	subs	r3, r6, #1
 8005d92:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d94:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005d98:	2b30      	cmp	r3, #48	@ 0x30
 8005d9a:	d0f8      	beq.n	8005d8e <_dtoa_r+0x64e>
 8005d9c:	9f04      	ldr	r7, [sp, #16]
 8005d9e:	e73f      	b.n	8005c20 <_dtoa_r+0x4e0>
 8005da0:	4b29      	ldr	r3, [pc, #164]	@ (8005e48 <_dtoa_r+0x708>)
 8005da2:	f7fa fb99 	bl	80004d8 <__aeabi_dmul>
 8005da6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005daa:	e7bc      	b.n	8005d26 <_dtoa_r+0x5e6>
 8005dac:	d10c      	bne.n	8005dc8 <_dtoa_r+0x688>
 8005dae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005db2:	2200      	movs	r2, #0
 8005db4:	4b25      	ldr	r3, [pc, #148]	@ (8005e4c <_dtoa_r+0x70c>)
 8005db6:	f7fa fb8f 	bl	80004d8 <__aeabi_dmul>
 8005dba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005dbe:	f7fa fe11 	bl	80009e4 <__aeabi_dcmpge>
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	f000 815b 	beq.w	800607e <_dtoa_r+0x93e>
 8005dc8:	2400      	movs	r4, #0
 8005dca:	4625      	mov	r5, r4
 8005dcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005dce:	4656      	mov	r6, sl
 8005dd0:	43db      	mvns	r3, r3
 8005dd2:	9304      	str	r3, [sp, #16]
 8005dd4:	2700      	movs	r7, #0
 8005dd6:	4621      	mov	r1, r4
 8005dd8:	4658      	mov	r0, fp
 8005dda:	f000 fbb7 	bl	800654c <_Bfree>
 8005dde:	2d00      	cmp	r5, #0
 8005de0:	d0dc      	beq.n	8005d9c <_dtoa_r+0x65c>
 8005de2:	b12f      	cbz	r7, 8005df0 <_dtoa_r+0x6b0>
 8005de4:	42af      	cmp	r7, r5
 8005de6:	d003      	beq.n	8005df0 <_dtoa_r+0x6b0>
 8005de8:	4639      	mov	r1, r7
 8005dea:	4658      	mov	r0, fp
 8005dec:	f000 fbae 	bl	800654c <_Bfree>
 8005df0:	4629      	mov	r1, r5
 8005df2:	4658      	mov	r0, fp
 8005df4:	f000 fbaa 	bl	800654c <_Bfree>
 8005df8:	e7d0      	b.n	8005d9c <_dtoa_r+0x65c>
 8005dfa:	9704      	str	r7, [sp, #16]
 8005dfc:	4633      	mov	r3, r6
 8005dfe:	461e      	mov	r6, r3
 8005e00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e04:	2a39      	cmp	r2, #57	@ 0x39
 8005e06:	d107      	bne.n	8005e18 <_dtoa_r+0x6d8>
 8005e08:	459a      	cmp	sl, r3
 8005e0a:	d1f8      	bne.n	8005dfe <_dtoa_r+0x6be>
 8005e0c:	9a04      	ldr	r2, [sp, #16]
 8005e0e:	3201      	adds	r2, #1
 8005e10:	9204      	str	r2, [sp, #16]
 8005e12:	2230      	movs	r2, #48	@ 0x30
 8005e14:	f88a 2000 	strb.w	r2, [sl]
 8005e18:	781a      	ldrb	r2, [r3, #0]
 8005e1a:	3201      	adds	r2, #1
 8005e1c:	701a      	strb	r2, [r3, #0]
 8005e1e:	e7bd      	b.n	8005d9c <_dtoa_r+0x65c>
 8005e20:	2200      	movs	r2, #0
 8005e22:	4b09      	ldr	r3, [pc, #36]	@ (8005e48 <_dtoa_r+0x708>)
 8005e24:	f7fa fb58 	bl	80004d8 <__aeabi_dmul>
 8005e28:	2200      	movs	r2, #0
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	4604      	mov	r4, r0
 8005e2e:	460d      	mov	r5, r1
 8005e30:	f7fa fdba 	bl	80009a8 <__aeabi_dcmpeq>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	f43f aebc 	beq.w	8005bb2 <_dtoa_r+0x472>
 8005e3a:	e6f1      	b.n	8005c20 <_dtoa_r+0x4e0>
 8005e3c:	0800a820 	.word	0x0800a820
 8005e40:	3fe00000 	.word	0x3fe00000
 8005e44:	3ff00000 	.word	0x3ff00000
 8005e48:	40240000 	.word	0x40240000
 8005e4c:	40140000 	.word	0x40140000
 8005e50:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005e52:	2a00      	cmp	r2, #0
 8005e54:	f000 80db 	beq.w	800600e <_dtoa_r+0x8ce>
 8005e58:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005e5a:	2a01      	cmp	r2, #1
 8005e5c:	f300 80bf 	bgt.w	8005fde <_dtoa_r+0x89e>
 8005e60:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005e62:	2a00      	cmp	r2, #0
 8005e64:	f000 80b7 	beq.w	8005fd6 <_dtoa_r+0x896>
 8005e68:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005e6c:	4646      	mov	r6, r8
 8005e6e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e72:	2101      	movs	r1, #1
 8005e74:	441a      	add	r2, r3
 8005e76:	4658      	mov	r0, fp
 8005e78:	4498      	add	r8, r3
 8005e7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e7c:	f000 fc64 	bl	8006748 <__i2b>
 8005e80:	4605      	mov	r5, r0
 8005e82:	b15e      	cbz	r6, 8005e9c <_dtoa_r+0x75c>
 8005e84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	dd08      	ble.n	8005e9c <_dtoa_r+0x75c>
 8005e8a:	42b3      	cmp	r3, r6
 8005e8c:	bfa8      	it	ge
 8005e8e:	4633      	movge	r3, r6
 8005e90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e92:	eba8 0803 	sub.w	r8, r8, r3
 8005e96:	1af6      	subs	r6, r6, r3
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e9e:	b1f3      	cbz	r3, 8005ede <_dtoa_r+0x79e>
 8005ea0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	f000 80b7 	beq.w	8006016 <_dtoa_r+0x8d6>
 8005ea8:	b18c      	cbz	r4, 8005ece <_dtoa_r+0x78e>
 8005eaa:	4629      	mov	r1, r5
 8005eac:	4622      	mov	r2, r4
 8005eae:	4658      	mov	r0, fp
 8005eb0:	f000 fd08 	bl	80068c4 <__pow5mult>
 8005eb4:	464a      	mov	r2, r9
 8005eb6:	4601      	mov	r1, r0
 8005eb8:	4605      	mov	r5, r0
 8005eba:	4658      	mov	r0, fp
 8005ebc:	f000 fc5a 	bl	8006774 <__multiply>
 8005ec0:	4649      	mov	r1, r9
 8005ec2:	9004      	str	r0, [sp, #16]
 8005ec4:	4658      	mov	r0, fp
 8005ec6:	f000 fb41 	bl	800654c <_Bfree>
 8005eca:	9b04      	ldr	r3, [sp, #16]
 8005ecc:	4699      	mov	r9, r3
 8005ece:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ed0:	1b1a      	subs	r2, r3, r4
 8005ed2:	d004      	beq.n	8005ede <_dtoa_r+0x79e>
 8005ed4:	4649      	mov	r1, r9
 8005ed6:	4658      	mov	r0, fp
 8005ed8:	f000 fcf4 	bl	80068c4 <__pow5mult>
 8005edc:	4681      	mov	r9, r0
 8005ede:	2101      	movs	r1, #1
 8005ee0:	4658      	mov	r0, fp
 8005ee2:	f000 fc31 	bl	8006748 <__i2b>
 8005ee6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ee8:	4604      	mov	r4, r0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	f000 81c9 	beq.w	8006282 <_dtoa_r+0xb42>
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	4601      	mov	r1, r0
 8005ef4:	4658      	mov	r0, fp
 8005ef6:	f000 fce5 	bl	80068c4 <__pow5mult>
 8005efa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005efc:	4604      	mov	r4, r0
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	f300 808f 	bgt.w	8006022 <_dtoa_r+0x8e2>
 8005f04:	9b02      	ldr	r3, [sp, #8]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	f040 8087 	bne.w	800601a <_dtoa_r+0x8da>
 8005f0c:	9b03      	ldr	r3, [sp, #12]
 8005f0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f040 8083 	bne.w	800601e <_dtoa_r+0x8de>
 8005f18:	9b03      	ldr	r3, [sp, #12]
 8005f1a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f1e:	0d1b      	lsrs	r3, r3, #20
 8005f20:	051b      	lsls	r3, r3, #20
 8005f22:	b12b      	cbz	r3, 8005f30 <_dtoa_r+0x7f0>
 8005f24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f26:	f108 0801 	add.w	r8, r8, #1
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f2e:	2301      	movs	r3, #1
 8005f30:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	f000 81aa 	beq.w	800628e <_dtoa_r+0xb4e>
 8005f3a:	6923      	ldr	r3, [r4, #16]
 8005f3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005f40:	6918      	ldr	r0, [r3, #16]
 8005f42:	f000 fbb5 	bl	80066b0 <__hi0bits>
 8005f46:	f1c0 0020 	rsb	r0, r0, #32
 8005f4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f4c:	4418      	add	r0, r3
 8005f4e:	f010 001f 	ands.w	r0, r0, #31
 8005f52:	d071      	beq.n	8006038 <_dtoa_r+0x8f8>
 8005f54:	f1c0 0320 	rsb	r3, r0, #32
 8005f58:	2b04      	cmp	r3, #4
 8005f5a:	dd65      	ble.n	8006028 <_dtoa_r+0x8e8>
 8005f5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f5e:	f1c0 001c 	rsb	r0, r0, #28
 8005f62:	4403      	add	r3, r0
 8005f64:	4480      	add	r8, r0
 8005f66:	4406      	add	r6, r0
 8005f68:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f6a:	f1b8 0f00 	cmp.w	r8, #0
 8005f6e:	dd05      	ble.n	8005f7c <_dtoa_r+0x83c>
 8005f70:	4649      	mov	r1, r9
 8005f72:	4642      	mov	r2, r8
 8005f74:	4658      	mov	r0, fp
 8005f76:	f000 fcff 	bl	8006978 <__lshift>
 8005f7a:	4681      	mov	r9, r0
 8005f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	dd05      	ble.n	8005f8e <_dtoa_r+0x84e>
 8005f82:	4621      	mov	r1, r4
 8005f84:	461a      	mov	r2, r3
 8005f86:	4658      	mov	r0, fp
 8005f88:	f000 fcf6 	bl	8006978 <__lshift>
 8005f8c:	4604      	mov	r4, r0
 8005f8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d053      	beq.n	800603c <_dtoa_r+0x8fc>
 8005f94:	4621      	mov	r1, r4
 8005f96:	4648      	mov	r0, r9
 8005f98:	f000 fd5a 	bl	8006a50 <__mcmp>
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	da4d      	bge.n	800603c <_dtoa_r+0x8fc>
 8005fa0:	1e7b      	subs	r3, r7, #1
 8005fa2:	4649      	mov	r1, r9
 8005fa4:	9304      	str	r3, [sp, #16]
 8005fa6:	220a      	movs	r2, #10
 8005fa8:	2300      	movs	r3, #0
 8005faa:	4658      	mov	r0, fp
 8005fac:	f000 faf0 	bl	8006590 <__multadd>
 8005fb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fb2:	4681      	mov	r9, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f000 816c 	beq.w	8006292 <_dtoa_r+0xb52>
 8005fba:	2300      	movs	r3, #0
 8005fbc:	4629      	mov	r1, r5
 8005fbe:	220a      	movs	r2, #10
 8005fc0:	4658      	mov	r0, fp
 8005fc2:	f000 fae5 	bl	8006590 <__multadd>
 8005fc6:	9b08      	ldr	r3, [sp, #32]
 8005fc8:	4605      	mov	r5, r0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	dc61      	bgt.n	8006092 <_dtoa_r+0x952>
 8005fce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	dc3b      	bgt.n	800604c <_dtoa_r+0x90c>
 8005fd4:	e05d      	b.n	8006092 <_dtoa_r+0x952>
 8005fd6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fd8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005fdc:	e746      	b.n	8005e6c <_dtoa_r+0x72c>
 8005fde:	9b07      	ldr	r3, [sp, #28]
 8005fe0:	1e5c      	subs	r4, r3, #1
 8005fe2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fe4:	42a3      	cmp	r3, r4
 8005fe6:	bfbf      	itttt	lt
 8005fe8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005fea:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005fec:	1ae3      	sublt	r3, r4, r3
 8005fee:	18d2      	addlt	r2, r2, r3
 8005ff0:	bfa8      	it	ge
 8005ff2:	1b1c      	subge	r4, r3, r4
 8005ff4:	9b07      	ldr	r3, [sp, #28]
 8005ff6:	bfbe      	ittt	lt
 8005ff8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005ffa:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005ffc:	2400      	movlt	r4, #0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	bfb5      	itete	lt
 8006002:	eba8 0603 	sublt.w	r6, r8, r3
 8006006:	4646      	movge	r6, r8
 8006008:	2300      	movlt	r3, #0
 800600a:	9b07      	ldrge	r3, [sp, #28]
 800600c:	e730      	b.n	8005e70 <_dtoa_r+0x730>
 800600e:	4646      	mov	r6, r8
 8006010:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006012:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006014:	e735      	b.n	8005e82 <_dtoa_r+0x742>
 8006016:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006018:	e75c      	b.n	8005ed4 <_dtoa_r+0x794>
 800601a:	2300      	movs	r3, #0
 800601c:	e788      	b.n	8005f30 <_dtoa_r+0x7f0>
 800601e:	9b02      	ldr	r3, [sp, #8]
 8006020:	e786      	b.n	8005f30 <_dtoa_r+0x7f0>
 8006022:	2300      	movs	r3, #0
 8006024:	930a      	str	r3, [sp, #40]	@ 0x28
 8006026:	e788      	b.n	8005f3a <_dtoa_r+0x7fa>
 8006028:	d09f      	beq.n	8005f6a <_dtoa_r+0x82a>
 800602a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800602c:	331c      	adds	r3, #28
 800602e:	441a      	add	r2, r3
 8006030:	4498      	add	r8, r3
 8006032:	441e      	add	r6, r3
 8006034:	9209      	str	r2, [sp, #36]	@ 0x24
 8006036:	e798      	b.n	8005f6a <_dtoa_r+0x82a>
 8006038:	4603      	mov	r3, r0
 800603a:	e7f6      	b.n	800602a <_dtoa_r+0x8ea>
 800603c:	9b07      	ldr	r3, [sp, #28]
 800603e:	9704      	str	r7, [sp, #16]
 8006040:	2b00      	cmp	r3, #0
 8006042:	dc20      	bgt.n	8006086 <_dtoa_r+0x946>
 8006044:	9308      	str	r3, [sp, #32]
 8006046:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006048:	2b02      	cmp	r3, #2
 800604a:	dd1e      	ble.n	800608a <_dtoa_r+0x94a>
 800604c:	9b08      	ldr	r3, [sp, #32]
 800604e:	2b00      	cmp	r3, #0
 8006050:	f47f aebc 	bne.w	8005dcc <_dtoa_r+0x68c>
 8006054:	4621      	mov	r1, r4
 8006056:	2205      	movs	r2, #5
 8006058:	4658      	mov	r0, fp
 800605a:	f000 fa99 	bl	8006590 <__multadd>
 800605e:	4601      	mov	r1, r0
 8006060:	4604      	mov	r4, r0
 8006062:	4648      	mov	r0, r9
 8006064:	f000 fcf4 	bl	8006a50 <__mcmp>
 8006068:	2800      	cmp	r0, #0
 800606a:	f77f aeaf 	ble.w	8005dcc <_dtoa_r+0x68c>
 800606e:	2331      	movs	r3, #49	@ 0x31
 8006070:	4656      	mov	r6, sl
 8006072:	f806 3b01 	strb.w	r3, [r6], #1
 8006076:	9b04      	ldr	r3, [sp, #16]
 8006078:	3301      	adds	r3, #1
 800607a:	9304      	str	r3, [sp, #16]
 800607c:	e6aa      	b.n	8005dd4 <_dtoa_r+0x694>
 800607e:	9c07      	ldr	r4, [sp, #28]
 8006080:	9704      	str	r7, [sp, #16]
 8006082:	4625      	mov	r5, r4
 8006084:	e7f3      	b.n	800606e <_dtoa_r+0x92e>
 8006086:	9b07      	ldr	r3, [sp, #28]
 8006088:	9308      	str	r3, [sp, #32]
 800608a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800608c:	2b00      	cmp	r3, #0
 800608e:	f000 8104 	beq.w	800629a <_dtoa_r+0xb5a>
 8006092:	2e00      	cmp	r6, #0
 8006094:	dd05      	ble.n	80060a2 <_dtoa_r+0x962>
 8006096:	4629      	mov	r1, r5
 8006098:	4632      	mov	r2, r6
 800609a:	4658      	mov	r0, fp
 800609c:	f000 fc6c 	bl	8006978 <__lshift>
 80060a0:	4605      	mov	r5, r0
 80060a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d05a      	beq.n	800615e <_dtoa_r+0xa1e>
 80060a8:	4658      	mov	r0, fp
 80060aa:	6869      	ldr	r1, [r5, #4]
 80060ac:	f000 fa0e 	bl	80064cc <_Balloc>
 80060b0:	4606      	mov	r6, r0
 80060b2:	b928      	cbnz	r0, 80060c0 <_dtoa_r+0x980>
 80060b4:	4602      	mov	r2, r0
 80060b6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80060ba:	4b83      	ldr	r3, [pc, #524]	@ (80062c8 <_dtoa_r+0xb88>)
 80060bc:	f7ff bb54 	b.w	8005768 <_dtoa_r+0x28>
 80060c0:	692a      	ldr	r2, [r5, #16]
 80060c2:	f105 010c 	add.w	r1, r5, #12
 80060c6:	3202      	adds	r2, #2
 80060c8:	0092      	lsls	r2, r2, #2
 80060ca:	300c      	adds	r0, #12
 80060cc:	f7ff fa9d 	bl	800560a <memcpy>
 80060d0:	2201      	movs	r2, #1
 80060d2:	4631      	mov	r1, r6
 80060d4:	4658      	mov	r0, fp
 80060d6:	f000 fc4f 	bl	8006978 <__lshift>
 80060da:	462f      	mov	r7, r5
 80060dc:	4605      	mov	r5, r0
 80060de:	f10a 0301 	add.w	r3, sl, #1
 80060e2:	9307      	str	r3, [sp, #28]
 80060e4:	9b08      	ldr	r3, [sp, #32]
 80060e6:	4453      	add	r3, sl
 80060e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060ea:	9b02      	ldr	r3, [sp, #8]
 80060ec:	f003 0301 	and.w	r3, r3, #1
 80060f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80060f2:	9b07      	ldr	r3, [sp, #28]
 80060f4:	4621      	mov	r1, r4
 80060f6:	3b01      	subs	r3, #1
 80060f8:	4648      	mov	r0, r9
 80060fa:	9302      	str	r3, [sp, #8]
 80060fc:	f7ff fa98 	bl	8005630 <quorem>
 8006100:	4639      	mov	r1, r7
 8006102:	9008      	str	r0, [sp, #32]
 8006104:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006108:	4648      	mov	r0, r9
 800610a:	f000 fca1 	bl	8006a50 <__mcmp>
 800610e:	462a      	mov	r2, r5
 8006110:	9009      	str	r0, [sp, #36]	@ 0x24
 8006112:	4621      	mov	r1, r4
 8006114:	4658      	mov	r0, fp
 8006116:	f000 fcb7 	bl	8006a88 <__mdiff>
 800611a:	68c2      	ldr	r2, [r0, #12]
 800611c:	4606      	mov	r6, r0
 800611e:	bb02      	cbnz	r2, 8006162 <_dtoa_r+0xa22>
 8006120:	4601      	mov	r1, r0
 8006122:	4648      	mov	r0, r9
 8006124:	f000 fc94 	bl	8006a50 <__mcmp>
 8006128:	4602      	mov	r2, r0
 800612a:	4631      	mov	r1, r6
 800612c:	4658      	mov	r0, fp
 800612e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006130:	f000 fa0c 	bl	800654c <_Bfree>
 8006134:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006136:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006138:	9e07      	ldr	r6, [sp, #28]
 800613a:	ea43 0102 	orr.w	r1, r3, r2
 800613e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006140:	4319      	orrs	r1, r3
 8006142:	d110      	bne.n	8006166 <_dtoa_r+0xa26>
 8006144:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006148:	d029      	beq.n	800619e <_dtoa_r+0xa5e>
 800614a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800614c:	2b00      	cmp	r3, #0
 800614e:	dd02      	ble.n	8006156 <_dtoa_r+0xa16>
 8006150:	9b08      	ldr	r3, [sp, #32]
 8006152:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006156:	9b02      	ldr	r3, [sp, #8]
 8006158:	f883 8000 	strb.w	r8, [r3]
 800615c:	e63b      	b.n	8005dd6 <_dtoa_r+0x696>
 800615e:	4628      	mov	r0, r5
 8006160:	e7bb      	b.n	80060da <_dtoa_r+0x99a>
 8006162:	2201      	movs	r2, #1
 8006164:	e7e1      	b.n	800612a <_dtoa_r+0x9ea>
 8006166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006168:	2b00      	cmp	r3, #0
 800616a:	db04      	blt.n	8006176 <_dtoa_r+0xa36>
 800616c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800616e:	430b      	orrs	r3, r1
 8006170:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006172:	430b      	orrs	r3, r1
 8006174:	d120      	bne.n	80061b8 <_dtoa_r+0xa78>
 8006176:	2a00      	cmp	r2, #0
 8006178:	dded      	ble.n	8006156 <_dtoa_r+0xa16>
 800617a:	4649      	mov	r1, r9
 800617c:	2201      	movs	r2, #1
 800617e:	4658      	mov	r0, fp
 8006180:	f000 fbfa 	bl	8006978 <__lshift>
 8006184:	4621      	mov	r1, r4
 8006186:	4681      	mov	r9, r0
 8006188:	f000 fc62 	bl	8006a50 <__mcmp>
 800618c:	2800      	cmp	r0, #0
 800618e:	dc03      	bgt.n	8006198 <_dtoa_r+0xa58>
 8006190:	d1e1      	bne.n	8006156 <_dtoa_r+0xa16>
 8006192:	f018 0f01 	tst.w	r8, #1
 8006196:	d0de      	beq.n	8006156 <_dtoa_r+0xa16>
 8006198:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800619c:	d1d8      	bne.n	8006150 <_dtoa_r+0xa10>
 800619e:	2339      	movs	r3, #57	@ 0x39
 80061a0:	9a02      	ldr	r2, [sp, #8]
 80061a2:	7013      	strb	r3, [r2, #0]
 80061a4:	4633      	mov	r3, r6
 80061a6:	461e      	mov	r6, r3
 80061a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80061ac:	3b01      	subs	r3, #1
 80061ae:	2a39      	cmp	r2, #57	@ 0x39
 80061b0:	d052      	beq.n	8006258 <_dtoa_r+0xb18>
 80061b2:	3201      	adds	r2, #1
 80061b4:	701a      	strb	r2, [r3, #0]
 80061b6:	e60e      	b.n	8005dd6 <_dtoa_r+0x696>
 80061b8:	2a00      	cmp	r2, #0
 80061ba:	dd07      	ble.n	80061cc <_dtoa_r+0xa8c>
 80061bc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80061c0:	d0ed      	beq.n	800619e <_dtoa_r+0xa5e>
 80061c2:	9a02      	ldr	r2, [sp, #8]
 80061c4:	f108 0301 	add.w	r3, r8, #1
 80061c8:	7013      	strb	r3, [r2, #0]
 80061ca:	e604      	b.n	8005dd6 <_dtoa_r+0x696>
 80061cc:	9b07      	ldr	r3, [sp, #28]
 80061ce:	9a07      	ldr	r2, [sp, #28]
 80061d0:	f803 8c01 	strb.w	r8, [r3, #-1]
 80061d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d028      	beq.n	800622c <_dtoa_r+0xaec>
 80061da:	4649      	mov	r1, r9
 80061dc:	2300      	movs	r3, #0
 80061de:	220a      	movs	r2, #10
 80061e0:	4658      	mov	r0, fp
 80061e2:	f000 f9d5 	bl	8006590 <__multadd>
 80061e6:	42af      	cmp	r7, r5
 80061e8:	4681      	mov	r9, r0
 80061ea:	f04f 0300 	mov.w	r3, #0
 80061ee:	f04f 020a 	mov.w	r2, #10
 80061f2:	4639      	mov	r1, r7
 80061f4:	4658      	mov	r0, fp
 80061f6:	d107      	bne.n	8006208 <_dtoa_r+0xac8>
 80061f8:	f000 f9ca 	bl	8006590 <__multadd>
 80061fc:	4607      	mov	r7, r0
 80061fe:	4605      	mov	r5, r0
 8006200:	9b07      	ldr	r3, [sp, #28]
 8006202:	3301      	adds	r3, #1
 8006204:	9307      	str	r3, [sp, #28]
 8006206:	e774      	b.n	80060f2 <_dtoa_r+0x9b2>
 8006208:	f000 f9c2 	bl	8006590 <__multadd>
 800620c:	4629      	mov	r1, r5
 800620e:	4607      	mov	r7, r0
 8006210:	2300      	movs	r3, #0
 8006212:	220a      	movs	r2, #10
 8006214:	4658      	mov	r0, fp
 8006216:	f000 f9bb 	bl	8006590 <__multadd>
 800621a:	4605      	mov	r5, r0
 800621c:	e7f0      	b.n	8006200 <_dtoa_r+0xac0>
 800621e:	9b08      	ldr	r3, [sp, #32]
 8006220:	2700      	movs	r7, #0
 8006222:	2b00      	cmp	r3, #0
 8006224:	bfcc      	ite	gt
 8006226:	461e      	movgt	r6, r3
 8006228:	2601      	movle	r6, #1
 800622a:	4456      	add	r6, sl
 800622c:	4649      	mov	r1, r9
 800622e:	2201      	movs	r2, #1
 8006230:	4658      	mov	r0, fp
 8006232:	f000 fba1 	bl	8006978 <__lshift>
 8006236:	4621      	mov	r1, r4
 8006238:	4681      	mov	r9, r0
 800623a:	f000 fc09 	bl	8006a50 <__mcmp>
 800623e:	2800      	cmp	r0, #0
 8006240:	dcb0      	bgt.n	80061a4 <_dtoa_r+0xa64>
 8006242:	d102      	bne.n	800624a <_dtoa_r+0xb0a>
 8006244:	f018 0f01 	tst.w	r8, #1
 8006248:	d1ac      	bne.n	80061a4 <_dtoa_r+0xa64>
 800624a:	4633      	mov	r3, r6
 800624c:	461e      	mov	r6, r3
 800624e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006252:	2a30      	cmp	r2, #48	@ 0x30
 8006254:	d0fa      	beq.n	800624c <_dtoa_r+0xb0c>
 8006256:	e5be      	b.n	8005dd6 <_dtoa_r+0x696>
 8006258:	459a      	cmp	sl, r3
 800625a:	d1a4      	bne.n	80061a6 <_dtoa_r+0xa66>
 800625c:	9b04      	ldr	r3, [sp, #16]
 800625e:	3301      	adds	r3, #1
 8006260:	9304      	str	r3, [sp, #16]
 8006262:	2331      	movs	r3, #49	@ 0x31
 8006264:	f88a 3000 	strb.w	r3, [sl]
 8006268:	e5b5      	b.n	8005dd6 <_dtoa_r+0x696>
 800626a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800626c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80062cc <_dtoa_r+0xb8c>
 8006270:	b11b      	cbz	r3, 800627a <_dtoa_r+0xb3a>
 8006272:	f10a 0308 	add.w	r3, sl, #8
 8006276:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006278:	6013      	str	r3, [r2, #0]
 800627a:	4650      	mov	r0, sl
 800627c:	b017      	add	sp, #92	@ 0x5c
 800627e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006282:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006284:	2b01      	cmp	r3, #1
 8006286:	f77f ae3d 	ble.w	8005f04 <_dtoa_r+0x7c4>
 800628a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800628c:	930a      	str	r3, [sp, #40]	@ 0x28
 800628e:	2001      	movs	r0, #1
 8006290:	e65b      	b.n	8005f4a <_dtoa_r+0x80a>
 8006292:	9b08      	ldr	r3, [sp, #32]
 8006294:	2b00      	cmp	r3, #0
 8006296:	f77f aed6 	ble.w	8006046 <_dtoa_r+0x906>
 800629a:	4656      	mov	r6, sl
 800629c:	4621      	mov	r1, r4
 800629e:	4648      	mov	r0, r9
 80062a0:	f7ff f9c6 	bl	8005630 <quorem>
 80062a4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80062a8:	9b08      	ldr	r3, [sp, #32]
 80062aa:	f806 8b01 	strb.w	r8, [r6], #1
 80062ae:	eba6 020a 	sub.w	r2, r6, sl
 80062b2:	4293      	cmp	r3, r2
 80062b4:	ddb3      	ble.n	800621e <_dtoa_r+0xade>
 80062b6:	4649      	mov	r1, r9
 80062b8:	2300      	movs	r3, #0
 80062ba:	220a      	movs	r2, #10
 80062bc:	4658      	mov	r0, fp
 80062be:	f000 f967 	bl	8006590 <__multadd>
 80062c2:	4681      	mov	r9, r0
 80062c4:	e7ea      	b.n	800629c <_dtoa_r+0xb5c>
 80062c6:	bf00      	nop
 80062c8:	0800a77b 	.word	0x0800a77b
 80062cc:	0800a6ff 	.word	0x0800a6ff

080062d0 <_free_r>:
 80062d0:	b538      	push	{r3, r4, r5, lr}
 80062d2:	4605      	mov	r5, r0
 80062d4:	2900      	cmp	r1, #0
 80062d6:	d040      	beq.n	800635a <_free_r+0x8a>
 80062d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062dc:	1f0c      	subs	r4, r1, #4
 80062de:	2b00      	cmp	r3, #0
 80062e0:	bfb8      	it	lt
 80062e2:	18e4      	addlt	r4, r4, r3
 80062e4:	f000 f8e6 	bl	80064b4 <__malloc_lock>
 80062e8:	4a1c      	ldr	r2, [pc, #112]	@ (800635c <_free_r+0x8c>)
 80062ea:	6813      	ldr	r3, [r2, #0]
 80062ec:	b933      	cbnz	r3, 80062fc <_free_r+0x2c>
 80062ee:	6063      	str	r3, [r4, #4]
 80062f0:	6014      	str	r4, [r2, #0]
 80062f2:	4628      	mov	r0, r5
 80062f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062f8:	f000 b8e2 	b.w	80064c0 <__malloc_unlock>
 80062fc:	42a3      	cmp	r3, r4
 80062fe:	d908      	bls.n	8006312 <_free_r+0x42>
 8006300:	6820      	ldr	r0, [r4, #0]
 8006302:	1821      	adds	r1, r4, r0
 8006304:	428b      	cmp	r3, r1
 8006306:	bf01      	itttt	eq
 8006308:	6819      	ldreq	r1, [r3, #0]
 800630a:	685b      	ldreq	r3, [r3, #4]
 800630c:	1809      	addeq	r1, r1, r0
 800630e:	6021      	streq	r1, [r4, #0]
 8006310:	e7ed      	b.n	80062ee <_free_r+0x1e>
 8006312:	461a      	mov	r2, r3
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	b10b      	cbz	r3, 800631c <_free_r+0x4c>
 8006318:	42a3      	cmp	r3, r4
 800631a:	d9fa      	bls.n	8006312 <_free_r+0x42>
 800631c:	6811      	ldr	r1, [r2, #0]
 800631e:	1850      	adds	r0, r2, r1
 8006320:	42a0      	cmp	r0, r4
 8006322:	d10b      	bne.n	800633c <_free_r+0x6c>
 8006324:	6820      	ldr	r0, [r4, #0]
 8006326:	4401      	add	r1, r0
 8006328:	1850      	adds	r0, r2, r1
 800632a:	4283      	cmp	r3, r0
 800632c:	6011      	str	r1, [r2, #0]
 800632e:	d1e0      	bne.n	80062f2 <_free_r+0x22>
 8006330:	6818      	ldr	r0, [r3, #0]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	4408      	add	r0, r1
 8006336:	6010      	str	r0, [r2, #0]
 8006338:	6053      	str	r3, [r2, #4]
 800633a:	e7da      	b.n	80062f2 <_free_r+0x22>
 800633c:	d902      	bls.n	8006344 <_free_r+0x74>
 800633e:	230c      	movs	r3, #12
 8006340:	602b      	str	r3, [r5, #0]
 8006342:	e7d6      	b.n	80062f2 <_free_r+0x22>
 8006344:	6820      	ldr	r0, [r4, #0]
 8006346:	1821      	adds	r1, r4, r0
 8006348:	428b      	cmp	r3, r1
 800634a:	bf01      	itttt	eq
 800634c:	6819      	ldreq	r1, [r3, #0]
 800634e:	685b      	ldreq	r3, [r3, #4]
 8006350:	1809      	addeq	r1, r1, r0
 8006352:	6021      	streq	r1, [r4, #0]
 8006354:	6063      	str	r3, [r4, #4]
 8006356:	6054      	str	r4, [r2, #4]
 8006358:	e7cb      	b.n	80062f2 <_free_r+0x22>
 800635a:	bd38      	pop	{r3, r4, r5, pc}
 800635c:	200044c4 	.word	0x200044c4

08006360 <malloc>:
 8006360:	4b02      	ldr	r3, [pc, #8]	@ (800636c <malloc+0xc>)
 8006362:	4601      	mov	r1, r0
 8006364:	6818      	ldr	r0, [r3, #0]
 8006366:	f000 b825 	b.w	80063b4 <_malloc_r>
 800636a:	bf00      	nop
 800636c:	2000003c 	.word	0x2000003c

08006370 <sbrk_aligned>:
 8006370:	b570      	push	{r4, r5, r6, lr}
 8006372:	4e0f      	ldr	r6, [pc, #60]	@ (80063b0 <sbrk_aligned+0x40>)
 8006374:	460c      	mov	r4, r1
 8006376:	6831      	ldr	r1, [r6, #0]
 8006378:	4605      	mov	r5, r0
 800637a:	b911      	cbnz	r1, 8006382 <sbrk_aligned+0x12>
 800637c:	f001 ffba 	bl	80082f4 <_sbrk_r>
 8006380:	6030      	str	r0, [r6, #0]
 8006382:	4621      	mov	r1, r4
 8006384:	4628      	mov	r0, r5
 8006386:	f001 ffb5 	bl	80082f4 <_sbrk_r>
 800638a:	1c43      	adds	r3, r0, #1
 800638c:	d103      	bne.n	8006396 <sbrk_aligned+0x26>
 800638e:	f04f 34ff 	mov.w	r4, #4294967295
 8006392:	4620      	mov	r0, r4
 8006394:	bd70      	pop	{r4, r5, r6, pc}
 8006396:	1cc4      	adds	r4, r0, #3
 8006398:	f024 0403 	bic.w	r4, r4, #3
 800639c:	42a0      	cmp	r0, r4
 800639e:	d0f8      	beq.n	8006392 <sbrk_aligned+0x22>
 80063a0:	1a21      	subs	r1, r4, r0
 80063a2:	4628      	mov	r0, r5
 80063a4:	f001 ffa6 	bl	80082f4 <_sbrk_r>
 80063a8:	3001      	adds	r0, #1
 80063aa:	d1f2      	bne.n	8006392 <sbrk_aligned+0x22>
 80063ac:	e7ef      	b.n	800638e <sbrk_aligned+0x1e>
 80063ae:	bf00      	nop
 80063b0:	200044c0 	.word	0x200044c0

080063b4 <_malloc_r>:
 80063b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063b8:	1ccd      	adds	r5, r1, #3
 80063ba:	f025 0503 	bic.w	r5, r5, #3
 80063be:	3508      	adds	r5, #8
 80063c0:	2d0c      	cmp	r5, #12
 80063c2:	bf38      	it	cc
 80063c4:	250c      	movcc	r5, #12
 80063c6:	2d00      	cmp	r5, #0
 80063c8:	4606      	mov	r6, r0
 80063ca:	db01      	blt.n	80063d0 <_malloc_r+0x1c>
 80063cc:	42a9      	cmp	r1, r5
 80063ce:	d904      	bls.n	80063da <_malloc_r+0x26>
 80063d0:	230c      	movs	r3, #12
 80063d2:	6033      	str	r3, [r6, #0]
 80063d4:	2000      	movs	r0, #0
 80063d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80064b0 <_malloc_r+0xfc>
 80063de:	f000 f869 	bl	80064b4 <__malloc_lock>
 80063e2:	f8d8 3000 	ldr.w	r3, [r8]
 80063e6:	461c      	mov	r4, r3
 80063e8:	bb44      	cbnz	r4, 800643c <_malloc_r+0x88>
 80063ea:	4629      	mov	r1, r5
 80063ec:	4630      	mov	r0, r6
 80063ee:	f7ff ffbf 	bl	8006370 <sbrk_aligned>
 80063f2:	1c43      	adds	r3, r0, #1
 80063f4:	4604      	mov	r4, r0
 80063f6:	d158      	bne.n	80064aa <_malloc_r+0xf6>
 80063f8:	f8d8 4000 	ldr.w	r4, [r8]
 80063fc:	4627      	mov	r7, r4
 80063fe:	2f00      	cmp	r7, #0
 8006400:	d143      	bne.n	800648a <_malloc_r+0xd6>
 8006402:	2c00      	cmp	r4, #0
 8006404:	d04b      	beq.n	800649e <_malloc_r+0xea>
 8006406:	6823      	ldr	r3, [r4, #0]
 8006408:	4639      	mov	r1, r7
 800640a:	4630      	mov	r0, r6
 800640c:	eb04 0903 	add.w	r9, r4, r3
 8006410:	f001 ff70 	bl	80082f4 <_sbrk_r>
 8006414:	4581      	cmp	r9, r0
 8006416:	d142      	bne.n	800649e <_malloc_r+0xea>
 8006418:	6821      	ldr	r1, [r4, #0]
 800641a:	4630      	mov	r0, r6
 800641c:	1a6d      	subs	r5, r5, r1
 800641e:	4629      	mov	r1, r5
 8006420:	f7ff ffa6 	bl	8006370 <sbrk_aligned>
 8006424:	3001      	adds	r0, #1
 8006426:	d03a      	beq.n	800649e <_malloc_r+0xea>
 8006428:	6823      	ldr	r3, [r4, #0]
 800642a:	442b      	add	r3, r5
 800642c:	6023      	str	r3, [r4, #0]
 800642e:	f8d8 3000 	ldr.w	r3, [r8]
 8006432:	685a      	ldr	r2, [r3, #4]
 8006434:	bb62      	cbnz	r2, 8006490 <_malloc_r+0xdc>
 8006436:	f8c8 7000 	str.w	r7, [r8]
 800643a:	e00f      	b.n	800645c <_malloc_r+0xa8>
 800643c:	6822      	ldr	r2, [r4, #0]
 800643e:	1b52      	subs	r2, r2, r5
 8006440:	d420      	bmi.n	8006484 <_malloc_r+0xd0>
 8006442:	2a0b      	cmp	r2, #11
 8006444:	d917      	bls.n	8006476 <_malloc_r+0xc2>
 8006446:	1961      	adds	r1, r4, r5
 8006448:	42a3      	cmp	r3, r4
 800644a:	6025      	str	r5, [r4, #0]
 800644c:	bf18      	it	ne
 800644e:	6059      	strne	r1, [r3, #4]
 8006450:	6863      	ldr	r3, [r4, #4]
 8006452:	bf08      	it	eq
 8006454:	f8c8 1000 	streq.w	r1, [r8]
 8006458:	5162      	str	r2, [r4, r5]
 800645a:	604b      	str	r3, [r1, #4]
 800645c:	4630      	mov	r0, r6
 800645e:	f000 f82f 	bl	80064c0 <__malloc_unlock>
 8006462:	f104 000b 	add.w	r0, r4, #11
 8006466:	1d23      	adds	r3, r4, #4
 8006468:	f020 0007 	bic.w	r0, r0, #7
 800646c:	1ac2      	subs	r2, r0, r3
 800646e:	bf1c      	itt	ne
 8006470:	1a1b      	subne	r3, r3, r0
 8006472:	50a3      	strne	r3, [r4, r2]
 8006474:	e7af      	b.n	80063d6 <_malloc_r+0x22>
 8006476:	6862      	ldr	r2, [r4, #4]
 8006478:	42a3      	cmp	r3, r4
 800647a:	bf0c      	ite	eq
 800647c:	f8c8 2000 	streq.w	r2, [r8]
 8006480:	605a      	strne	r2, [r3, #4]
 8006482:	e7eb      	b.n	800645c <_malloc_r+0xa8>
 8006484:	4623      	mov	r3, r4
 8006486:	6864      	ldr	r4, [r4, #4]
 8006488:	e7ae      	b.n	80063e8 <_malloc_r+0x34>
 800648a:	463c      	mov	r4, r7
 800648c:	687f      	ldr	r7, [r7, #4]
 800648e:	e7b6      	b.n	80063fe <_malloc_r+0x4a>
 8006490:	461a      	mov	r2, r3
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	42a3      	cmp	r3, r4
 8006496:	d1fb      	bne.n	8006490 <_malloc_r+0xdc>
 8006498:	2300      	movs	r3, #0
 800649a:	6053      	str	r3, [r2, #4]
 800649c:	e7de      	b.n	800645c <_malloc_r+0xa8>
 800649e:	230c      	movs	r3, #12
 80064a0:	4630      	mov	r0, r6
 80064a2:	6033      	str	r3, [r6, #0]
 80064a4:	f000 f80c 	bl	80064c0 <__malloc_unlock>
 80064a8:	e794      	b.n	80063d4 <_malloc_r+0x20>
 80064aa:	6005      	str	r5, [r0, #0]
 80064ac:	e7d6      	b.n	800645c <_malloc_r+0xa8>
 80064ae:	bf00      	nop
 80064b0:	200044c4 	.word	0x200044c4

080064b4 <__malloc_lock>:
 80064b4:	4801      	ldr	r0, [pc, #4]	@ (80064bc <__malloc_lock+0x8>)
 80064b6:	f7ff b898 	b.w	80055ea <__retarget_lock_acquire_recursive>
 80064ba:	bf00      	nop
 80064bc:	200044bc 	.word	0x200044bc

080064c0 <__malloc_unlock>:
 80064c0:	4801      	ldr	r0, [pc, #4]	@ (80064c8 <__malloc_unlock+0x8>)
 80064c2:	f7ff b893 	b.w	80055ec <__retarget_lock_release_recursive>
 80064c6:	bf00      	nop
 80064c8:	200044bc 	.word	0x200044bc

080064cc <_Balloc>:
 80064cc:	b570      	push	{r4, r5, r6, lr}
 80064ce:	69c6      	ldr	r6, [r0, #28]
 80064d0:	4604      	mov	r4, r0
 80064d2:	460d      	mov	r5, r1
 80064d4:	b976      	cbnz	r6, 80064f4 <_Balloc+0x28>
 80064d6:	2010      	movs	r0, #16
 80064d8:	f7ff ff42 	bl	8006360 <malloc>
 80064dc:	4602      	mov	r2, r0
 80064de:	61e0      	str	r0, [r4, #28]
 80064e0:	b920      	cbnz	r0, 80064ec <_Balloc+0x20>
 80064e2:	216b      	movs	r1, #107	@ 0x6b
 80064e4:	4b17      	ldr	r3, [pc, #92]	@ (8006544 <_Balloc+0x78>)
 80064e6:	4818      	ldr	r0, [pc, #96]	@ (8006548 <_Balloc+0x7c>)
 80064e8:	f001 ff1a 	bl	8008320 <__assert_func>
 80064ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064f0:	6006      	str	r6, [r0, #0]
 80064f2:	60c6      	str	r6, [r0, #12]
 80064f4:	69e6      	ldr	r6, [r4, #28]
 80064f6:	68f3      	ldr	r3, [r6, #12]
 80064f8:	b183      	cbz	r3, 800651c <_Balloc+0x50>
 80064fa:	69e3      	ldr	r3, [r4, #28]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006502:	b9b8      	cbnz	r0, 8006534 <_Balloc+0x68>
 8006504:	2101      	movs	r1, #1
 8006506:	fa01 f605 	lsl.w	r6, r1, r5
 800650a:	1d72      	adds	r2, r6, #5
 800650c:	4620      	mov	r0, r4
 800650e:	0092      	lsls	r2, r2, #2
 8006510:	f001 ff24 	bl	800835c <_calloc_r>
 8006514:	b160      	cbz	r0, 8006530 <_Balloc+0x64>
 8006516:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800651a:	e00e      	b.n	800653a <_Balloc+0x6e>
 800651c:	2221      	movs	r2, #33	@ 0x21
 800651e:	2104      	movs	r1, #4
 8006520:	4620      	mov	r0, r4
 8006522:	f001 ff1b 	bl	800835c <_calloc_r>
 8006526:	69e3      	ldr	r3, [r4, #28]
 8006528:	60f0      	str	r0, [r6, #12]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1e4      	bne.n	80064fa <_Balloc+0x2e>
 8006530:	2000      	movs	r0, #0
 8006532:	bd70      	pop	{r4, r5, r6, pc}
 8006534:	6802      	ldr	r2, [r0, #0]
 8006536:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800653a:	2300      	movs	r3, #0
 800653c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006540:	e7f7      	b.n	8006532 <_Balloc+0x66>
 8006542:	bf00      	nop
 8006544:	0800a70c 	.word	0x0800a70c
 8006548:	0800a78c 	.word	0x0800a78c

0800654c <_Bfree>:
 800654c:	b570      	push	{r4, r5, r6, lr}
 800654e:	69c6      	ldr	r6, [r0, #28]
 8006550:	4605      	mov	r5, r0
 8006552:	460c      	mov	r4, r1
 8006554:	b976      	cbnz	r6, 8006574 <_Bfree+0x28>
 8006556:	2010      	movs	r0, #16
 8006558:	f7ff ff02 	bl	8006360 <malloc>
 800655c:	4602      	mov	r2, r0
 800655e:	61e8      	str	r0, [r5, #28]
 8006560:	b920      	cbnz	r0, 800656c <_Bfree+0x20>
 8006562:	218f      	movs	r1, #143	@ 0x8f
 8006564:	4b08      	ldr	r3, [pc, #32]	@ (8006588 <_Bfree+0x3c>)
 8006566:	4809      	ldr	r0, [pc, #36]	@ (800658c <_Bfree+0x40>)
 8006568:	f001 feda 	bl	8008320 <__assert_func>
 800656c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006570:	6006      	str	r6, [r0, #0]
 8006572:	60c6      	str	r6, [r0, #12]
 8006574:	b13c      	cbz	r4, 8006586 <_Bfree+0x3a>
 8006576:	69eb      	ldr	r3, [r5, #28]
 8006578:	6862      	ldr	r2, [r4, #4]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006580:	6021      	str	r1, [r4, #0]
 8006582:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006586:	bd70      	pop	{r4, r5, r6, pc}
 8006588:	0800a70c 	.word	0x0800a70c
 800658c:	0800a78c 	.word	0x0800a78c

08006590 <__multadd>:
 8006590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006594:	4607      	mov	r7, r0
 8006596:	460c      	mov	r4, r1
 8006598:	461e      	mov	r6, r3
 800659a:	2000      	movs	r0, #0
 800659c:	690d      	ldr	r5, [r1, #16]
 800659e:	f101 0c14 	add.w	ip, r1, #20
 80065a2:	f8dc 3000 	ldr.w	r3, [ip]
 80065a6:	3001      	adds	r0, #1
 80065a8:	b299      	uxth	r1, r3
 80065aa:	fb02 6101 	mla	r1, r2, r1, r6
 80065ae:	0c1e      	lsrs	r6, r3, #16
 80065b0:	0c0b      	lsrs	r3, r1, #16
 80065b2:	fb02 3306 	mla	r3, r2, r6, r3
 80065b6:	b289      	uxth	r1, r1
 80065b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80065bc:	4285      	cmp	r5, r0
 80065be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80065c2:	f84c 1b04 	str.w	r1, [ip], #4
 80065c6:	dcec      	bgt.n	80065a2 <__multadd+0x12>
 80065c8:	b30e      	cbz	r6, 800660e <__multadd+0x7e>
 80065ca:	68a3      	ldr	r3, [r4, #8]
 80065cc:	42ab      	cmp	r3, r5
 80065ce:	dc19      	bgt.n	8006604 <__multadd+0x74>
 80065d0:	6861      	ldr	r1, [r4, #4]
 80065d2:	4638      	mov	r0, r7
 80065d4:	3101      	adds	r1, #1
 80065d6:	f7ff ff79 	bl	80064cc <_Balloc>
 80065da:	4680      	mov	r8, r0
 80065dc:	b928      	cbnz	r0, 80065ea <__multadd+0x5a>
 80065de:	4602      	mov	r2, r0
 80065e0:	21ba      	movs	r1, #186	@ 0xba
 80065e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006614 <__multadd+0x84>)
 80065e4:	480c      	ldr	r0, [pc, #48]	@ (8006618 <__multadd+0x88>)
 80065e6:	f001 fe9b 	bl	8008320 <__assert_func>
 80065ea:	6922      	ldr	r2, [r4, #16]
 80065ec:	f104 010c 	add.w	r1, r4, #12
 80065f0:	3202      	adds	r2, #2
 80065f2:	0092      	lsls	r2, r2, #2
 80065f4:	300c      	adds	r0, #12
 80065f6:	f7ff f808 	bl	800560a <memcpy>
 80065fa:	4621      	mov	r1, r4
 80065fc:	4638      	mov	r0, r7
 80065fe:	f7ff ffa5 	bl	800654c <_Bfree>
 8006602:	4644      	mov	r4, r8
 8006604:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006608:	3501      	adds	r5, #1
 800660a:	615e      	str	r6, [r3, #20]
 800660c:	6125      	str	r5, [r4, #16]
 800660e:	4620      	mov	r0, r4
 8006610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006614:	0800a77b 	.word	0x0800a77b
 8006618:	0800a78c 	.word	0x0800a78c

0800661c <__s2b>:
 800661c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006620:	4615      	mov	r5, r2
 8006622:	2209      	movs	r2, #9
 8006624:	461f      	mov	r7, r3
 8006626:	3308      	adds	r3, #8
 8006628:	460c      	mov	r4, r1
 800662a:	fb93 f3f2 	sdiv	r3, r3, r2
 800662e:	4606      	mov	r6, r0
 8006630:	2201      	movs	r2, #1
 8006632:	2100      	movs	r1, #0
 8006634:	429a      	cmp	r2, r3
 8006636:	db09      	blt.n	800664c <__s2b+0x30>
 8006638:	4630      	mov	r0, r6
 800663a:	f7ff ff47 	bl	80064cc <_Balloc>
 800663e:	b940      	cbnz	r0, 8006652 <__s2b+0x36>
 8006640:	4602      	mov	r2, r0
 8006642:	21d3      	movs	r1, #211	@ 0xd3
 8006644:	4b18      	ldr	r3, [pc, #96]	@ (80066a8 <__s2b+0x8c>)
 8006646:	4819      	ldr	r0, [pc, #100]	@ (80066ac <__s2b+0x90>)
 8006648:	f001 fe6a 	bl	8008320 <__assert_func>
 800664c:	0052      	lsls	r2, r2, #1
 800664e:	3101      	adds	r1, #1
 8006650:	e7f0      	b.n	8006634 <__s2b+0x18>
 8006652:	9b08      	ldr	r3, [sp, #32]
 8006654:	2d09      	cmp	r5, #9
 8006656:	6143      	str	r3, [r0, #20]
 8006658:	f04f 0301 	mov.w	r3, #1
 800665c:	6103      	str	r3, [r0, #16]
 800665e:	dd16      	ble.n	800668e <__s2b+0x72>
 8006660:	f104 0909 	add.w	r9, r4, #9
 8006664:	46c8      	mov	r8, r9
 8006666:	442c      	add	r4, r5
 8006668:	f818 3b01 	ldrb.w	r3, [r8], #1
 800666c:	4601      	mov	r1, r0
 800666e:	220a      	movs	r2, #10
 8006670:	4630      	mov	r0, r6
 8006672:	3b30      	subs	r3, #48	@ 0x30
 8006674:	f7ff ff8c 	bl	8006590 <__multadd>
 8006678:	45a0      	cmp	r8, r4
 800667a:	d1f5      	bne.n	8006668 <__s2b+0x4c>
 800667c:	f1a5 0408 	sub.w	r4, r5, #8
 8006680:	444c      	add	r4, r9
 8006682:	1b2d      	subs	r5, r5, r4
 8006684:	1963      	adds	r3, r4, r5
 8006686:	42bb      	cmp	r3, r7
 8006688:	db04      	blt.n	8006694 <__s2b+0x78>
 800668a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800668e:	2509      	movs	r5, #9
 8006690:	340a      	adds	r4, #10
 8006692:	e7f6      	b.n	8006682 <__s2b+0x66>
 8006694:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006698:	4601      	mov	r1, r0
 800669a:	220a      	movs	r2, #10
 800669c:	4630      	mov	r0, r6
 800669e:	3b30      	subs	r3, #48	@ 0x30
 80066a0:	f7ff ff76 	bl	8006590 <__multadd>
 80066a4:	e7ee      	b.n	8006684 <__s2b+0x68>
 80066a6:	bf00      	nop
 80066a8:	0800a77b 	.word	0x0800a77b
 80066ac:	0800a78c 	.word	0x0800a78c

080066b0 <__hi0bits>:
 80066b0:	4603      	mov	r3, r0
 80066b2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80066b6:	bf3a      	itte	cc
 80066b8:	0403      	lslcc	r3, r0, #16
 80066ba:	2010      	movcc	r0, #16
 80066bc:	2000      	movcs	r0, #0
 80066be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066c2:	bf3c      	itt	cc
 80066c4:	021b      	lslcc	r3, r3, #8
 80066c6:	3008      	addcc	r0, #8
 80066c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066cc:	bf3c      	itt	cc
 80066ce:	011b      	lslcc	r3, r3, #4
 80066d0:	3004      	addcc	r0, #4
 80066d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066d6:	bf3c      	itt	cc
 80066d8:	009b      	lslcc	r3, r3, #2
 80066da:	3002      	addcc	r0, #2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	db05      	blt.n	80066ec <__hi0bits+0x3c>
 80066e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80066e4:	f100 0001 	add.w	r0, r0, #1
 80066e8:	bf08      	it	eq
 80066ea:	2020      	moveq	r0, #32
 80066ec:	4770      	bx	lr

080066ee <__lo0bits>:
 80066ee:	6803      	ldr	r3, [r0, #0]
 80066f0:	4602      	mov	r2, r0
 80066f2:	f013 0007 	ands.w	r0, r3, #7
 80066f6:	d00b      	beq.n	8006710 <__lo0bits+0x22>
 80066f8:	07d9      	lsls	r1, r3, #31
 80066fa:	d421      	bmi.n	8006740 <__lo0bits+0x52>
 80066fc:	0798      	lsls	r0, r3, #30
 80066fe:	bf49      	itett	mi
 8006700:	085b      	lsrmi	r3, r3, #1
 8006702:	089b      	lsrpl	r3, r3, #2
 8006704:	2001      	movmi	r0, #1
 8006706:	6013      	strmi	r3, [r2, #0]
 8006708:	bf5c      	itt	pl
 800670a:	2002      	movpl	r0, #2
 800670c:	6013      	strpl	r3, [r2, #0]
 800670e:	4770      	bx	lr
 8006710:	b299      	uxth	r1, r3
 8006712:	b909      	cbnz	r1, 8006718 <__lo0bits+0x2a>
 8006714:	2010      	movs	r0, #16
 8006716:	0c1b      	lsrs	r3, r3, #16
 8006718:	b2d9      	uxtb	r1, r3
 800671a:	b909      	cbnz	r1, 8006720 <__lo0bits+0x32>
 800671c:	3008      	adds	r0, #8
 800671e:	0a1b      	lsrs	r3, r3, #8
 8006720:	0719      	lsls	r1, r3, #28
 8006722:	bf04      	itt	eq
 8006724:	091b      	lsreq	r3, r3, #4
 8006726:	3004      	addeq	r0, #4
 8006728:	0799      	lsls	r1, r3, #30
 800672a:	bf04      	itt	eq
 800672c:	089b      	lsreq	r3, r3, #2
 800672e:	3002      	addeq	r0, #2
 8006730:	07d9      	lsls	r1, r3, #31
 8006732:	d403      	bmi.n	800673c <__lo0bits+0x4e>
 8006734:	085b      	lsrs	r3, r3, #1
 8006736:	f100 0001 	add.w	r0, r0, #1
 800673a:	d003      	beq.n	8006744 <__lo0bits+0x56>
 800673c:	6013      	str	r3, [r2, #0]
 800673e:	4770      	bx	lr
 8006740:	2000      	movs	r0, #0
 8006742:	4770      	bx	lr
 8006744:	2020      	movs	r0, #32
 8006746:	4770      	bx	lr

08006748 <__i2b>:
 8006748:	b510      	push	{r4, lr}
 800674a:	460c      	mov	r4, r1
 800674c:	2101      	movs	r1, #1
 800674e:	f7ff febd 	bl	80064cc <_Balloc>
 8006752:	4602      	mov	r2, r0
 8006754:	b928      	cbnz	r0, 8006762 <__i2b+0x1a>
 8006756:	f240 1145 	movw	r1, #325	@ 0x145
 800675a:	4b04      	ldr	r3, [pc, #16]	@ (800676c <__i2b+0x24>)
 800675c:	4804      	ldr	r0, [pc, #16]	@ (8006770 <__i2b+0x28>)
 800675e:	f001 fddf 	bl	8008320 <__assert_func>
 8006762:	2301      	movs	r3, #1
 8006764:	6144      	str	r4, [r0, #20]
 8006766:	6103      	str	r3, [r0, #16]
 8006768:	bd10      	pop	{r4, pc}
 800676a:	bf00      	nop
 800676c:	0800a77b 	.word	0x0800a77b
 8006770:	0800a78c 	.word	0x0800a78c

08006774 <__multiply>:
 8006774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006778:	4614      	mov	r4, r2
 800677a:	690a      	ldr	r2, [r1, #16]
 800677c:	6923      	ldr	r3, [r4, #16]
 800677e:	460f      	mov	r7, r1
 8006780:	429a      	cmp	r2, r3
 8006782:	bfa2      	ittt	ge
 8006784:	4623      	movge	r3, r4
 8006786:	460c      	movge	r4, r1
 8006788:	461f      	movge	r7, r3
 800678a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800678e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006792:	68a3      	ldr	r3, [r4, #8]
 8006794:	6861      	ldr	r1, [r4, #4]
 8006796:	eb0a 0609 	add.w	r6, sl, r9
 800679a:	42b3      	cmp	r3, r6
 800679c:	b085      	sub	sp, #20
 800679e:	bfb8      	it	lt
 80067a0:	3101      	addlt	r1, #1
 80067a2:	f7ff fe93 	bl	80064cc <_Balloc>
 80067a6:	b930      	cbnz	r0, 80067b6 <__multiply+0x42>
 80067a8:	4602      	mov	r2, r0
 80067aa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80067ae:	4b43      	ldr	r3, [pc, #268]	@ (80068bc <__multiply+0x148>)
 80067b0:	4843      	ldr	r0, [pc, #268]	@ (80068c0 <__multiply+0x14c>)
 80067b2:	f001 fdb5 	bl	8008320 <__assert_func>
 80067b6:	f100 0514 	add.w	r5, r0, #20
 80067ba:	462b      	mov	r3, r5
 80067bc:	2200      	movs	r2, #0
 80067be:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80067c2:	4543      	cmp	r3, r8
 80067c4:	d321      	bcc.n	800680a <__multiply+0x96>
 80067c6:	f107 0114 	add.w	r1, r7, #20
 80067ca:	f104 0214 	add.w	r2, r4, #20
 80067ce:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80067d2:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80067d6:	9302      	str	r3, [sp, #8]
 80067d8:	1b13      	subs	r3, r2, r4
 80067da:	3b15      	subs	r3, #21
 80067dc:	f023 0303 	bic.w	r3, r3, #3
 80067e0:	3304      	adds	r3, #4
 80067e2:	f104 0715 	add.w	r7, r4, #21
 80067e6:	42ba      	cmp	r2, r7
 80067e8:	bf38      	it	cc
 80067ea:	2304      	movcc	r3, #4
 80067ec:	9301      	str	r3, [sp, #4]
 80067ee:	9b02      	ldr	r3, [sp, #8]
 80067f0:	9103      	str	r1, [sp, #12]
 80067f2:	428b      	cmp	r3, r1
 80067f4:	d80c      	bhi.n	8006810 <__multiply+0x9c>
 80067f6:	2e00      	cmp	r6, #0
 80067f8:	dd03      	ble.n	8006802 <__multiply+0x8e>
 80067fa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d05a      	beq.n	80068b8 <__multiply+0x144>
 8006802:	6106      	str	r6, [r0, #16]
 8006804:	b005      	add	sp, #20
 8006806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800680a:	f843 2b04 	str.w	r2, [r3], #4
 800680e:	e7d8      	b.n	80067c2 <__multiply+0x4e>
 8006810:	f8b1 a000 	ldrh.w	sl, [r1]
 8006814:	f1ba 0f00 	cmp.w	sl, #0
 8006818:	d023      	beq.n	8006862 <__multiply+0xee>
 800681a:	46a9      	mov	r9, r5
 800681c:	f04f 0c00 	mov.w	ip, #0
 8006820:	f104 0e14 	add.w	lr, r4, #20
 8006824:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006828:	f8d9 3000 	ldr.w	r3, [r9]
 800682c:	fa1f fb87 	uxth.w	fp, r7
 8006830:	b29b      	uxth	r3, r3
 8006832:	fb0a 330b 	mla	r3, sl, fp, r3
 8006836:	4463      	add	r3, ip
 8006838:	f8d9 c000 	ldr.w	ip, [r9]
 800683c:	0c3f      	lsrs	r7, r7, #16
 800683e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006842:	fb0a c707 	mla	r7, sl, r7, ip
 8006846:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800684a:	b29b      	uxth	r3, r3
 800684c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006850:	4572      	cmp	r2, lr
 8006852:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006856:	f849 3b04 	str.w	r3, [r9], #4
 800685a:	d8e3      	bhi.n	8006824 <__multiply+0xb0>
 800685c:	9b01      	ldr	r3, [sp, #4]
 800685e:	f845 c003 	str.w	ip, [r5, r3]
 8006862:	9b03      	ldr	r3, [sp, #12]
 8006864:	3104      	adds	r1, #4
 8006866:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800686a:	f1b9 0f00 	cmp.w	r9, #0
 800686e:	d021      	beq.n	80068b4 <__multiply+0x140>
 8006870:	46ae      	mov	lr, r5
 8006872:	f04f 0a00 	mov.w	sl, #0
 8006876:	682b      	ldr	r3, [r5, #0]
 8006878:	f104 0c14 	add.w	ip, r4, #20
 800687c:	f8bc b000 	ldrh.w	fp, [ip]
 8006880:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006884:	b29b      	uxth	r3, r3
 8006886:	fb09 770b 	mla	r7, r9, fp, r7
 800688a:	4457      	add	r7, sl
 800688c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006890:	f84e 3b04 	str.w	r3, [lr], #4
 8006894:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006898:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800689c:	f8be 3000 	ldrh.w	r3, [lr]
 80068a0:	4562      	cmp	r2, ip
 80068a2:	fb09 330a 	mla	r3, r9, sl, r3
 80068a6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80068aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068ae:	d8e5      	bhi.n	800687c <__multiply+0x108>
 80068b0:	9f01      	ldr	r7, [sp, #4]
 80068b2:	51eb      	str	r3, [r5, r7]
 80068b4:	3504      	adds	r5, #4
 80068b6:	e79a      	b.n	80067ee <__multiply+0x7a>
 80068b8:	3e01      	subs	r6, #1
 80068ba:	e79c      	b.n	80067f6 <__multiply+0x82>
 80068bc:	0800a77b 	.word	0x0800a77b
 80068c0:	0800a78c 	.word	0x0800a78c

080068c4 <__pow5mult>:
 80068c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068c8:	4615      	mov	r5, r2
 80068ca:	f012 0203 	ands.w	r2, r2, #3
 80068ce:	4607      	mov	r7, r0
 80068d0:	460e      	mov	r6, r1
 80068d2:	d007      	beq.n	80068e4 <__pow5mult+0x20>
 80068d4:	4c25      	ldr	r4, [pc, #148]	@ (800696c <__pow5mult+0xa8>)
 80068d6:	3a01      	subs	r2, #1
 80068d8:	2300      	movs	r3, #0
 80068da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80068de:	f7ff fe57 	bl	8006590 <__multadd>
 80068e2:	4606      	mov	r6, r0
 80068e4:	10ad      	asrs	r5, r5, #2
 80068e6:	d03d      	beq.n	8006964 <__pow5mult+0xa0>
 80068e8:	69fc      	ldr	r4, [r7, #28]
 80068ea:	b97c      	cbnz	r4, 800690c <__pow5mult+0x48>
 80068ec:	2010      	movs	r0, #16
 80068ee:	f7ff fd37 	bl	8006360 <malloc>
 80068f2:	4602      	mov	r2, r0
 80068f4:	61f8      	str	r0, [r7, #28]
 80068f6:	b928      	cbnz	r0, 8006904 <__pow5mult+0x40>
 80068f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80068fc:	4b1c      	ldr	r3, [pc, #112]	@ (8006970 <__pow5mult+0xac>)
 80068fe:	481d      	ldr	r0, [pc, #116]	@ (8006974 <__pow5mult+0xb0>)
 8006900:	f001 fd0e 	bl	8008320 <__assert_func>
 8006904:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006908:	6004      	str	r4, [r0, #0]
 800690a:	60c4      	str	r4, [r0, #12]
 800690c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006910:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006914:	b94c      	cbnz	r4, 800692a <__pow5mult+0x66>
 8006916:	f240 2171 	movw	r1, #625	@ 0x271
 800691a:	4638      	mov	r0, r7
 800691c:	f7ff ff14 	bl	8006748 <__i2b>
 8006920:	2300      	movs	r3, #0
 8006922:	4604      	mov	r4, r0
 8006924:	f8c8 0008 	str.w	r0, [r8, #8]
 8006928:	6003      	str	r3, [r0, #0]
 800692a:	f04f 0900 	mov.w	r9, #0
 800692e:	07eb      	lsls	r3, r5, #31
 8006930:	d50a      	bpl.n	8006948 <__pow5mult+0x84>
 8006932:	4631      	mov	r1, r6
 8006934:	4622      	mov	r2, r4
 8006936:	4638      	mov	r0, r7
 8006938:	f7ff ff1c 	bl	8006774 <__multiply>
 800693c:	4680      	mov	r8, r0
 800693e:	4631      	mov	r1, r6
 8006940:	4638      	mov	r0, r7
 8006942:	f7ff fe03 	bl	800654c <_Bfree>
 8006946:	4646      	mov	r6, r8
 8006948:	106d      	asrs	r5, r5, #1
 800694a:	d00b      	beq.n	8006964 <__pow5mult+0xa0>
 800694c:	6820      	ldr	r0, [r4, #0]
 800694e:	b938      	cbnz	r0, 8006960 <__pow5mult+0x9c>
 8006950:	4622      	mov	r2, r4
 8006952:	4621      	mov	r1, r4
 8006954:	4638      	mov	r0, r7
 8006956:	f7ff ff0d 	bl	8006774 <__multiply>
 800695a:	6020      	str	r0, [r4, #0]
 800695c:	f8c0 9000 	str.w	r9, [r0]
 8006960:	4604      	mov	r4, r0
 8006962:	e7e4      	b.n	800692e <__pow5mult+0x6a>
 8006964:	4630      	mov	r0, r6
 8006966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800696a:	bf00      	nop
 800696c:	0800a7e8 	.word	0x0800a7e8
 8006970:	0800a70c 	.word	0x0800a70c
 8006974:	0800a78c 	.word	0x0800a78c

08006978 <__lshift>:
 8006978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800697c:	460c      	mov	r4, r1
 800697e:	4607      	mov	r7, r0
 8006980:	4691      	mov	r9, r2
 8006982:	6923      	ldr	r3, [r4, #16]
 8006984:	6849      	ldr	r1, [r1, #4]
 8006986:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800698a:	68a3      	ldr	r3, [r4, #8]
 800698c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006990:	f108 0601 	add.w	r6, r8, #1
 8006994:	42b3      	cmp	r3, r6
 8006996:	db0b      	blt.n	80069b0 <__lshift+0x38>
 8006998:	4638      	mov	r0, r7
 800699a:	f7ff fd97 	bl	80064cc <_Balloc>
 800699e:	4605      	mov	r5, r0
 80069a0:	b948      	cbnz	r0, 80069b6 <__lshift+0x3e>
 80069a2:	4602      	mov	r2, r0
 80069a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80069a8:	4b27      	ldr	r3, [pc, #156]	@ (8006a48 <__lshift+0xd0>)
 80069aa:	4828      	ldr	r0, [pc, #160]	@ (8006a4c <__lshift+0xd4>)
 80069ac:	f001 fcb8 	bl	8008320 <__assert_func>
 80069b0:	3101      	adds	r1, #1
 80069b2:	005b      	lsls	r3, r3, #1
 80069b4:	e7ee      	b.n	8006994 <__lshift+0x1c>
 80069b6:	2300      	movs	r3, #0
 80069b8:	f100 0114 	add.w	r1, r0, #20
 80069bc:	f100 0210 	add.w	r2, r0, #16
 80069c0:	4618      	mov	r0, r3
 80069c2:	4553      	cmp	r3, sl
 80069c4:	db33      	blt.n	8006a2e <__lshift+0xb6>
 80069c6:	6920      	ldr	r0, [r4, #16]
 80069c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80069cc:	f104 0314 	add.w	r3, r4, #20
 80069d0:	f019 091f 	ands.w	r9, r9, #31
 80069d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80069d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80069dc:	d02b      	beq.n	8006a36 <__lshift+0xbe>
 80069de:	468a      	mov	sl, r1
 80069e0:	2200      	movs	r2, #0
 80069e2:	f1c9 0e20 	rsb	lr, r9, #32
 80069e6:	6818      	ldr	r0, [r3, #0]
 80069e8:	fa00 f009 	lsl.w	r0, r0, r9
 80069ec:	4310      	orrs	r0, r2
 80069ee:	f84a 0b04 	str.w	r0, [sl], #4
 80069f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80069f6:	459c      	cmp	ip, r3
 80069f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80069fc:	d8f3      	bhi.n	80069e6 <__lshift+0x6e>
 80069fe:	ebac 0304 	sub.w	r3, ip, r4
 8006a02:	3b15      	subs	r3, #21
 8006a04:	f023 0303 	bic.w	r3, r3, #3
 8006a08:	3304      	adds	r3, #4
 8006a0a:	f104 0015 	add.w	r0, r4, #21
 8006a0e:	4584      	cmp	ip, r0
 8006a10:	bf38      	it	cc
 8006a12:	2304      	movcc	r3, #4
 8006a14:	50ca      	str	r2, [r1, r3]
 8006a16:	b10a      	cbz	r2, 8006a1c <__lshift+0xa4>
 8006a18:	f108 0602 	add.w	r6, r8, #2
 8006a1c:	3e01      	subs	r6, #1
 8006a1e:	4638      	mov	r0, r7
 8006a20:	4621      	mov	r1, r4
 8006a22:	612e      	str	r6, [r5, #16]
 8006a24:	f7ff fd92 	bl	800654c <_Bfree>
 8006a28:	4628      	mov	r0, r5
 8006a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a32:	3301      	adds	r3, #1
 8006a34:	e7c5      	b.n	80069c2 <__lshift+0x4a>
 8006a36:	3904      	subs	r1, #4
 8006a38:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a3c:	459c      	cmp	ip, r3
 8006a3e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a42:	d8f9      	bhi.n	8006a38 <__lshift+0xc0>
 8006a44:	e7ea      	b.n	8006a1c <__lshift+0xa4>
 8006a46:	bf00      	nop
 8006a48:	0800a77b 	.word	0x0800a77b
 8006a4c:	0800a78c 	.word	0x0800a78c

08006a50 <__mcmp>:
 8006a50:	4603      	mov	r3, r0
 8006a52:	690a      	ldr	r2, [r1, #16]
 8006a54:	6900      	ldr	r0, [r0, #16]
 8006a56:	b530      	push	{r4, r5, lr}
 8006a58:	1a80      	subs	r0, r0, r2
 8006a5a:	d10e      	bne.n	8006a7a <__mcmp+0x2a>
 8006a5c:	3314      	adds	r3, #20
 8006a5e:	3114      	adds	r1, #20
 8006a60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006a64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006a68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006a6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006a70:	4295      	cmp	r5, r2
 8006a72:	d003      	beq.n	8006a7c <__mcmp+0x2c>
 8006a74:	d205      	bcs.n	8006a82 <__mcmp+0x32>
 8006a76:	f04f 30ff 	mov.w	r0, #4294967295
 8006a7a:	bd30      	pop	{r4, r5, pc}
 8006a7c:	42a3      	cmp	r3, r4
 8006a7e:	d3f3      	bcc.n	8006a68 <__mcmp+0x18>
 8006a80:	e7fb      	b.n	8006a7a <__mcmp+0x2a>
 8006a82:	2001      	movs	r0, #1
 8006a84:	e7f9      	b.n	8006a7a <__mcmp+0x2a>
	...

08006a88 <__mdiff>:
 8006a88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a8c:	4689      	mov	r9, r1
 8006a8e:	4606      	mov	r6, r0
 8006a90:	4611      	mov	r1, r2
 8006a92:	4648      	mov	r0, r9
 8006a94:	4614      	mov	r4, r2
 8006a96:	f7ff ffdb 	bl	8006a50 <__mcmp>
 8006a9a:	1e05      	subs	r5, r0, #0
 8006a9c:	d112      	bne.n	8006ac4 <__mdiff+0x3c>
 8006a9e:	4629      	mov	r1, r5
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	f7ff fd13 	bl	80064cc <_Balloc>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	b928      	cbnz	r0, 8006ab6 <__mdiff+0x2e>
 8006aaa:	f240 2137 	movw	r1, #567	@ 0x237
 8006aae:	4b3e      	ldr	r3, [pc, #248]	@ (8006ba8 <__mdiff+0x120>)
 8006ab0:	483e      	ldr	r0, [pc, #248]	@ (8006bac <__mdiff+0x124>)
 8006ab2:	f001 fc35 	bl	8008320 <__assert_func>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006abc:	4610      	mov	r0, r2
 8006abe:	b003      	add	sp, #12
 8006ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ac4:	bfbc      	itt	lt
 8006ac6:	464b      	movlt	r3, r9
 8006ac8:	46a1      	movlt	r9, r4
 8006aca:	4630      	mov	r0, r6
 8006acc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006ad0:	bfba      	itte	lt
 8006ad2:	461c      	movlt	r4, r3
 8006ad4:	2501      	movlt	r5, #1
 8006ad6:	2500      	movge	r5, #0
 8006ad8:	f7ff fcf8 	bl	80064cc <_Balloc>
 8006adc:	4602      	mov	r2, r0
 8006ade:	b918      	cbnz	r0, 8006ae8 <__mdiff+0x60>
 8006ae0:	f240 2145 	movw	r1, #581	@ 0x245
 8006ae4:	4b30      	ldr	r3, [pc, #192]	@ (8006ba8 <__mdiff+0x120>)
 8006ae6:	e7e3      	b.n	8006ab0 <__mdiff+0x28>
 8006ae8:	f100 0b14 	add.w	fp, r0, #20
 8006aec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006af0:	f109 0310 	add.w	r3, r9, #16
 8006af4:	60c5      	str	r5, [r0, #12]
 8006af6:	f04f 0c00 	mov.w	ip, #0
 8006afa:	f109 0514 	add.w	r5, r9, #20
 8006afe:	46d9      	mov	r9, fp
 8006b00:	6926      	ldr	r6, [r4, #16]
 8006b02:	f104 0e14 	add.w	lr, r4, #20
 8006b06:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006b0a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006b0e:	9301      	str	r3, [sp, #4]
 8006b10:	9b01      	ldr	r3, [sp, #4]
 8006b12:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006b16:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006b1a:	b281      	uxth	r1, r0
 8006b1c:	9301      	str	r3, [sp, #4]
 8006b1e:	fa1f f38a 	uxth.w	r3, sl
 8006b22:	1a5b      	subs	r3, r3, r1
 8006b24:	0c00      	lsrs	r0, r0, #16
 8006b26:	4463      	add	r3, ip
 8006b28:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006b2c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006b36:	4576      	cmp	r6, lr
 8006b38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b3c:	f849 3b04 	str.w	r3, [r9], #4
 8006b40:	d8e6      	bhi.n	8006b10 <__mdiff+0x88>
 8006b42:	1b33      	subs	r3, r6, r4
 8006b44:	3b15      	subs	r3, #21
 8006b46:	f023 0303 	bic.w	r3, r3, #3
 8006b4a:	3415      	adds	r4, #21
 8006b4c:	3304      	adds	r3, #4
 8006b4e:	42a6      	cmp	r6, r4
 8006b50:	bf38      	it	cc
 8006b52:	2304      	movcc	r3, #4
 8006b54:	441d      	add	r5, r3
 8006b56:	445b      	add	r3, fp
 8006b58:	461e      	mov	r6, r3
 8006b5a:	462c      	mov	r4, r5
 8006b5c:	4544      	cmp	r4, r8
 8006b5e:	d30e      	bcc.n	8006b7e <__mdiff+0xf6>
 8006b60:	f108 0103 	add.w	r1, r8, #3
 8006b64:	1b49      	subs	r1, r1, r5
 8006b66:	f021 0103 	bic.w	r1, r1, #3
 8006b6a:	3d03      	subs	r5, #3
 8006b6c:	45a8      	cmp	r8, r5
 8006b6e:	bf38      	it	cc
 8006b70:	2100      	movcc	r1, #0
 8006b72:	440b      	add	r3, r1
 8006b74:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b78:	b199      	cbz	r1, 8006ba2 <__mdiff+0x11a>
 8006b7a:	6117      	str	r7, [r2, #16]
 8006b7c:	e79e      	b.n	8006abc <__mdiff+0x34>
 8006b7e:	46e6      	mov	lr, ip
 8006b80:	f854 1b04 	ldr.w	r1, [r4], #4
 8006b84:	fa1f fc81 	uxth.w	ip, r1
 8006b88:	44f4      	add	ip, lr
 8006b8a:	0c08      	lsrs	r0, r1, #16
 8006b8c:	4471      	add	r1, lr
 8006b8e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006b92:	b289      	uxth	r1, r1
 8006b94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006b98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b9c:	f846 1b04 	str.w	r1, [r6], #4
 8006ba0:	e7dc      	b.n	8006b5c <__mdiff+0xd4>
 8006ba2:	3f01      	subs	r7, #1
 8006ba4:	e7e6      	b.n	8006b74 <__mdiff+0xec>
 8006ba6:	bf00      	nop
 8006ba8:	0800a77b 	.word	0x0800a77b
 8006bac:	0800a78c 	.word	0x0800a78c

08006bb0 <__ulp>:
 8006bb0:	4b0e      	ldr	r3, [pc, #56]	@ (8006bec <__ulp+0x3c>)
 8006bb2:	400b      	ands	r3, r1
 8006bb4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	dc08      	bgt.n	8006bce <__ulp+0x1e>
 8006bbc:	425b      	negs	r3, r3
 8006bbe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006bc2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006bc6:	da04      	bge.n	8006bd2 <__ulp+0x22>
 8006bc8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006bcc:	4113      	asrs	r3, r2
 8006bce:	2200      	movs	r2, #0
 8006bd0:	e008      	b.n	8006be4 <__ulp+0x34>
 8006bd2:	f1a2 0314 	sub.w	r3, r2, #20
 8006bd6:	2b1e      	cmp	r3, #30
 8006bd8:	bfd6      	itet	le
 8006bda:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006bde:	2201      	movgt	r2, #1
 8006be0:	40da      	lsrle	r2, r3
 8006be2:	2300      	movs	r3, #0
 8006be4:	4619      	mov	r1, r3
 8006be6:	4610      	mov	r0, r2
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	7ff00000 	.word	0x7ff00000

08006bf0 <__b2d>:
 8006bf0:	6902      	ldr	r2, [r0, #16]
 8006bf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bf4:	f100 0614 	add.w	r6, r0, #20
 8006bf8:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006bfc:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006c00:	4f1e      	ldr	r7, [pc, #120]	@ (8006c7c <__b2d+0x8c>)
 8006c02:	4620      	mov	r0, r4
 8006c04:	f7ff fd54 	bl	80066b0 <__hi0bits>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	f1c0 0020 	rsb	r0, r0, #32
 8006c0e:	2b0a      	cmp	r3, #10
 8006c10:	f1a2 0504 	sub.w	r5, r2, #4
 8006c14:	6008      	str	r0, [r1, #0]
 8006c16:	dc12      	bgt.n	8006c3e <__b2d+0x4e>
 8006c18:	42ae      	cmp	r6, r5
 8006c1a:	bf2c      	ite	cs
 8006c1c:	2200      	movcs	r2, #0
 8006c1e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006c22:	f1c3 0c0b 	rsb	ip, r3, #11
 8006c26:	3315      	adds	r3, #21
 8006c28:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006c2c:	fa04 f303 	lsl.w	r3, r4, r3
 8006c30:	fa22 f20c 	lsr.w	r2, r2, ip
 8006c34:	ea4e 0107 	orr.w	r1, lr, r7
 8006c38:	431a      	orrs	r2, r3
 8006c3a:	4610      	mov	r0, r2
 8006c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c3e:	42ae      	cmp	r6, r5
 8006c40:	bf36      	itet	cc
 8006c42:	f1a2 0508 	subcc.w	r5, r2, #8
 8006c46:	2200      	movcs	r2, #0
 8006c48:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006c4c:	3b0b      	subs	r3, #11
 8006c4e:	d012      	beq.n	8006c76 <__b2d+0x86>
 8006c50:	f1c3 0720 	rsb	r7, r3, #32
 8006c54:	fa22 f107 	lsr.w	r1, r2, r7
 8006c58:	409c      	lsls	r4, r3
 8006c5a:	430c      	orrs	r4, r1
 8006c5c:	42b5      	cmp	r5, r6
 8006c5e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006c62:	bf94      	ite	ls
 8006c64:	2400      	movls	r4, #0
 8006c66:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006c6a:	409a      	lsls	r2, r3
 8006c6c:	40fc      	lsrs	r4, r7
 8006c6e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006c72:	4322      	orrs	r2, r4
 8006c74:	e7e1      	b.n	8006c3a <__b2d+0x4a>
 8006c76:	ea44 0107 	orr.w	r1, r4, r7
 8006c7a:	e7de      	b.n	8006c3a <__b2d+0x4a>
 8006c7c:	3ff00000 	.word	0x3ff00000

08006c80 <__d2b>:
 8006c80:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006c84:	2101      	movs	r1, #1
 8006c86:	4690      	mov	r8, r2
 8006c88:	4699      	mov	r9, r3
 8006c8a:	9e08      	ldr	r6, [sp, #32]
 8006c8c:	f7ff fc1e 	bl	80064cc <_Balloc>
 8006c90:	4604      	mov	r4, r0
 8006c92:	b930      	cbnz	r0, 8006ca2 <__d2b+0x22>
 8006c94:	4602      	mov	r2, r0
 8006c96:	f240 310f 	movw	r1, #783	@ 0x30f
 8006c9a:	4b23      	ldr	r3, [pc, #140]	@ (8006d28 <__d2b+0xa8>)
 8006c9c:	4823      	ldr	r0, [pc, #140]	@ (8006d2c <__d2b+0xac>)
 8006c9e:	f001 fb3f 	bl	8008320 <__assert_func>
 8006ca2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006ca6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006caa:	b10d      	cbz	r5, 8006cb0 <__d2b+0x30>
 8006cac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cb0:	9301      	str	r3, [sp, #4]
 8006cb2:	f1b8 0300 	subs.w	r3, r8, #0
 8006cb6:	d024      	beq.n	8006d02 <__d2b+0x82>
 8006cb8:	4668      	mov	r0, sp
 8006cba:	9300      	str	r3, [sp, #0]
 8006cbc:	f7ff fd17 	bl	80066ee <__lo0bits>
 8006cc0:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006cc4:	b1d8      	cbz	r0, 8006cfe <__d2b+0x7e>
 8006cc6:	f1c0 0320 	rsb	r3, r0, #32
 8006cca:	fa02 f303 	lsl.w	r3, r2, r3
 8006cce:	430b      	orrs	r3, r1
 8006cd0:	40c2      	lsrs	r2, r0
 8006cd2:	6163      	str	r3, [r4, #20]
 8006cd4:	9201      	str	r2, [sp, #4]
 8006cd6:	9b01      	ldr	r3, [sp, #4]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	bf0c      	ite	eq
 8006cdc:	2201      	moveq	r2, #1
 8006cde:	2202      	movne	r2, #2
 8006ce0:	61a3      	str	r3, [r4, #24]
 8006ce2:	6122      	str	r2, [r4, #16]
 8006ce4:	b1ad      	cbz	r5, 8006d12 <__d2b+0x92>
 8006ce6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006cea:	4405      	add	r5, r0
 8006cec:	6035      	str	r5, [r6, #0]
 8006cee:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006cf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf4:	6018      	str	r0, [r3, #0]
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	b002      	add	sp, #8
 8006cfa:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006cfe:	6161      	str	r1, [r4, #20]
 8006d00:	e7e9      	b.n	8006cd6 <__d2b+0x56>
 8006d02:	a801      	add	r0, sp, #4
 8006d04:	f7ff fcf3 	bl	80066ee <__lo0bits>
 8006d08:	9b01      	ldr	r3, [sp, #4]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	6163      	str	r3, [r4, #20]
 8006d0e:	3020      	adds	r0, #32
 8006d10:	e7e7      	b.n	8006ce2 <__d2b+0x62>
 8006d12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006d16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d1a:	6030      	str	r0, [r6, #0]
 8006d1c:	6918      	ldr	r0, [r3, #16]
 8006d1e:	f7ff fcc7 	bl	80066b0 <__hi0bits>
 8006d22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d26:	e7e4      	b.n	8006cf2 <__d2b+0x72>
 8006d28:	0800a77b 	.word	0x0800a77b
 8006d2c:	0800a78c 	.word	0x0800a78c

08006d30 <__ratio>:
 8006d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d34:	b085      	sub	sp, #20
 8006d36:	e9cd 1000 	strd	r1, r0, [sp]
 8006d3a:	a902      	add	r1, sp, #8
 8006d3c:	f7ff ff58 	bl	8006bf0 <__b2d>
 8006d40:	468b      	mov	fp, r1
 8006d42:	4606      	mov	r6, r0
 8006d44:	460f      	mov	r7, r1
 8006d46:	9800      	ldr	r0, [sp, #0]
 8006d48:	a903      	add	r1, sp, #12
 8006d4a:	f7ff ff51 	bl	8006bf0 <__b2d>
 8006d4e:	460d      	mov	r5, r1
 8006d50:	9b01      	ldr	r3, [sp, #4]
 8006d52:	4689      	mov	r9, r1
 8006d54:	6919      	ldr	r1, [r3, #16]
 8006d56:	9b00      	ldr	r3, [sp, #0]
 8006d58:	4604      	mov	r4, r0
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	4630      	mov	r0, r6
 8006d5e:	1ac9      	subs	r1, r1, r3
 8006d60:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006d64:	1a9b      	subs	r3, r3, r2
 8006d66:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	bfcd      	iteet	gt
 8006d6e:	463a      	movgt	r2, r7
 8006d70:	462a      	movle	r2, r5
 8006d72:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006d76:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006d7a:	bfd8      	it	le
 8006d7c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006d80:	464b      	mov	r3, r9
 8006d82:	4622      	mov	r2, r4
 8006d84:	4659      	mov	r1, fp
 8006d86:	f7f9 fcd1 	bl	800072c <__aeabi_ddiv>
 8006d8a:	b005      	add	sp, #20
 8006d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006d90 <__copybits>:
 8006d90:	3901      	subs	r1, #1
 8006d92:	b570      	push	{r4, r5, r6, lr}
 8006d94:	1149      	asrs	r1, r1, #5
 8006d96:	6914      	ldr	r4, [r2, #16]
 8006d98:	3101      	adds	r1, #1
 8006d9a:	f102 0314 	add.w	r3, r2, #20
 8006d9e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006da2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006da6:	1f05      	subs	r5, r0, #4
 8006da8:	42a3      	cmp	r3, r4
 8006daa:	d30c      	bcc.n	8006dc6 <__copybits+0x36>
 8006dac:	1aa3      	subs	r3, r4, r2
 8006dae:	3b11      	subs	r3, #17
 8006db0:	f023 0303 	bic.w	r3, r3, #3
 8006db4:	3211      	adds	r2, #17
 8006db6:	42a2      	cmp	r2, r4
 8006db8:	bf88      	it	hi
 8006dba:	2300      	movhi	r3, #0
 8006dbc:	4418      	add	r0, r3
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	4288      	cmp	r0, r1
 8006dc2:	d305      	bcc.n	8006dd0 <__copybits+0x40>
 8006dc4:	bd70      	pop	{r4, r5, r6, pc}
 8006dc6:	f853 6b04 	ldr.w	r6, [r3], #4
 8006dca:	f845 6f04 	str.w	r6, [r5, #4]!
 8006dce:	e7eb      	b.n	8006da8 <__copybits+0x18>
 8006dd0:	f840 3b04 	str.w	r3, [r0], #4
 8006dd4:	e7f4      	b.n	8006dc0 <__copybits+0x30>

08006dd6 <__any_on>:
 8006dd6:	f100 0214 	add.w	r2, r0, #20
 8006dda:	6900      	ldr	r0, [r0, #16]
 8006ddc:	114b      	asrs	r3, r1, #5
 8006dde:	4298      	cmp	r0, r3
 8006de0:	b510      	push	{r4, lr}
 8006de2:	db11      	blt.n	8006e08 <__any_on+0x32>
 8006de4:	dd0a      	ble.n	8006dfc <__any_on+0x26>
 8006de6:	f011 011f 	ands.w	r1, r1, #31
 8006dea:	d007      	beq.n	8006dfc <__any_on+0x26>
 8006dec:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006df0:	fa24 f001 	lsr.w	r0, r4, r1
 8006df4:	fa00 f101 	lsl.w	r1, r0, r1
 8006df8:	428c      	cmp	r4, r1
 8006dfa:	d10b      	bne.n	8006e14 <__any_on+0x3e>
 8006dfc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d803      	bhi.n	8006e0c <__any_on+0x36>
 8006e04:	2000      	movs	r0, #0
 8006e06:	bd10      	pop	{r4, pc}
 8006e08:	4603      	mov	r3, r0
 8006e0a:	e7f7      	b.n	8006dfc <__any_on+0x26>
 8006e0c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006e10:	2900      	cmp	r1, #0
 8006e12:	d0f5      	beq.n	8006e00 <__any_on+0x2a>
 8006e14:	2001      	movs	r0, #1
 8006e16:	e7f6      	b.n	8006e06 <__any_on+0x30>

08006e18 <sulp>:
 8006e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e1c:	460f      	mov	r7, r1
 8006e1e:	4690      	mov	r8, r2
 8006e20:	f7ff fec6 	bl	8006bb0 <__ulp>
 8006e24:	4604      	mov	r4, r0
 8006e26:	460d      	mov	r5, r1
 8006e28:	f1b8 0f00 	cmp.w	r8, #0
 8006e2c:	d011      	beq.n	8006e52 <sulp+0x3a>
 8006e2e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006e32:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	dd0b      	ble.n	8006e52 <sulp+0x3a>
 8006e3a:	2400      	movs	r4, #0
 8006e3c:	051b      	lsls	r3, r3, #20
 8006e3e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006e42:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006e46:	4622      	mov	r2, r4
 8006e48:	462b      	mov	r3, r5
 8006e4a:	f7f9 fb45 	bl	80004d8 <__aeabi_dmul>
 8006e4e:	4604      	mov	r4, r0
 8006e50:	460d      	mov	r5, r1
 8006e52:	4620      	mov	r0, r4
 8006e54:	4629      	mov	r1, r5
 8006e56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e5a:	0000      	movs	r0, r0
 8006e5c:	0000      	movs	r0, r0
	...

08006e60 <_strtod_l>:
 8006e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e64:	b09f      	sub	sp, #124	@ 0x7c
 8006e66:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006e68:	2200      	movs	r2, #0
 8006e6a:	460c      	mov	r4, r1
 8006e6c:	921a      	str	r2, [sp, #104]	@ 0x68
 8006e6e:	f04f 0a00 	mov.w	sl, #0
 8006e72:	f04f 0b00 	mov.w	fp, #0
 8006e76:	460a      	mov	r2, r1
 8006e78:	9005      	str	r0, [sp, #20]
 8006e7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006e7c:	7811      	ldrb	r1, [r2, #0]
 8006e7e:	292b      	cmp	r1, #43	@ 0x2b
 8006e80:	d048      	beq.n	8006f14 <_strtod_l+0xb4>
 8006e82:	d836      	bhi.n	8006ef2 <_strtod_l+0x92>
 8006e84:	290d      	cmp	r1, #13
 8006e86:	d830      	bhi.n	8006eea <_strtod_l+0x8a>
 8006e88:	2908      	cmp	r1, #8
 8006e8a:	d830      	bhi.n	8006eee <_strtod_l+0x8e>
 8006e8c:	2900      	cmp	r1, #0
 8006e8e:	d039      	beq.n	8006f04 <_strtod_l+0xa4>
 8006e90:	2200      	movs	r2, #0
 8006e92:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006e94:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006e96:	782a      	ldrb	r2, [r5, #0]
 8006e98:	2a30      	cmp	r2, #48	@ 0x30
 8006e9a:	f040 80b1 	bne.w	8007000 <_strtod_l+0x1a0>
 8006e9e:	786a      	ldrb	r2, [r5, #1]
 8006ea0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006ea4:	2a58      	cmp	r2, #88	@ 0x58
 8006ea6:	d16c      	bne.n	8006f82 <_strtod_l+0x122>
 8006ea8:	9302      	str	r3, [sp, #8]
 8006eaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006eac:	4a8e      	ldr	r2, [pc, #568]	@ (80070e8 <_strtod_l+0x288>)
 8006eae:	9301      	str	r3, [sp, #4]
 8006eb0:	ab1a      	add	r3, sp, #104	@ 0x68
 8006eb2:	9300      	str	r3, [sp, #0]
 8006eb4:	9805      	ldr	r0, [sp, #20]
 8006eb6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006eb8:	a919      	add	r1, sp, #100	@ 0x64
 8006eba:	f001 facb 	bl	8008454 <__gethex>
 8006ebe:	f010 060f 	ands.w	r6, r0, #15
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	d005      	beq.n	8006ed2 <_strtod_l+0x72>
 8006ec6:	2e06      	cmp	r6, #6
 8006ec8:	d126      	bne.n	8006f18 <_strtod_l+0xb8>
 8006eca:	2300      	movs	r3, #0
 8006ecc:	3501      	adds	r5, #1
 8006ece:	9519      	str	r5, [sp, #100]	@ 0x64
 8006ed0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ed2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f040 8584 	bne.w	80079e2 <_strtod_l+0xb82>
 8006eda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006edc:	b1bb      	cbz	r3, 8006f0e <_strtod_l+0xae>
 8006ede:	4650      	mov	r0, sl
 8006ee0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006ee4:	b01f      	add	sp, #124	@ 0x7c
 8006ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eea:	2920      	cmp	r1, #32
 8006eec:	d1d0      	bne.n	8006e90 <_strtod_l+0x30>
 8006eee:	3201      	adds	r2, #1
 8006ef0:	e7c3      	b.n	8006e7a <_strtod_l+0x1a>
 8006ef2:	292d      	cmp	r1, #45	@ 0x2d
 8006ef4:	d1cc      	bne.n	8006e90 <_strtod_l+0x30>
 8006ef6:	2101      	movs	r1, #1
 8006ef8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006efa:	1c51      	adds	r1, r2, #1
 8006efc:	9119      	str	r1, [sp, #100]	@ 0x64
 8006efe:	7852      	ldrb	r2, [r2, #1]
 8006f00:	2a00      	cmp	r2, #0
 8006f02:	d1c7      	bne.n	8006e94 <_strtod_l+0x34>
 8006f04:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006f06:	9419      	str	r4, [sp, #100]	@ 0x64
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f040 8568 	bne.w	80079de <_strtod_l+0xb7e>
 8006f0e:	4650      	mov	r0, sl
 8006f10:	4659      	mov	r1, fp
 8006f12:	e7e7      	b.n	8006ee4 <_strtod_l+0x84>
 8006f14:	2100      	movs	r1, #0
 8006f16:	e7ef      	b.n	8006ef8 <_strtod_l+0x98>
 8006f18:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006f1a:	b13a      	cbz	r2, 8006f2c <_strtod_l+0xcc>
 8006f1c:	2135      	movs	r1, #53	@ 0x35
 8006f1e:	a81c      	add	r0, sp, #112	@ 0x70
 8006f20:	f7ff ff36 	bl	8006d90 <__copybits>
 8006f24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f26:	9805      	ldr	r0, [sp, #20]
 8006f28:	f7ff fb10 	bl	800654c <_Bfree>
 8006f2c:	3e01      	subs	r6, #1
 8006f2e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006f30:	2e04      	cmp	r6, #4
 8006f32:	d806      	bhi.n	8006f42 <_strtod_l+0xe2>
 8006f34:	e8df f006 	tbb	[pc, r6]
 8006f38:	201d0314 	.word	0x201d0314
 8006f3c:	14          	.byte	0x14
 8006f3d:	00          	.byte	0x00
 8006f3e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006f42:	05e1      	lsls	r1, r4, #23
 8006f44:	bf48      	it	mi
 8006f46:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006f4a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006f4e:	0d1b      	lsrs	r3, r3, #20
 8006f50:	051b      	lsls	r3, r3, #20
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1bd      	bne.n	8006ed2 <_strtod_l+0x72>
 8006f56:	f7fe fb1d 	bl	8005594 <__errno>
 8006f5a:	2322      	movs	r3, #34	@ 0x22
 8006f5c:	6003      	str	r3, [r0, #0]
 8006f5e:	e7b8      	b.n	8006ed2 <_strtod_l+0x72>
 8006f60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006f64:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006f68:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006f6c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006f70:	e7e7      	b.n	8006f42 <_strtod_l+0xe2>
 8006f72:	f8df b178 	ldr.w	fp, [pc, #376]	@ 80070ec <_strtod_l+0x28c>
 8006f76:	e7e4      	b.n	8006f42 <_strtod_l+0xe2>
 8006f78:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006f7c:	f04f 3aff 	mov.w	sl, #4294967295
 8006f80:	e7df      	b.n	8006f42 <_strtod_l+0xe2>
 8006f82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f84:	1c5a      	adds	r2, r3, #1
 8006f86:	9219      	str	r2, [sp, #100]	@ 0x64
 8006f88:	785b      	ldrb	r3, [r3, #1]
 8006f8a:	2b30      	cmp	r3, #48	@ 0x30
 8006f8c:	d0f9      	beq.n	8006f82 <_strtod_l+0x122>
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d09f      	beq.n	8006ed2 <_strtod_l+0x72>
 8006f92:	2301      	movs	r3, #1
 8006f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006f98:	220a      	movs	r2, #10
 8006f9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	461f      	mov	r7, r3
 8006fa0:	9308      	str	r3, [sp, #32]
 8006fa2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fa4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006fa6:	7805      	ldrb	r5, [r0, #0]
 8006fa8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006fac:	b2d9      	uxtb	r1, r3
 8006fae:	2909      	cmp	r1, #9
 8006fb0:	d928      	bls.n	8007004 <_strtod_l+0x1a4>
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	494e      	ldr	r1, [pc, #312]	@ (80070f0 <_strtod_l+0x290>)
 8006fb6:	f001 f968 	bl	800828a <strncmp>
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	d032      	beq.n	8007024 <_strtod_l+0x1c4>
 8006fbe:	2000      	movs	r0, #0
 8006fc0:	462a      	mov	r2, r5
 8006fc2:	4681      	mov	r9, r0
 8006fc4:	463d      	mov	r5, r7
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	2a65      	cmp	r2, #101	@ 0x65
 8006fca:	d001      	beq.n	8006fd0 <_strtod_l+0x170>
 8006fcc:	2a45      	cmp	r2, #69	@ 0x45
 8006fce:	d114      	bne.n	8006ffa <_strtod_l+0x19a>
 8006fd0:	b91d      	cbnz	r5, 8006fda <_strtod_l+0x17a>
 8006fd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fd4:	4302      	orrs	r2, r0
 8006fd6:	d095      	beq.n	8006f04 <_strtod_l+0xa4>
 8006fd8:	2500      	movs	r5, #0
 8006fda:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006fdc:	1c62      	adds	r2, r4, #1
 8006fde:	9219      	str	r2, [sp, #100]	@ 0x64
 8006fe0:	7862      	ldrb	r2, [r4, #1]
 8006fe2:	2a2b      	cmp	r2, #43	@ 0x2b
 8006fe4:	d077      	beq.n	80070d6 <_strtod_l+0x276>
 8006fe6:	2a2d      	cmp	r2, #45	@ 0x2d
 8006fe8:	d07b      	beq.n	80070e2 <_strtod_l+0x282>
 8006fea:	f04f 0c00 	mov.w	ip, #0
 8006fee:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006ff2:	2909      	cmp	r1, #9
 8006ff4:	f240 8082 	bls.w	80070fc <_strtod_l+0x29c>
 8006ff8:	9419      	str	r4, [sp, #100]	@ 0x64
 8006ffa:	f04f 0800 	mov.w	r8, #0
 8006ffe:	e0a2      	b.n	8007146 <_strtod_l+0x2e6>
 8007000:	2300      	movs	r3, #0
 8007002:	e7c7      	b.n	8006f94 <_strtod_l+0x134>
 8007004:	2f08      	cmp	r7, #8
 8007006:	bfd5      	itete	le
 8007008:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800700a:	9908      	ldrgt	r1, [sp, #32]
 800700c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007010:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007014:	f100 0001 	add.w	r0, r0, #1
 8007018:	bfd4      	ite	le
 800701a:	930a      	strle	r3, [sp, #40]	@ 0x28
 800701c:	9308      	strgt	r3, [sp, #32]
 800701e:	3701      	adds	r7, #1
 8007020:	9019      	str	r0, [sp, #100]	@ 0x64
 8007022:	e7bf      	b.n	8006fa4 <_strtod_l+0x144>
 8007024:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007026:	1c5a      	adds	r2, r3, #1
 8007028:	9219      	str	r2, [sp, #100]	@ 0x64
 800702a:	785a      	ldrb	r2, [r3, #1]
 800702c:	b37f      	cbz	r7, 800708e <_strtod_l+0x22e>
 800702e:	4681      	mov	r9, r0
 8007030:	463d      	mov	r5, r7
 8007032:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007036:	2b09      	cmp	r3, #9
 8007038:	d912      	bls.n	8007060 <_strtod_l+0x200>
 800703a:	2301      	movs	r3, #1
 800703c:	e7c4      	b.n	8006fc8 <_strtod_l+0x168>
 800703e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007040:	3001      	adds	r0, #1
 8007042:	1c5a      	adds	r2, r3, #1
 8007044:	9219      	str	r2, [sp, #100]	@ 0x64
 8007046:	785a      	ldrb	r2, [r3, #1]
 8007048:	2a30      	cmp	r2, #48	@ 0x30
 800704a:	d0f8      	beq.n	800703e <_strtod_l+0x1de>
 800704c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007050:	2b08      	cmp	r3, #8
 8007052:	f200 84cb 	bhi.w	80079ec <_strtod_l+0xb8c>
 8007056:	4681      	mov	r9, r0
 8007058:	2000      	movs	r0, #0
 800705a:	4605      	mov	r5, r0
 800705c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800705e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007060:	3a30      	subs	r2, #48	@ 0x30
 8007062:	f100 0301 	add.w	r3, r0, #1
 8007066:	d02a      	beq.n	80070be <_strtod_l+0x25e>
 8007068:	4499      	add	r9, r3
 800706a:	210a      	movs	r1, #10
 800706c:	462b      	mov	r3, r5
 800706e:	eb00 0c05 	add.w	ip, r0, r5
 8007072:	4563      	cmp	r3, ip
 8007074:	d10d      	bne.n	8007092 <_strtod_l+0x232>
 8007076:	1c69      	adds	r1, r5, #1
 8007078:	4401      	add	r1, r0
 800707a:	4428      	add	r0, r5
 800707c:	2808      	cmp	r0, #8
 800707e:	dc16      	bgt.n	80070ae <_strtod_l+0x24e>
 8007080:	230a      	movs	r3, #10
 8007082:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007084:	fb03 2300 	mla	r3, r3, r0, r2
 8007088:	930a      	str	r3, [sp, #40]	@ 0x28
 800708a:	2300      	movs	r3, #0
 800708c:	e018      	b.n	80070c0 <_strtod_l+0x260>
 800708e:	4638      	mov	r0, r7
 8007090:	e7da      	b.n	8007048 <_strtod_l+0x1e8>
 8007092:	2b08      	cmp	r3, #8
 8007094:	f103 0301 	add.w	r3, r3, #1
 8007098:	dc03      	bgt.n	80070a2 <_strtod_l+0x242>
 800709a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800709c:	434e      	muls	r6, r1
 800709e:	960a      	str	r6, [sp, #40]	@ 0x28
 80070a0:	e7e7      	b.n	8007072 <_strtod_l+0x212>
 80070a2:	2b10      	cmp	r3, #16
 80070a4:	bfde      	ittt	le
 80070a6:	9e08      	ldrle	r6, [sp, #32]
 80070a8:	434e      	mulle	r6, r1
 80070aa:	9608      	strle	r6, [sp, #32]
 80070ac:	e7e1      	b.n	8007072 <_strtod_l+0x212>
 80070ae:	280f      	cmp	r0, #15
 80070b0:	dceb      	bgt.n	800708a <_strtod_l+0x22a>
 80070b2:	230a      	movs	r3, #10
 80070b4:	9808      	ldr	r0, [sp, #32]
 80070b6:	fb03 2300 	mla	r3, r3, r0, r2
 80070ba:	9308      	str	r3, [sp, #32]
 80070bc:	e7e5      	b.n	800708a <_strtod_l+0x22a>
 80070be:	4629      	mov	r1, r5
 80070c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80070c2:	460d      	mov	r5, r1
 80070c4:	1c50      	adds	r0, r2, #1
 80070c6:	9019      	str	r0, [sp, #100]	@ 0x64
 80070c8:	7852      	ldrb	r2, [r2, #1]
 80070ca:	4618      	mov	r0, r3
 80070cc:	e7b1      	b.n	8007032 <_strtod_l+0x1d2>
 80070ce:	f04f 0900 	mov.w	r9, #0
 80070d2:	2301      	movs	r3, #1
 80070d4:	e77d      	b.n	8006fd2 <_strtod_l+0x172>
 80070d6:	f04f 0c00 	mov.w	ip, #0
 80070da:	1ca2      	adds	r2, r4, #2
 80070dc:	9219      	str	r2, [sp, #100]	@ 0x64
 80070de:	78a2      	ldrb	r2, [r4, #2]
 80070e0:	e785      	b.n	8006fee <_strtod_l+0x18e>
 80070e2:	f04f 0c01 	mov.w	ip, #1
 80070e6:	e7f8      	b.n	80070da <_strtod_l+0x27a>
 80070e8:	0800a900 	.word	0x0800a900
 80070ec:	7ff00000 	.word	0x7ff00000
 80070f0:	0800a8e8 	.word	0x0800a8e8
 80070f4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80070f6:	1c51      	adds	r1, r2, #1
 80070f8:	9119      	str	r1, [sp, #100]	@ 0x64
 80070fa:	7852      	ldrb	r2, [r2, #1]
 80070fc:	2a30      	cmp	r2, #48	@ 0x30
 80070fe:	d0f9      	beq.n	80070f4 <_strtod_l+0x294>
 8007100:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007104:	2908      	cmp	r1, #8
 8007106:	f63f af78 	bhi.w	8006ffa <_strtod_l+0x19a>
 800710a:	f04f 080a 	mov.w	r8, #10
 800710e:	3a30      	subs	r2, #48	@ 0x30
 8007110:	920e      	str	r2, [sp, #56]	@ 0x38
 8007112:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007114:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007116:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007118:	1c56      	adds	r6, r2, #1
 800711a:	9619      	str	r6, [sp, #100]	@ 0x64
 800711c:	7852      	ldrb	r2, [r2, #1]
 800711e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007122:	f1be 0f09 	cmp.w	lr, #9
 8007126:	d939      	bls.n	800719c <_strtod_l+0x33c>
 8007128:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800712a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800712e:	1a76      	subs	r6, r6, r1
 8007130:	2e08      	cmp	r6, #8
 8007132:	dc03      	bgt.n	800713c <_strtod_l+0x2dc>
 8007134:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007136:	4588      	cmp	r8, r1
 8007138:	bfa8      	it	ge
 800713a:	4688      	movge	r8, r1
 800713c:	f1bc 0f00 	cmp.w	ip, #0
 8007140:	d001      	beq.n	8007146 <_strtod_l+0x2e6>
 8007142:	f1c8 0800 	rsb	r8, r8, #0
 8007146:	2d00      	cmp	r5, #0
 8007148:	d14e      	bne.n	80071e8 <_strtod_l+0x388>
 800714a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800714c:	4308      	orrs	r0, r1
 800714e:	f47f aec0 	bne.w	8006ed2 <_strtod_l+0x72>
 8007152:	2b00      	cmp	r3, #0
 8007154:	f47f aed6 	bne.w	8006f04 <_strtod_l+0xa4>
 8007158:	2a69      	cmp	r2, #105	@ 0x69
 800715a:	d028      	beq.n	80071ae <_strtod_l+0x34e>
 800715c:	dc25      	bgt.n	80071aa <_strtod_l+0x34a>
 800715e:	2a49      	cmp	r2, #73	@ 0x49
 8007160:	d025      	beq.n	80071ae <_strtod_l+0x34e>
 8007162:	2a4e      	cmp	r2, #78	@ 0x4e
 8007164:	f47f aece 	bne.w	8006f04 <_strtod_l+0xa4>
 8007168:	499a      	ldr	r1, [pc, #616]	@ (80073d4 <_strtod_l+0x574>)
 800716a:	a819      	add	r0, sp, #100	@ 0x64
 800716c:	f001 fb94 	bl	8008898 <__match>
 8007170:	2800      	cmp	r0, #0
 8007172:	f43f aec7 	beq.w	8006f04 <_strtod_l+0xa4>
 8007176:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	2b28      	cmp	r3, #40	@ 0x28
 800717c:	d12e      	bne.n	80071dc <_strtod_l+0x37c>
 800717e:	4996      	ldr	r1, [pc, #600]	@ (80073d8 <_strtod_l+0x578>)
 8007180:	aa1c      	add	r2, sp, #112	@ 0x70
 8007182:	a819      	add	r0, sp, #100	@ 0x64
 8007184:	f001 fb9c 	bl	80088c0 <__hexnan>
 8007188:	2805      	cmp	r0, #5
 800718a:	d127      	bne.n	80071dc <_strtod_l+0x37c>
 800718c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800718e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007192:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007196:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800719a:	e69a      	b.n	8006ed2 <_strtod_l+0x72>
 800719c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800719e:	fb08 2101 	mla	r1, r8, r1, r2
 80071a2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80071a6:	920e      	str	r2, [sp, #56]	@ 0x38
 80071a8:	e7b5      	b.n	8007116 <_strtod_l+0x2b6>
 80071aa:	2a6e      	cmp	r2, #110	@ 0x6e
 80071ac:	e7da      	b.n	8007164 <_strtod_l+0x304>
 80071ae:	498b      	ldr	r1, [pc, #556]	@ (80073dc <_strtod_l+0x57c>)
 80071b0:	a819      	add	r0, sp, #100	@ 0x64
 80071b2:	f001 fb71 	bl	8008898 <__match>
 80071b6:	2800      	cmp	r0, #0
 80071b8:	f43f aea4 	beq.w	8006f04 <_strtod_l+0xa4>
 80071bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071be:	4988      	ldr	r1, [pc, #544]	@ (80073e0 <_strtod_l+0x580>)
 80071c0:	3b01      	subs	r3, #1
 80071c2:	a819      	add	r0, sp, #100	@ 0x64
 80071c4:	9319      	str	r3, [sp, #100]	@ 0x64
 80071c6:	f001 fb67 	bl	8008898 <__match>
 80071ca:	b910      	cbnz	r0, 80071d2 <_strtod_l+0x372>
 80071cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071ce:	3301      	adds	r3, #1
 80071d0:	9319      	str	r3, [sp, #100]	@ 0x64
 80071d2:	f04f 0a00 	mov.w	sl, #0
 80071d6:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80073e4 <_strtod_l+0x584>
 80071da:	e67a      	b.n	8006ed2 <_strtod_l+0x72>
 80071dc:	4882      	ldr	r0, [pc, #520]	@ (80073e8 <_strtod_l+0x588>)
 80071de:	f001 f899 	bl	8008314 <nan>
 80071e2:	4682      	mov	sl, r0
 80071e4:	468b      	mov	fp, r1
 80071e6:	e674      	b.n	8006ed2 <_strtod_l+0x72>
 80071e8:	eba8 0309 	sub.w	r3, r8, r9
 80071ec:	2f00      	cmp	r7, #0
 80071ee:	bf08      	it	eq
 80071f0:	462f      	moveq	r7, r5
 80071f2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80071f4:	2d10      	cmp	r5, #16
 80071f6:	462c      	mov	r4, r5
 80071f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80071fa:	bfa8      	it	ge
 80071fc:	2410      	movge	r4, #16
 80071fe:	f7f9 f8f1 	bl	80003e4 <__aeabi_ui2d>
 8007202:	2d09      	cmp	r5, #9
 8007204:	4682      	mov	sl, r0
 8007206:	468b      	mov	fp, r1
 8007208:	dc11      	bgt.n	800722e <_strtod_l+0x3ce>
 800720a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720c:	2b00      	cmp	r3, #0
 800720e:	f43f ae60 	beq.w	8006ed2 <_strtod_l+0x72>
 8007212:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007214:	dd76      	ble.n	8007304 <_strtod_l+0x4a4>
 8007216:	2b16      	cmp	r3, #22
 8007218:	dc5d      	bgt.n	80072d6 <_strtod_l+0x476>
 800721a:	4974      	ldr	r1, [pc, #464]	@ (80073ec <_strtod_l+0x58c>)
 800721c:	4652      	mov	r2, sl
 800721e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007222:	465b      	mov	r3, fp
 8007224:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007228:	f7f9 f956 	bl	80004d8 <__aeabi_dmul>
 800722c:	e7d9      	b.n	80071e2 <_strtod_l+0x382>
 800722e:	4b6f      	ldr	r3, [pc, #444]	@ (80073ec <_strtod_l+0x58c>)
 8007230:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007234:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007238:	f7f9 f94e 	bl	80004d8 <__aeabi_dmul>
 800723c:	4682      	mov	sl, r0
 800723e:	9808      	ldr	r0, [sp, #32]
 8007240:	468b      	mov	fp, r1
 8007242:	f7f9 f8cf 	bl	80003e4 <__aeabi_ui2d>
 8007246:	4602      	mov	r2, r0
 8007248:	460b      	mov	r3, r1
 800724a:	4650      	mov	r0, sl
 800724c:	4659      	mov	r1, fp
 800724e:	f7f8 ff8d 	bl	800016c <__adddf3>
 8007252:	2d0f      	cmp	r5, #15
 8007254:	4682      	mov	sl, r0
 8007256:	468b      	mov	fp, r1
 8007258:	ddd7      	ble.n	800720a <_strtod_l+0x3aa>
 800725a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725c:	1b2c      	subs	r4, r5, r4
 800725e:	441c      	add	r4, r3
 8007260:	2c00      	cmp	r4, #0
 8007262:	f340 8096 	ble.w	8007392 <_strtod_l+0x532>
 8007266:	f014 030f 	ands.w	r3, r4, #15
 800726a:	d00a      	beq.n	8007282 <_strtod_l+0x422>
 800726c:	495f      	ldr	r1, [pc, #380]	@ (80073ec <_strtod_l+0x58c>)
 800726e:	4652      	mov	r2, sl
 8007270:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007274:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007278:	465b      	mov	r3, fp
 800727a:	f7f9 f92d 	bl	80004d8 <__aeabi_dmul>
 800727e:	4682      	mov	sl, r0
 8007280:	468b      	mov	fp, r1
 8007282:	f034 040f 	bics.w	r4, r4, #15
 8007286:	d073      	beq.n	8007370 <_strtod_l+0x510>
 8007288:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800728c:	dd48      	ble.n	8007320 <_strtod_l+0x4c0>
 800728e:	2400      	movs	r4, #0
 8007290:	46a0      	mov	r8, r4
 8007292:	46a1      	mov	r9, r4
 8007294:	940a      	str	r4, [sp, #40]	@ 0x28
 8007296:	2322      	movs	r3, #34	@ 0x22
 8007298:	f04f 0a00 	mov.w	sl, #0
 800729c:	9a05      	ldr	r2, [sp, #20]
 800729e:	f8df b144 	ldr.w	fp, [pc, #324]	@ 80073e4 <_strtod_l+0x584>
 80072a2:	6013      	str	r3, [r2, #0]
 80072a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	f43f ae13 	beq.w	8006ed2 <_strtod_l+0x72>
 80072ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80072ae:	9805      	ldr	r0, [sp, #20]
 80072b0:	f7ff f94c 	bl	800654c <_Bfree>
 80072b4:	4649      	mov	r1, r9
 80072b6:	9805      	ldr	r0, [sp, #20]
 80072b8:	f7ff f948 	bl	800654c <_Bfree>
 80072bc:	4641      	mov	r1, r8
 80072be:	9805      	ldr	r0, [sp, #20]
 80072c0:	f7ff f944 	bl	800654c <_Bfree>
 80072c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072c6:	9805      	ldr	r0, [sp, #20]
 80072c8:	f7ff f940 	bl	800654c <_Bfree>
 80072cc:	4621      	mov	r1, r4
 80072ce:	9805      	ldr	r0, [sp, #20]
 80072d0:	f7ff f93c 	bl	800654c <_Bfree>
 80072d4:	e5fd      	b.n	8006ed2 <_strtod_l+0x72>
 80072d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80072dc:	4293      	cmp	r3, r2
 80072de:	dbbc      	blt.n	800725a <_strtod_l+0x3fa>
 80072e0:	4c42      	ldr	r4, [pc, #264]	@ (80073ec <_strtod_l+0x58c>)
 80072e2:	f1c5 050f 	rsb	r5, r5, #15
 80072e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80072ea:	4652      	mov	r2, sl
 80072ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072f0:	465b      	mov	r3, fp
 80072f2:	f7f9 f8f1 	bl	80004d8 <__aeabi_dmul>
 80072f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072f8:	1b5d      	subs	r5, r3, r5
 80072fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80072fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007302:	e791      	b.n	8007228 <_strtod_l+0x3c8>
 8007304:	3316      	adds	r3, #22
 8007306:	dba8      	blt.n	800725a <_strtod_l+0x3fa>
 8007308:	4b38      	ldr	r3, [pc, #224]	@ (80073ec <_strtod_l+0x58c>)
 800730a:	eba9 0808 	sub.w	r8, r9, r8
 800730e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007312:	4650      	mov	r0, sl
 8007314:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007318:	4659      	mov	r1, fp
 800731a:	f7f9 fa07 	bl	800072c <__aeabi_ddiv>
 800731e:	e760      	b.n	80071e2 <_strtod_l+0x382>
 8007320:	4b33      	ldr	r3, [pc, #204]	@ (80073f0 <_strtod_l+0x590>)
 8007322:	4650      	mov	r0, sl
 8007324:	9308      	str	r3, [sp, #32]
 8007326:	2300      	movs	r3, #0
 8007328:	4659      	mov	r1, fp
 800732a:	461e      	mov	r6, r3
 800732c:	1124      	asrs	r4, r4, #4
 800732e:	2c01      	cmp	r4, #1
 8007330:	dc21      	bgt.n	8007376 <_strtod_l+0x516>
 8007332:	b10b      	cbz	r3, 8007338 <_strtod_l+0x4d8>
 8007334:	4682      	mov	sl, r0
 8007336:	468b      	mov	fp, r1
 8007338:	492d      	ldr	r1, [pc, #180]	@ (80073f0 <_strtod_l+0x590>)
 800733a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800733e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007342:	4652      	mov	r2, sl
 8007344:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007348:	465b      	mov	r3, fp
 800734a:	f7f9 f8c5 	bl	80004d8 <__aeabi_dmul>
 800734e:	4b25      	ldr	r3, [pc, #148]	@ (80073e4 <_strtod_l+0x584>)
 8007350:	460a      	mov	r2, r1
 8007352:	400b      	ands	r3, r1
 8007354:	4927      	ldr	r1, [pc, #156]	@ (80073f4 <_strtod_l+0x594>)
 8007356:	4682      	mov	sl, r0
 8007358:	428b      	cmp	r3, r1
 800735a:	d898      	bhi.n	800728e <_strtod_l+0x42e>
 800735c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007360:	428b      	cmp	r3, r1
 8007362:	bf86      	itte	hi
 8007364:	f04f 3aff 	movhi.w	sl, #4294967295
 8007368:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80073f8 <_strtod_l+0x598>
 800736c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007370:	2300      	movs	r3, #0
 8007372:	9308      	str	r3, [sp, #32]
 8007374:	e07a      	b.n	800746c <_strtod_l+0x60c>
 8007376:	07e2      	lsls	r2, r4, #31
 8007378:	d505      	bpl.n	8007386 <_strtod_l+0x526>
 800737a:	9b08      	ldr	r3, [sp, #32]
 800737c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007380:	f7f9 f8aa 	bl	80004d8 <__aeabi_dmul>
 8007384:	2301      	movs	r3, #1
 8007386:	9a08      	ldr	r2, [sp, #32]
 8007388:	3601      	adds	r6, #1
 800738a:	3208      	adds	r2, #8
 800738c:	1064      	asrs	r4, r4, #1
 800738e:	9208      	str	r2, [sp, #32]
 8007390:	e7cd      	b.n	800732e <_strtod_l+0x4ce>
 8007392:	d0ed      	beq.n	8007370 <_strtod_l+0x510>
 8007394:	4264      	negs	r4, r4
 8007396:	f014 020f 	ands.w	r2, r4, #15
 800739a:	d00a      	beq.n	80073b2 <_strtod_l+0x552>
 800739c:	4b13      	ldr	r3, [pc, #76]	@ (80073ec <_strtod_l+0x58c>)
 800739e:	4650      	mov	r0, sl
 80073a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073a4:	4659      	mov	r1, fp
 80073a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073aa:	f7f9 f9bf 	bl	800072c <__aeabi_ddiv>
 80073ae:	4682      	mov	sl, r0
 80073b0:	468b      	mov	fp, r1
 80073b2:	1124      	asrs	r4, r4, #4
 80073b4:	d0dc      	beq.n	8007370 <_strtod_l+0x510>
 80073b6:	2c1f      	cmp	r4, #31
 80073b8:	dd20      	ble.n	80073fc <_strtod_l+0x59c>
 80073ba:	2400      	movs	r4, #0
 80073bc:	46a0      	mov	r8, r4
 80073be:	46a1      	mov	r9, r4
 80073c0:	940a      	str	r4, [sp, #40]	@ 0x28
 80073c2:	2322      	movs	r3, #34	@ 0x22
 80073c4:	9a05      	ldr	r2, [sp, #20]
 80073c6:	f04f 0a00 	mov.w	sl, #0
 80073ca:	f04f 0b00 	mov.w	fp, #0
 80073ce:	6013      	str	r3, [r2, #0]
 80073d0:	e768      	b.n	80072a4 <_strtod_l+0x444>
 80073d2:	bf00      	nop
 80073d4:	0800a6d3 	.word	0x0800a6d3
 80073d8:	0800a8ec 	.word	0x0800a8ec
 80073dc:	0800a6cb 	.word	0x0800a6cb
 80073e0:	0800a702 	.word	0x0800a702
 80073e4:	7ff00000 	.word	0x7ff00000
 80073e8:	0800aa95 	.word	0x0800aa95
 80073ec:	0800a820 	.word	0x0800a820
 80073f0:	0800a7f8 	.word	0x0800a7f8
 80073f4:	7ca00000 	.word	0x7ca00000
 80073f8:	7fefffff 	.word	0x7fefffff
 80073fc:	f014 0310 	ands.w	r3, r4, #16
 8007400:	bf18      	it	ne
 8007402:	236a      	movne	r3, #106	@ 0x6a
 8007404:	4650      	mov	r0, sl
 8007406:	9308      	str	r3, [sp, #32]
 8007408:	4659      	mov	r1, fp
 800740a:	2300      	movs	r3, #0
 800740c:	4ea9      	ldr	r6, [pc, #676]	@ (80076b4 <_strtod_l+0x854>)
 800740e:	07e2      	lsls	r2, r4, #31
 8007410:	d504      	bpl.n	800741c <_strtod_l+0x5bc>
 8007412:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007416:	f7f9 f85f 	bl	80004d8 <__aeabi_dmul>
 800741a:	2301      	movs	r3, #1
 800741c:	1064      	asrs	r4, r4, #1
 800741e:	f106 0608 	add.w	r6, r6, #8
 8007422:	d1f4      	bne.n	800740e <_strtod_l+0x5ae>
 8007424:	b10b      	cbz	r3, 800742a <_strtod_l+0x5ca>
 8007426:	4682      	mov	sl, r0
 8007428:	468b      	mov	fp, r1
 800742a:	9b08      	ldr	r3, [sp, #32]
 800742c:	b1b3      	cbz	r3, 800745c <_strtod_l+0x5fc>
 800742e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007432:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007436:	2b00      	cmp	r3, #0
 8007438:	4659      	mov	r1, fp
 800743a:	dd0f      	ble.n	800745c <_strtod_l+0x5fc>
 800743c:	2b1f      	cmp	r3, #31
 800743e:	dd57      	ble.n	80074f0 <_strtod_l+0x690>
 8007440:	2b34      	cmp	r3, #52	@ 0x34
 8007442:	bfd8      	it	le
 8007444:	f04f 33ff 	movle.w	r3, #4294967295
 8007448:	f04f 0a00 	mov.w	sl, #0
 800744c:	bfcf      	iteee	gt
 800744e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007452:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007456:	4093      	lslle	r3, r2
 8007458:	ea03 0b01 	andle.w	fp, r3, r1
 800745c:	2200      	movs	r2, #0
 800745e:	2300      	movs	r3, #0
 8007460:	4650      	mov	r0, sl
 8007462:	4659      	mov	r1, fp
 8007464:	f7f9 faa0 	bl	80009a8 <__aeabi_dcmpeq>
 8007468:	2800      	cmp	r0, #0
 800746a:	d1a6      	bne.n	80073ba <_strtod_l+0x55a>
 800746c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800746e:	463a      	mov	r2, r7
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007474:	462b      	mov	r3, r5
 8007476:	9805      	ldr	r0, [sp, #20]
 8007478:	f7ff f8d0 	bl	800661c <__s2b>
 800747c:	900a      	str	r0, [sp, #40]	@ 0x28
 800747e:	2800      	cmp	r0, #0
 8007480:	f43f af05 	beq.w	800728e <_strtod_l+0x42e>
 8007484:	2400      	movs	r4, #0
 8007486:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007488:	eba9 0308 	sub.w	r3, r9, r8
 800748c:	2a00      	cmp	r2, #0
 800748e:	bfa8      	it	ge
 8007490:	2300      	movge	r3, #0
 8007492:	46a0      	mov	r8, r4
 8007494:	9312      	str	r3, [sp, #72]	@ 0x48
 8007496:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800749a:	9316      	str	r3, [sp, #88]	@ 0x58
 800749c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800749e:	9805      	ldr	r0, [sp, #20]
 80074a0:	6859      	ldr	r1, [r3, #4]
 80074a2:	f7ff f813 	bl	80064cc <_Balloc>
 80074a6:	4681      	mov	r9, r0
 80074a8:	2800      	cmp	r0, #0
 80074aa:	f43f aef4 	beq.w	8007296 <_strtod_l+0x436>
 80074ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074b0:	300c      	adds	r0, #12
 80074b2:	691a      	ldr	r2, [r3, #16]
 80074b4:	f103 010c 	add.w	r1, r3, #12
 80074b8:	3202      	adds	r2, #2
 80074ba:	0092      	lsls	r2, r2, #2
 80074bc:	f7fe f8a5 	bl	800560a <memcpy>
 80074c0:	ab1c      	add	r3, sp, #112	@ 0x70
 80074c2:	9301      	str	r3, [sp, #4]
 80074c4:	ab1b      	add	r3, sp, #108	@ 0x6c
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	4652      	mov	r2, sl
 80074ca:	465b      	mov	r3, fp
 80074cc:	9805      	ldr	r0, [sp, #20]
 80074ce:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80074d2:	f7ff fbd5 	bl	8006c80 <__d2b>
 80074d6:	901a      	str	r0, [sp, #104]	@ 0x68
 80074d8:	2800      	cmp	r0, #0
 80074da:	f43f aedc 	beq.w	8007296 <_strtod_l+0x436>
 80074de:	2101      	movs	r1, #1
 80074e0:	9805      	ldr	r0, [sp, #20]
 80074e2:	f7ff f931 	bl	8006748 <__i2b>
 80074e6:	4680      	mov	r8, r0
 80074e8:	b948      	cbnz	r0, 80074fe <_strtod_l+0x69e>
 80074ea:	f04f 0800 	mov.w	r8, #0
 80074ee:	e6d2      	b.n	8007296 <_strtod_l+0x436>
 80074f0:	f04f 32ff 	mov.w	r2, #4294967295
 80074f4:	fa02 f303 	lsl.w	r3, r2, r3
 80074f8:	ea03 0a0a 	and.w	sl, r3, sl
 80074fc:	e7ae      	b.n	800745c <_strtod_l+0x5fc>
 80074fe:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007500:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007502:	2d00      	cmp	r5, #0
 8007504:	bfab      	itete	ge
 8007506:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007508:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800750a:	18ef      	addge	r7, r5, r3
 800750c:	1b5e      	sublt	r6, r3, r5
 800750e:	9b08      	ldr	r3, [sp, #32]
 8007510:	bfa8      	it	ge
 8007512:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007514:	eba5 0503 	sub.w	r5, r5, r3
 8007518:	4415      	add	r5, r2
 800751a:	4b67      	ldr	r3, [pc, #412]	@ (80076b8 <_strtod_l+0x858>)
 800751c:	f105 35ff 	add.w	r5, r5, #4294967295
 8007520:	bfb8      	it	lt
 8007522:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007524:	429d      	cmp	r5, r3
 8007526:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800752a:	da50      	bge.n	80075ce <_strtod_l+0x76e>
 800752c:	1b5b      	subs	r3, r3, r5
 800752e:	2b1f      	cmp	r3, #31
 8007530:	f04f 0101 	mov.w	r1, #1
 8007534:	eba2 0203 	sub.w	r2, r2, r3
 8007538:	dc3d      	bgt.n	80075b6 <_strtod_l+0x756>
 800753a:	fa01 f303 	lsl.w	r3, r1, r3
 800753e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007540:	2300      	movs	r3, #0
 8007542:	9310      	str	r3, [sp, #64]	@ 0x40
 8007544:	18bd      	adds	r5, r7, r2
 8007546:	9b08      	ldr	r3, [sp, #32]
 8007548:	42af      	cmp	r7, r5
 800754a:	4416      	add	r6, r2
 800754c:	441e      	add	r6, r3
 800754e:	463b      	mov	r3, r7
 8007550:	bfa8      	it	ge
 8007552:	462b      	movge	r3, r5
 8007554:	42b3      	cmp	r3, r6
 8007556:	bfa8      	it	ge
 8007558:	4633      	movge	r3, r6
 800755a:	2b00      	cmp	r3, #0
 800755c:	bfc2      	ittt	gt
 800755e:	1aed      	subgt	r5, r5, r3
 8007560:	1af6      	subgt	r6, r6, r3
 8007562:	1aff      	subgt	r7, r7, r3
 8007564:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007566:	2b00      	cmp	r3, #0
 8007568:	dd16      	ble.n	8007598 <_strtod_l+0x738>
 800756a:	4641      	mov	r1, r8
 800756c:	461a      	mov	r2, r3
 800756e:	9805      	ldr	r0, [sp, #20]
 8007570:	f7ff f9a8 	bl	80068c4 <__pow5mult>
 8007574:	4680      	mov	r8, r0
 8007576:	2800      	cmp	r0, #0
 8007578:	d0b7      	beq.n	80074ea <_strtod_l+0x68a>
 800757a:	4601      	mov	r1, r0
 800757c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800757e:	9805      	ldr	r0, [sp, #20]
 8007580:	f7ff f8f8 	bl	8006774 <__multiply>
 8007584:	900e      	str	r0, [sp, #56]	@ 0x38
 8007586:	2800      	cmp	r0, #0
 8007588:	f43f ae85 	beq.w	8007296 <_strtod_l+0x436>
 800758c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800758e:	9805      	ldr	r0, [sp, #20]
 8007590:	f7fe ffdc 	bl	800654c <_Bfree>
 8007594:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007596:	931a      	str	r3, [sp, #104]	@ 0x68
 8007598:	2d00      	cmp	r5, #0
 800759a:	dc1d      	bgt.n	80075d8 <_strtod_l+0x778>
 800759c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800759e:	2b00      	cmp	r3, #0
 80075a0:	dd23      	ble.n	80075ea <_strtod_l+0x78a>
 80075a2:	4649      	mov	r1, r9
 80075a4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80075a6:	9805      	ldr	r0, [sp, #20]
 80075a8:	f7ff f98c 	bl	80068c4 <__pow5mult>
 80075ac:	4681      	mov	r9, r0
 80075ae:	b9e0      	cbnz	r0, 80075ea <_strtod_l+0x78a>
 80075b0:	f04f 0900 	mov.w	r9, #0
 80075b4:	e66f      	b.n	8007296 <_strtod_l+0x436>
 80075b6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80075ba:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80075be:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80075c2:	35e2      	adds	r5, #226	@ 0xe2
 80075c4:	fa01 f305 	lsl.w	r3, r1, r5
 80075c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80075ca:	9113      	str	r1, [sp, #76]	@ 0x4c
 80075cc:	e7ba      	b.n	8007544 <_strtod_l+0x6e4>
 80075ce:	2300      	movs	r3, #0
 80075d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80075d2:	2301      	movs	r3, #1
 80075d4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80075d6:	e7b5      	b.n	8007544 <_strtod_l+0x6e4>
 80075d8:	462a      	mov	r2, r5
 80075da:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075dc:	9805      	ldr	r0, [sp, #20]
 80075de:	f7ff f9cb 	bl	8006978 <__lshift>
 80075e2:	901a      	str	r0, [sp, #104]	@ 0x68
 80075e4:	2800      	cmp	r0, #0
 80075e6:	d1d9      	bne.n	800759c <_strtod_l+0x73c>
 80075e8:	e655      	b.n	8007296 <_strtod_l+0x436>
 80075ea:	2e00      	cmp	r6, #0
 80075ec:	dd07      	ble.n	80075fe <_strtod_l+0x79e>
 80075ee:	4649      	mov	r1, r9
 80075f0:	4632      	mov	r2, r6
 80075f2:	9805      	ldr	r0, [sp, #20]
 80075f4:	f7ff f9c0 	bl	8006978 <__lshift>
 80075f8:	4681      	mov	r9, r0
 80075fa:	2800      	cmp	r0, #0
 80075fc:	d0d8      	beq.n	80075b0 <_strtod_l+0x750>
 80075fe:	2f00      	cmp	r7, #0
 8007600:	dd08      	ble.n	8007614 <_strtod_l+0x7b4>
 8007602:	4641      	mov	r1, r8
 8007604:	463a      	mov	r2, r7
 8007606:	9805      	ldr	r0, [sp, #20]
 8007608:	f7ff f9b6 	bl	8006978 <__lshift>
 800760c:	4680      	mov	r8, r0
 800760e:	2800      	cmp	r0, #0
 8007610:	f43f ae41 	beq.w	8007296 <_strtod_l+0x436>
 8007614:	464a      	mov	r2, r9
 8007616:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007618:	9805      	ldr	r0, [sp, #20]
 800761a:	f7ff fa35 	bl	8006a88 <__mdiff>
 800761e:	4604      	mov	r4, r0
 8007620:	2800      	cmp	r0, #0
 8007622:	f43f ae38 	beq.w	8007296 <_strtod_l+0x436>
 8007626:	68c3      	ldr	r3, [r0, #12]
 8007628:	4641      	mov	r1, r8
 800762a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800762c:	2300      	movs	r3, #0
 800762e:	60c3      	str	r3, [r0, #12]
 8007630:	f7ff fa0e 	bl	8006a50 <__mcmp>
 8007634:	2800      	cmp	r0, #0
 8007636:	da45      	bge.n	80076c4 <_strtod_l+0x864>
 8007638:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800763a:	ea53 030a 	orrs.w	r3, r3, sl
 800763e:	d16b      	bne.n	8007718 <_strtod_l+0x8b8>
 8007640:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007644:	2b00      	cmp	r3, #0
 8007646:	d167      	bne.n	8007718 <_strtod_l+0x8b8>
 8007648:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800764c:	0d1b      	lsrs	r3, r3, #20
 800764e:	051b      	lsls	r3, r3, #20
 8007650:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007654:	d960      	bls.n	8007718 <_strtod_l+0x8b8>
 8007656:	6963      	ldr	r3, [r4, #20]
 8007658:	b913      	cbnz	r3, 8007660 <_strtod_l+0x800>
 800765a:	6923      	ldr	r3, [r4, #16]
 800765c:	2b01      	cmp	r3, #1
 800765e:	dd5b      	ble.n	8007718 <_strtod_l+0x8b8>
 8007660:	4621      	mov	r1, r4
 8007662:	2201      	movs	r2, #1
 8007664:	9805      	ldr	r0, [sp, #20]
 8007666:	f7ff f987 	bl	8006978 <__lshift>
 800766a:	4641      	mov	r1, r8
 800766c:	4604      	mov	r4, r0
 800766e:	f7ff f9ef 	bl	8006a50 <__mcmp>
 8007672:	2800      	cmp	r0, #0
 8007674:	dd50      	ble.n	8007718 <_strtod_l+0x8b8>
 8007676:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800767a:	9a08      	ldr	r2, [sp, #32]
 800767c:	0d1b      	lsrs	r3, r3, #20
 800767e:	051b      	lsls	r3, r3, #20
 8007680:	2a00      	cmp	r2, #0
 8007682:	d06a      	beq.n	800775a <_strtod_l+0x8fa>
 8007684:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007688:	d867      	bhi.n	800775a <_strtod_l+0x8fa>
 800768a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800768e:	f67f ae98 	bls.w	80073c2 <_strtod_l+0x562>
 8007692:	4650      	mov	r0, sl
 8007694:	4659      	mov	r1, fp
 8007696:	4b09      	ldr	r3, [pc, #36]	@ (80076bc <_strtod_l+0x85c>)
 8007698:	2200      	movs	r2, #0
 800769a:	f7f8 ff1d 	bl	80004d8 <__aeabi_dmul>
 800769e:	4b08      	ldr	r3, [pc, #32]	@ (80076c0 <_strtod_l+0x860>)
 80076a0:	4682      	mov	sl, r0
 80076a2:	400b      	ands	r3, r1
 80076a4:	468b      	mov	fp, r1
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f47f ae00 	bne.w	80072ac <_strtod_l+0x44c>
 80076ac:	2322      	movs	r3, #34	@ 0x22
 80076ae:	9a05      	ldr	r2, [sp, #20]
 80076b0:	6013      	str	r3, [r2, #0]
 80076b2:	e5fb      	b.n	80072ac <_strtod_l+0x44c>
 80076b4:	0800a918 	.word	0x0800a918
 80076b8:	fffffc02 	.word	0xfffffc02
 80076bc:	39500000 	.word	0x39500000
 80076c0:	7ff00000 	.word	0x7ff00000
 80076c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80076c8:	d165      	bne.n	8007796 <_strtod_l+0x936>
 80076ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80076cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076d0:	b35a      	cbz	r2, 800772a <_strtod_l+0x8ca>
 80076d2:	4a99      	ldr	r2, [pc, #612]	@ (8007938 <_strtod_l+0xad8>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d12b      	bne.n	8007730 <_strtod_l+0x8d0>
 80076d8:	9b08      	ldr	r3, [sp, #32]
 80076da:	4651      	mov	r1, sl
 80076dc:	b303      	cbz	r3, 8007720 <_strtod_l+0x8c0>
 80076de:	465a      	mov	r2, fp
 80076e0:	4b96      	ldr	r3, [pc, #600]	@ (800793c <_strtod_l+0xadc>)
 80076e2:	4013      	ands	r3, r2
 80076e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80076e8:	f04f 32ff 	mov.w	r2, #4294967295
 80076ec:	d81b      	bhi.n	8007726 <_strtod_l+0x8c6>
 80076ee:	0d1b      	lsrs	r3, r3, #20
 80076f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80076f4:	fa02 f303 	lsl.w	r3, r2, r3
 80076f8:	4299      	cmp	r1, r3
 80076fa:	d119      	bne.n	8007730 <_strtod_l+0x8d0>
 80076fc:	4b90      	ldr	r3, [pc, #576]	@ (8007940 <_strtod_l+0xae0>)
 80076fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007700:	429a      	cmp	r2, r3
 8007702:	d102      	bne.n	800770a <_strtod_l+0x8aa>
 8007704:	3101      	adds	r1, #1
 8007706:	f43f adc6 	beq.w	8007296 <_strtod_l+0x436>
 800770a:	f04f 0a00 	mov.w	sl, #0
 800770e:	4b8b      	ldr	r3, [pc, #556]	@ (800793c <_strtod_l+0xadc>)
 8007710:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007712:	401a      	ands	r2, r3
 8007714:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007718:	9b08      	ldr	r3, [sp, #32]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1b9      	bne.n	8007692 <_strtod_l+0x832>
 800771e:	e5c5      	b.n	80072ac <_strtod_l+0x44c>
 8007720:	f04f 33ff 	mov.w	r3, #4294967295
 8007724:	e7e8      	b.n	80076f8 <_strtod_l+0x898>
 8007726:	4613      	mov	r3, r2
 8007728:	e7e6      	b.n	80076f8 <_strtod_l+0x898>
 800772a:	ea53 030a 	orrs.w	r3, r3, sl
 800772e:	d0a2      	beq.n	8007676 <_strtod_l+0x816>
 8007730:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007732:	b1db      	cbz	r3, 800776c <_strtod_l+0x90c>
 8007734:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007736:	4213      	tst	r3, r2
 8007738:	d0ee      	beq.n	8007718 <_strtod_l+0x8b8>
 800773a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800773c:	4650      	mov	r0, sl
 800773e:	4659      	mov	r1, fp
 8007740:	9a08      	ldr	r2, [sp, #32]
 8007742:	b1bb      	cbz	r3, 8007774 <_strtod_l+0x914>
 8007744:	f7ff fb68 	bl	8006e18 <sulp>
 8007748:	4602      	mov	r2, r0
 800774a:	460b      	mov	r3, r1
 800774c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007750:	f7f8 fd0c 	bl	800016c <__adddf3>
 8007754:	4682      	mov	sl, r0
 8007756:	468b      	mov	fp, r1
 8007758:	e7de      	b.n	8007718 <_strtod_l+0x8b8>
 800775a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800775e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007762:	f04f 3aff 	mov.w	sl, #4294967295
 8007766:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800776a:	e7d5      	b.n	8007718 <_strtod_l+0x8b8>
 800776c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800776e:	ea13 0f0a 	tst.w	r3, sl
 8007772:	e7e1      	b.n	8007738 <_strtod_l+0x8d8>
 8007774:	f7ff fb50 	bl	8006e18 <sulp>
 8007778:	4602      	mov	r2, r0
 800777a:	460b      	mov	r3, r1
 800777c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007780:	f7f8 fcf2 	bl	8000168 <__aeabi_dsub>
 8007784:	2200      	movs	r2, #0
 8007786:	2300      	movs	r3, #0
 8007788:	4682      	mov	sl, r0
 800778a:	468b      	mov	fp, r1
 800778c:	f7f9 f90c 	bl	80009a8 <__aeabi_dcmpeq>
 8007790:	2800      	cmp	r0, #0
 8007792:	d0c1      	beq.n	8007718 <_strtod_l+0x8b8>
 8007794:	e615      	b.n	80073c2 <_strtod_l+0x562>
 8007796:	4641      	mov	r1, r8
 8007798:	4620      	mov	r0, r4
 800779a:	f7ff fac9 	bl	8006d30 <__ratio>
 800779e:	2200      	movs	r2, #0
 80077a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80077a4:	4606      	mov	r6, r0
 80077a6:	460f      	mov	r7, r1
 80077a8:	f7f9 f912 	bl	80009d0 <__aeabi_dcmple>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	d06d      	beq.n	800788c <_strtod_l+0xa2c>
 80077b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d178      	bne.n	80078a8 <_strtod_l+0xa48>
 80077b6:	f1ba 0f00 	cmp.w	sl, #0
 80077ba:	d156      	bne.n	800786a <_strtod_l+0xa0a>
 80077bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d158      	bne.n	8007878 <_strtod_l+0xa18>
 80077c6:	2200      	movs	r2, #0
 80077c8:	4630      	mov	r0, r6
 80077ca:	4639      	mov	r1, r7
 80077cc:	4b5d      	ldr	r3, [pc, #372]	@ (8007944 <_strtod_l+0xae4>)
 80077ce:	f7f9 f8f5 	bl	80009bc <__aeabi_dcmplt>
 80077d2:	2800      	cmp	r0, #0
 80077d4:	d157      	bne.n	8007886 <_strtod_l+0xa26>
 80077d6:	4630      	mov	r0, r6
 80077d8:	4639      	mov	r1, r7
 80077da:	2200      	movs	r2, #0
 80077dc:	4b5a      	ldr	r3, [pc, #360]	@ (8007948 <_strtod_l+0xae8>)
 80077de:	f7f8 fe7b 	bl	80004d8 <__aeabi_dmul>
 80077e2:	4606      	mov	r6, r0
 80077e4:	460f      	mov	r7, r1
 80077e6:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80077ea:	9606      	str	r6, [sp, #24]
 80077ec:	9307      	str	r3, [sp, #28]
 80077ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077f2:	4d52      	ldr	r5, [pc, #328]	@ (800793c <_strtod_l+0xadc>)
 80077f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80077f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077fa:	401d      	ands	r5, r3
 80077fc:	4b53      	ldr	r3, [pc, #332]	@ (800794c <_strtod_l+0xaec>)
 80077fe:	429d      	cmp	r5, r3
 8007800:	f040 80aa 	bne.w	8007958 <_strtod_l+0xaf8>
 8007804:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007806:	4650      	mov	r0, sl
 8007808:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800780c:	4659      	mov	r1, fp
 800780e:	f7ff f9cf 	bl	8006bb0 <__ulp>
 8007812:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007816:	f7f8 fe5f 	bl	80004d8 <__aeabi_dmul>
 800781a:	4652      	mov	r2, sl
 800781c:	465b      	mov	r3, fp
 800781e:	f7f8 fca5 	bl	800016c <__adddf3>
 8007822:	460b      	mov	r3, r1
 8007824:	4945      	ldr	r1, [pc, #276]	@ (800793c <_strtod_l+0xadc>)
 8007826:	4a4a      	ldr	r2, [pc, #296]	@ (8007950 <_strtod_l+0xaf0>)
 8007828:	4019      	ands	r1, r3
 800782a:	4291      	cmp	r1, r2
 800782c:	4682      	mov	sl, r0
 800782e:	d942      	bls.n	80078b6 <_strtod_l+0xa56>
 8007830:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007832:	4b43      	ldr	r3, [pc, #268]	@ (8007940 <_strtod_l+0xae0>)
 8007834:	429a      	cmp	r2, r3
 8007836:	d103      	bne.n	8007840 <_strtod_l+0x9e0>
 8007838:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800783a:	3301      	adds	r3, #1
 800783c:	f43f ad2b 	beq.w	8007296 <_strtod_l+0x436>
 8007840:	f04f 3aff 	mov.w	sl, #4294967295
 8007844:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8007940 <_strtod_l+0xae0>
 8007848:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800784a:	9805      	ldr	r0, [sp, #20]
 800784c:	f7fe fe7e 	bl	800654c <_Bfree>
 8007850:	4649      	mov	r1, r9
 8007852:	9805      	ldr	r0, [sp, #20]
 8007854:	f7fe fe7a 	bl	800654c <_Bfree>
 8007858:	4641      	mov	r1, r8
 800785a:	9805      	ldr	r0, [sp, #20]
 800785c:	f7fe fe76 	bl	800654c <_Bfree>
 8007860:	4621      	mov	r1, r4
 8007862:	9805      	ldr	r0, [sp, #20]
 8007864:	f7fe fe72 	bl	800654c <_Bfree>
 8007868:	e618      	b.n	800749c <_strtod_l+0x63c>
 800786a:	f1ba 0f01 	cmp.w	sl, #1
 800786e:	d103      	bne.n	8007878 <_strtod_l+0xa18>
 8007870:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007872:	2b00      	cmp	r3, #0
 8007874:	f43f ada5 	beq.w	80073c2 <_strtod_l+0x562>
 8007878:	2200      	movs	r2, #0
 800787a:	4b36      	ldr	r3, [pc, #216]	@ (8007954 <_strtod_l+0xaf4>)
 800787c:	2600      	movs	r6, #0
 800787e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007882:	4f30      	ldr	r7, [pc, #192]	@ (8007944 <_strtod_l+0xae4>)
 8007884:	e7b3      	b.n	80077ee <_strtod_l+0x98e>
 8007886:	2600      	movs	r6, #0
 8007888:	4f2f      	ldr	r7, [pc, #188]	@ (8007948 <_strtod_l+0xae8>)
 800788a:	e7ac      	b.n	80077e6 <_strtod_l+0x986>
 800788c:	4630      	mov	r0, r6
 800788e:	4639      	mov	r1, r7
 8007890:	4b2d      	ldr	r3, [pc, #180]	@ (8007948 <_strtod_l+0xae8>)
 8007892:	2200      	movs	r2, #0
 8007894:	f7f8 fe20 	bl	80004d8 <__aeabi_dmul>
 8007898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800789a:	4606      	mov	r6, r0
 800789c:	460f      	mov	r7, r1
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d0a1      	beq.n	80077e6 <_strtod_l+0x986>
 80078a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80078a6:	e7a2      	b.n	80077ee <_strtod_l+0x98e>
 80078a8:	2200      	movs	r2, #0
 80078aa:	4b26      	ldr	r3, [pc, #152]	@ (8007944 <_strtod_l+0xae4>)
 80078ac:	4616      	mov	r6, r2
 80078ae:	461f      	mov	r7, r3
 80078b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80078b4:	e79b      	b.n	80077ee <_strtod_l+0x98e>
 80078b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80078ba:	9b08      	ldr	r3, [sp, #32]
 80078bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d1c1      	bne.n	8007848 <_strtod_l+0x9e8>
 80078c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80078c8:	0d1b      	lsrs	r3, r3, #20
 80078ca:	051b      	lsls	r3, r3, #20
 80078cc:	429d      	cmp	r5, r3
 80078ce:	d1bb      	bne.n	8007848 <_strtod_l+0x9e8>
 80078d0:	4630      	mov	r0, r6
 80078d2:	4639      	mov	r1, r7
 80078d4:	f7f9 fc52 	bl	800117c <__aeabi_d2lz>
 80078d8:	f7f8 fdd0 	bl	800047c <__aeabi_l2d>
 80078dc:	4602      	mov	r2, r0
 80078de:	460b      	mov	r3, r1
 80078e0:	4630      	mov	r0, r6
 80078e2:	4639      	mov	r1, r7
 80078e4:	f7f8 fc40 	bl	8000168 <__aeabi_dsub>
 80078e8:	460b      	mov	r3, r1
 80078ea:	4602      	mov	r2, r0
 80078ec:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80078f0:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80078f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078f6:	ea46 060a 	orr.w	r6, r6, sl
 80078fa:	431e      	orrs	r6, r3
 80078fc:	d069      	beq.n	80079d2 <_strtod_l+0xb72>
 80078fe:	a30a      	add	r3, pc, #40	@ (adr r3, 8007928 <_strtod_l+0xac8>)
 8007900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007904:	f7f9 f85a 	bl	80009bc <__aeabi_dcmplt>
 8007908:	2800      	cmp	r0, #0
 800790a:	f47f accf 	bne.w	80072ac <_strtod_l+0x44c>
 800790e:	a308      	add	r3, pc, #32	@ (adr r3, 8007930 <_strtod_l+0xad0>)
 8007910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007914:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007918:	f7f9 f86e 	bl	80009f8 <__aeabi_dcmpgt>
 800791c:	2800      	cmp	r0, #0
 800791e:	d093      	beq.n	8007848 <_strtod_l+0x9e8>
 8007920:	e4c4      	b.n	80072ac <_strtod_l+0x44c>
 8007922:	bf00      	nop
 8007924:	f3af 8000 	nop.w
 8007928:	94a03595 	.word	0x94a03595
 800792c:	3fdfffff 	.word	0x3fdfffff
 8007930:	35afe535 	.word	0x35afe535
 8007934:	3fe00000 	.word	0x3fe00000
 8007938:	000fffff 	.word	0x000fffff
 800793c:	7ff00000 	.word	0x7ff00000
 8007940:	7fefffff 	.word	0x7fefffff
 8007944:	3ff00000 	.word	0x3ff00000
 8007948:	3fe00000 	.word	0x3fe00000
 800794c:	7fe00000 	.word	0x7fe00000
 8007950:	7c9fffff 	.word	0x7c9fffff
 8007954:	bff00000 	.word	0xbff00000
 8007958:	9b08      	ldr	r3, [sp, #32]
 800795a:	b323      	cbz	r3, 80079a6 <_strtod_l+0xb46>
 800795c:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007960:	d821      	bhi.n	80079a6 <_strtod_l+0xb46>
 8007962:	a327      	add	r3, pc, #156	@ (adr r3, 8007a00 <_strtod_l+0xba0>)
 8007964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007968:	4630      	mov	r0, r6
 800796a:	4639      	mov	r1, r7
 800796c:	f7f9 f830 	bl	80009d0 <__aeabi_dcmple>
 8007970:	b1a0      	cbz	r0, 800799c <_strtod_l+0xb3c>
 8007972:	4639      	mov	r1, r7
 8007974:	4630      	mov	r0, r6
 8007976:	f7f9 f887 	bl	8000a88 <__aeabi_d2uiz>
 800797a:	2801      	cmp	r0, #1
 800797c:	bf38      	it	cc
 800797e:	2001      	movcc	r0, #1
 8007980:	f7f8 fd30 	bl	80003e4 <__aeabi_ui2d>
 8007984:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007986:	4606      	mov	r6, r0
 8007988:	460f      	mov	r7, r1
 800798a:	b9fb      	cbnz	r3, 80079cc <_strtod_l+0xb6c>
 800798c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007990:	9014      	str	r0, [sp, #80]	@ 0x50
 8007992:	9315      	str	r3, [sp, #84]	@ 0x54
 8007994:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007998:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800799c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800799e:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80079a2:	1b5b      	subs	r3, r3, r5
 80079a4:	9311      	str	r3, [sp, #68]	@ 0x44
 80079a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079aa:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80079ae:	f7ff f8ff 	bl	8006bb0 <__ulp>
 80079b2:	4602      	mov	r2, r0
 80079b4:	460b      	mov	r3, r1
 80079b6:	4650      	mov	r0, sl
 80079b8:	4659      	mov	r1, fp
 80079ba:	f7f8 fd8d 	bl	80004d8 <__aeabi_dmul>
 80079be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80079c2:	f7f8 fbd3 	bl	800016c <__adddf3>
 80079c6:	4682      	mov	sl, r0
 80079c8:	468b      	mov	fp, r1
 80079ca:	e776      	b.n	80078ba <_strtod_l+0xa5a>
 80079cc:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80079d0:	e7e0      	b.n	8007994 <_strtod_l+0xb34>
 80079d2:	a30d      	add	r3, pc, #52	@ (adr r3, 8007a08 <_strtod_l+0xba8>)
 80079d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d8:	f7f8 fff0 	bl	80009bc <__aeabi_dcmplt>
 80079dc:	e79e      	b.n	800791c <_strtod_l+0xabc>
 80079de:	2300      	movs	r3, #0
 80079e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80079e4:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80079e6:	6013      	str	r3, [r2, #0]
 80079e8:	f7ff ba77 	b.w	8006eda <_strtod_l+0x7a>
 80079ec:	2a65      	cmp	r2, #101	@ 0x65
 80079ee:	f43f ab6e 	beq.w	80070ce <_strtod_l+0x26e>
 80079f2:	2a45      	cmp	r2, #69	@ 0x45
 80079f4:	f43f ab6b 	beq.w	80070ce <_strtod_l+0x26e>
 80079f8:	2301      	movs	r3, #1
 80079fa:	f7ff bba6 	b.w	800714a <_strtod_l+0x2ea>
 80079fe:	bf00      	nop
 8007a00:	ffc00000 	.word	0xffc00000
 8007a04:	41dfffff 	.word	0x41dfffff
 8007a08:	94a03595 	.word	0x94a03595
 8007a0c:	3fcfffff 	.word	0x3fcfffff

08007a10 <_strtod_r>:
 8007a10:	4b01      	ldr	r3, [pc, #4]	@ (8007a18 <_strtod_r+0x8>)
 8007a12:	f7ff ba25 	b.w	8006e60 <_strtod_l>
 8007a16:	bf00      	nop
 8007a18:	2000008c 	.word	0x2000008c

08007a1c <_strtol_l.constprop.0>:
 8007a1c:	2b24      	cmp	r3, #36	@ 0x24
 8007a1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a22:	4686      	mov	lr, r0
 8007a24:	4690      	mov	r8, r2
 8007a26:	d801      	bhi.n	8007a2c <_strtol_l.constprop.0+0x10>
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d106      	bne.n	8007a3a <_strtol_l.constprop.0+0x1e>
 8007a2c:	f7fd fdb2 	bl	8005594 <__errno>
 8007a30:	2316      	movs	r3, #22
 8007a32:	6003      	str	r3, [r0, #0]
 8007a34:	2000      	movs	r0, #0
 8007a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a3a:	460d      	mov	r5, r1
 8007a3c:	4833      	ldr	r0, [pc, #204]	@ (8007b0c <_strtol_l.constprop.0+0xf0>)
 8007a3e:	462a      	mov	r2, r5
 8007a40:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a44:	5d06      	ldrb	r6, [r0, r4]
 8007a46:	f016 0608 	ands.w	r6, r6, #8
 8007a4a:	d1f8      	bne.n	8007a3e <_strtol_l.constprop.0+0x22>
 8007a4c:	2c2d      	cmp	r4, #45	@ 0x2d
 8007a4e:	d12d      	bne.n	8007aac <_strtol_l.constprop.0+0x90>
 8007a50:	2601      	movs	r6, #1
 8007a52:	782c      	ldrb	r4, [r5, #0]
 8007a54:	1c95      	adds	r5, r2, #2
 8007a56:	f033 0210 	bics.w	r2, r3, #16
 8007a5a:	d109      	bne.n	8007a70 <_strtol_l.constprop.0+0x54>
 8007a5c:	2c30      	cmp	r4, #48	@ 0x30
 8007a5e:	d12a      	bne.n	8007ab6 <_strtol_l.constprop.0+0x9a>
 8007a60:	782a      	ldrb	r2, [r5, #0]
 8007a62:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007a66:	2a58      	cmp	r2, #88	@ 0x58
 8007a68:	d125      	bne.n	8007ab6 <_strtol_l.constprop.0+0x9a>
 8007a6a:	2310      	movs	r3, #16
 8007a6c:	786c      	ldrb	r4, [r5, #1]
 8007a6e:	3502      	adds	r5, #2
 8007a70:	2200      	movs	r2, #0
 8007a72:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007a76:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007a7a:	fbbc f9f3 	udiv	r9, ip, r3
 8007a7e:	4610      	mov	r0, r2
 8007a80:	fb03 ca19 	mls	sl, r3, r9, ip
 8007a84:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007a88:	2f09      	cmp	r7, #9
 8007a8a:	d81b      	bhi.n	8007ac4 <_strtol_l.constprop.0+0xa8>
 8007a8c:	463c      	mov	r4, r7
 8007a8e:	42a3      	cmp	r3, r4
 8007a90:	dd27      	ble.n	8007ae2 <_strtol_l.constprop.0+0xc6>
 8007a92:	1c57      	adds	r7, r2, #1
 8007a94:	d007      	beq.n	8007aa6 <_strtol_l.constprop.0+0x8a>
 8007a96:	4581      	cmp	r9, r0
 8007a98:	d320      	bcc.n	8007adc <_strtol_l.constprop.0+0xc0>
 8007a9a:	d101      	bne.n	8007aa0 <_strtol_l.constprop.0+0x84>
 8007a9c:	45a2      	cmp	sl, r4
 8007a9e:	db1d      	blt.n	8007adc <_strtol_l.constprop.0+0xc0>
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	fb00 4003 	mla	r0, r0, r3, r4
 8007aa6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007aaa:	e7eb      	b.n	8007a84 <_strtol_l.constprop.0+0x68>
 8007aac:	2c2b      	cmp	r4, #43	@ 0x2b
 8007aae:	bf04      	itt	eq
 8007ab0:	782c      	ldrbeq	r4, [r5, #0]
 8007ab2:	1c95      	addeq	r5, r2, #2
 8007ab4:	e7cf      	b.n	8007a56 <_strtol_l.constprop.0+0x3a>
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d1da      	bne.n	8007a70 <_strtol_l.constprop.0+0x54>
 8007aba:	2c30      	cmp	r4, #48	@ 0x30
 8007abc:	bf0c      	ite	eq
 8007abe:	2308      	moveq	r3, #8
 8007ac0:	230a      	movne	r3, #10
 8007ac2:	e7d5      	b.n	8007a70 <_strtol_l.constprop.0+0x54>
 8007ac4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007ac8:	2f19      	cmp	r7, #25
 8007aca:	d801      	bhi.n	8007ad0 <_strtol_l.constprop.0+0xb4>
 8007acc:	3c37      	subs	r4, #55	@ 0x37
 8007ace:	e7de      	b.n	8007a8e <_strtol_l.constprop.0+0x72>
 8007ad0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007ad4:	2f19      	cmp	r7, #25
 8007ad6:	d804      	bhi.n	8007ae2 <_strtol_l.constprop.0+0xc6>
 8007ad8:	3c57      	subs	r4, #87	@ 0x57
 8007ada:	e7d8      	b.n	8007a8e <_strtol_l.constprop.0+0x72>
 8007adc:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae0:	e7e1      	b.n	8007aa6 <_strtol_l.constprop.0+0x8a>
 8007ae2:	1c53      	adds	r3, r2, #1
 8007ae4:	d108      	bne.n	8007af8 <_strtol_l.constprop.0+0xdc>
 8007ae6:	2322      	movs	r3, #34	@ 0x22
 8007ae8:	4660      	mov	r0, ip
 8007aea:	f8ce 3000 	str.w	r3, [lr]
 8007aee:	f1b8 0f00 	cmp.w	r8, #0
 8007af2:	d0a0      	beq.n	8007a36 <_strtol_l.constprop.0+0x1a>
 8007af4:	1e69      	subs	r1, r5, #1
 8007af6:	e006      	b.n	8007b06 <_strtol_l.constprop.0+0xea>
 8007af8:	b106      	cbz	r6, 8007afc <_strtol_l.constprop.0+0xe0>
 8007afa:	4240      	negs	r0, r0
 8007afc:	f1b8 0f00 	cmp.w	r8, #0
 8007b00:	d099      	beq.n	8007a36 <_strtol_l.constprop.0+0x1a>
 8007b02:	2a00      	cmp	r2, #0
 8007b04:	d1f6      	bne.n	8007af4 <_strtol_l.constprop.0+0xd8>
 8007b06:	f8c8 1000 	str.w	r1, [r8]
 8007b0a:	e794      	b.n	8007a36 <_strtol_l.constprop.0+0x1a>
 8007b0c:	0800a941 	.word	0x0800a941

08007b10 <_strtol_r>:
 8007b10:	f7ff bf84 	b.w	8007a1c <_strtol_l.constprop.0>

08007b14 <__ssputs_r>:
 8007b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b18:	461f      	mov	r7, r3
 8007b1a:	688e      	ldr	r6, [r1, #8]
 8007b1c:	4682      	mov	sl, r0
 8007b1e:	42be      	cmp	r6, r7
 8007b20:	460c      	mov	r4, r1
 8007b22:	4690      	mov	r8, r2
 8007b24:	680b      	ldr	r3, [r1, #0]
 8007b26:	d82d      	bhi.n	8007b84 <__ssputs_r+0x70>
 8007b28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007b30:	d026      	beq.n	8007b80 <__ssputs_r+0x6c>
 8007b32:	6965      	ldr	r5, [r4, #20]
 8007b34:	6909      	ldr	r1, [r1, #16]
 8007b36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b3a:	eba3 0901 	sub.w	r9, r3, r1
 8007b3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b42:	1c7b      	adds	r3, r7, #1
 8007b44:	444b      	add	r3, r9
 8007b46:	106d      	asrs	r5, r5, #1
 8007b48:	429d      	cmp	r5, r3
 8007b4a:	bf38      	it	cc
 8007b4c:	461d      	movcc	r5, r3
 8007b4e:	0553      	lsls	r3, r2, #21
 8007b50:	d527      	bpl.n	8007ba2 <__ssputs_r+0x8e>
 8007b52:	4629      	mov	r1, r5
 8007b54:	f7fe fc2e 	bl	80063b4 <_malloc_r>
 8007b58:	4606      	mov	r6, r0
 8007b5a:	b360      	cbz	r0, 8007bb6 <__ssputs_r+0xa2>
 8007b5c:	464a      	mov	r2, r9
 8007b5e:	6921      	ldr	r1, [r4, #16]
 8007b60:	f7fd fd53 	bl	800560a <memcpy>
 8007b64:	89a3      	ldrh	r3, [r4, #12]
 8007b66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b6e:	81a3      	strh	r3, [r4, #12]
 8007b70:	6126      	str	r6, [r4, #16]
 8007b72:	444e      	add	r6, r9
 8007b74:	6026      	str	r6, [r4, #0]
 8007b76:	463e      	mov	r6, r7
 8007b78:	6165      	str	r5, [r4, #20]
 8007b7a:	eba5 0509 	sub.w	r5, r5, r9
 8007b7e:	60a5      	str	r5, [r4, #8]
 8007b80:	42be      	cmp	r6, r7
 8007b82:	d900      	bls.n	8007b86 <__ssputs_r+0x72>
 8007b84:	463e      	mov	r6, r7
 8007b86:	4632      	mov	r2, r6
 8007b88:	4641      	mov	r1, r8
 8007b8a:	6820      	ldr	r0, [r4, #0]
 8007b8c:	f000 fb63 	bl	8008256 <memmove>
 8007b90:	2000      	movs	r0, #0
 8007b92:	68a3      	ldr	r3, [r4, #8]
 8007b94:	1b9b      	subs	r3, r3, r6
 8007b96:	60a3      	str	r3, [r4, #8]
 8007b98:	6823      	ldr	r3, [r4, #0]
 8007b9a:	4433      	add	r3, r6
 8007b9c:	6023      	str	r3, [r4, #0]
 8007b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ba2:	462a      	mov	r2, r5
 8007ba4:	f000 ff39 	bl	8008a1a <_realloc_r>
 8007ba8:	4606      	mov	r6, r0
 8007baa:	2800      	cmp	r0, #0
 8007bac:	d1e0      	bne.n	8007b70 <__ssputs_r+0x5c>
 8007bae:	4650      	mov	r0, sl
 8007bb0:	6921      	ldr	r1, [r4, #16]
 8007bb2:	f7fe fb8d 	bl	80062d0 <_free_r>
 8007bb6:	230c      	movs	r3, #12
 8007bb8:	f8ca 3000 	str.w	r3, [sl]
 8007bbc:	89a3      	ldrh	r3, [r4, #12]
 8007bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bc6:	81a3      	strh	r3, [r4, #12]
 8007bc8:	e7e9      	b.n	8007b9e <__ssputs_r+0x8a>
	...

08007bcc <_svfiprintf_r>:
 8007bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd0:	4698      	mov	r8, r3
 8007bd2:	898b      	ldrh	r3, [r1, #12]
 8007bd4:	4607      	mov	r7, r0
 8007bd6:	061b      	lsls	r3, r3, #24
 8007bd8:	460d      	mov	r5, r1
 8007bda:	4614      	mov	r4, r2
 8007bdc:	b09d      	sub	sp, #116	@ 0x74
 8007bde:	d510      	bpl.n	8007c02 <_svfiprintf_r+0x36>
 8007be0:	690b      	ldr	r3, [r1, #16]
 8007be2:	b973      	cbnz	r3, 8007c02 <_svfiprintf_r+0x36>
 8007be4:	2140      	movs	r1, #64	@ 0x40
 8007be6:	f7fe fbe5 	bl	80063b4 <_malloc_r>
 8007bea:	6028      	str	r0, [r5, #0]
 8007bec:	6128      	str	r0, [r5, #16]
 8007bee:	b930      	cbnz	r0, 8007bfe <_svfiprintf_r+0x32>
 8007bf0:	230c      	movs	r3, #12
 8007bf2:	603b      	str	r3, [r7, #0]
 8007bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf8:	b01d      	add	sp, #116	@ 0x74
 8007bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bfe:	2340      	movs	r3, #64	@ 0x40
 8007c00:	616b      	str	r3, [r5, #20]
 8007c02:	2300      	movs	r3, #0
 8007c04:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c06:	2320      	movs	r3, #32
 8007c08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c0c:	2330      	movs	r3, #48	@ 0x30
 8007c0e:	f04f 0901 	mov.w	r9, #1
 8007c12:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c16:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007db0 <_svfiprintf_r+0x1e4>
 8007c1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c1e:	4623      	mov	r3, r4
 8007c20:	469a      	mov	sl, r3
 8007c22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c26:	b10a      	cbz	r2, 8007c2c <_svfiprintf_r+0x60>
 8007c28:	2a25      	cmp	r2, #37	@ 0x25
 8007c2a:	d1f9      	bne.n	8007c20 <_svfiprintf_r+0x54>
 8007c2c:	ebba 0b04 	subs.w	fp, sl, r4
 8007c30:	d00b      	beq.n	8007c4a <_svfiprintf_r+0x7e>
 8007c32:	465b      	mov	r3, fp
 8007c34:	4622      	mov	r2, r4
 8007c36:	4629      	mov	r1, r5
 8007c38:	4638      	mov	r0, r7
 8007c3a:	f7ff ff6b 	bl	8007b14 <__ssputs_r>
 8007c3e:	3001      	adds	r0, #1
 8007c40:	f000 80a7 	beq.w	8007d92 <_svfiprintf_r+0x1c6>
 8007c44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c46:	445a      	add	r2, fp
 8007c48:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c4a:	f89a 3000 	ldrb.w	r3, [sl]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	f000 809f 	beq.w	8007d92 <_svfiprintf_r+0x1c6>
 8007c54:	2300      	movs	r3, #0
 8007c56:	f04f 32ff 	mov.w	r2, #4294967295
 8007c5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c5e:	f10a 0a01 	add.w	sl, sl, #1
 8007c62:	9304      	str	r3, [sp, #16]
 8007c64:	9307      	str	r3, [sp, #28]
 8007c66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c6c:	4654      	mov	r4, sl
 8007c6e:	2205      	movs	r2, #5
 8007c70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c74:	484e      	ldr	r0, [pc, #312]	@ (8007db0 <_svfiprintf_r+0x1e4>)
 8007c76:	f7fd fcba 	bl	80055ee <memchr>
 8007c7a:	9a04      	ldr	r2, [sp, #16]
 8007c7c:	b9d8      	cbnz	r0, 8007cb6 <_svfiprintf_r+0xea>
 8007c7e:	06d0      	lsls	r0, r2, #27
 8007c80:	bf44      	itt	mi
 8007c82:	2320      	movmi	r3, #32
 8007c84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c88:	0711      	lsls	r1, r2, #28
 8007c8a:	bf44      	itt	mi
 8007c8c:	232b      	movmi	r3, #43	@ 0x2b
 8007c8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c92:	f89a 3000 	ldrb.w	r3, [sl]
 8007c96:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c98:	d015      	beq.n	8007cc6 <_svfiprintf_r+0xfa>
 8007c9a:	4654      	mov	r4, sl
 8007c9c:	2000      	movs	r0, #0
 8007c9e:	f04f 0c0a 	mov.w	ip, #10
 8007ca2:	9a07      	ldr	r2, [sp, #28]
 8007ca4:	4621      	mov	r1, r4
 8007ca6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007caa:	3b30      	subs	r3, #48	@ 0x30
 8007cac:	2b09      	cmp	r3, #9
 8007cae:	d94b      	bls.n	8007d48 <_svfiprintf_r+0x17c>
 8007cb0:	b1b0      	cbz	r0, 8007ce0 <_svfiprintf_r+0x114>
 8007cb2:	9207      	str	r2, [sp, #28]
 8007cb4:	e014      	b.n	8007ce0 <_svfiprintf_r+0x114>
 8007cb6:	eba0 0308 	sub.w	r3, r0, r8
 8007cba:	fa09 f303 	lsl.w	r3, r9, r3
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	46a2      	mov	sl, r4
 8007cc2:	9304      	str	r3, [sp, #16]
 8007cc4:	e7d2      	b.n	8007c6c <_svfiprintf_r+0xa0>
 8007cc6:	9b03      	ldr	r3, [sp, #12]
 8007cc8:	1d19      	adds	r1, r3, #4
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	9103      	str	r1, [sp, #12]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	bfbb      	ittet	lt
 8007cd2:	425b      	neglt	r3, r3
 8007cd4:	f042 0202 	orrlt.w	r2, r2, #2
 8007cd8:	9307      	strge	r3, [sp, #28]
 8007cda:	9307      	strlt	r3, [sp, #28]
 8007cdc:	bfb8      	it	lt
 8007cde:	9204      	strlt	r2, [sp, #16]
 8007ce0:	7823      	ldrb	r3, [r4, #0]
 8007ce2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ce4:	d10a      	bne.n	8007cfc <_svfiprintf_r+0x130>
 8007ce6:	7863      	ldrb	r3, [r4, #1]
 8007ce8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cea:	d132      	bne.n	8007d52 <_svfiprintf_r+0x186>
 8007cec:	9b03      	ldr	r3, [sp, #12]
 8007cee:	3402      	adds	r4, #2
 8007cf0:	1d1a      	adds	r2, r3, #4
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	9203      	str	r2, [sp, #12]
 8007cf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007cfa:	9305      	str	r3, [sp, #20]
 8007cfc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007db4 <_svfiprintf_r+0x1e8>
 8007d00:	2203      	movs	r2, #3
 8007d02:	4650      	mov	r0, sl
 8007d04:	7821      	ldrb	r1, [r4, #0]
 8007d06:	f7fd fc72 	bl	80055ee <memchr>
 8007d0a:	b138      	cbz	r0, 8007d1c <_svfiprintf_r+0x150>
 8007d0c:	2240      	movs	r2, #64	@ 0x40
 8007d0e:	9b04      	ldr	r3, [sp, #16]
 8007d10:	eba0 000a 	sub.w	r0, r0, sl
 8007d14:	4082      	lsls	r2, r0
 8007d16:	4313      	orrs	r3, r2
 8007d18:	3401      	adds	r4, #1
 8007d1a:	9304      	str	r3, [sp, #16]
 8007d1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d20:	2206      	movs	r2, #6
 8007d22:	4825      	ldr	r0, [pc, #148]	@ (8007db8 <_svfiprintf_r+0x1ec>)
 8007d24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d28:	f7fd fc61 	bl	80055ee <memchr>
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	d036      	beq.n	8007d9e <_svfiprintf_r+0x1d2>
 8007d30:	4b22      	ldr	r3, [pc, #136]	@ (8007dbc <_svfiprintf_r+0x1f0>)
 8007d32:	bb1b      	cbnz	r3, 8007d7c <_svfiprintf_r+0x1b0>
 8007d34:	9b03      	ldr	r3, [sp, #12]
 8007d36:	3307      	adds	r3, #7
 8007d38:	f023 0307 	bic.w	r3, r3, #7
 8007d3c:	3308      	adds	r3, #8
 8007d3e:	9303      	str	r3, [sp, #12]
 8007d40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d42:	4433      	add	r3, r6
 8007d44:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d46:	e76a      	b.n	8007c1e <_svfiprintf_r+0x52>
 8007d48:	460c      	mov	r4, r1
 8007d4a:	2001      	movs	r0, #1
 8007d4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d50:	e7a8      	b.n	8007ca4 <_svfiprintf_r+0xd8>
 8007d52:	2300      	movs	r3, #0
 8007d54:	f04f 0c0a 	mov.w	ip, #10
 8007d58:	4619      	mov	r1, r3
 8007d5a:	3401      	adds	r4, #1
 8007d5c:	9305      	str	r3, [sp, #20]
 8007d5e:	4620      	mov	r0, r4
 8007d60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d64:	3a30      	subs	r2, #48	@ 0x30
 8007d66:	2a09      	cmp	r2, #9
 8007d68:	d903      	bls.n	8007d72 <_svfiprintf_r+0x1a6>
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d0c6      	beq.n	8007cfc <_svfiprintf_r+0x130>
 8007d6e:	9105      	str	r1, [sp, #20]
 8007d70:	e7c4      	b.n	8007cfc <_svfiprintf_r+0x130>
 8007d72:	4604      	mov	r4, r0
 8007d74:	2301      	movs	r3, #1
 8007d76:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d7a:	e7f0      	b.n	8007d5e <_svfiprintf_r+0x192>
 8007d7c:	ab03      	add	r3, sp, #12
 8007d7e:	9300      	str	r3, [sp, #0]
 8007d80:	462a      	mov	r2, r5
 8007d82:	4638      	mov	r0, r7
 8007d84:	4b0e      	ldr	r3, [pc, #56]	@ (8007dc0 <_svfiprintf_r+0x1f4>)
 8007d86:	a904      	add	r1, sp, #16
 8007d88:	f7fc fb86 	bl	8004498 <_printf_float>
 8007d8c:	1c42      	adds	r2, r0, #1
 8007d8e:	4606      	mov	r6, r0
 8007d90:	d1d6      	bne.n	8007d40 <_svfiprintf_r+0x174>
 8007d92:	89ab      	ldrh	r3, [r5, #12]
 8007d94:	065b      	lsls	r3, r3, #25
 8007d96:	f53f af2d 	bmi.w	8007bf4 <_svfiprintf_r+0x28>
 8007d9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d9c:	e72c      	b.n	8007bf8 <_svfiprintf_r+0x2c>
 8007d9e:	ab03      	add	r3, sp, #12
 8007da0:	9300      	str	r3, [sp, #0]
 8007da2:	462a      	mov	r2, r5
 8007da4:	4638      	mov	r0, r7
 8007da6:	4b06      	ldr	r3, [pc, #24]	@ (8007dc0 <_svfiprintf_r+0x1f4>)
 8007da8:	a904      	add	r1, sp, #16
 8007daa:	f7fc fe13 	bl	80049d4 <_printf_i>
 8007dae:	e7ed      	b.n	8007d8c <_svfiprintf_r+0x1c0>
 8007db0:	0800aa41 	.word	0x0800aa41
 8007db4:	0800aa47 	.word	0x0800aa47
 8007db8:	0800aa4b 	.word	0x0800aa4b
 8007dbc:	08004499 	.word	0x08004499
 8007dc0:	08007b15 	.word	0x08007b15

08007dc4 <__sfputc_r>:
 8007dc4:	6893      	ldr	r3, [r2, #8]
 8007dc6:	b410      	push	{r4}
 8007dc8:	3b01      	subs	r3, #1
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	6093      	str	r3, [r2, #8]
 8007dce:	da07      	bge.n	8007de0 <__sfputc_r+0x1c>
 8007dd0:	6994      	ldr	r4, [r2, #24]
 8007dd2:	42a3      	cmp	r3, r4
 8007dd4:	db01      	blt.n	8007dda <__sfputc_r+0x16>
 8007dd6:	290a      	cmp	r1, #10
 8007dd8:	d102      	bne.n	8007de0 <__sfputc_r+0x1c>
 8007dda:	bc10      	pop	{r4}
 8007ddc:	f7fd baf3 	b.w	80053c6 <__swbuf_r>
 8007de0:	6813      	ldr	r3, [r2, #0]
 8007de2:	1c58      	adds	r0, r3, #1
 8007de4:	6010      	str	r0, [r2, #0]
 8007de6:	7019      	strb	r1, [r3, #0]
 8007de8:	4608      	mov	r0, r1
 8007dea:	bc10      	pop	{r4}
 8007dec:	4770      	bx	lr

08007dee <__sfputs_r>:
 8007dee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007df0:	4606      	mov	r6, r0
 8007df2:	460f      	mov	r7, r1
 8007df4:	4614      	mov	r4, r2
 8007df6:	18d5      	adds	r5, r2, r3
 8007df8:	42ac      	cmp	r4, r5
 8007dfa:	d101      	bne.n	8007e00 <__sfputs_r+0x12>
 8007dfc:	2000      	movs	r0, #0
 8007dfe:	e007      	b.n	8007e10 <__sfputs_r+0x22>
 8007e00:	463a      	mov	r2, r7
 8007e02:	4630      	mov	r0, r6
 8007e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e08:	f7ff ffdc 	bl	8007dc4 <__sfputc_r>
 8007e0c:	1c43      	adds	r3, r0, #1
 8007e0e:	d1f3      	bne.n	8007df8 <__sfputs_r+0xa>
 8007e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007e14 <_vfiprintf_r>:
 8007e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e18:	460d      	mov	r5, r1
 8007e1a:	4614      	mov	r4, r2
 8007e1c:	4698      	mov	r8, r3
 8007e1e:	4606      	mov	r6, r0
 8007e20:	b09d      	sub	sp, #116	@ 0x74
 8007e22:	b118      	cbz	r0, 8007e2c <_vfiprintf_r+0x18>
 8007e24:	6a03      	ldr	r3, [r0, #32]
 8007e26:	b90b      	cbnz	r3, 8007e2c <_vfiprintf_r+0x18>
 8007e28:	f7fd f990 	bl	800514c <__sinit>
 8007e2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e2e:	07d9      	lsls	r1, r3, #31
 8007e30:	d405      	bmi.n	8007e3e <_vfiprintf_r+0x2a>
 8007e32:	89ab      	ldrh	r3, [r5, #12]
 8007e34:	059a      	lsls	r2, r3, #22
 8007e36:	d402      	bmi.n	8007e3e <_vfiprintf_r+0x2a>
 8007e38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e3a:	f7fd fbd6 	bl	80055ea <__retarget_lock_acquire_recursive>
 8007e3e:	89ab      	ldrh	r3, [r5, #12]
 8007e40:	071b      	lsls	r3, r3, #28
 8007e42:	d501      	bpl.n	8007e48 <_vfiprintf_r+0x34>
 8007e44:	692b      	ldr	r3, [r5, #16]
 8007e46:	b99b      	cbnz	r3, 8007e70 <_vfiprintf_r+0x5c>
 8007e48:	4629      	mov	r1, r5
 8007e4a:	4630      	mov	r0, r6
 8007e4c:	f7fd fafa 	bl	8005444 <__swsetup_r>
 8007e50:	b170      	cbz	r0, 8007e70 <_vfiprintf_r+0x5c>
 8007e52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e54:	07dc      	lsls	r4, r3, #31
 8007e56:	d504      	bpl.n	8007e62 <_vfiprintf_r+0x4e>
 8007e58:	f04f 30ff 	mov.w	r0, #4294967295
 8007e5c:	b01d      	add	sp, #116	@ 0x74
 8007e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e62:	89ab      	ldrh	r3, [r5, #12]
 8007e64:	0598      	lsls	r0, r3, #22
 8007e66:	d4f7      	bmi.n	8007e58 <_vfiprintf_r+0x44>
 8007e68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e6a:	f7fd fbbf 	bl	80055ec <__retarget_lock_release_recursive>
 8007e6e:	e7f3      	b.n	8007e58 <_vfiprintf_r+0x44>
 8007e70:	2300      	movs	r3, #0
 8007e72:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e74:	2320      	movs	r3, #32
 8007e76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e7a:	2330      	movs	r3, #48	@ 0x30
 8007e7c:	f04f 0901 	mov.w	r9, #1
 8007e80:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e84:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008030 <_vfiprintf_r+0x21c>
 8007e88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e8c:	4623      	mov	r3, r4
 8007e8e:	469a      	mov	sl, r3
 8007e90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e94:	b10a      	cbz	r2, 8007e9a <_vfiprintf_r+0x86>
 8007e96:	2a25      	cmp	r2, #37	@ 0x25
 8007e98:	d1f9      	bne.n	8007e8e <_vfiprintf_r+0x7a>
 8007e9a:	ebba 0b04 	subs.w	fp, sl, r4
 8007e9e:	d00b      	beq.n	8007eb8 <_vfiprintf_r+0xa4>
 8007ea0:	465b      	mov	r3, fp
 8007ea2:	4622      	mov	r2, r4
 8007ea4:	4629      	mov	r1, r5
 8007ea6:	4630      	mov	r0, r6
 8007ea8:	f7ff ffa1 	bl	8007dee <__sfputs_r>
 8007eac:	3001      	adds	r0, #1
 8007eae:	f000 80a7 	beq.w	8008000 <_vfiprintf_r+0x1ec>
 8007eb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007eb4:	445a      	add	r2, fp
 8007eb6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007eb8:	f89a 3000 	ldrb.w	r3, [sl]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 809f 	beq.w	8008000 <_vfiprintf_r+0x1ec>
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ec8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ecc:	f10a 0a01 	add.w	sl, sl, #1
 8007ed0:	9304      	str	r3, [sp, #16]
 8007ed2:	9307      	str	r3, [sp, #28]
 8007ed4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007ed8:	931a      	str	r3, [sp, #104]	@ 0x68
 8007eda:	4654      	mov	r4, sl
 8007edc:	2205      	movs	r2, #5
 8007ede:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ee2:	4853      	ldr	r0, [pc, #332]	@ (8008030 <_vfiprintf_r+0x21c>)
 8007ee4:	f7fd fb83 	bl	80055ee <memchr>
 8007ee8:	9a04      	ldr	r2, [sp, #16]
 8007eea:	b9d8      	cbnz	r0, 8007f24 <_vfiprintf_r+0x110>
 8007eec:	06d1      	lsls	r1, r2, #27
 8007eee:	bf44      	itt	mi
 8007ef0:	2320      	movmi	r3, #32
 8007ef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ef6:	0713      	lsls	r3, r2, #28
 8007ef8:	bf44      	itt	mi
 8007efa:	232b      	movmi	r3, #43	@ 0x2b
 8007efc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f00:	f89a 3000 	ldrb.w	r3, [sl]
 8007f04:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f06:	d015      	beq.n	8007f34 <_vfiprintf_r+0x120>
 8007f08:	4654      	mov	r4, sl
 8007f0a:	2000      	movs	r0, #0
 8007f0c:	f04f 0c0a 	mov.w	ip, #10
 8007f10:	9a07      	ldr	r2, [sp, #28]
 8007f12:	4621      	mov	r1, r4
 8007f14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f18:	3b30      	subs	r3, #48	@ 0x30
 8007f1a:	2b09      	cmp	r3, #9
 8007f1c:	d94b      	bls.n	8007fb6 <_vfiprintf_r+0x1a2>
 8007f1e:	b1b0      	cbz	r0, 8007f4e <_vfiprintf_r+0x13a>
 8007f20:	9207      	str	r2, [sp, #28]
 8007f22:	e014      	b.n	8007f4e <_vfiprintf_r+0x13a>
 8007f24:	eba0 0308 	sub.w	r3, r0, r8
 8007f28:	fa09 f303 	lsl.w	r3, r9, r3
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	46a2      	mov	sl, r4
 8007f30:	9304      	str	r3, [sp, #16]
 8007f32:	e7d2      	b.n	8007eda <_vfiprintf_r+0xc6>
 8007f34:	9b03      	ldr	r3, [sp, #12]
 8007f36:	1d19      	adds	r1, r3, #4
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	9103      	str	r1, [sp, #12]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	bfbb      	ittet	lt
 8007f40:	425b      	neglt	r3, r3
 8007f42:	f042 0202 	orrlt.w	r2, r2, #2
 8007f46:	9307      	strge	r3, [sp, #28]
 8007f48:	9307      	strlt	r3, [sp, #28]
 8007f4a:	bfb8      	it	lt
 8007f4c:	9204      	strlt	r2, [sp, #16]
 8007f4e:	7823      	ldrb	r3, [r4, #0]
 8007f50:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f52:	d10a      	bne.n	8007f6a <_vfiprintf_r+0x156>
 8007f54:	7863      	ldrb	r3, [r4, #1]
 8007f56:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f58:	d132      	bne.n	8007fc0 <_vfiprintf_r+0x1ac>
 8007f5a:	9b03      	ldr	r3, [sp, #12]
 8007f5c:	3402      	adds	r4, #2
 8007f5e:	1d1a      	adds	r2, r3, #4
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	9203      	str	r2, [sp, #12]
 8007f64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f68:	9305      	str	r3, [sp, #20]
 8007f6a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008034 <_vfiprintf_r+0x220>
 8007f6e:	2203      	movs	r2, #3
 8007f70:	4650      	mov	r0, sl
 8007f72:	7821      	ldrb	r1, [r4, #0]
 8007f74:	f7fd fb3b 	bl	80055ee <memchr>
 8007f78:	b138      	cbz	r0, 8007f8a <_vfiprintf_r+0x176>
 8007f7a:	2240      	movs	r2, #64	@ 0x40
 8007f7c:	9b04      	ldr	r3, [sp, #16]
 8007f7e:	eba0 000a 	sub.w	r0, r0, sl
 8007f82:	4082      	lsls	r2, r0
 8007f84:	4313      	orrs	r3, r2
 8007f86:	3401      	adds	r4, #1
 8007f88:	9304      	str	r3, [sp, #16]
 8007f8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f8e:	2206      	movs	r2, #6
 8007f90:	4829      	ldr	r0, [pc, #164]	@ (8008038 <_vfiprintf_r+0x224>)
 8007f92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f96:	f7fd fb2a 	bl	80055ee <memchr>
 8007f9a:	2800      	cmp	r0, #0
 8007f9c:	d03f      	beq.n	800801e <_vfiprintf_r+0x20a>
 8007f9e:	4b27      	ldr	r3, [pc, #156]	@ (800803c <_vfiprintf_r+0x228>)
 8007fa0:	bb1b      	cbnz	r3, 8007fea <_vfiprintf_r+0x1d6>
 8007fa2:	9b03      	ldr	r3, [sp, #12]
 8007fa4:	3307      	adds	r3, #7
 8007fa6:	f023 0307 	bic.w	r3, r3, #7
 8007faa:	3308      	adds	r3, #8
 8007fac:	9303      	str	r3, [sp, #12]
 8007fae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fb0:	443b      	add	r3, r7
 8007fb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fb4:	e76a      	b.n	8007e8c <_vfiprintf_r+0x78>
 8007fb6:	460c      	mov	r4, r1
 8007fb8:	2001      	movs	r0, #1
 8007fba:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fbe:	e7a8      	b.n	8007f12 <_vfiprintf_r+0xfe>
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	f04f 0c0a 	mov.w	ip, #10
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	3401      	adds	r4, #1
 8007fca:	9305      	str	r3, [sp, #20]
 8007fcc:	4620      	mov	r0, r4
 8007fce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fd2:	3a30      	subs	r2, #48	@ 0x30
 8007fd4:	2a09      	cmp	r2, #9
 8007fd6:	d903      	bls.n	8007fe0 <_vfiprintf_r+0x1cc>
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d0c6      	beq.n	8007f6a <_vfiprintf_r+0x156>
 8007fdc:	9105      	str	r1, [sp, #20]
 8007fde:	e7c4      	b.n	8007f6a <_vfiprintf_r+0x156>
 8007fe0:	4604      	mov	r4, r0
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fe8:	e7f0      	b.n	8007fcc <_vfiprintf_r+0x1b8>
 8007fea:	ab03      	add	r3, sp, #12
 8007fec:	9300      	str	r3, [sp, #0]
 8007fee:	462a      	mov	r2, r5
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	4b13      	ldr	r3, [pc, #76]	@ (8008040 <_vfiprintf_r+0x22c>)
 8007ff4:	a904      	add	r1, sp, #16
 8007ff6:	f7fc fa4f 	bl	8004498 <_printf_float>
 8007ffa:	4607      	mov	r7, r0
 8007ffc:	1c78      	adds	r0, r7, #1
 8007ffe:	d1d6      	bne.n	8007fae <_vfiprintf_r+0x19a>
 8008000:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008002:	07d9      	lsls	r1, r3, #31
 8008004:	d405      	bmi.n	8008012 <_vfiprintf_r+0x1fe>
 8008006:	89ab      	ldrh	r3, [r5, #12]
 8008008:	059a      	lsls	r2, r3, #22
 800800a:	d402      	bmi.n	8008012 <_vfiprintf_r+0x1fe>
 800800c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800800e:	f7fd faed 	bl	80055ec <__retarget_lock_release_recursive>
 8008012:	89ab      	ldrh	r3, [r5, #12]
 8008014:	065b      	lsls	r3, r3, #25
 8008016:	f53f af1f 	bmi.w	8007e58 <_vfiprintf_r+0x44>
 800801a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800801c:	e71e      	b.n	8007e5c <_vfiprintf_r+0x48>
 800801e:	ab03      	add	r3, sp, #12
 8008020:	9300      	str	r3, [sp, #0]
 8008022:	462a      	mov	r2, r5
 8008024:	4630      	mov	r0, r6
 8008026:	4b06      	ldr	r3, [pc, #24]	@ (8008040 <_vfiprintf_r+0x22c>)
 8008028:	a904      	add	r1, sp, #16
 800802a:	f7fc fcd3 	bl	80049d4 <_printf_i>
 800802e:	e7e4      	b.n	8007ffa <_vfiprintf_r+0x1e6>
 8008030:	0800aa41 	.word	0x0800aa41
 8008034:	0800aa47 	.word	0x0800aa47
 8008038:	0800aa4b 	.word	0x0800aa4b
 800803c:	08004499 	.word	0x08004499
 8008040:	08007def 	.word	0x08007def

08008044 <__sflush_r>:
 8008044:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800804a:	0716      	lsls	r6, r2, #28
 800804c:	4605      	mov	r5, r0
 800804e:	460c      	mov	r4, r1
 8008050:	d454      	bmi.n	80080fc <__sflush_r+0xb8>
 8008052:	684b      	ldr	r3, [r1, #4]
 8008054:	2b00      	cmp	r3, #0
 8008056:	dc02      	bgt.n	800805e <__sflush_r+0x1a>
 8008058:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800805a:	2b00      	cmp	r3, #0
 800805c:	dd48      	ble.n	80080f0 <__sflush_r+0xac>
 800805e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008060:	2e00      	cmp	r6, #0
 8008062:	d045      	beq.n	80080f0 <__sflush_r+0xac>
 8008064:	2300      	movs	r3, #0
 8008066:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800806a:	682f      	ldr	r7, [r5, #0]
 800806c:	6a21      	ldr	r1, [r4, #32]
 800806e:	602b      	str	r3, [r5, #0]
 8008070:	d030      	beq.n	80080d4 <__sflush_r+0x90>
 8008072:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008074:	89a3      	ldrh	r3, [r4, #12]
 8008076:	0759      	lsls	r1, r3, #29
 8008078:	d505      	bpl.n	8008086 <__sflush_r+0x42>
 800807a:	6863      	ldr	r3, [r4, #4]
 800807c:	1ad2      	subs	r2, r2, r3
 800807e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008080:	b10b      	cbz	r3, 8008086 <__sflush_r+0x42>
 8008082:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008084:	1ad2      	subs	r2, r2, r3
 8008086:	2300      	movs	r3, #0
 8008088:	4628      	mov	r0, r5
 800808a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800808c:	6a21      	ldr	r1, [r4, #32]
 800808e:	47b0      	blx	r6
 8008090:	1c43      	adds	r3, r0, #1
 8008092:	89a3      	ldrh	r3, [r4, #12]
 8008094:	d106      	bne.n	80080a4 <__sflush_r+0x60>
 8008096:	6829      	ldr	r1, [r5, #0]
 8008098:	291d      	cmp	r1, #29
 800809a:	d82b      	bhi.n	80080f4 <__sflush_r+0xb0>
 800809c:	4a28      	ldr	r2, [pc, #160]	@ (8008140 <__sflush_r+0xfc>)
 800809e:	410a      	asrs	r2, r1
 80080a0:	07d6      	lsls	r6, r2, #31
 80080a2:	d427      	bmi.n	80080f4 <__sflush_r+0xb0>
 80080a4:	2200      	movs	r2, #0
 80080a6:	6062      	str	r2, [r4, #4]
 80080a8:	6922      	ldr	r2, [r4, #16]
 80080aa:	04d9      	lsls	r1, r3, #19
 80080ac:	6022      	str	r2, [r4, #0]
 80080ae:	d504      	bpl.n	80080ba <__sflush_r+0x76>
 80080b0:	1c42      	adds	r2, r0, #1
 80080b2:	d101      	bne.n	80080b8 <__sflush_r+0x74>
 80080b4:	682b      	ldr	r3, [r5, #0]
 80080b6:	b903      	cbnz	r3, 80080ba <__sflush_r+0x76>
 80080b8:	6560      	str	r0, [r4, #84]	@ 0x54
 80080ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080bc:	602f      	str	r7, [r5, #0]
 80080be:	b1b9      	cbz	r1, 80080f0 <__sflush_r+0xac>
 80080c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80080c4:	4299      	cmp	r1, r3
 80080c6:	d002      	beq.n	80080ce <__sflush_r+0x8a>
 80080c8:	4628      	mov	r0, r5
 80080ca:	f7fe f901 	bl	80062d0 <_free_r>
 80080ce:	2300      	movs	r3, #0
 80080d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80080d2:	e00d      	b.n	80080f0 <__sflush_r+0xac>
 80080d4:	2301      	movs	r3, #1
 80080d6:	4628      	mov	r0, r5
 80080d8:	47b0      	blx	r6
 80080da:	4602      	mov	r2, r0
 80080dc:	1c50      	adds	r0, r2, #1
 80080de:	d1c9      	bne.n	8008074 <__sflush_r+0x30>
 80080e0:	682b      	ldr	r3, [r5, #0]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d0c6      	beq.n	8008074 <__sflush_r+0x30>
 80080e6:	2b1d      	cmp	r3, #29
 80080e8:	d001      	beq.n	80080ee <__sflush_r+0xaa>
 80080ea:	2b16      	cmp	r3, #22
 80080ec:	d11d      	bne.n	800812a <__sflush_r+0xe6>
 80080ee:	602f      	str	r7, [r5, #0]
 80080f0:	2000      	movs	r0, #0
 80080f2:	e021      	b.n	8008138 <__sflush_r+0xf4>
 80080f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080f8:	b21b      	sxth	r3, r3
 80080fa:	e01a      	b.n	8008132 <__sflush_r+0xee>
 80080fc:	690f      	ldr	r7, [r1, #16]
 80080fe:	2f00      	cmp	r7, #0
 8008100:	d0f6      	beq.n	80080f0 <__sflush_r+0xac>
 8008102:	0793      	lsls	r3, r2, #30
 8008104:	bf18      	it	ne
 8008106:	2300      	movne	r3, #0
 8008108:	680e      	ldr	r6, [r1, #0]
 800810a:	bf08      	it	eq
 800810c:	694b      	ldreq	r3, [r1, #20]
 800810e:	1bf6      	subs	r6, r6, r7
 8008110:	600f      	str	r7, [r1, #0]
 8008112:	608b      	str	r3, [r1, #8]
 8008114:	2e00      	cmp	r6, #0
 8008116:	ddeb      	ble.n	80080f0 <__sflush_r+0xac>
 8008118:	4633      	mov	r3, r6
 800811a:	463a      	mov	r2, r7
 800811c:	4628      	mov	r0, r5
 800811e:	6a21      	ldr	r1, [r4, #32]
 8008120:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008124:	47e0      	blx	ip
 8008126:	2800      	cmp	r0, #0
 8008128:	dc07      	bgt.n	800813a <__sflush_r+0xf6>
 800812a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800812e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008132:	f04f 30ff 	mov.w	r0, #4294967295
 8008136:	81a3      	strh	r3, [r4, #12]
 8008138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800813a:	4407      	add	r7, r0
 800813c:	1a36      	subs	r6, r6, r0
 800813e:	e7e9      	b.n	8008114 <__sflush_r+0xd0>
 8008140:	dfbffffe 	.word	0xdfbffffe

08008144 <_fflush_r>:
 8008144:	b538      	push	{r3, r4, r5, lr}
 8008146:	690b      	ldr	r3, [r1, #16]
 8008148:	4605      	mov	r5, r0
 800814a:	460c      	mov	r4, r1
 800814c:	b913      	cbnz	r3, 8008154 <_fflush_r+0x10>
 800814e:	2500      	movs	r5, #0
 8008150:	4628      	mov	r0, r5
 8008152:	bd38      	pop	{r3, r4, r5, pc}
 8008154:	b118      	cbz	r0, 800815e <_fflush_r+0x1a>
 8008156:	6a03      	ldr	r3, [r0, #32]
 8008158:	b90b      	cbnz	r3, 800815e <_fflush_r+0x1a>
 800815a:	f7fc fff7 	bl	800514c <__sinit>
 800815e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d0f3      	beq.n	800814e <_fflush_r+0xa>
 8008166:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008168:	07d0      	lsls	r0, r2, #31
 800816a:	d404      	bmi.n	8008176 <_fflush_r+0x32>
 800816c:	0599      	lsls	r1, r3, #22
 800816e:	d402      	bmi.n	8008176 <_fflush_r+0x32>
 8008170:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008172:	f7fd fa3a 	bl	80055ea <__retarget_lock_acquire_recursive>
 8008176:	4628      	mov	r0, r5
 8008178:	4621      	mov	r1, r4
 800817a:	f7ff ff63 	bl	8008044 <__sflush_r>
 800817e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008180:	4605      	mov	r5, r0
 8008182:	07da      	lsls	r2, r3, #31
 8008184:	d4e4      	bmi.n	8008150 <_fflush_r+0xc>
 8008186:	89a3      	ldrh	r3, [r4, #12]
 8008188:	059b      	lsls	r3, r3, #22
 800818a:	d4e1      	bmi.n	8008150 <_fflush_r+0xc>
 800818c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800818e:	f7fd fa2d 	bl	80055ec <__retarget_lock_release_recursive>
 8008192:	e7dd      	b.n	8008150 <_fflush_r+0xc>

08008194 <__swhatbuf_r>:
 8008194:	b570      	push	{r4, r5, r6, lr}
 8008196:	460c      	mov	r4, r1
 8008198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800819c:	4615      	mov	r5, r2
 800819e:	2900      	cmp	r1, #0
 80081a0:	461e      	mov	r6, r3
 80081a2:	b096      	sub	sp, #88	@ 0x58
 80081a4:	da0c      	bge.n	80081c0 <__swhatbuf_r+0x2c>
 80081a6:	89a3      	ldrh	r3, [r4, #12]
 80081a8:	2100      	movs	r1, #0
 80081aa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80081ae:	bf14      	ite	ne
 80081b0:	2340      	movne	r3, #64	@ 0x40
 80081b2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80081b6:	2000      	movs	r0, #0
 80081b8:	6031      	str	r1, [r6, #0]
 80081ba:	602b      	str	r3, [r5, #0]
 80081bc:	b016      	add	sp, #88	@ 0x58
 80081be:	bd70      	pop	{r4, r5, r6, pc}
 80081c0:	466a      	mov	r2, sp
 80081c2:	f000 f875 	bl	80082b0 <_fstat_r>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	dbed      	blt.n	80081a6 <__swhatbuf_r+0x12>
 80081ca:	9901      	ldr	r1, [sp, #4]
 80081cc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80081d0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80081d4:	4259      	negs	r1, r3
 80081d6:	4159      	adcs	r1, r3
 80081d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80081dc:	e7eb      	b.n	80081b6 <__swhatbuf_r+0x22>

080081de <__smakebuf_r>:
 80081de:	898b      	ldrh	r3, [r1, #12]
 80081e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081e2:	079d      	lsls	r5, r3, #30
 80081e4:	4606      	mov	r6, r0
 80081e6:	460c      	mov	r4, r1
 80081e8:	d507      	bpl.n	80081fa <__smakebuf_r+0x1c>
 80081ea:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80081ee:	6023      	str	r3, [r4, #0]
 80081f0:	6123      	str	r3, [r4, #16]
 80081f2:	2301      	movs	r3, #1
 80081f4:	6163      	str	r3, [r4, #20]
 80081f6:	b003      	add	sp, #12
 80081f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081fa:	466a      	mov	r2, sp
 80081fc:	ab01      	add	r3, sp, #4
 80081fe:	f7ff ffc9 	bl	8008194 <__swhatbuf_r>
 8008202:	9f00      	ldr	r7, [sp, #0]
 8008204:	4605      	mov	r5, r0
 8008206:	4639      	mov	r1, r7
 8008208:	4630      	mov	r0, r6
 800820a:	f7fe f8d3 	bl	80063b4 <_malloc_r>
 800820e:	b948      	cbnz	r0, 8008224 <__smakebuf_r+0x46>
 8008210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008214:	059a      	lsls	r2, r3, #22
 8008216:	d4ee      	bmi.n	80081f6 <__smakebuf_r+0x18>
 8008218:	f023 0303 	bic.w	r3, r3, #3
 800821c:	f043 0302 	orr.w	r3, r3, #2
 8008220:	81a3      	strh	r3, [r4, #12]
 8008222:	e7e2      	b.n	80081ea <__smakebuf_r+0xc>
 8008224:	89a3      	ldrh	r3, [r4, #12]
 8008226:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800822a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800822e:	81a3      	strh	r3, [r4, #12]
 8008230:	9b01      	ldr	r3, [sp, #4]
 8008232:	6020      	str	r0, [r4, #0]
 8008234:	b15b      	cbz	r3, 800824e <__smakebuf_r+0x70>
 8008236:	4630      	mov	r0, r6
 8008238:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800823c:	f000 f84a 	bl	80082d4 <_isatty_r>
 8008240:	b128      	cbz	r0, 800824e <__smakebuf_r+0x70>
 8008242:	89a3      	ldrh	r3, [r4, #12]
 8008244:	f023 0303 	bic.w	r3, r3, #3
 8008248:	f043 0301 	orr.w	r3, r3, #1
 800824c:	81a3      	strh	r3, [r4, #12]
 800824e:	89a3      	ldrh	r3, [r4, #12]
 8008250:	431d      	orrs	r5, r3
 8008252:	81a5      	strh	r5, [r4, #12]
 8008254:	e7cf      	b.n	80081f6 <__smakebuf_r+0x18>

08008256 <memmove>:
 8008256:	4288      	cmp	r0, r1
 8008258:	b510      	push	{r4, lr}
 800825a:	eb01 0402 	add.w	r4, r1, r2
 800825e:	d902      	bls.n	8008266 <memmove+0x10>
 8008260:	4284      	cmp	r4, r0
 8008262:	4623      	mov	r3, r4
 8008264:	d807      	bhi.n	8008276 <memmove+0x20>
 8008266:	1e43      	subs	r3, r0, #1
 8008268:	42a1      	cmp	r1, r4
 800826a:	d008      	beq.n	800827e <memmove+0x28>
 800826c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008270:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008274:	e7f8      	b.n	8008268 <memmove+0x12>
 8008276:	4601      	mov	r1, r0
 8008278:	4402      	add	r2, r0
 800827a:	428a      	cmp	r2, r1
 800827c:	d100      	bne.n	8008280 <memmove+0x2a>
 800827e:	bd10      	pop	{r4, pc}
 8008280:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008284:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008288:	e7f7      	b.n	800827a <memmove+0x24>

0800828a <strncmp>:
 800828a:	b510      	push	{r4, lr}
 800828c:	b16a      	cbz	r2, 80082aa <strncmp+0x20>
 800828e:	3901      	subs	r1, #1
 8008290:	1884      	adds	r4, r0, r2
 8008292:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008296:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800829a:	429a      	cmp	r2, r3
 800829c:	d103      	bne.n	80082a6 <strncmp+0x1c>
 800829e:	42a0      	cmp	r0, r4
 80082a0:	d001      	beq.n	80082a6 <strncmp+0x1c>
 80082a2:	2a00      	cmp	r2, #0
 80082a4:	d1f5      	bne.n	8008292 <strncmp+0x8>
 80082a6:	1ad0      	subs	r0, r2, r3
 80082a8:	bd10      	pop	{r4, pc}
 80082aa:	4610      	mov	r0, r2
 80082ac:	e7fc      	b.n	80082a8 <strncmp+0x1e>
	...

080082b0 <_fstat_r>:
 80082b0:	b538      	push	{r3, r4, r5, lr}
 80082b2:	2300      	movs	r3, #0
 80082b4:	4d06      	ldr	r5, [pc, #24]	@ (80082d0 <_fstat_r+0x20>)
 80082b6:	4604      	mov	r4, r0
 80082b8:	4608      	mov	r0, r1
 80082ba:	4611      	mov	r1, r2
 80082bc:	602b      	str	r3, [r5, #0]
 80082be:	f7f9 f9f7 	bl	80016b0 <_fstat>
 80082c2:	1c43      	adds	r3, r0, #1
 80082c4:	d102      	bne.n	80082cc <_fstat_r+0x1c>
 80082c6:	682b      	ldr	r3, [r5, #0]
 80082c8:	b103      	cbz	r3, 80082cc <_fstat_r+0x1c>
 80082ca:	6023      	str	r3, [r4, #0]
 80082cc:	bd38      	pop	{r3, r4, r5, pc}
 80082ce:	bf00      	nop
 80082d0:	200044b8 	.word	0x200044b8

080082d4 <_isatty_r>:
 80082d4:	b538      	push	{r3, r4, r5, lr}
 80082d6:	2300      	movs	r3, #0
 80082d8:	4d05      	ldr	r5, [pc, #20]	@ (80082f0 <_isatty_r+0x1c>)
 80082da:	4604      	mov	r4, r0
 80082dc:	4608      	mov	r0, r1
 80082de:	602b      	str	r3, [r5, #0]
 80082e0:	f7f9 f9f5 	bl	80016ce <_isatty>
 80082e4:	1c43      	adds	r3, r0, #1
 80082e6:	d102      	bne.n	80082ee <_isatty_r+0x1a>
 80082e8:	682b      	ldr	r3, [r5, #0]
 80082ea:	b103      	cbz	r3, 80082ee <_isatty_r+0x1a>
 80082ec:	6023      	str	r3, [r4, #0]
 80082ee:	bd38      	pop	{r3, r4, r5, pc}
 80082f0:	200044b8 	.word	0x200044b8

080082f4 <_sbrk_r>:
 80082f4:	b538      	push	{r3, r4, r5, lr}
 80082f6:	2300      	movs	r3, #0
 80082f8:	4d05      	ldr	r5, [pc, #20]	@ (8008310 <_sbrk_r+0x1c>)
 80082fa:	4604      	mov	r4, r0
 80082fc:	4608      	mov	r0, r1
 80082fe:	602b      	str	r3, [r5, #0]
 8008300:	f7f9 f9fc 	bl	80016fc <_sbrk>
 8008304:	1c43      	adds	r3, r0, #1
 8008306:	d102      	bne.n	800830e <_sbrk_r+0x1a>
 8008308:	682b      	ldr	r3, [r5, #0]
 800830a:	b103      	cbz	r3, 800830e <_sbrk_r+0x1a>
 800830c:	6023      	str	r3, [r4, #0]
 800830e:	bd38      	pop	{r3, r4, r5, pc}
 8008310:	200044b8 	.word	0x200044b8

08008314 <nan>:
 8008314:	2000      	movs	r0, #0
 8008316:	4901      	ldr	r1, [pc, #4]	@ (800831c <nan+0x8>)
 8008318:	4770      	bx	lr
 800831a:	bf00      	nop
 800831c:	7ff80000 	.word	0x7ff80000

08008320 <__assert_func>:
 8008320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008322:	4614      	mov	r4, r2
 8008324:	461a      	mov	r2, r3
 8008326:	4b09      	ldr	r3, [pc, #36]	@ (800834c <__assert_func+0x2c>)
 8008328:	4605      	mov	r5, r0
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	68d8      	ldr	r0, [r3, #12]
 800832e:	b954      	cbnz	r4, 8008346 <__assert_func+0x26>
 8008330:	4b07      	ldr	r3, [pc, #28]	@ (8008350 <__assert_func+0x30>)
 8008332:	461c      	mov	r4, r3
 8008334:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008338:	9100      	str	r1, [sp, #0]
 800833a:	462b      	mov	r3, r5
 800833c:	4905      	ldr	r1, [pc, #20]	@ (8008354 <__assert_func+0x34>)
 800833e:	f000 fba7 	bl	8008a90 <fiprintf>
 8008342:	f000 fbb7 	bl	8008ab4 <abort>
 8008346:	4b04      	ldr	r3, [pc, #16]	@ (8008358 <__assert_func+0x38>)
 8008348:	e7f4      	b.n	8008334 <__assert_func+0x14>
 800834a:	bf00      	nop
 800834c:	2000003c 	.word	0x2000003c
 8008350:	0800aa95 	.word	0x0800aa95
 8008354:	0800aa67 	.word	0x0800aa67
 8008358:	0800aa5a 	.word	0x0800aa5a

0800835c <_calloc_r>:
 800835c:	b570      	push	{r4, r5, r6, lr}
 800835e:	fba1 5402 	umull	r5, r4, r1, r2
 8008362:	b93c      	cbnz	r4, 8008374 <_calloc_r+0x18>
 8008364:	4629      	mov	r1, r5
 8008366:	f7fe f825 	bl	80063b4 <_malloc_r>
 800836a:	4606      	mov	r6, r0
 800836c:	b928      	cbnz	r0, 800837a <_calloc_r+0x1e>
 800836e:	2600      	movs	r6, #0
 8008370:	4630      	mov	r0, r6
 8008372:	bd70      	pop	{r4, r5, r6, pc}
 8008374:	220c      	movs	r2, #12
 8008376:	6002      	str	r2, [r0, #0]
 8008378:	e7f9      	b.n	800836e <_calloc_r+0x12>
 800837a:	462a      	mov	r2, r5
 800837c:	4621      	mov	r1, r4
 800837e:	f7fd f8b7 	bl	80054f0 <memset>
 8008382:	e7f5      	b.n	8008370 <_calloc_r+0x14>

08008384 <rshift>:
 8008384:	6903      	ldr	r3, [r0, #16]
 8008386:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800838a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800838e:	f100 0414 	add.w	r4, r0, #20
 8008392:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008396:	dd46      	ble.n	8008426 <rshift+0xa2>
 8008398:	f011 011f 	ands.w	r1, r1, #31
 800839c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80083a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80083a4:	d10c      	bne.n	80083c0 <rshift+0x3c>
 80083a6:	4629      	mov	r1, r5
 80083a8:	f100 0710 	add.w	r7, r0, #16
 80083ac:	42b1      	cmp	r1, r6
 80083ae:	d335      	bcc.n	800841c <rshift+0x98>
 80083b0:	1a9b      	subs	r3, r3, r2
 80083b2:	009b      	lsls	r3, r3, #2
 80083b4:	1eea      	subs	r2, r5, #3
 80083b6:	4296      	cmp	r6, r2
 80083b8:	bf38      	it	cc
 80083ba:	2300      	movcc	r3, #0
 80083bc:	4423      	add	r3, r4
 80083be:	e015      	b.n	80083ec <rshift+0x68>
 80083c0:	46a1      	mov	r9, r4
 80083c2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80083c6:	f1c1 0820 	rsb	r8, r1, #32
 80083ca:	40cf      	lsrs	r7, r1
 80083cc:	f105 0e04 	add.w	lr, r5, #4
 80083d0:	4576      	cmp	r6, lr
 80083d2:	46f4      	mov	ip, lr
 80083d4:	d816      	bhi.n	8008404 <rshift+0x80>
 80083d6:	1a9a      	subs	r2, r3, r2
 80083d8:	0092      	lsls	r2, r2, #2
 80083da:	3a04      	subs	r2, #4
 80083dc:	3501      	adds	r5, #1
 80083de:	42ae      	cmp	r6, r5
 80083e0:	bf38      	it	cc
 80083e2:	2200      	movcc	r2, #0
 80083e4:	18a3      	adds	r3, r4, r2
 80083e6:	50a7      	str	r7, [r4, r2]
 80083e8:	b107      	cbz	r7, 80083ec <rshift+0x68>
 80083ea:	3304      	adds	r3, #4
 80083ec:	42a3      	cmp	r3, r4
 80083ee:	eba3 0204 	sub.w	r2, r3, r4
 80083f2:	bf08      	it	eq
 80083f4:	2300      	moveq	r3, #0
 80083f6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80083fa:	6102      	str	r2, [r0, #16]
 80083fc:	bf08      	it	eq
 80083fe:	6143      	streq	r3, [r0, #20]
 8008400:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008404:	f8dc c000 	ldr.w	ip, [ip]
 8008408:	fa0c fc08 	lsl.w	ip, ip, r8
 800840c:	ea4c 0707 	orr.w	r7, ip, r7
 8008410:	f849 7b04 	str.w	r7, [r9], #4
 8008414:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008418:	40cf      	lsrs	r7, r1
 800841a:	e7d9      	b.n	80083d0 <rshift+0x4c>
 800841c:	f851 cb04 	ldr.w	ip, [r1], #4
 8008420:	f847 cf04 	str.w	ip, [r7, #4]!
 8008424:	e7c2      	b.n	80083ac <rshift+0x28>
 8008426:	4623      	mov	r3, r4
 8008428:	e7e0      	b.n	80083ec <rshift+0x68>

0800842a <__hexdig_fun>:
 800842a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800842e:	2b09      	cmp	r3, #9
 8008430:	d802      	bhi.n	8008438 <__hexdig_fun+0xe>
 8008432:	3820      	subs	r0, #32
 8008434:	b2c0      	uxtb	r0, r0
 8008436:	4770      	bx	lr
 8008438:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800843c:	2b05      	cmp	r3, #5
 800843e:	d801      	bhi.n	8008444 <__hexdig_fun+0x1a>
 8008440:	3847      	subs	r0, #71	@ 0x47
 8008442:	e7f7      	b.n	8008434 <__hexdig_fun+0xa>
 8008444:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008448:	2b05      	cmp	r3, #5
 800844a:	d801      	bhi.n	8008450 <__hexdig_fun+0x26>
 800844c:	3827      	subs	r0, #39	@ 0x27
 800844e:	e7f1      	b.n	8008434 <__hexdig_fun+0xa>
 8008450:	2000      	movs	r0, #0
 8008452:	4770      	bx	lr

08008454 <__gethex>:
 8008454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008458:	468a      	mov	sl, r1
 800845a:	4690      	mov	r8, r2
 800845c:	b085      	sub	sp, #20
 800845e:	9302      	str	r3, [sp, #8]
 8008460:	680b      	ldr	r3, [r1, #0]
 8008462:	9001      	str	r0, [sp, #4]
 8008464:	1c9c      	adds	r4, r3, #2
 8008466:	46a1      	mov	r9, r4
 8008468:	f814 0b01 	ldrb.w	r0, [r4], #1
 800846c:	2830      	cmp	r0, #48	@ 0x30
 800846e:	d0fa      	beq.n	8008466 <__gethex+0x12>
 8008470:	eba9 0303 	sub.w	r3, r9, r3
 8008474:	f1a3 0b02 	sub.w	fp, r3, #2
 8008478:	f7ff ffd7 	bl	800842a <__hexdig_fun>
 800847c:	4605      	mov	r5, r0
 800847e:	2800      	cmp	r0, #0
 8008480:	d168      	bne.n	8008554 <__gethex+0x100>
 8008482:	2201      	movs	r2, #1
 8008484:	4648      	mov	r0, r9
 8008486:	499f      	ldr	r1, [pc, #636]	@ (8008704 <__gethex+0x2b0>)
 8008488:	f7ff feff 	bl	800828a <strncmp>
 800848c:	4607      	mov	r7, r0
 800848e:	2800      	cmp	r0, #0
 8008490:	d167      	bne.n	8008562 <__gethex+0x10e>
 8008492:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008496:	4626      	mov	r6, r4
 8008498:	f7ff ffc7 	bl	800842a <__hexdig_fun>
 800849c:	2800      	cmp	r0, #0
 800849e:	d062      	beq.n	8008566 <__gethex+0x112>
 80084a0:	4623      	mov	r3, r4
 80084a2:	7818      	ldrb	r0, [r3, #0]
 80084a4:	4699      	mov	r9, r3
 80084a6:	2830      	cmp	r0, #48	@ 0x30
 80084a8:	f103 0301 	add.w	r3, r3, #1
 80084ac:	d0f9      	beq.n	80084a2 <__gethex+0x4e>
 80084ae:	f7ff ffbc 	bl	800842a <__hexdig_fun>
 80084b2:	fab0 f580 	clz	r5, r0
 80084b6:	f04f 0b01 	mov.w	fp, #1
 80084ba:	096d      	lsrs	r5, r5, #5
 80084bc:	464a      	mov	r2, r9
 80084be:	4616      	mov	r6, r2
 80084c0:	7830      	ldrb	r0, [r6, #0]
 80084c2:	3201      	adds	r2, #1
 80084c4:	f7ff ffb1 	bl	800842a <__hexdig_fun>
 80084c8:	2800      	cmp	r0, #0
 80084ca:	d1f8      	bne.n	80084be <__gethex+0x6a>
 80084cc:	2201      	movs	r2, #1
 80084ce:	4630      	mov	r0, r6
 80084d0:	498c      	ldr	r1, [pc, #560]	@ (8008704 <__gethex+0x2b0>)
 80084d2:	f7ff feda 	bl	800828a <strncmp>
 80084d6:	2800      	cmp	r0, #0
 80084d8:	d13f      	bne.n	800855a <__gethex+0x106>
 80084da:	b944      	cbnz	r4, 80084ee <__gethex+0x9a>
 80084dc:	1c74      	adds	r4, r6, #1
 80084de:	4622      	mov	r2, r4
 80084e0:	4616      	mov	r6, r2
 80084e2:	7830      	ldrb	r0, [r6, #0]
 80084e4:	3201      	adds	r2, #1
 80084e6:	f7ff ffa0 	bl	800842a <__hexdig_fun>
 80084ea:	2800      	cmp	r0, #0
 80084ec:	d1f8      	bne.n	80084e0 <__gethex+0x8c>
 80084ee:	1ba4      	subs	r4, r4, r6
 80084f0:	00a7      	lsls	r7, r4, #2
 80084f2:	7833      	ldrb	r3, [r6, #0]
 80084f4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80084f8:	2b50      	cmp	r3, #80	@ 0x50
 80084fa:	d13e      	bne.n	800857a <__gethex+0x126>
 80084fc:	7873      	ldrb	r3, [r6, #1]
 80084fe:	2b2b      	cmp	r3, #43	@ 0x2b
 8008500:	d033      	beq.n	800856a <__gethex+0x116>
 8008502:	2b2d      	cmp	r3, #45	@ 0x2d
 8008504:	d034      	beq.n	8008570 <__gethex+0x11c>
 8008506:	2400      	movs	r4, #0
 8008508:	1c71      	adds	r1, r6, #1
 800850a:	7808      	ldrb	r0, [r1, #0]
 800850c:	f7ff ff8d 	bl	800842a <__hexdig_fun>
 8008510:	1e43      	subs	r3, r0, #1
 8008512:	b2db      	uxtb	r3, r3
 8008514:	2b18      	cmp	r3, #24
 8008516:	d830      	bhi.n	800857a <__gethex+0x126>
 8008518:	f1a0 0210 	sub.w	r2, r0, #16
 800851c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008520:	f7ff ff83 	bl	800842a <__hexdig_fun>
 8008524:	f100 3cff 	add.w	ip, r0, #4294967295
 8008528:	fa5f fc8c 	uxtb.w	ip, ip
 800852c:	f1bc 0f18 	cmp.w	ip, #24
 8008530:	f04f 030a 	mov.w	r3, #10
 8008534:	d91e      	bls.n	8008574 <__gethex+0x120>
 8008536:	b104      	cbz	r4, 800853a <__gethex+0xe6>
 8008538:	4252      	negs	r2, r2
 800853a:	4417      	add	r7, r2
 800853c:	f8ca 1000 	str.w	r1, [sl]
 8008540:	b1ed      	cbz	r5, 800857e <__gethex+0x12a>
 8008542:	f1bb 0f00 	cmp.w	fp, #0
 8008546:	bf0c      	ite	eq
 8008548:	2506      	moveq	r5, #6
 800854a:	2500      	movne	r5, #0
 800854c:	4628      	mov	r0, r5
 800854e:	b005      	add	sp, #20
 8008550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008554:	2500      	movs	r5, #0
 8008556:	462c      	mov	r4, r5
 8008558:	e7b0      	b.n	80084bc <__gethex+0x68>
 800855a:	2c00      	cmp	r4, #0
 800855c:	d1c7      	bne.n	80084ee <__gethex+0x9a>
 800855e:	4627      	mov	r7, r4
 8008560:	e7c7      	b.n	80084f2 <__gethex+0x9e>
 8008562:	464e      	mov	r6, r9
 8008564:	462f      	mov	r7, r5
 8008566:	2501      	movs	r5, #1
 8008568:	e7c3      	b.n	80084f2 <__gethex+0x9e>
 800856a:	2400      	movs	r4, #0
 800856c:	1cb1      	adds	r1, r6, #2
 800856e:	e7cc      	b.n	800850a <__gethex+0xb6>
 8008570:	2401      	movs	r4, #1
 8008572:	e7fb      	b.n	800856c <__gethex+0x118>
 8008574:	fb03 0002 	mla	r0, r3, r2, r0
 8008578:	e7ce      	b.n	8008518 <__gethex+0xc4>
 800857a:	4631      	mov	r1, r6
 800857c:	e7de      	b.n	800853c <__gethex+0xe8>
 800857e:	4629      	mov	r1, r5
 8008580:	eba6 0309 	sub.w	r3, r6, r9
 8008584:	3b01      	subs	r3, #1
 8008586:	2b07      	cmp	r3, #7
 8008588:	dc0a      	bgt.n	80085a0 <__gethex+0x14c>
 800858a:	9801      	ldr	r0, [sp, #4]
 800858c:	f7fd ff9e 	bl	80064cc <_Balloc>
 8008590:	4604      	mov	r4, r0
 8008592:	b940      	cbnz	r0, 80085a6 <__gethex+0x152>
 8008594:	4602      	mov	r2, r0
 8008596:	21e4      	movs	r1, #228	@ 0xe4
 8008598:	4b5b      	ldr	r3, [pc, #364]	@ (8008708 <__gethex+0x2b4>)
 800859a:	485c      	ldr	r0, [pc, #368]	@ (800870c <__gethex+0x2b8>)
 800859c:	f7ff fec0 	bl	8008320 <__assert_func>
 80085a0:	3101      	adds	r1, #1
 80085a2:	105b      	asrs	r3, r3, #1
 80085a4:	e7ef      	b.n	8008586 <__gethex+0x132>
 80085a6:	2300      	movs	r3, #0
 80085a8:	f100 0a14 	add.w	sl, r0, #20
 80085ac:	4655      	mov	r5, sl
 80085ae:	469b      	mov	fp, r3
 80085b0:	45b1      	cmp	r9, r6
 80085b2:	d337      	bcc.n	8008624 <__gethex+0x1d0>
 80085b4:	f845 bb04 	str.w	fp, [r5], #4
 80085b8:	eba5 050a 	sub.w	r5, r5, sl
 80085bc:	10ad      	asrs	r5, r5, #2
 80085be:	6125      	str	r5, [r4, #16]
 80085c0:	4658      	mov	r0, fp
 80085c2:	f7fe f875 	bl	80066b0 <__hi0bits>
 80085c6:	016d      	lsls	r5, r5, #5
 80085c8:	f8d8 6000 	ldr.w	r6, [r8]
 80085cc:	1a2d      	subs	r5, r5, r0
 80085ce:	42b5      	cmp	r5, r6
 80085d0:	dd54      	ble.n	800867c <__gethex+0x228>
 80085d2:	1bad      	subs	r5, r5, r6
 80085d4:	4629      	mov	r1, r5
 80085d6:	4620      	mov	r0, r4
 80085d8:	f7fe fbfd 	bl	8006dd6 <__any_on>
 80085dc:	4681      	mov	r9, r0
 80085de:	b178      	cbz	r0, 8008600 <__gethex+0x1ac>
 80085e0:	f04f 0901 	mov.w	r9, #1
 80085e4:	1e6b      	subs	r3, r5, #1
 80085e6:	1159      	asrs	r1, r3, #5
 80085e8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80085ec:	f003 021f 	and.w	r2, r3, #31
 80085f0:	fa09 f202 	lsl.w	r2, r9, r2
 80085f4:	420a      	tst	r2, r1
 80085f6:	d003      	beq.n	8008600 <__gethex+0x1ac>
 80085f8:	454b      	cmp	r3, r9
 80085fa:	dc36      	bgt.n	800866a <__gethex+0x216>
 80085fc:	f04f 0902 	mov.w	r9, #2
 8008600:	4629      	mov	r1, r5
 8008602:	4620      	mov	r0, r4
 8008604:	f7ff febe 	bl	8008384 <rshift>
 8008608:	442f      	add	r7, r5
 800860a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800860e:	42bb      	cmp	r3, r7
 8008610:	da42      	bge.n	8008698 <__gethex+0x244>
 8008612:	4621      	mov	r1, r4
 8008614:	9801      	ldr	r0, [sp, #4]
 8008616:	f7fd ff99 	bl	800654c <_Bfree>
 800861a:	2300      	movs	r3, #0
 800861c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800861e:	25a3      	movs	r5, #163	@ 0xa3
 8008620:	6013      	str	r3, [r2, #0]
 8008622:	e793      	b.n	800854c <__gethex+0xf8>
 8008624:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008628:	2a2e      	cmp	r2, #46	@ 0x2e
 800862a:	d012      	beq.n	8008652 <__gethex+0x1fe>
 800862c:	2b20      	cmp	r3, #32
 800862e:	d104      	bne.n	800863a <__gethex+0x1e6>
 8008630:	f845 bb04 	str.w	fp, [r5], #4
 8008634:	f04f 0b00 	mov.w	fp, #0
 8008638:	465b      	mov	r3, fp
 800863a:	7830      	ldrb	r0, [r6, #0]
 800863c:	9303      	str	r3, [sp, #12]
 800863e:	f7ff fef4 	bl	800842a <__hexdig_fun>
 8008642:	9b03      	ldr	r3, [sp, #12]
 8008644:	f000 000f 	and.w	r0, r0, #15
 8008648:	4098      	lsls	r0, r3
 800864a:	ea4b 0b00 	orr.w	fp, fp, r0
 800864e:	3304      	adds	r3, #4
 8008650:	e7ae      	b.n	80085b0 <__gethex+0x15c>
 8008652:	45b1      	cmp	r9, r6
 8008654:	d8ea      	bhi.n	800862c <__gethex+0x1d8>
 8008656:	2201      	movs	r2, #1
 8008658:	4630      	mov	r0, r6
 800865a:	492a      	ldr	r1, [pc, #168]	@ (8008704 <__gethex+0x2b0>)
 800865c:	9303      	str	r3, [sp, #12]
 800865e:	f7ff fe14 	bl	800828a <strncmp>
 8008662:	9b03      	ldr	r3, [sp, #12]
 8008664:	2800      	cmp	r0, #0
 8008666:	d1e1      	bne.n	800862c <__gethex+0x1d8>
 8008668:	e7a2      	b.n	80085b0 <__gethex+0x15c>
 800866a:	4620      	mov	r0, r4
 800866c:	1ea9      	subs	r1, r5, #2
 800866e:	f7fe fbb2 	bl	8006dd6 <__any_on>
 8008672:	2800      	cmp	r0, #0
 8008674:	d0c2      	beq.n	80085fc <__gethex+0x1a8>
 8008676:	f04f 0903 	mov.w	r9, #3
 800867a:	e7c1      	b.n	8008600 <__gethex+0x1ac>
 800867c:	da09      	bge.n	8008692 <__gethex+0x23e>
 800867e:	1b75      	subs	r5, r6, r5
 8008680:	4621      	mov	r1, r4
 8008682:	462a      	mov	r2, r5
 8008684:	9801      	ldr	r0, [sp, #4]
 8008686:	f7fe f977 	bl	8006978 <__lshift>
 800868a:	4604      	mov	r4, r0
 800868c:	1b7f      	subs	r7, r7, r5
 800868e:	f100 0a14 	add.w	sl, r0, #20
 8008692:	f04f 0900 	mov.w	r9, #0
 8008696:	e7b8      	b.n	800860a <__gethex+0x1b6>
 8008698:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800869c:	42bd      	cmp	r5, r7
 800869e:	dd6f      	ble.n	8008780 <__gethex+0x32c>
 80086a0:	1bed      	subs	r5, r5, r7
 80086a2:	42ae      	cmp	r6, r5
 80086a4:	dc34      	bgt.n	8008710 <__gethex+0x2bc>
 80086a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d022      	beq.n	80086f4 <__gethex+0x2a0>
 80086ae:	2b03      	cmp	r3, #3
 80086b0:	d024      	beq.n	80086fc <__gethex+0x2a8>
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d115      	bne.n	80086e2 <__gethex+0x28e>
 80086b6:	42ae      	cmp	r6, r5
 80086b8:	d113      	bne.n	80086e2 <__gethex+0x28e>
 80086ba:	2e01      	cmp	r6, #1
 80086bc:	d10b      	bne.n	80086d6 <__gethex+0x282>
 80086be:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80086c2:	9a02      	ldr	r2, [sp, #8]
 80086c4:	2562      	movs	r5, #98	@ 0x62
 80086c6:	6013      	str	r3, [r2, #0]
 80086c8:	2301      	movs	r3, #1
 80086ca:	6123      	str	r3, [r4, #16]
 80086cc:	f8ca 3000 	str.w	r3, [sl]
 80086d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086d2:	601c      	str	r4, [r3, #0]
 80086d4:	e73a      	b.n	800854c <__gethex+0xf8>
 80086d6:	4620      	mov	r0, r4
 80086d8:	1e71      	subs	r1, r6, #1
 80086da:	f7fe fb7c 	bl	8006dd6 <__any_on>
 80086de:	2800      	cmp	r0, #0
 80086e0:	d1ed      	bne.n	80086be <__gethex+0x26a>
 80086e2:	4621      	mov	r1, r4
 80086e4:	9801      	ldr	r0, [sp, #4]
 80086e6:	f7fd ff31 	bl	800654c <_Bfree>
 80086ea:	2300      	movs	r3, #0
 80086ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086ee:	2550      	movs	r5, #80	@ 0x50
 80086f0:	6013      	str	r3, [r2, #0]
 80086f2:	e72b      	b.n	800854c <__gethex+0xf8>
 80086f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d1f3      	bne.n	80086e2 <__gethex+0x28e>
 80086fa:	e7e0      	b.n	80086be <__gethex+0x26a>
 80086fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1dd      	bne.n	80086be <__gethex+0x26a>
 8008702:	e7ee      	b.n	80086e2 <__gethex+0x28e>
 8008704:	0800a8e8 	.word	0x0800a8e8
 8008708:	0800a77b 	.word	0x0800a77b
 800870c:	0800aa96 	.word	0x0800aa96
 8008710:	1e6f      	subs	r7, r5, #1
 8008712:	f1b9 0f00 	cmp.w	r9, #0
 8008716:	d130      	bne.n	800877a <__gethex+0x326>
 8008718:	b127      	cbz	r7, 8008724 <__gethex+0x2d0>
 800871a:	4639      	mov	r1, r7
 800871c:	4620      	mov	r0, r4
 800871e:	f7fe fb5a 	bl	8006dd6 <__any_on>
 8008722:	4681      	mov	r9, r0
 8008724:	2301      	movs	r3, #1
 8008726:	4629      	mov	r1, r5
 8008728:	1b76      	subs	r6, r6, r5
 800872a:	2502      	movs	r5, #2
 800872c:	117a      	asrs	r2, r7, #5
 800872e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008732:	f007 071f 	and.w	r7, r7, #31
 8008736:	40bb      	lsls	r3, r7
 8008738:	4213      	tst	r3, r2
 800873a:	4620      	mov	r0, r4
 800873c:	bf18      	it	ne
 800873e:	f049 0902 	orrne.w	r9, r9, #2
 8008742:	f7ff fe1f 	bl	8008384 <rshift>
 8008746:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800874a:	f1b9 0f00 	cmp.w	r9, #0
 800874e:	d047      	beq.n	80087e0 <__gethex+0x38c>
 8008750:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008754:	2b02      	cmp	r3, #2
 8008756:	d015      	beq.n	8008784 <__gethex+0x330>
 8008758:	2b03      	cmp	r3, #3
 800875a:	d017      	beq.n	800878c <__gethex+0x338>
 800875c:	2b01      	cmp	r3, #1
 800875e:	d109      	bne.n	8008774 <__gethex+0x320>
 8008760:	f019 0f02 	tst.w	r9, #2
 8008764:	d006      	beq.n	8008774 <__gethex+0x320>
 8008766:	f8da 3000 	ldr.w	r3, [sl]
 800876a:	ea49 0903 	orr.w	r9, r9, r3
 800876e:	f019 0f01 	tst.w	r9, #1
 8008772:	d10e      	bne.n	8008792 <__gethex+0x33e>
 8008774:	f045 0510 	orr.w	r5, r5, #16
 8008778:	e032      	b.n	80087e0 <__gethex+0x38c>
 800877a:	f04f 0901 	mov.w	r9, #1
 800877e:	e7d1      	b.n	8008724 <__gethex+0x2d0>
 8008780:	2501      	movs	r5, #1
 8008782:	e7e2      	b.n	800874a <__gethex+0x2f6>
 8008784:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008786:	f1c3 0301 	rsb	r3, r3, #1
 800878a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800878c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800878e:	2b00      	cmp	r3, #0
 8008790:	d0f0      	beq.n	8008774 <__gethex+0x320>
 8008792:	f04f 0c00 	mov.w	ip, #0
 8008796:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800879a:	f104 0314 	add.w	r3, r4, #20
 800879e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80087a2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80087a6:	4618      	mov	r0, r3
 80087a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80087ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 80087b0:	d01b      	beq.n	80087ea <__gethex+0x396>
 80087b2:	3201      	adds	r2, #1
 80087b4:	6002      	str	r2, [r0, #0]
 80087b6:	2d02      	cmp	r5, #2
 80087b8:	f104 0314 	add.w	r3, r4, #20
 80087bc:	d13c      	bne.n	8008838 <__gethex+0x3e4>
 80087be:	f8d8 2000 	ldr.w	r2, [r8]
 80087c2:	3a01      	subs	r2, #1
 80087c4:	42b2      	cmp	r2, r6
 80087c6:	d109      	bne.n	80087dc <__gethex+0x388>
 80087c8:	2201      	movs	r2, #1
 80087ca:	1171      	asrs	r1, r6, #5
 80087cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80087d0:	f006 061f 	and.w	r6, r6, #31
 80087d4:	fa02 f606 	lsl.w	r6, r2, r6
 80087d8:	421e      	tst	r6, r3
 80087da:	d13a      	bne.n	8008852 <__gethex+0x3fe>
 80087dc:	f045 0520 	orr.w	r5, r5, #32
 80087e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087e2:	601c      	str	r4, [r3, #0]
 80087e4:	9b02      	ldr	r3, [sp, #8]
 80087e6:	601f      	str	r7, [r3, #0]
 80087e8:	e6b0      	b.n	800854c <__gethex+0xf8>
 80087ea:	4299      	cmp	r1, r3
 80087ec:	f843 cc04 	str.w	ip, [r3, #-4]
 80087f0:	d8d9      	bhi.n	80087a6 <__gethex+0x352>
 80087f2:	68a3      	ldr	r3, [r4, #8]
 80087f4:	459b      	cmp	fp, r3
 80087f6:	db17      	blt.n	8008828 <__gethex+0x3d4>
 80087f8:	6861      	ldr	r1, [r4, #4]
 80087fa:	9801      	ldr	r0, [sp, #4]
 80087fc:	3101      	adds	r1, #1
 80087fe:	f7fd fe65 	bl	80064cc <_Balloc>
 8008802:	4681      	mov	r9, r0
 8008804:	b918      	cbnz	r0, 800880e <__gethex+0x3ba>
 8008806:	4602      	mov	r2, r0
 8008808:	2184      	movs	r1, #132	@ 0x84
 800880a:	4b19      	ldr	r3, [pc, #100]	@ (8008870 <__gethex+0x41c>)
 800880c:	e6c5      	b.n	800859a <__gethex+0x146>
 800880e:	6922      	ldr	r2, [r4, #16]
 8008810:	f104 010c 	add.w	r1, r4, #12
 8008814:	3202      	adds	r2, #2
 8008816:	0092      	lsls	r2, r2, #2
 8008818:	300c      	adds	r0, #12
 800881a:	f7fc fef6 	bl	800560a <memcpy>
 800881e:	4621      	mov	r1, r4
 8008820:	9801      	ldr	r0, [sp, #4]
 8008822:	f7fd fe93 	bl	800654c <_Bfree>
 8008826:	464c      	mov	r4, r9
 8008828:	6923      	ldr	r3, [r4, #16]
 800882a:	1c5a      	adds	r2, r3, #1
 800882c:	6122      	str	r2, [r4, #16]
 800882e:	2201      	movs	r2, #1
 8008830:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008834:	615a      	str	r2, [r3, #20]
 8008836:	e7be      	b.n	80087b6 <__gethex+0x362>
 8008838:	6922      	ldr	r2, [r4, #16]
 800883a:	455a      	cmp	r2, fp
 800883c:	dd0b      	ble.n	8008856 <__gethex+0x402>
 800883e:	2101      	movs	r1, #1
 8008840:	4620      	mov	r0, r4
 8008842:	f7ff fd9f 	bl	8008384 <rshift>
 8008846:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800884a:	3701      	adds	r7, #1
 800884c:	42bb      	cmp	r3, r7
 800884e:	f6ff aee0 	blt.w	8008612 <__gethex+0x1be>
 8008852:	2501      	movs	r5, #1
 8008854:	e7c2      	b.n	80087dc <__gethex+0x388>
 8008856:	f016 061f 	ands.w	r6, r6, #31
 800885a:	d0fa      	beq.n	8008852 <__gethex+0x3fe>
 800885c:	4453      	add	r3, sl
 800885e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008862:	f7fd ff25 	bl	80066b0 <__hi0bits>
 8008866:	f1c6 0620 	rsb	r6, r6, #32
 800886a:	42b0      	cmp	r0, r6
 800886c:	dbe7      	blt.n	800883e <__gethex+0x3ea>
 800886e:	e7f0      	b.n	8008852 <__gethex+0x3fe>
 8008870:	0800a77b 	.word	0x0800a77b

08008874 <L_shift>:
 8008874:	f1c2 0208 	rsb	r2, r2, #8
 8008878:	0092      	lsls	r2, r2, #2
 800887a:	b570      	push	{r4, r5, r6, lr}
 800887c:	f1c2 0620 	rsb	r6, r2, #32
 8008880:	6843      	ldr	r3, [r0, #4]
 8008882:	6804      	ldr	r4, [r0, #0]
 8008884:	fa03 f506 	lsl.w	r5, r3, r6
 8008888:	432c      	orrs	r4, r5
 800888a:	40d3      	lsrs	r3, r2
 800888c:	6004      	str	r4, [r0, #0]
 800888e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008892:	4288      	cmp	r0, r1
 8008894:	d3f4      	bcc.n	8008880 <L_shift+0xc>
 8008896:	bd70      	pop	{r4, r5, r6, pc}

08008898 <__match>:
 8008898:	b530      	push	{r4, r5, lr}
 800889a:	6803      	ldr	r3, [r0, #0]
 800889c:	3301      	adds	r3, #1
 800889e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088a2:	b914      	cbnz	r4, 80088aa <__match+0x12>
 80088a4:	6003      	str	r3, [r0, #0]
 80088a6:	2001      	movs	r0, #1
 80088a8:	bd30      	pop	{r4, r5, pc}
 80088aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80088b2:	2d19      	cmp	r5, #25
 80088b4:	bf98      	it	ls
 80088b6:	3220      	addls	r2, #32
 80088b8:	42a2      	cmp	r2, r4
 80088ba:	d0f0      	beq.n	800889e <__match+0x6>
 80088bc:	2000      	movs	r0, #0
 80088be:	e7f3      	b.n	80088a8 <__match+0x10>

080088c0 <__hexnan>:
 80088c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c4:	2500      	movs	r5, #0
 80088c6:	680b      	ldr	r3, [r1, #0]
 80088c8:	4682      	mov	sl, r0
 80088ca:	115e      	asrs	r6, r3, #5
 80088cc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80088d0:	f013 031f 	ands.w	r3, r3, #31
 80088d4:	bf18      	it	ne
 80088d6:	3604      	addne	r6, #4
 80088d8:	1f37      	subs	r7, r6, #4
 80088da:	4690      	mov	r8, r2
 80088dc:	46b9      	mov	r9, r7
 80088de:	463c      	mov	r4, r7
 80088e0:	46ab      	mov	fp, r5
 80088e2:	b087      	sub	sp, #28
 80088e4:	6801      	ldr	r1, [r0, #0]
 80088e6:	9301      	str	r3, [sp, #4]
 80088e8:	f846 5c04 	str.w	r5, [r6, #-4]
 80088ec:	9502      	str	r5, [sp, #8]
 80088ee:	784a      	ldrb	r2, [r1, #1]
 80088f0:	1c4b      	adds	r3, r1, #1
 80088f2:	9303      	str	r3, [sp, #12]
 80088f4:	b342      	cbz	r2, 8008948 <__hexnan+0x88>
 80088f6:	4610      	mov	r0, r2
 80088f8:	9105      	str	r1, [sp, #20]
 80088fa:	9204      	str	r2, [sp, #16]
 80088fc:	f7ff fd95 	bl	800842a <__hexdig_fun>
 8008900:	2800      	cmp	r0, #0
 8008902:	d151      	bne.n	80089a8 <__hexnan+0xe8>
 8008904:	9a04      	ldr	r2, [sp, #16]
 8008906:	9905      	ldr	r1, [sp, #20]
 8008908:	2a20      	cmp	r2, #32
 800890a:	d818      	bhi.n	800893e <__hexnan+0x7e>
 800890c:	9b02      	ldr	r3, [sp, #8]
 800890e:	459b      	cmp	fp, r3
 8008910:	dd13      	ble.n	800893a <__hexnan+0x7a>
 8008912:	454c      	cmp	r4, r9
 8008914:	d206      	bcs.n	8008924 <__hexnan+0x64>
 8008916:	2d07      	cmp	r5, #7
 8008918:	dc04      	bgt.n	8008924 <__hexnan+0x64>
 800891a:	462a      	mov	r2, r5
 800891c:	4649      	mov	r1, r9
 800891e:	4620      	mov	r0, r4
 8008920:	f7ff ffa8 	bl	8008874 <L_shift>
 8008924:	4544      	cmp	r4, r8
 8008926:	d952      	bls.n	80089ce <__hexnan+0x10e>
 8008928:	2300      	movs	r3, #0
 800892a:	f1a4 0904 	sub.w	r9, r4, #4
 800892e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008932:	461d      	mov	r5, r3
 8008934:	464c      	mov	r4, r9
 8008936:	f8cd b008 	str.w	fp, [sp, #8]
 800893a:	9903      	ldr	r1, [sp, #12]
 800893c:	e7d7      	b.n	80088ee <__hexnan+0x2e>
 800893e:	2a29      	cmp	r2, #41	@ 0x29
 8008940:	d157      	bne.n	80089f2 <__hexnan+0x132>
 8008942:	3102      	adds	r1, #2
 8008944:	f8ca 1000 	str.w	r1, [sl]
 8008948:	f1bb 0f00 	cmp.w	fp, #0
 800894c:	d051      	beq.n	80089f2 <__hexnan+0x132>
 800894e:	454c      	cmp	r4, r9
 8008950:	d206      	bcs.n	8008960 <__hexnan+0xa0>
 8008952:	2d07      	cmp	r5, #7
 8008954:	dc04      	bgt.n	8008960 <__hexnan+0xa0>
 8008956:	462a      	mov	r2, r5
 8008958:	4649      	mov	r1, r9
 800895a:	4620      	mov	r0, r4
 800895c:	f7ff ff8a 	bl	8008874 <L_shift>
 8008960:	4544      	cmp	r4, r8
 8008962:	d936      	bls.n	80089d2 <__hexnan+0x112>
 8008964:	4623      	mov	r3, r4
 8008966:	f1a8 0204 	sub.w	r2, r8, #4
 800896a:	f853 1b04 	ldr.w	r1, [r3], #4
 800896e:	429f      	cmp	r7, r3
 8008970:	f842 1f04 	str.w	r1, [r2, #4]!
 8008974:	d2f9      	bcs.n	800896a <__hexnan+0xaa>
 8008976:	1b3b      	subs	r3, r7, r4
 8008978:	f023 0303 	bic.w	r3, r3, #3
 800897c:	3304      	adds	r3, #4
 800897e:	3401      	adds	r4, #1
 8008980:	3e03      	subs	r6, #3
 8008982:	42b4      	cmp	r4, r6
 8008984:	bf88      	it	hi
 8008986:	2304      	movhi	r3, #4
 8008988:	2200      	movs	r2, #0
 800898a:	4443      	add	r3, r8
 800898c:	f843 2b04 	str.w	r2, [r3], #4
 8008990:	429f      	cmp	r7, r3
 8008992:	d2fb      	bcs.n	800898c <__hexnan+0xcc>
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	b91b      	cbnz	r3, 80089a0 <__hexnan+0xe0>
 8008998:	4547      	cmp	r7, r8
 800899a:	d128      	bne.n	80089ee <__hexnan+0x12e>
 800899c:	2301      	movs	r3, #1
 800899e:	603b      	str	r3, [r7, #0]
 80089a0:	2005      	movs	r0, #5
 80089a2:	b007      	add	sp, #28
 80089a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089a8:	3501      	adds	r5, #1
 80089aa:	2d08      	cmp	r5, #8
 80089ac:	f10b 0b01 	add.w	fp, fp, #1
 80089b0:	dd06      	ble.n	80089c0 <__hexnan+0x100>
 80089b2:	4544      	cmp	r4, r8
 80089b4:	d9c1      	bls.n	800893a <__hexnan+0x7a>
 80089b6:	2300      	movs	r3, #0
 80089b8:	2501      	movs	r5, #1
 80089ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80089be:	3c04      	subs	r4, #4
 80089c0:	6822      	ldr	r2, [r4, #0]
 80089c2:	f000 000f 	and.w	r0, r0, #15
 80089c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80089ca:	6020      	str	r0, [r4, #0]
 80089cc:	e7b5      	b.n	800893a <__hexnan+0x7a>
 80089ce:	2508      	movs	r5, #8
 80089d0:	e7b3      	b.n	800893a <__hexnan+0x7a>
 80089d2:	9b01      	ldr	r3, [sp, #4]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d0dd      	beq.n	8008994 <__hexnan+0xd4>
 80089d8:	f04f 32ff 	mov.w	r2, #4294967295
 80089dc:	f1c3 0320 	rsb	r3, r3, #32
 80089e0:	40da      	lsrs	r2, r3
 80089e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80089e6:	4013      	ands	r3, r2
 80089e8:	f846 3c04 	str.w	r3, [r6, #-4]
 80089ec:	e7d2      	b.n	8008994 <__hexnan+0xd4>
 80089ee:	3f04      	subs	r7, #4
 80089f0:	e7d0      	b.n	8008994 <__hexnan+0xd4>
 80089f2:	2004      	movs	r0, #4
 80089f4:	e7d5      	b.n	80089a2 <__hexnan+0xe2>

080089f6 <__ascii_mbtowc>:
 80089f6:	b082      	sub	sp, #8
 80089f8:	b901      	cbnz	r1, 80089fc <__ascii_mbtowc+0x6>
 80089fa:	a901      	add	r1, sp, #4
 80089fc:	b142      	cbz	r2, 8008a10 <__ascii_mbtowc+0x1a>
 80089fe:	b14b      	cbz	r3, 8008a14 <__ascii_mbtowc+0x1e>
 8008a00:	7813      	ldrb	r3, [r2, #0]
 8008a02:	600b      	str	r3, [r1, #0]
 8008a04:	7812      	ldrb	r2, [r2, #0]
 8008a06:	1e10      	subs	r0, r2, #0
 8008a08:	bf18      	it	ne
 8008a0a:	2001      	movne	r0, #1
 8008a0c:	b002      	add	sp, #8
 8008a0e:	4770      	bx	lr
 8008a10:	4610      	mov	r0, r2
 8008a12:	e7fb      	b.n	8008a0c <__ascii_mbtowc+0x16>
 8008a14:	f06f 0001 	mvn.w	r0, #1
 8008a18:	e7f8      	b.n	8008a0c <__ascii_mbtowc+0x16>

08008a1a <_realloc_r>:
 8008a1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a1e:	4680      	mov	r8, r0
 8008a20:	4615      	mov	r5, r2
 8008a22:	460c      	mov	r4, r1
 8008a24:	b921      	cbnz	r1, 8008a30 <_realloc_r+0x16>
 8008a26:	4611      	mov	r1, r2
 8008a28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a2c:	f7fd bcc2 	b.w	80063b4 <_malloc_r>
 8008a30:	b92a      	cbnz	r2, 8008a3e <_realloc_r+0x24>
 8008a32:	f7fd fc4d 	bl	80062d0 <_free_r>
 8008a36:	2400      	movs	r4, #0
 8008a38:	4620      	mov	r0, r4
 8008a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a3e:	f000 f840 	bl	8008ac2 <_malloc_usable_size_r>
 8008a42:	4285      	cmp	r5, r0
 8008a44:	4606      	mov	r6, r0
 8008a46:	d802      	bhi.n	8008a4e <_realloc_r+0x34>
 8008a48:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008a4c:	d8f4      	bhi.n	8008a38 <_realloc_r+0x1e>
 8008a4e:	4629      	mov	r1, r5
 8008a50:	4640      	mov	r0, r8
 8008a52:	f7fd fcaf 	bl	80063b4 <_malloc_r>
 8008a56:	4607      	mov	r7, r0
 8008a58:	2800      	cmp	r0, #0
 8008a5a:	d0ec      	beq.n	8008a36 <_realloc_r+0x1c>
 8008a5c:	42b5      	cmp	r5, r6
 8008a5e:	462a      	mov	r2, r5
 8008a60:	4621      	mov	r1, r4
 8008a62:	bf28      	it	cs
 8008a64:	4632      	movcs	r2, r6
 8008a66:	f7fc fdd0 	bl	800560a <memcpy>
 8008a6a:	4621      	mov	r1, r4
 8008a6c:	4640      	mov	r0, r8
 8008a6e:	f7fd fc2f 	bl	80062d0 <_free_r>
 8008a72:	463c      	mov	r4, r7
 8008a74:	e7e0      	b.n	8008a38 <_realloc_r+0x1e>

08008a76 <__ascii_wctomb>:
 8008a76:	4603      	mov	r3, r0
 8008a78:	4608      	mov	r0, r1
 8008a7a:	b141      	cbz	r1, 8008a8e <__ascii_wctomb+0x18>
 8008a7c:	2aff      	cmp	r2, #255	@ 0xff
 8008a7e:	d904      	bls.n	8008a8a <__ascii_wctomb+0x14>
 8008a80:	228a      	movs	r2, #138	@ 0x8a
 8008a82:	f04f 30ff 	mov.w	r0, #4294967295
 8008a86:	601a      	str	r2, [r3, #0]
 8008a88:	4770      	bx	lr
 8008a8a:	2001      	movs	r0, #1
 8008a8c:	700a      	strb	r2, [r1, #0]
 8008a8e:	4770      	bx	lr

08008a90 <fiprintf>:
 8008a90:	b40e      	push	{r1, r2, r3}
 8008a92:	b503      	push	{r0, r1, lr}
 8008a94:	4601      	mov	r1, r0
 8008a96:	ab03      	add	r3, sp, #12
 8008a98:	4805      	ldr	r0, [pc, #20]	@ (8008ab0 <fiprintf+0x20>)
 8008a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a9e:	6800      	ldr	r0, [r0, #0]
 8008aa0:	9301      	str	r3, [sp, #4]
 8008aa2:	f7ff f9b7 	bl	8007e14 <_vfiprintf_r>
 8008aa6:	b002      	add	sp, #8
 8008aa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008aac:	b003      	add	sp, #12
 8008aae:	4770      	bx	lr
 8008ab0:	2000003c 	.word	0x2000003c

08008ab4 <abort>:
 8008ab4:	2006      	movs	r0, #6
 8008ab6:	b508      	push	{r3, lr}
 8008ab8:	f000 f834 	bl	8008b24 <raise>
 8008abc:	2001      	movs	r0, #1
 8008abe:	f7f8 fdc4 	bl	800164a <_exit>

08008ac2 <_malloc_usable_size_r>:
 8008ac2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ac6:	1f18      	subs	r0, r3, #4
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	bfbc      	itt	lt
 8008acc:	580b      	ldrlt	r3, [r1, r0]
 8008ace:	18c0      	addlt	r0, r0, r3
 8008ad0:	4770      	bx	lr

08008ad2 <_raise_r>:
 8008ad2:	291f      	cmp	r1, #31
 8008ad4:	b538      	push	{r3, r4, r5, lr}
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	460c      	mov	r4, r1
 8008ada:	d904      	bls.n	8008ae6 <_raise_r+0x14>
 8008adc:	2316      	movs	r3, #22
 8008ade:	6003      	str	r3, [r0, #0]
 8008ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae4:	bd38      	pop	{r3, r4, r5, pc}
 8008ae6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008ae8:	b112      	cbz	r2, 8008af0 <_raise_r+0x1e>
 8008aea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008aee:	b94b      	cbnz	r3, 8008b04 <_raise_r+0x32>
 8008af0:	4628      	mov	r0, r5
 8008af2:	f000 f831 	bl	8008b58 <_getpid_r>
 8008af6:	4622      	mov	r2, r4
 8008af8:	4601      	mov	r1, r0
 8008afa:	4628      	mov	r0, r5
 8008afc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b00:	f000 b818 	b.w	8008b34 <_kill_r>
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	d00a      	beq.n	8008b1e <_raise_r+0x4c>
 8008b08:	1c59      	adds	r1, r3, #1
 8008b0a:	d103      	bne.n	8008b14 <_raise_r+0x42>
 8008b0c:	2316      	movs	r3, #22
 8008b0e:	6003      	str	r3, [r0, #0]
 8008b10:	2001      	movs	r0, #1
 8008b12:	e7e7      	b.n	8008ae4 <_raise_r+0x12>
 8008b14:	2100      	movs	r1, #0
 8008b16:	4620      	mov	r0, r4
 8008b18:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008b1c:	4798      	blx	r3
 8008b1e:	2000      	movs	r0, #0
 8008b20:	e7e0      	b.n	8008ae4 <_raise_r+0x12>
	...

08008b24 <raise>:
 8008b24:	4b02      	ldr	r3, [pc, #8]	@ (8008b30 <raise+0xc>)
 8008b26:	4601      	mov	r1, r0
 8008b28:	6818      	ldr	r0, [r3, #0]
 8008b2a:	f7ff bfd2 	b.w	8008ad2 <_raise_r>
 8008b2e:	bf00      	nop
 8008b30:	2000003c 	.word	0x2000003c

08008b34 <_kill_r>:
 8008b34:	b538      	push	{r3, r4, r5, lr}
 8008b36:	2300      	movs	r3, #0
 8008b38:	4d06      	ldr	r5, [pc, #24]	@ (8008b54 <_kill_r+0x20>)
 8008b3a:	4604      	mov	r4, r0
 8008b3c:	4608      	mov	r0, r1
 8008b3e:	4611      	mov	r1, r2
 8008b40:	602b      	str	r3, [r5, #0]
 8008b42:	f7f8 fd72 	bl	800162a <_kill>
 8008b46:	1c43      	adds	r3, r0, #1
 8008b48:	d102      	bne.n	8008b50 <_kill_r+0x1c>
 8008b4a:	682b      	ldr	r3, [r5, #0]
 8008b4c:	b103      	cbz	r3, 8008b50 <_kill_r+0x1c>
 8008b4e:	6023      	str	r3, [r4, #0]
 8008b50:	bd38      	pop	{r3, r4, r5, pc}
 8008b52:	bf00      	nop
 8008b54:	200044b8 	.word	0x200044b8

08008b58 <_getpid_r>:
 8008b58:	f7f8 bd60 	b.w	800161c <_getpid>

08008b5c <log10f>:
 8008b5c:	b538      	push	{r3, r4, r5, lr}
 8008b5e:	4604      	mov	r4, r0
 8008b60:	f000 f904 	bl	8008d6c <__ieee754_log10f>
 8008b64:	4621      	mov	r1, r4
 8008b66:	4605      	mov	r5, r0
 8008b68:	4620      	mov	r0, r4
 8008b6a:	f7f8 fad1 	bl	8001110 <__aeabi_fcmpun>
 8008b6e:	b970      	cbnz	r0, 8008b8e <log10f+0x32>
 8008b70:	2100      	movs	r1, #0
 8008b72:	4620      	mov	r0, r4
 8008b74:	f7f8 faae 	bl	80010d4 <__aeabi_fcmple>
 8008b78:	b148      	cbz	r0, 8008b8e <log10f+0x32>
 8008b7a:	2100      	movs	r1, #0
 8008b7c:	4620      	mov	r0, r4
 8008b7e:	f7f8 fa95 	bl	80010ac <__aeabi_fcmpeq>
 8008b82:	b130      	cbz	r0, 8008b92 <log10f+0x36>
 8008b84:	f7fc fd06 	bl	8005594 <__errno>
 8008b88:	2322      	movs	r3, #34	@ 0x22
 8008b8a:	4d06      	ldr	r5, [pc, #24]	@ (8008ba4 <log10f+0x48>)
 8008b8c:	6003      	str	r3, [r0, #0]
 8008b8e:	4628      	mov	r0, r5
 8008b90:	bd38      	pop	{r3, r4, r5, pc}
 8008b92:	f7fc fcff 	bl	8005594 <__errno>
 8008b96:	2321      	movs	r3, #33	@ 0x21
 8008b98:	6003      	str	r3, [r0, #0]
 8008b9a:	4803      	ldr	r0, [pc, #12]	@ (8008ba8 <log10f+0x4c>)
 8008b9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ba0:	f7fc bd42 	b.w	8005628 <nanf>
 8008ba4:	ff800000 	.word	0xff800000
 8008ba8:	0800aa95 	.word	0x0800aa95

08008bac <powf>:
 8008bac:	b570      	push	{r4, r5, r6, lr}
 8008bae:	460c      	mov	r4, r1
 8008bb0:	4606      	mov	r6, r0
 8008bb2:	f000 f929 	bl	8008e08 <__ieee754_powf>
 8008bb6:	4621      	mov	r1, r4
 8008bb8:	4605      	mov	r5, r0
 8008bba:	4620      	mov	r0, r4
 8008bbc:	f7f8 faa8 	bl	8001110 <__aeabi_fcmpun>
 8008bc0:	bb68      	cbnz	r0, 8008c1e <powf+0x72>
 8008bc2:	2100      	movs	r1, #0
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	f7f8 fa71 	bl	80010ac <__aeabi_fcmpeq>
 8008bca:	b190      	cbz	r0, 8008bf2 <powf+0x46>
 8008bcc:	2100      	movs	r1, #0
 8008bce:	4620      	mov	r0, r4
 8008bd0:	f7f8 fa6c 	bl	80010ac <__aeabi_fcmpeq>
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	d133      	bne.n	8008c40 <powf+0x94>
 8008bd8:	4620      	mov	r0, r4
 8008bda:	f000 f84e 	bl	8008c7a <finitef>
 8008bde:	b1f0      	cbz	r0, 8008c1e <powf+0x72>
 8008be0:	2100      	movs	r1, #0
 8008be2:	4620      	mov	r0, r4
 8008be4:	f7f8 fa6c 	bl	80010c0 <__aeabi_fcmplt>
 8008be8:	b1c8      	cbz	r0, 8008c1e <powf+0x72>
 8008bea:	f7fc fcd3 	bl	8005594 <__errno>
 8008bee:	2322      	movs	r3, #34	@ 0x22
 8008bf0:	e014      	b.n	8008c1c <powf+0x70>
 8008bf2:	4628      	mov	r0, r5
 8008bf4:	f000 f841 	bl	8008c7a <finitef>
 8008bf8:	b998      	cbnz	r0, 8008c22 <powf+0x76>
 8008bfa:	4630      	mov	r0, r6
 8008bfc:	f000 f83d 	bl	8008c7a <finitef>
 8008c00:	b178      	cbz	r0, 8008c22 <powf+0x76>
 8008c02:	4620      	mov	r0, r4
 8008c04:	f000 f839 	bl	8008c7a <finitef>
 8008c08:	b158      	cbz	r0, 8008c22 <powf+0x76>
 8008c0a:	4629      	mov	r1, r5
 8008c0c:	4628      	mov	r0, r5
 8008c0e:	f7f8 fa7f 	bl	8001110 <__aeabi_fcmpun>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	d0e9      	beq.n	8008bea <powf+0x3e>
 8008c16:	f7fc fcbd 	bl	8005594 <__errno>
 8008c1a:	2321      	movs	r3, #33	@ 0x21
 8008c1c:	6003      	str	r3, [r0, #0]
 8008c1e:	4628      	mov	r0, r5
 8008c20:	bd70      	pop	{r4, r5, r6, pc}
 8008c22:	2100      	movs	r1, #0
 8008c24:	4628      	mov	r0, r5
 8008c26:	f7f8 fa41 	bl	80010ac <__aeabi_fcmpeq>
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	d0f7      	beq.n	8008c1e <powf+0x72>
 8008c2e:	4630      	mov	r0, r6
 8008c30:	f000 f823 	bl	8008c7a <finitef>
 8008c34:	2800      	cmp	r0, #0
 8008c36:	d0f2      	beq.n	8008c1e <powf+0x72>
 8008c38:	4620      	mov	r0, r4
 8008c3a:	f000 f81e 	bl	8008c7a <finitef>
 8008c3e:	e7d3      	b.n	8008be8 <powf+0x3c>
 8008c40:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8008c44:	e7eb      	b.n	8008c1e <powf+0x72>

08008c46 <sqrtf>:
 8008c46:	b538      	push	{r3, r4, r5, lr}
 8008c48:	4605      	mov	r5, r0
 8008c4a:	f000 f81f 	bl	8008c8c <__ieee754_sqrtf>
 8008c4e:	4629      	mov	r1, r5
 8008c50:	4604      	mov	r4, r0
 8008c52:	4628      	mov	r0, r5
 8008c54:	f7f8 fa5c 	bl	8001110 <__aeabi_fcmpun>
 8008c58:	b968      	cbnz	r0, 8008c76 <sqrtf+0x30>
 8008c5a:	2100      	movs	r1, #0
 8008c5c:	4628      	mov	r0, r5
 8008c5e:	f7f8 fa2f 	bl	80010c0 <__aeabi_fcmplt>
 8008c62:	b140      	cbz	r0, 8008c76 <sqrtf+0x30>
 8008c64:	f7fc fc96 	bl	8005594 <__errno>
 8008c68:	2321      	movs	r3, #33	@ 0x21
 8008c6a:	2100      	movs	r1, #0
 8008c6c:	6003      	str	r3, [r0, #0]
 8008c6e:	4608      	mov	r0, r1
 8008c70:	f7f8 f93c 	bl	8000eec <__aeabi_fdiv>
 8008c74:	4604      	mov	r4, r0
 8008c76:	4620      	mov	r0, r4
 8008c78:	bd38      	pop	{r3, r4, r5, pc}

08008c7a <finitef>:
 8008c7a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008c7e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8008c82:	bfac      	ite	ge
 8008c84:	2000      	movge	r0, #0
 8008c86:	2001      	movlt	r0, #1
 8008c88:	4770      	bx	lr
	...

08008c8c <__ieee754_sqrtf>:
 8008c8c:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8008c90:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8008c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c98:	4603      	mov	r3, r0
 8008c9a:	4604      	mov	r4, r0
 8008c9c:	d30a      	bcc.n	8008cb4 <__ieee754_sqrtf+0x28>
 8008c9e:	4601      	mov	r1, r0
 8008ca0:	f7f8 f870 	bl	8000d84 <__aeabi_fmul>
 8008ca4:	4601      	mov	r1, r0
 8008ca6:	4620      	mov	r0, r4
 8008ca8:	f7f7 ff64 	bl	8000b74 <__addsf3>
 8008cac:	4604      	mov	r4, r0
 8008cae:	4620      	mov	r0, r4
 8008cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cb4:	2a00      	cmp	r2, #0
 8008cb6:	d0fa      	beq.n	8008cae <__ieee754_sqrtf+0x22>
 8008cb8:	2800      	cmp	r0, #0
 8008cba:	da06      	bge.n	8008cca <__ieee754_sqrtf+0x3e>
 8008cbc:	4601      	mov	r1, r0
 8008cbe:	f7f7 ff57 	bl	8000b70 <__aeabi_fsub>
 8008cc2:	4601      	mov	r1, r0
 8008cc4:	f7f8 f912 	bl	8000eec <__aeabi_fdiv>
 8008cc8:	e7f0      	b.n	8008cac <__ieee754_sqrtf+0x20>
 8008cca:	f010 42ff 	ands.w	r2, r0, #2139095040	@ 0x7f800000
 8008cce:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8008cd2:	d03e      	beq.n	8008d52 <__ieee754_sqrtf+0xc6>
 8008cd4:	2400      	movs	r4, #0
 8008cd6:	f1a1 057f 	sub.w	r5, r1, #127	@ 0x7f
 8008cda:	07ca      	lsls	r2, r1, #31
 8008cdc:	f04f 0019 	mov.w	r0, #25
 8008ce0:	4626      	mov	r6, r4
 8008ce2:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8008ce6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008cea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008cee:	bf58      	it	pl
 8008cf0:	005b      	lslpl	r3, r3, #1
 8008cf2:	106d      	asrs	r5, r5, #1
 8008cf4:	005b      	lsls	r3, r3, #1
 8008cf6:	1872      	adds	r2, r6, r1
 8008cf8:	429a      	cmp	r2, r3
 8008cfa:	bfcf      	iteee	gt
 8008cfc:	461a      	movgt	r2, r3
 8008cfe:	1856      	addle	r6, r2, r1
 8008d00:	1864      	addle	r4, r4, r1
 8008d02:	1a9a      	suble	r2, r3, r2
 8008d04:	3801      	subs	r0, #1
 8008d06:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8008d0a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008d0e:	d1f2      	bne.n	8008cf6 <__ieee754_sqrtf+0x6a>
 8008d10:	b1ba      	cbz	r2, 8008d42 <__ieee754_sqrtf+0xb6>
 8008d12:	4e14      	ldr	r6, [pc, #80]	@ (8008d64 <__ieee754_sqrtf+0xd8>)
 8008d14:	4f14      	ldr	r7, [pc, #80]	@ (8008d68 <__ieee754_sqrtf+0xdc>)
 8008d16:	6830      	ldr	r0, [r6, #0]
 8008d18:	6839      	ldr	r1, [r7, #0]
 8008d1a:	f7f7 ff29 	bl	8000b70 <__aeabi_fsub>
 8008d1e:	f8d6 8000 	ldr.w	r8, [r6]
 8008d22:	4601      	mov	r1, r0
 8008d24:	4640      	mov	r0, r8
 8008d26:	f7f8 f9d5 	bl	80010d4 <__aeabi_fcmple>
 8008d2a:	b150      	cbz	r0, 8008d42 <__ieee754_sqrtf+0xb6>
 8008d2c:	6830      	ldr	r0, [r6, #0]
 8008d2e:	6839      	ldr	r1, [r7, #0]
 8008d30:	f7f7 ff20 	bl	8000b74 <__addsf3>
 8008d34:	6836      	ldr	r6, [r6, #0]
 8008d36:	4601      	mov	r1, r0
 8008d38:	4630      	mov	r0, r6
 8008d3a:	f7f8 f9c1 	bl	80010c0 <__aeabi_fcmplt>
 8008d3e:	b168      	cbz	r0, 8008d5c <__ieee754_sqrtf+0xd0>
 8008d40:	3402      	adds	r4, #2
 8008d42:	1064      	asrs	r4, r4, #1
 8008d44:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8008d48:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8008d4c:	e7af      	b.n	8008cae <__ieee754_sqrtf+0x22>
 8008d4e:	005b      	lsls	r3, r3, #1
 8008d50:	3201      	adds	r2, #1
 8008d52:	0218      	lsls	r0, r3, #8
 8008d54:	d5fb      	bpl.n	8008d4e <__ieee754_sqrtf+0xc2>
 8008d56:	3a01      	subs	r2, #1
 8008d58:	1a89      	subs	r1, r1, r2
 8008d5a:	e7bb      	b.n	8008cd4 <__ieee754_sqrtf+0x48>
 8008d5c:	3401      	adds	r4, #1
 8008d5e:	f024 0401 	bic.w	r4, r4, #1
 8008d62:	e7ee      	b.n	8008d42 <__ieee754_sqrtf+0xb6>
 8008d64:	200001fc 	.word	0x200001fc
 8008d68:	200001f8 	.word	0x200001f8

08008d6c <__ieee754_log10f>:
 8008d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d6e:	f030 4300 	bics.w	r3, r0, #2147483648	@ 0x80000000
 8008d72:	4601      	mov	r1, r0
 8008d74:	d105      	bne.n	8008d82 <__ieee754_log10f+0x16>
 8008d76:	2100      	movs	r1, #0
 8008d78:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 8008d7c:	f7f8 f8b6 	bl	8000eec <__aeabi_fdiv>
 8008d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d82:	2800      	cmp	r0, #0
 8008d84:	4603      	mov	r3, r0
 8008d86:	da03      	bge.n	8008d90 <__ieee754_log10f+0x24>
 8008d88:	f7f7 fef2 	bl	8000b70 <__aeabi_fsub>
 8008d8c:	2100      	movs	r1, #0
 8008d8e:	e7f5      	b.n	8008d7c <__ieee754_log10f+0x10>
 8008d90:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8008d94:	db02      	blt.n	8008d9c <__ieee754_log10f+0x30>
 8008d96:	f7f7 feed 	bl	8000b74 <__addsf3>
 8008d9a:	e7f1      	b.n	8008d80 <__ieee754_log10f+0x14>
 8008d9c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8008da0:	da29      	bge.n	8008df6 <__ieee754_log10f+0x8a>
 8008da2:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8008da6:	f7f7 ffed 	bl	8000d84 <__aeabi_fmul>
 8008daa:	f06f 0218 	mvn.w	r2, #24
 8008dae:	4603      	mov	r3, r0
 8008db0:	15d8      	asrs	r0, r3, #23
 8008db2:	387f      	subs	r0, #127	@ 0x7f
 8008db4:	4410      	add	r0, r2
 8008db6:	0fc7      	lsrs	r7, r0, #31
 8008db8:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8008dbc:	f3c3 0416 	ubfx	r4, r3, #0, #23
 8008dc0:	f7f7 ff8c 	bl	8000cdc <__aeabi_i2f>
 8008dc4:	490d      	ldr	r1, [pc, #52]	@ (8008dfc <__ieee754_log10f+0x90>)
 8008dc6:	4605      	mov	r5, r0
 8008dc8:	f7f7 ffdc 	bl	8000d84 <__aeabi_fmul>
 8008dcc:	4606      	mov	r6, r0
 8008dce:	f1c7 007f 	rsb	r0, r7, #127	@ 0x7f
 8008dd2:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8008dd6:	f000 fbe3 	bl	80095a0 <__ieee754_logf>
 8008dda:	4909      	ldr	r1, [pc, #36]	@ (8008e00 <__ieee754_log10f+0x94>)
 8008ddc:	f7f7 ffd2 	bl	8000d84 <__aeabi_fmul>
 8008de0:	4631      	mov	r1, r6
 8008de2:	f7f7 fec7 	bl	8000b74 <__addsf3>
 8008de6:	4907      	ldr	r1, [pc, #28]	@ (8008e04 <__ieee754_log10f+0x98>)
 8008de8:	4604      	mov	r4, r0
 8008dea:	4628      	mov	r0, r5
 8008dec:	f7f7 ffca 	bl	8000d84 <__aeabi_fmul>
 8008df0:	4601      	mov	r1, r0
 8008df2:	4620      	mov	r0, r4
 8008df4:	e7cf      	b.n	8008d96 <__ieee754_log10f+0x2a>
 8008df6:	2200      	movs	r2, #0
 8008df8:	e7da      	b.n	8008db0 <__ieee754_log10f+0x44>
 8008dfa:	bf00      	nop
 8008dfc:	355427db 	.word	0x355427db
 8008e00:	3ede5bd9 	.word	0x3ede5bd9
 8008e04:	3e9a2080 	.word	0x3e9a2080

08008e08 <__ieee754_powf>:
 8008e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e0c:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 8008e10:	4680      	mov	r8, r0
 8008e12:	460f      	mov	r7, r1
 8008e14:	4606      	mov	r6, r0
 8008e16:	460c      	mov	r4, r1
 8008e18:	b087      	sub	sp, #28
 8008e1a:	d10c      	bne.n	8008e36 <__ieee754_powf+0x2e>
 8008e1c:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 8008e20:	0076      	lsls	r6, r6, #1
 8008e22:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8008e26:	f240 8336 	bls.w	8009496 <__ieee754_powf+0x68e>
 8008e2a:	4639      	mov	r1, r7
 8008e2c:	4640      	mov	r0, r8
 8008e2e:	f7f7 fea1 	bl	8000b74 <__addsf3>
 8008e32:	4601      	mov	r1, r0
 8008e34:	e03e      	b.n	8008eb4 <__ieee754_powf+0xac>
 8008e36:	f020 4900 	bic.w	r9, r0, #2147483648	@ 0x80000000
 8008e3a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8008e3e:	d802      	bhi.n	8008e46 <__ieee754_powf+0x3e>
 8008e40:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8008e44:	d908      	bls.n	8008e58 <__ieee754_powf+0x50>
 8008e46:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8008e4a:	d1ee      	bne.n	8008e2a <__ieee754_powf+0x22>
 8008e4c:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8008e50:	0064      	lsls	r4, r4, #1
 8008e52:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8008e56:	e7e6      	b.n	8008e26 <__ieee754_powf+0x1e>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	da1e      	bge.n	8008e9a <__ieee754_powf+0x92>
 8008e5c:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 8008e60:	d22c      	bcs.n	8008ebc <__ieee754_powf+0xb4>
 8008e62:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8008e66:	d333      	bcc.n	8008ed0 <__ieee754_powf+0xc8>
 8008e68:	ea4f 53eb 	mov.w	r3, fp, asr #23
 8008e6c:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8008e70:	fa4b f503 	asr.w	r5, fp, r3
 8008e74:	fa05 f303 	lsl.w	r3, r5, r3
 8008e78:	455b      	cmp	r3, fp
 8008e7a:	d127      	bne.n	8008ecc <__ieee754_powf+0xc4>
 8008e7c:	f005 0501 	and.w	r5, r5, #1
 8008e80:	f1c5 0502 	rsb	r5, r5, #2
 8008e84:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8008e88:	d123      	bne.n	8008ed2 <__ieee754_powf+0xca>
 8008e8a:	2c00      	cmp	r4, #0
 8008e8c:	4641      	mov	r1, r8
 8008e8e:	da11      	bge.n	8008eb4 <__ieee754_powf+0xac>
 8008e90:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008e94:	f7f8 f82a 	bl	8000eec <__aeabi_fdiv>
 8008e98:	e7cb      	b.n	8008e32 <__ieee754_powf+0x2a>
 8008e9a:	2500      	movs	r5, #0
 8008e9c:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8008ea0:	d1f0      	bne.n	8008e84 <__ieee754_powf+0x7c>
 8008ea2:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8008ea6:	f000 82f6 	beq.w	8009496 <__ieee754_powf+0x68e>
 8008eaa:	d909      	bls.n	8008ec0 <__ieee754_powf+0xb8>
 8008eac:	2c00      	cmp	r4, #0
 8008eae:	f2c0 82f5 	blt.w	800949c <__ieee754_powf+0x694>
 8008eb2:	4639      	mov	r1, r7
 8008eb4:	4608      	mov	r0, r1
 8008eb6:	b007      	add	sp, #28
 8008eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ebc:	2502      	movs	r5, #2
 8008ebe:	e7ed      	b.n	8008e9c <__ieee754_powf+0x94>
 8008ec0:	2c00      	cmp	r4, #0
 8008ec2:	f280 82eb 	bge.w	800949c <__ieee754_powf+0x694>
 8008ec6:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 8008eca:	e7f3      	b.n	8008eb4 <__ieee754_powf+0xac>
 8008ecc:	2500      	movs	r5, #0
 8008ece:	e7d9      	b.n	8008e84 <__ieee754_powf+0x7c>
 8008ed0:	2500      	movs	r5, #0
 8008ed2:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8008ed6:	d104      	bne.n	8008ee2 <__ieee754_powf+0xda>
 8008ed8:	4641      	mov	r1, r8
 8008eda:	4640      	mov	r0, r8
 8008edc:	f7f7 ff52 	bl	8000d84 <__aeabi_fmul>
 8008ee0:	e7a7      	b.n	8008e32 <__ieee754_powf+0x2a>
 8008ee2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8008ee6:	d107      	bne.n	8008ef8 <__ieee754_powf+0xf0>
 8008ee8:	2e00      	cmp	r6, #0
 8008eea:	db05      	blt.n	8008ef8 <__ieee754_powf+0xf0>
 8008eec:	4640      	mov	r0, r8
 8008eee:	b007      	add	sp, #28
 8008ef0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ef4:	f7ff beca 	b.w	8008c8c <__ieee754_sqrtf>
 8008ef8:	4640      	mov	r0, r8
 8008efa:	f000 fae3 	bl	80094c4 <fabsf>
 8008efe:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8008f02:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8008f06:	46ca      	mov	sl, r9
 8008f08:	4601      	mov	r1, r0
 8008f0a:	d002      	beq.n	8008f12 <__ieee754_powf+0x10a>
 8008f0c:	f1b9 0f00 	cmp.w	r9, #0
 8008f10:	d117      	bne.n	8008f42 <__ieee754_powf+0x13a>
 8008f12:	2c00      	cmp	r4, #0
 8008f14:	da04      	bge.n	8008f20 <__ieee754_powf+0x118>
 8008f16:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008f1a:	f7f7 ffe7 	bl	8000eec <__aeabi_fdiv>
 8008f1e:	4601      	mov	r1, r0
 8008f20:	2e00      	cmp	r6, #0
 8008f22:	dac7      	bge.n	8008eb4 <__ieee754_powf+0xac>
 8008f24:	f1a9 597e 	sub.w	r9, r9, #1065353216	@ 0x3f800000
 8008f28:	ea59 0905 	orrs.w	r9, r9, r5
 8008f2c:	d104      	bne.n	8008f38 <__ieee754_powf+0x130>
 8008f2e:	4608      	mov	r0, r1
 8008f30:	f7f7 fe1e 	bl	8000b70 <__aeabi_fsub>
 8008f34:	4601      	mov	r1, r0
 8008f36:	e7ad      	b.n	8008e94 <__ieee754_powf+0x8c>
 8008f38:	2d01      	cmp	r5, #1
 8008f3a:	d1bb      	bne.n	8008eb4 <__ieee754_powf+0xac>
 8008f3c:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8008f40:	e777      	b.n	8008e32 <__ieee754_powf+0x2a>
 8008f42:	0ff3      	lsrs	r3, r6, #31
 8008f44:	3b01      	subs	r3, #1
 8008f46:	9303      	str	r3, [sp, #12]
 8008f48:	432b      	orrs	r3, r5
 8008f4a:	d101      	bne.n	8008f50 <__ieee754_powf+0x148>
 8008f4c:	4641      	mov	r1, r8
 8008f4e:	e7ee      	b.n	8008f2e <__ieee754_powf+0x126>
 8008f50:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 8008f54:	f240 809e 	bls.w	8009094 <__ieee754_powf+0x28c>
 8008f58:	4b47      	ldr	r3, [pc, #284]	@ (8009078 <__ieee754_powf+0x270>)
 8008f5a:	4599      	cmp	r9, r3
 8008f5c:	d807      	bhi.n	8008f6e <__ieee754_powf+0x166>
 8008f5e:	2c00      	cmp	r4, #0
 8008f60:	da0a      	bge.n	8008f78 <__ieee754_powf+0x170>
 8008f62:	2000      	movs	r0, #0
 8008f64:	b007      	add	sp, #28
 8008f66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f6a:	f000 bb14 	b.w	8009596 <__math_oflowf>
 8008f6e:	4b43      	ldr	r3, [pc, #268]	@ (800907c <__ieee754_powf+0x274>)
 8008f70:	4599      	cmp	r9, r3
 8008f72:	d907      	bls.n	8008f84 <__ieee754_powf+0x17c>
 8008f74:	2c00      	cmp	r4, #0
 8008f76:	dcf4      	bgt.n	8008f62 <__ieee754_powf+0x15a>
 8008f78:	2000      	movs	r0, #0
 8008f7a:	b007      	add	sp, #28
 8008f7c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f80:	f000 bb05 	b.w	800958e <__math_uflowf>
 8008f84:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008f88:	f7f7 fdf2 	bl	8000b70 <__aeabi_fsub>
 8008f8c:	493c      	ldr	r1, [pc, #240]	@ (8009080 <__ieee754_powf+0x278>)
 8008f8e:	4606      	mov	r6, r0
 8008f90:	f7f7 fef8 	bl	8000d84 <__aeabi_fmul>
 8008f94:	493b      	ldr	r1, [pc, #236]	@ (8009084 <__ieee754_powf+0x27c>)
 8008f96:	4680      	mov	r8, r0
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f7f7 fef3 	bl	8000d84 <__aeabi_fmul>
 8008f9e:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8008fa2:	4681      	mov	r9, r0
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	f7f7 feed 	bl	8000d84 <__aeabi_fmul>
 8008faa:	4601      	mov	r1, r0
 8008fac:	4836      	ldr	r0, [pc, #216]	@ (8009088 <__ieee754_powf+0x280>)
 8008fae:	f7f7 fddf 	bl	8000b70 <__aeabi_fsub>
 8008fb2:	4631      	mov	r1, r6
 8008fb4:	f7f7 fee6 	bl	8000d84 <__aeabi_fmul>
 8008fb8:	4601      	mov	r1, r0
 8008fba:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8008fbe:	f7f7 fdd7 	bl	8000b70 <__aeabi_fsub>
 8008fc2:	4631      	mov	r1, r6
 8008fc4:	4682      	mov	sl, r0
 8008fc6:	4630      	mov	r0, r6
 8008fc8:	f7f7 fedc 	bl	8000d84 <__aeabi_fmul>
 8008fcc:	4601      	mov	r1, r0
 8008fce:	4650      	mov	r0, sl
 8008fd0:	f7f7 fed8 	bl	8000d84 <__aeabi_fmul>
 8008fd4:	492d      	ldr	r1, [pc, #180]	@ (800908c <__ieee754_powf+0x284>)
 8008fd6:	f7f7 fed5 	bl	8000d84 <__aeabi_fmul>
 8008fda:	4601      	mov	r1, r0
 8008fdc:	4648      	mov	r0, r9
 8008fde:	f7f7 fdc7 	bl	8000b70 <__aeabi_fsub>
 8008fe2:	4601      	mov	r1, r0
 8008fe4:	4606      	mov	r6, r0
 8008fe6:	4640      	mov	r0, r8
 8008fe8:	f7f7 fdc4 	bl	8000b74 <__addsf3>
 8008fec:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 8008ff0:	f02b 0b0f 	bic.w	fp, fp, #15
 8008ff4:	4641      	mov	r1, r8
 8008ff6:	4658      	mov	r0, fp
 8008ff8:	f7f7 fdba 	bl	8000b70 <__aeabi_fsub>
 8008ffc:	4601      	mov	r1, r0
 8008ffe:	4630      	mov	r0, r6
 8009000:	f7f7 fdb6 	bl	8000b70 <__aeabi_fsub>
 8009004:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 8009008:	9b03      	ldr	r3, [sp, #12]
 800900a:	3d01      	subs	r5, #1
 800900c:	f024 040f 	bic.w	r4, r4, #15
 8009010:	431d      	orrs	r5, r3
 8009012:	4606      	mov	r6, r0
 8009014:	4621      	mov	r1, r4
 8009016:	4638      	mov	r0, r7
 8009018:	bf14      	ite	ne
 800901a:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 800901e:	4d1c      	ldreq	r5, [pc, #112]	@ (8009090 <__ieee754_powf+0x288>)
 8009020:	f7f7 fda6 	bl	8000b70 <__aeabi_fsub>
 8009024:	4659      	mov	r1, fp
 8009026:	f7f7 fead 	bl	8000d84 <__aeabi_fmul>
 800902a:	4639      	mov	r1, r7
 800902c:	4680      	mov	r8, r0
 800902e:	4630      	mov	r0, r6
 8009030:	f7f7 fea8 	bl	8000d84 <__aeabi_fmul>
 8009034:	4601      	mov	r1, r0
 8009036:	4640      	mov	r0, r8
 8009038:	f7f7 fd9c 	bl	8000b74 <__addsf3>
 800903c:	4621      	mov	r1, r4
 800903e:	4606      	mov	r6, r0
 8009040:	4658      	mov	r0, fp
 8009042:	f7f7 fe9f 	bl	8000d84 <__aeabi_fmul>
 8009046:	4601      	mov	r1, r0
 8009048:	4607      	mov	r7, r0
 800904a:	4630      	mov	r0, r6
 800904c:	f7f7 fd92 	bl	8000b74 <__addsf3>
 8009050:	2800      	cmp	r0, #0
 8009052:	4604      	mov	r4, r0
 8009054:	4680      	mov	r8, r0
 8009056:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800905a:	f340 8141 	ble.w	80092e0 <__ieee754_powf+0x4d8>
 800905e:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8009062:	f240 812a 	bls.w	80092ba <__ieee754_powf+0x4b2>
 8009066:	2100      	movs	r1, #0
 8009068:	4628      	mov	r0, r5
 800906a:	f7f8 f829 	bl	80010c0 <__aeabi_fcmplt>
 800906e:	3800      	subs	r0, #0
 8009070:	bf18      	it	ne
 8009072:	2001      	movne	r0, #1
 8009074:	e776      	b.n	8008f64 <__ieee754_powf+0x15c>
 8009076:	bf00      	nop
 8009078:	3f7ffff3 	.word	0x3f7ffff3
 800907c:	3f800007 	.word	0x3f800007
 8009080:	3fb8aa00 	.word	0x3fb8aa00
 8009084:	36eca570 	.word	0x36eca570
 8009088:	3eaaaaab 	.word	0x3eaaaaab
 800908c:	3fb8aa3b 	.word	0x3fb8aa3b
 8009090:	bf800000 	.word	0xbf800000
 8009094:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8009098:	f040 810b 	bne.w	80092b2 <__ieee754_powf+0x4aa>
 800909c:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 80090a0:	f7f7 fe70 	bl	8000d84 <__aeabi_fmul>
 80090a4:	f06f 0217 	mvn.w	r2, #23
 80090a8:	4682      	mov	sl, r0
 80090aa:	ea4f 53ea 	mov.w	r3, sl, asr #23
 80090ae:	3b7f      	subs	r3, #127	@ 0x7f
 80090b0:	441a      	add	r2, r3
 80090b2:	4b96      	ldr	r3, [pc, #600]	@ (800930c <__ieee754_powf+0x504>)
 80090b4:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 80090b8:	459a      	cmp	sl, r3
 80090ba:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 80090be:	dd06      	ble.n	80090ce <__ieee754_powf+0x2c6>
 80090c0:	4b93      	ldr	r3, [pc, #588]	@ (8009310 <__ieee754_powf+0x508>)
 80090c2:	459a      	cmp	sl, r3
 80090c4:	f340 80f7 	ble.w	80092b6 <__ieee754_powf+0x4ae>
 80090c8:	3201      	adds	r2, #1
 80090ca:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 80090ce:	2300      	movs	r3, #0
 80090d0:	9301      	str	r3, [sp, #4]
 80090d2:	9205      	str	r2, [sp, #20]
 80090d4:	4b8f      	ldr	r3, [pc, #572]	@ (8009314 <__ieee754_powf+0x50c>)
 80090d6:	9a01      	ldr	r2, [sp, #4]
 80090d8:	4630      	mov	r0, r6
 80090da:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 80090de:	46b2      	mov	sl, r6
 80090e0:	4659      	mov	r1, fp
 80090e2:	f7f7 fd45 	bl	8000b70 <__aeabi_fsub>
 80090e6:	4631      	mov	r1, r6
 80090e8:	4681      	mov	r9, r0
 80090ea:	4658      	mov	r0, fp
 80090ec:	f7f7 fd42 	bl	8000b74 <__addsf3>
 80090f0:	4601      	mov	r1, r0
 80090f2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80090f6:	f7f7 fef9 	bl	8000eec <__aeabi_fdiv>
 80090fa:	4601      	mov	r1, r0
 80090fc:	9004      	str	r0, [sp, #16]
 80090fe:	4648      	mov	r0, r9
 8009100:	f7f7 fe40 	bl	8000d84 <__aeabi_fmul>
 8009104:	9002      	str	r0, [sp, #8]
 8009106:	9b02      	ldr	r3, [sp, #8]
 8009108:	1076      	asrs	r6, r6, #1
 800910a:	f423 687f 	bic.w	r8, r3, #4080	@ 0xff0
 800910e:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 8009112:	9b01      	ldr	r3, [sp, #4]
 8009114:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 8009118:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 800911c:	f028 080f 	bic.w	r8, r8, #15
 8009120:	4631      	mov	r1, r6
 8009122:	4640      	mov	r0, r8
 8009124:	f7f7 fe2e 	bl	8000d84 <__aeabi_fmul>
 8009128:	4601      	mov	r1, r0
 800912a:	4648      	mov	r0, r9
 800912c:	f7f7 fd20 	bl	8000b70 <__aeabi_fsub>
 8009130:	4659      	mov	r1, fp
 8009132:	4681      	mov	r9, r0
 8009134:	4630      	mov	r0, r6
 8009136:	f7f7 fd1b 	bl	8000b70 <__aeabi_fsub>
 800913a:	4601      	mov	r1, r0
 800913c:	4650      	mov	r0, sl
 800913e:	f7f7 fd17 	bl	8000b70 <__aeabi_fsub>
 8009142:	4641      	mov	r1, r8
 8009144:	f7f7 fe1e 	bl	8000d84 <__aeabi_fmul>
 8009148:	4601      	mov	r1, r0
 800914a:	4648      	mov	r0, r9
 800914c:	f7f7 fd10 	bl	8000b70 <__aeabi_fsub>
 8009150:	9b04      	ldr	r3, [sp, #16]
 8009152:	4619      	mov	r1, r3
 8009154:	f7f7 fe16 	bl	8000d84 <__aeabi_fmul>
 8009158:	9902      	ldr	r1, [sp, #8]
 800915a:	4683      	mov	fp, r0
 800915c:	4608      	mov	r0, r1
 800915e:	f7f7 fe11 	bl	8000d84 <__aeabi_fmul>
 8009162:	4606      	mov	r6, r0
 8009164:	496c      	ldr	r1, [pc, #432]	@ (8009318 <__ieee754_powf+0x510>)
 8009166:	f7f7 fe0d 	bl	8000d84 <__aeabi_fmul>
 800916a:	496c      	ldr	r1, [pc, #432]	@ (800931c <__ieee754_powf+0x514>)
 800916c:	f7f7 fd02 	bl	8000b74 <__addsf3>
 8009170:	4631      	mov	r1, r6
 8009172:	f7f7 fe07 	bl	8000d84 <__aeabi_fmul>
 8009176:	496a      	ldr	r1, [pc, #424]	@ (8009320 <__ieee754_powf+0x518>)
 8009178:	f7f7 fcfc 	bl	8000b74 <__addsf3>
 800917c:	4631      	mov	r1, r6
 800917e:	f7f7 fe01 	bl	8000d84 <__aeabi_fmul>
 8009182:	4968      	ldr	r1, [pc, #416]	@ (8009324 <__ieee754_powf+0x51c>)
 8009184:	f7f7 fcf6 	bl	8000b74 <__addsf3>
 8009188:	4631      	mov	r1, r6
 800918a:	f7f7 fdfb 	bl	8000d84 <__aeabi_fmul>
 800918e:	4966      	ldr	r1, [pc, #408]	@ (8009328 <__ieee754_powf+0x520>)
 8009190:	f7f7 fcf0 	bl	8000b74 <__addsf3>
 8009194:	4631      	mov	r1, r6
 8009196:	f7f7 fdf5 	bl	8000d84 <__aeabi_fmul>
 800919a:	4964      	ldr	r1, [pc, #400]	@ (800932c <__ieee754_powf+0x524>)
 800919c:	f7f7 fcea 	bl	8000b74 <__addsf3>
 80091a0:	4631      	mov	r1, r6
 80091a2:	4681      	mov	r9, r0
 80091a4:	4630      	mov	r0, r6
 80091a6:	f7f7 fded 	bl	8000d84 <__aeabi_fmul>
 80091aa:	4601      	mov	r1, r0
 80091ac:	4648      	mov	r0, r9
 80091ae:	f7f7 fde9 	bl	8000d84 <__aeabi_fmul>
 80091b2:	4606      	mov	r6, r0
 80091b4:	4641      	mov	r1, r8
 80091b6:	9802      	ldr	r0, [sp, #8]
 80091b8:	f7f7 fcdc 	bl	8000b74 <__addsf3>
 80091bc:	4659      	mov	r1, fp
 80091be:	f7f7 fde1 	bl	8000d84 <__aeabi_fmul>
 80091c2:	4631      	mov	r1, r6
 80091c4:	f7f7 fcd6 	bl	8000b74 <__addsf3>
 80091c8:	4641      	mov	r1, r8
 80091ca:	4681      	mov	r9, r0
 80091cc:	4640      	mov	r0, r8
 80091ce:	f7f7 fdd9 	bl	8000d84 <__aeabi_fmul>
 80091d2:	4957      	ldr	r1, [pc, #348]	@ (8009330 <__ieee754_powf+0x528>)
 80091d4:	4682      	mov	sl, r0
 80091d6:	f7f7 fccd 	bl	8000b74 <__addsf3>
 80091da:	4649      	mov	r1, r9
 80091dc:	f7f7 fcca 	bl	8000b74 <__addsf3>
 80091e0:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 80091e4:	f026 060f 	bic.w	r6, r6, #15
 80091e8:	4631      	mov	r1, r6
 80091ea:	4640      	mov	r0, r8
 80091ec:	f7f7 fdca 	bl	8000d84 <__aeabi_fmul>
 80091f0:	494f      	ldr	r1, [pc, #316]	@ (8009330 <__ieee754_powf+0x528>)
 80091f2:	4680      	mov	r8, r0
 80091f4:	4630      	mov	r0, r6
 80091f6:	f7f7 fcbb 	bl	8000b70 <__aeabi_fsub>
 80091fa:	4651      	mov	r1, sl
 80091fc:	f7f7 fcb8 	bl	8000b70 <__aeabi_fsub>
 8009200:	4601      	mov	r1, r0
 8009202:	4648      	mov	r0, r9
 8009204:	f7f7 fcb4 	bl	8000b70 <__aeabi_fsub>
 8009208:	9902      	ldr	r1, [sp, #8]
 800920a:	f7f7 fdbb 	bl	8000d84 <__aeabi_fmul>
 800920e:	4631      	mov	r1, r6
 8009210:	4681      	mov	r9, r0
 8009212:	4658      	mov	r0, fp
 8009214:	f7f7 fdb6 	bl	8000d84 <__aeabi_fmul>
 8009218:	4601      	mov	r1, r0
 800921a:	4648      	mov	r0, r9
 800921c:	f7f7 fcaa 	bl	8000b74 <__addsf3>
 8009220:	4682      	mov	sl, r0
 8009222:	4601      	mov	r1, r0
 8009224:	4640      	mov	r0, r8
 8009226:	f7f7 fca5 	bl	8000b74 <__addsf3>
 800922a:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 800922e:	f026 060f 	bic.w	r6, r6, #15
 8009232:	4630      	mov	r0, r6
 8009234:	493f      	ldr	r1, [pc, #252]	@ (8009334 <__ieee754_powf+0x52c>)
 8009236:	f7f7 fda5 	bl	8000d84 <__aeabi_fmul>
 800923a:	4641      	mov	r1, r8
 800923c:	4681      	mov	r9, r0
 800923e:	4630      	mov	r0, r6
 8009240:	f7f7 fc96 	bl	8000b70 <__aeabi_fsub>
 8009244:	4601      	mov	r1, r0
 8009246:	4650      	mov	r0, sl
 8009248:	f7f7 fc92 	bl	8000b70 <__aeabi_fsub>
 800924c:	493a      	ldr	r1, [pc, #232]	@ (8009338 <__ieee754_powf+0x530>)
 800924e:	f7f7 fd99 	bl	8000d84 <__aeabi_fmul>
 8009252:	493a      	ldr	r1, [pc, #232]	@ (800933c <__ieee754_powf+0x534>)
 8009254:	4680      	mov	r8, r0
 8009256:	4630      	mov	r0, r6
 8009258:	f7f7 fd94 	bl	8000d84 <__aeabi_fmul>
 800925c:	4601      	mov	r1, r0
 800925e:	4640      	mov	r0, r8
 8009260:	f7f7 fc88 	bl	8000b74 <__addsf3>
 8009264:	4b36      	ldr	r3, [pc, #216]	@ (8009340 <__ieee754_powf+0x538>)
 8009266:	9a01      	ldr	r2, [sp, #4]
 8009268:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800926c:	f7f7 fc82 	bl	8000b74 <__addsf3>
 8009270:	9a05      	ldr	r2, [sp, #20]
 8009272:	4606      	mov	r6, r0
 8009274:	4610      	mov	r0, r2
 8009276:	f7f7 fd31 	bl	8000cdc <__aeabi_i2f>
 800927a:	4680      	mov	r8, r0
 800927c:	4b31      	ldr	r3, [pc, #196]	@ (8009344 <__ieee754_powf+0x53c>)
 800927e:	9a01      	ldr	r2, [sp, #4]
 8009280:	4631      	mov	r1, r6
 8009282:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 8009286:	4648      	mov	r0, r9
 8009288:	f7f7 fc74 	bl	8000b74 <__addsf3>
 800928c:	4651      	mov	r1, sl
 800928e:	f7f7 fc71 	bl	8000b74 <__addsf3>
 8009292:	4641      	mov	r1, r8
 8009294:	f7f7 fc6e 	bl	8000b74 <__addsf3>
 8009298:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 800929c:	f02b 0b0f 	bic.w	fp, fp, #15
 80092a0:	4641      	mov	r1, r8
 80092a2:	4658      	mov	r0, fp
 80092a4:	f7f7 fc64 	bl	8000b70 <__aeabi_fsub>
 80092a8:	4651      	mov	r1, sl
 80092aa:	f7f7 fc61 	bl	8000b70 <__aeabi_fsub>
 80092ae:	4649      	mov	r1, r9
 80092b0:	e6a2      	b.n	8008ff8 <__ieee754_powf+0x1f0>
 80092b2:	2200      	movs	r2, #0
 80092b4:	e6f9      	b.n	80090aa <__ieee754_powf+0x2a2>
 80092b6:	2301      	movs	r3, #1
 80092b8:	e70a      	b.n	80090d0 <__ieee754_powf+0x2c8>
 80092ba:	d149      	bne.n	8009350 <__ieee754_powf+0x548>
 80092bc:	4922      	ldr	r1, [pc, #136]	@ (8009348 <__ieee754_powf+0x540>)
 80092be:	4630      	mov	r0, r6
 80092c0:	f7f7 fc58 	bl	8000b74 <__addsf3>
 80092c4:	4639      	mov	r1, r7
 80092c6:	4681      	mov	r9, r0
 80092c8:	4620      	mov	r0, r4
 80092ca:	f7f7 fc51 	bl	8000b70 <__aeabi_fsub>
 80092ce:	4601      	mov	r1, r0
 80092d0:	4648      	mov	r0, r9
 80092d2:	f7f7 ff13 	bl	80010fc <__aeabi_fcmpgt>
 80092d6:	2800      	cmp	r0, #0
 80092d8:	f47f aec5 	bne.w	8009066 <__ieee754_powf+0x25e>
 80092dc:	2386      	movs	r3, #134	@ 0x86
 80092de:	e03c      	b.n	800935a <__ieee754_powf+0x552>
 80092e0:	4a1a      	ldr	r2, [pc, #104]	@ (800934c <__ieee754_powf+0x544>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d907      	bls.n	80092f6 <__ieee754_powf+0x4ee>
 80092e6:	2100      	movs	r1, #0
 80092e8:	4628      	mov	r0, r5
 80092ea:	f7f7 fee9 	bl	80010c0 <__aeabi_fcmplt>
 80092ee:	3800      	subs	r0, #0
 80092f0:	bf18      	it	ne
 80092f2:	2001      	movne	r0, #1
 80092f4:	e641      	b.n	8008f7a <__ieee754_powf+0x172>
 80092f6:	d12b      	bne.n	8009350 <__ieee754_powf+0x548>
 80092f8:	4639      	mov	r1, r7
 80092fa:	f7f7 fc39 	bl	8000b70 <__aeabi_fsub>
 80092fe:	4631      	mov	r1, r6
 8009300:	f7f7 fef2 	bl	80010e8 <__aeabi_fcmpge>
 8009304:	2800      	cmp	r0, #0
 8009306:	d0e9      	beq.n	80092dc <__ieee754_powf+0x4d4>
 8009308:	e7ed      	b.n	80092e6 <__ieee754_powf+0x4de>
 800930a:	bf00      	nop
 800930c:	001cc471 	.word	0x001cc471
 8009310:	005db3d6 	.word	0x005db3d6
 8009314:	0800ab08 	.word	0x0800ab08
 8009318:	3e53f142 	.word	0x3e53f142
 800931c:	3e6c3255 	.word	0x3e6c3255
 8009320:	3e8ba305 	.word	0x3e8ba305
 8009324:	3eaaaaab 	.word	0x3eaaaaab
 8009328:	3edb6db7 	.word	0x3edb6db7
 800932c:	3f19999a 	.word	0x3f19999a
 8009330:	40400000 	.word	0x40400000
 8009334:	3f763800 	.word	0x3f763800
 8009338:	3f76384f 	.word	0x3f76384f
 800933c:	369dc3a0 	.word	0x369dc3a0
 8009340:	0800aaf8 	.word	0x0800aaf8
 8009344:	0800ab00 	.word	0x0800ab00
 8009348:	3338aa3c 	.word	0x3338aa3c
 800934c:	43160000 	.word	0x43160000
 8009350:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8009354:	f240 809b 	bls.w	800948e <__ieee754_powf+0x686>
 8009358:	15db      	asrs	r3, r3, #23
 800935a:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 800935e:	3b7e      	subs	r3, #126	@ 0x7e
 8009360:	411c      	asrs	r4, r3
 8009362:	4444      	add	r4, r8
 8009364:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 8009368:	494d      	ldr	r1, [pc, #308]	@ (80094a0 <__ieee754_powf+0x698>)
 800936a:	3b7f      	subs	r3, #127	@ 0x7f
 800936c:	4119      	asrs	r1, r3
 800936e:	4021      	ands	r1, r4
 8009370:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8009374:	f1c3 0317 	rsb	r3, r3, #23
 8009378:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 800937c:	4638      	mov	r0, r7
 800937e:	411c      	asrs	r4, r3
 8009380:	f1b8 0f00 	cmp.w	r8, #0
 8009384:	bfb8      	it	lt
 8009386:	4264      	neglt	r4, r4
 8009388:	f7f7 fbf2 	bl	8000b70 <__aeabi_fsub>
 800938c:	4607      	mov	r7, r0
 800938e:	4631      	mov	r1, r6
 8009390:	4638      	mov	r0, r7
 8009392:	f7f7 fbef 	bl	8000b74 <__addsf3>
 8009396:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 800939a:	f028 080f 	bic.w	r8, r8, #15
 800939e:	4640      	mov	r0, r8
 80093a0:	4940      	ldr	r1, [pc, #256]	@ (80094a4 <__ieee754_powf+0x69c>)
 80093a2:	f7f7 fcef 	bl	8000d84 <__aeabi_fmul>
 80093a6:	4639      	mov	r1, r7
 80093a8:	4681      	mov	r9, r0
 80093aa:	4640      	mov	r0, r8
 80093ac:	f7f7 fbe0 	bl	8000b70 <__aeabi_fsub>
 80093b0:	4601      	mov	r1, r0
 80093b2:	4630      	mov	r0, r6
 80093b4:	f7f7 fbdc 	bl	8000b70 <__aeabi_fsub>
 80093b8:	493b      	ldr	r1, [pc, #236]	@ (80094a8 <__ieee754_powf+0x6a0>)
 80093ba:	f7f7 fce3 	bl	8000d84 <__aeabi_fmul>
 80093be:	493b      	ldr	r1, [pc, #236]	@ (80094ac <__ieee754_powf+0x6a4>)
 80093c0:	4606      	mov	r6, r0
 80093c2:	4640      	mov	r0, r8
 80093c4:	f7f7 fcde 	bl	8000d84 <__aeabi_fmul>
 80093c8:	4601      	mov	r1, r0
 80093ca:	4630      	mov	r0, r6
 80093cc:	f7f7 fbd2 	bl	8000b74 <__addsf3>
 80093d0:	4607      	mov	r7, r0
 80093d2:	4601      	mov	r1, r0
 80093d4:	4648      	mov	r0, r9
 80093d6:	f7f7 fbcd 	bl	8000b74 <__addsf3>
 80093da:	4649      	mov	r1, r9
 80093dc:	4606      	mov	r6, r0
 80093de:	f7f7 fbc7 	bl	8000b70 <__aeabi_fsub>
 80093e2:	4601      	mov	r1, r0
 80093e4:	4638      	mov	r0, r7
 80093e6:	f7f7 fbc3 	bl	8000b70 <__aeabi_fsub>
 80093ea:	4631      	mov	r1, r6
 80093ec:	4680      	mov	r8, r0
 80093ee:	4630      	mov	r0, r6
 80093f0:	f7f7 fcc8 	bl	8000d84 <__aeabi_fmul>
 80093f4:	4607      	mov	r7, r0
 80093f6:	492e      	ldr	r1, [pc, #184]	@ (80094b0 <__ieee754_powf+0x6a8>)
 80093f8:	f7f7 fcc4 	bl	8000d84 <__aeabi_fmul>
 80093fc:	492d      	ldr	r1, [pc, #180]	@ (80094b4 <__ieee754_powf+0x6ac>)
 80093fe:	f7f7 fbb7 	bl	8000b70 <__aeabi_fsub>
 8009402:	4639      	mov	r1, r7
 8009404:	f7f7 fcbe 	bl	8000d84 <__aeabi_fmul>
 8009408:	492b      	ldr	r1, [pc, #172]	@ (80094b8 <__ieee754_powf+0x6b0>)
 800940a:	f7f7 fbb3 	bl	8000b74 <__addsf3>
 800940e:	4639      	mov	r1, r7
 8009410:	f7f7 fcb8 	bl	8000d84 <__aeabi_fmul>
 8009414:	4929      	ldr	r1, [pc, #164]	@ (80094bc <__ieee754_powf+0x6b4>)
 8009416:	f7f7 fbab 	bl	8000b70 <__aeabi_fsub>
 800941a:	4639      	mov	r1, r7
 800941c:	f7f7 fcb2 	bl	8000d84 <__aeabi_fmul>
 8009420:	4927      	ldr	r1, [pc, #156]	@ (80094c0 <__ieee754_powf+0x6b8>)
 8009422:	f7f7 fba7 	bl	8000b74 <__addsf3>
 8009426:	4639      	mov	r1, r7
 8009428:	f7f7 fcac 	bl	8000d84 <__aeabi_fmul>
 800942c:	4601      	mov	r1, r0
 800942e:	4630      	mov	r0, r6
 8009430:	f7f7 fb9e 	bl	8000b70 <__aeabi_fsub>
 8009434:	4607      	mov	r7, r0
 8009436:	4601      	mov	r1, r0
 8009438:	4630      	mov	r0, r6
 800943a:	f7f7 fca3 	bl	8000d84 <__aeabi_fmul>
 800943e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8009442:	4681      	mov	r9, r0
 8009444:	4638      	mov	r0, r7
 8009446:	f7f7 fb93 	bl	8000b70 <__aeabi_fsub>
 800944a:	4601      	mov	r1, r0
 800944c:	4648      	mov	r0, r9
 800944e:	f7f7 fd4d 	bl	8000eec <__aeabi_fdiv>
 8009452:	4641      	mov	r1, r8
 8009454:	4607      	mov	r7, r0
 8009456:	4630      	mov	r0, r6
 8009458:	f7f7 fc94 	bl	8000d84 <__aeabi_fmul>
 800945c:	4641      	mov	r1, r8
 800945e:	f7f7 fb89 	bl	8000b74 <__addsf3>
 8009462:	4601      	mov	r1, r0
 8009464:	4638      	mov	r0, r7
 8009466:	f7f7 fb83 	bl	8000b70 <__aeabi_fsub>
 800946a:	4631      	mov	r1, r6
 800946c:	f7f7 fb80 	bl	8000b70 <__aeabi_fsub>
 8009470:	4601      	mov	r1, r0
 8009472:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8009476:	f7f7 fb7b 	bl	8000b70 <__aeabi_fsub>
 800947a:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 800947e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009482:	da06      	bge.n	8009492 <__ieee754_powf+0x68a>
 8009484:	4621      	mov	r1, r4
 8009486:	f000 f821 	bl	80094cc <scalbnf>
 800948a:	4629      	mov	r1, r5
 800948c:	e526      	b.n	8008edc <__ieee754_powf+0xd4>
 800948e:	2400      	movs	r4, #0
 8009490:	e77d      	b.n	800938e <__ieee754_powf+0x586>
 8009492:	4618      	mov	r0, r3
 8009494:	e7f9      	b.n	800948a <__ieee754_powf+0x682>
 8009496:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800949a:	e50b      	b.n	8008eb4 <__ieee754_powf+0xac>
 800949c:	2100      	movs	r1, #0
 800949e:	e509      	b.n	8008eb4 <__ieee754_powf+0xac>
 80094a0:	ff800000 	.word	0xff800000
 80094a4:	3f317200 	.word	0x3f317200
 80094a8:	3f317218 	.word	0x3f317218
 80094ac:	35bfbe8c 	.word	0x35bfbe8c
 80094b0:	3331bb4c 	.word	0x3331bb4c
 80094b4:	35ddea0e 	.word	0x35ddea0e
 80094b8:	388ab355 	.word	0x388ab355
 80094bc:	3b360b61 	.word	0x3b360b61
 80094c0:	3e2aaaab 	.word	0x3e2aaaab

080094c4 <fabsf>:
 80094c4:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80094c8:	4770      	bx	lr
	...

080094cc <scalbnf>:
 80094cc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80094d0:	b538      	push	{r3, r4, r5, lr}
 80094d2:	4603      	mov	r3, r0
 80094d4:	460d      	mov	r5, r1
 80094d6:	4604      	mov	r4, r0
 80094d8:	d02e      	beq.n	8009538 <scalbnf+0x6c>
 80094da:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80094de:	d304      	bcc.n	80094ea <scalbnf+0x1e>
 80094e0:	4601      	mov	r1, r0
 80094e2:	f7f7 fb47 	bl	8000b74 <__addsf3>
 80094e6:	4603      	mov	r3, r0
 80094e8:	e026      	b.n	8009538 <scalbnf+0x6c>
 80094ea:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 80094ee:	d118      	bne.n	8009522 <scalbnf+0x56>
 80094f0:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 80094f4:	f7f7 fc46 	bl	8000d84 <__aeabi_fmul>
 80094f8:	4a17      	ldr	r2, [pc, #92]	@ (8009558 <scalbnf+0x8c>)
 80094fa:	4603      	mov	r3, r0
 80094fc:	4295      	cmp	r5, r2
 80094fe:	db0c      	blt.n	800951a <scalbnf+0x4e>
 8009500:	4604      	mov	r4, r0
 8009502:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8009506:	3a19      	subs	r2, #25
 8009508:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800950c:	428d      	cmp	r5, r1
 800950e:	dd0a      	ble.n	8009526 <scalbnf+0x5a>
 8009510:	4912      	ldr	r1, [pc, #72]	@ (800955c <scalbnf+0x90>)
 8009512:	4618      	mov	r0, r3
 8009514:	f361 001e 	bfi	r0, r1, #0, #31
 8009518:	e000      	b.n	800951c <scalbnf+0x50>
 800951a:	4911      	ldr	r1, [pc, #68]	@ (8009560 <scalbnf+0x94>)
 800951c:	f7f7 fc32 	bl	8000d84 <__aeabi_fmul>
 8009520:	e7e1      	b.n	80094e6 <scalbnf+0x1a>
 8009522:	0dd2      	lsrs	r2, r2, #23
 8009524:	e7f0      	b.n	8009508 <scalbnf+0x3c>
 8009526:	1951      	adds	r1, r2, r5
 8009528:	29fe      	cmp	r1, #254	@ 0xfe
 800952a:	dcf1      	bgt.n	8009510 <scalbnf+0x44>
 800952c:	2900      	cmp	r1, #0
 800952e:	dd05      	ble.n	800953c <scalbnf+0x70>
 8009530:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8009534:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8009538:	4618      	mov	r0, r3
 800953a:	bd38      	pop	{r3, r4, r5, pc}
 800953c:	f111 0f16 	cmn.w	r1, #22
 8009540:	da01      	bge.n	8009546 <scalbnf+0x7a>
 8009542:	4907      	ldr	r1, [pc, #28]	@ (8009560 <scalbnf+0x94>)
 8009544:	e7e5      	b.n	8009512 <scalbnf+0x46>
 8009546:	f101 0019 	add.w	r0, r1, #25
 800954a:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800954e:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8009552:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8009556:	e7e1      	b.n	800951c <scalbnf+0x50>
 8009558:	ffff3cb0 	.word	0xffff3cb0
 800955c:	7149f2ca 	.word	0x7149f2ca
 8009560:	0da24260 	.word	0x0da24260

08009564 <with_errnof>:
 8009564:	b538      	push	{r3, r4, r5, lr}
 8009566:	4604      	mov	r4, r0
 8009568:	460d      	mov	r5, r1
 800956a:	f7fc f813 	bl	8005594 <__errno>
 800956e:	6005      	str	r5, [r0, #0]
 8009570:	4620      	mov	r0, r4
 8009572:	bd38      	pop	{r3, r4, r5, pc}

08009574 <xflowf>:
 8009574:	b508      	push	{r3, lr}
 8009576:	b140      	cbz	r0, 800958a <xflowf+0x16>
 8009578:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 800957c:	f7f7 fc02 	bl	8000d84 <__aeabi_fmul>
 8009580:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009584:	2122      	movs	r1, #34	@ 0x22
 8009586:	f7ff bfed 	b.w	8009564 <with_errnof>
 800958a:	4608      	mov	r0, r1
 800958c:	e7f6      	b.n	800957c <xflowf+0x8>

0800958e <__math_uflowf>:
 800958e:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8009592:	f7ff bfef 	b.w	8009574 <xflowf>

08009596 <__math_oflowf>:
 8009596:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 800959a:	f7ff bfeb 	b.w	8009574 <xflowf>
	...

080095a0 <__ieee754_logf>:
 80095a0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80095a4:	4601      	mov	r1, r0
 80095a6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095aa:	d106      	bne.n	80095ba <__ieee754_logf+0x1a>
 80095ac:	2100      	movs	r1, #0
 80095ae:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 80095b2:	f7f7 fc9b 	bl	8000eec <__aeabi_fdiv>
 80095b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ba:	2800      	cmp	r0, #0
 80095bc:	4604      	mov	r4, r0
 80095be:	da03      	bge.n	80095c8 <__ieee754_logf+0x28>
 80095c0:	f7f7 fad6 	bl	8000b70 <__aeabi_fsub>
 80095c4:	2100      	movs	r1, #0
 80095c6:	e7f4      	b.n	80095b2 <__ieee754_logf+0x12>
 80095c8:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80095cc:	db02      	blt.n	80095d4 <__ieee754_logf+0x34>
 80095ce:	f7f7 fad1 	bl	8000b74 <__addsf3>
 80095d2:	e7f0      	b.n	80095b6 <__ieee754_logf+0x16>
 80095d4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80095d8:	da35      	bge.n	8009646 <__ieee754_logf+0xa6>
 80095da:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 80095de:	f7f7 fbd1 	bl	8000d84 <__aeabi_fmul>
 80095e2:	f06f 0318 	mvn.w	r3, #24
 80095e6:	4604      	mov	r4, r0
 80095e8:	15e7      	asrs	r7, r4, #23
 80095ea:	3f7f      	subs	r7, #127	@ 0x7f
 80095ec:	441f      	add	r7, r3
 80095ee:	4b76      	ldr	r3, [pc, #472]	@ (80097c8 <__ieee754_logf+0x228>)
 80095f0:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80095f4:	4423      	add	r3, r4
 80095f6:	f403 0000 	and.w	r0, r3, #8388608	@ 0x800000
 80095fa:	f080 507e 	eor.w	r0, r0, #1065353216	@ 0x3f800000
 80095fe:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8009602:	4320      	orrs	r0, r4
 8009604:	eb07 57d3 	add.w	r7, r7, r3, lsr #23
 8009608:	f7f7 fab2 	bl	8000b70 <__aeabi_fsub>
 800960c:	4b6f      	ldr	r3, [pc, #444]	@ (80097cc <__ieee754_logf+0x22c>)
 800960e:	f104 020f 	add.w	r2, r4, #15
 8009612:	4013      	ands	r3, r2
 8009614:	4606      	mov	r6, r0
 8009616:	2b00      	cmp	r3, #0
 8009618:	d143      	bne.n	80096a2 <__ieee754_logf+0x102>
 800961a:	2100      	movs	r1, #0
 800961c:	f7f7 fd46 	bl	80010ac <__aeabi_fcmpeq>
 8009620:	b198      	cbz	r0, 800964a <__ieee754_logf+0xaa>
 8009622:	2f00      	cmp	r7, #0
 8009624:	f000 80cd 	beq.w	80097c2 <__ieee754_logf+0x222>
 8009628:	4638      	mov	r0, r7
 800962a:	f7f7 fb57 	bl	8000cdc <__aeabi_i2f>
 800962e:	4968      	ldr	r1, [pc, #416]	@ (80097d0 <__ieee754_logf+0x230>)
 8009630:	4605      	mov	r5, r0
 8009632:	f7f7 fba7 	bl	8000d84 <__aeabi_fmul>
 8009636:	4967      	ldr	r1, [pc, #412]	@ (80097d4 <__ieee754_logf+0x234>)
 8009638:	4604      	mov	r4, r0
 800963a:	4628      	mov	r0, r5
 800963c:	f7f7 fba2 	bl	8000d84 <__aeabi_fmul>
 8009640:	4601      	mov	r1, r0
 8009642:	4620      	mov	r0, r4
 8009644:	e7c3      	b.n	80095ce <__ieee754_logf+0x2e>
 8009646:	2300      	movs	r3, #0
 8009648:	e7ce      	b.n	80095e8 <__ieee754_logf+0x48>
 800964a:	4963      	ldr	r1, [pc, #396]	@ (80097d8 <__ieee754_logf+0x238>)
 800964c:	4630      	mov	r0, r6
 800964e:	f7f7 fb99 	bl	8000d84 <__aeabi_fmul>
 8009652:	4601      	mov	r1, r0
 8009654:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8009658:	f7f7 fa8a 	bl	8000b70 <__aeabi_fsub>
 800965c:	4631      	mov	r1, r6
 800965e:	4604      	mov	r4, r0
 8009660:	4630      	mov	r0, r6
 8009662:	f7f7 fb8f 	bl	8000d84 <__aeabi_fmul>
 8009666:	4601      	mov	r1, r0
 8009668:	4620      	mov	r0, r4
 800966a:	f7f7 fb8b 	bl	8000d84 <__aeabi_fmul>
 800966e:	4604      	mov	r4, r0
 8009670:	b90f      	cbnz	r7, 8009676 <__ieee754_logf+0xd6>
 8009672:	4621      	mov	r1, r4
 8009674:	e078      	b.n	8009768 <__ieee754_logf+0x1c8>
 8009676:	4638      	mov	r0, r7
 8009678:	f7f7 fb30 	bl	8000cdc <__aeabi_i2f>
 800967c:	4954      	ldr	r1, [pc, #336]	@ (80097d0 <__ieee754_logf+0x230>)
 800967e:	4607      	mov	r7, r0
 8009680:	f7f7 fb80 	bl	8000d84 <__aeabi_fmul>
 8009684:	4605      	mov	r5, r0
 8009686:	4638      	mov	r0, r7
 8009688:	4952      	ldr	r1, [pc, #328]	@ (80097d4 <__ieee754_logf+0x234>)
 800968a:	f7f7 fb7b 	bl	8000d84 <__aeabi_fmul>
 800968e:	4601      	mov	r1, r0
 8009690:	4620      	mov	r0, r4
 8009692:	f7f7 fa6d 	bl	8000b70 <__aeabi_fsub>
 8009696:	4631      	mov	r1, r6
 8009698:	f7f7 fa6a 	bl	8000b70 <__aeabi_fsub>
 800969c:	4601      	mov	r1, r0
 800969e:	4628      	mov	r0, r5
 80096a0:	e079      	b.n	8009796 <__ieee754_logf+0x1f6>
 80096a2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80096a6:	f7f7 fa65 	bl	8000b74 <__addsf3>
 80096aa:	4601      	mov	r1, r0
 80096ac:	4630      	mov	r0, r6
 80096ae:	f7f7 fc1d 	bl	8000eec <__aeabi_fdiv>
 80096b2:	4681      	mov	r9, r0
 80096b4:	4638      	mov	r0, r7
 80096b6:	f7f7 fb11 	bl	8000cdc <__aeabi_i2f>
 80096ba:	4649      	mov	r1, r9
 80096bc:	4680      	mov	r8, r0
 80096be:	4648      	mov	r0, r9
 80096c0:	f7f7 fb60 	bl	8000d84 <__aeabi_fmul>
 80096c4:	4601      	mov	r1, r0
 80096c6:	4682      	mov	sl, r0
 80096c8:	f7f7 fb5c 	bl	8000d84 <__aeabi_fmul>
 80096cc:	4605      	mov	r5, r0
 80096ce:	4943      	ldr	r1, [pc, #268]	@ (80097dc <__ieee754_logf+0x23c>)
 80096d0:	f7f7 fb58 	bl	8000d84 <__aeabi_fmul>
 80096d4:	4942      	ldr	r1, [pc, #264]	@ (80097e0 <__ieee754_logf+0x240>)
 80096d6:	f7f7 fa4d 	bl	8000b74 <__addsf3>
 80096da:	4629      	mov	r1, r5
 80096dc:	f7f7 fb52 	bl	8000d84 <__aeabi_fmul>
 80096e0:	4940      	ldr	r1, [pc, #256]	@ (80097e4 <__ieee754_logf+0x244>)
 80096e2:	f7f7 fa47 	bl	8000b74 <__addsf3>
 80096e6:	4629      	mov	r1, r5
 80096e8:	f7f7 fb4c 	bl	8000d84 <__aeabi_fmul>
 80096ec:	493e      	ldr	r1, [pc, #248]	@ (80097e8 <__ieee754_logf+0x248>)
 80096ee:	f7f7 fa41 	bl	8000b74 <__addsf3>
 80096f2:	4651      	mov	r1, sl
 80096f4:	f7f7 fb46 	bl	8000d84 <__aeabi_fmul>
 80096f8:	493c      	ldr	r1, [pc, #240]	@ (80097ec <__ieee754_logf+0x24c>)
 80096fa:	4682      	mov	sl, r0
 80096fc:	4628      	mov	r0, r5
 80096fe:	f7f7 fb41 	bl	8000d84 <__aeabi_fmul>
 8009702:	493b      	ldr	r1, [pc, #236]	@ (80097f0 <__ieee754_logf+0x250>)
 8009704:	f7f7 fa36 	bl	8000b74 <__addsf3>
 8009708:	4629      	mov	r1, r5
 800970a:	f7f7 fb3b 	bl	8000d84 <__aeabi_fmul>
 800970e:	4939      	ldr	r1, [pc, #228]	@ (80097f4 <__ieee754_logf+0x254>)
 8009710:	f7f7 fa30 	bl	8000b74 <__addsf3>
 8009714:	4629      	mov	r1, r5
 8009716:	f7f7 fb35 	bl	8000d84 <__aeabi_fmul>
 800971a:	4601      	mov	r1, r0
 800971c:	4650      	mov	r0, sl
 800971e:	f7f7 fa29 	bl	8000b74 <__addsf3>
 8009722:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 80097f8 <__ieee754_logf+0x258>
 8009726:	4605      	mov	r5, r0
 8009728:	44a3      	add	fp, r4
 800972a:	f5c4 1457 	rsb	r4, r4, #3522560	@ 0x35c000
 800972e:	f504 7422 	add.w	r4, r4, #648	@ 0x288
 8009732:	ea44 040b 	orr.w	r4, r4, fp
 8009736:	2c00      	cmp	r4, #0
 8009738:	dd30      	ble.n	800979c <__ieee754_logf+0x1fc>
 800973a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800973e:	4630      	mov	r0, r6
 8009740:	f7f7 fb20 	bl	8000d84 <__aeabi_fmul>
 8009744:	4631      	mov	r1, r6
 8009746:	f7f7 fb1d 	bl	8000d84 <__aeabi_fmul>
 800974a:	4601      	mov	r1, r0
 800974c:	4604      	mov	r4, r0
 800974e:	4628      	mov	r0, r5
 8009750:	f7f7 fa10 	bl	8000b74 <__addsf3>
 8009754:	4649      	mov	r1, r9
 8009756:	f7f7 fb15 	bl	8000d84 <__aeabi_fmul>
 800975a:	4605      	mov	r5, r0
 800975c:	b937      	cbnz	r7, 800976c <__ieee754_logf+0x1cc>
 800975e:	4601      	mov	r1, r0
 8009760:	4620      	mov	r0, r4
 8009762:	f7f7 fa05 	bl	8000b70 <__aeabi_fsub>
 8009766:	4601      	mov	r1, r0
 8009768:	4630      	mov	r0, r6
 800976a:	e014      	b.n	8009796 <__ieee754_logf+0x1f6>
 800976c:	4918      	ldr	r1, [pc, #96]	@ (80097d0 <__ieee754_logf+0x230>)
 800976e:	4640      	mov	r0, r8
 8009770:	f7f7 fb08 	bl	8000d84 <__aeabi_fmul>
 8009774:	4917      	ldr	r1, [pc, #92]	@ (80097d4 <__ieee754_logf+0x234>)
 8009776:	4607      	mov	r7, r0
 8009778:	4640      	mov	r0, r8
 800977a:	f7f7 fb03 	bl	8000d84 <__aeabi_fmul>
 800977e:	4629      	mov	r1, r5
 8009780:	f7f7 f9f8 	bl	8000b74 <__addsf3>
 8009784:	4601      	mov	r1, r0
 8009786:	4620      	mov	r0, r4
 8009788:	f7f7 f9f2 	bl	8000b70 <__aeabi_fsub>
 800978c:	4631      	mov	r1, r6
 800978e:	f7f7 f9ef 	bl	8000b70 <__aeabi_fsub>
 8009792:	4601      	mov	r1, r0
 8009794:	4638      	mov	r0, r7
 8009796:	f7f7 f9eb 	bl	8000b70 <__aeabi_fsub>
 800979a:	e70c      	b.n	80095b6 <__ieee754_logf+0x16>
 800979c:	4601      	mov	r1, r0
 800979e:	4630      	mov	r0, r6
 80097a0:	f7f7 f9e6 	bl	8000b70 <__aeabi_fsub>
 80097a4:	4649      	mov	r1, r9
 80097a6:	f7f7 faed 	bl	8000d84 <__aeabi_fmul>
 80097aa:	4604      	mov	r4, r0
 80097ac:	2f00      	cmp	r7, #0
 80097ae:	f43f af60 	beq.w	8009672 <__ieee754_logf+0xd2>
 80097b2:	4907      	ldr	r1, [pc, #28]	@ (80097d0 <__ieee754_logf+0x230>)
 80097b4:	4640      	mov	r0, r8
 80097b6:	f7f7 fae5 	bl	8000d84 <__aeabi_fmul>
 80097ba:	4906      	ldr	r1, [pc, #24]	@ (80097d4 <__ieee754_logf+0x234>)
 80097bc:	4605      	mov	r5, r0
 80097be:	4640      	mov	r0, r8
 80097c0:	e763      	b.n	800968a <__ieee754_logf+0xea>
 80097c2:	2000      	movs	r0, #0
 80097c4:	e6f7      	b.n	80095b6 <__ieee754_logf+0x16>
 80097c6:	bf00      	nop
 80097c8:	004afb20 	.word	0x004afb20
 80097cc:	007ffff0 	.word	0x007ffff0
 80097d0:	3f317180 	.word	0x3f317180
 80097d4:	3717f7d1 	.word	0x3717f7d1
 80097d8:	3eaaaaab 	.word	0x3eaaaaab
 80097dc:	3e178897 	.word	0x3e178897
 80097e0:	3e3a3325 	.word	0x3e3a3325
 80097e4:	3e924925 	.word	0x3e924925
 80097e8:	3f2aaaab 	.word	0x3f2aaaab
 80097ec:	3e1cd04f 	.word	0x3e1cd04f
 80097f0:	3e638e29 	.word	0x3e638e29
 80097f4:	3ecccccd 	.word	0x3ecccccd
 80097f8:	ffcf5c30 	.word	0xffcf5c30

080097fc <_init>:
 80097fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097fe:	bf00      	nop
 8009800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009802:	bc08      	pop	{r3}
 8009804:	469e      	mov	lr, r3
 8009806:	4770      	bx	lr

08009808 <_fini>:
 8009808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800980a:	bf00      	nop
 800980c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800980e:	bc08      	pop	{r3}
 8009810:	469e      	mov	lr, r3
 8009812:	4770      	bx	lr
