`timescale 1ns / 1ns // `timescale time_unit/time_precision

module mux7to1(input [9:0] SW,output LEDR[0]);
wire [6:0]Input;
wire [2:0]MuxSelect;
wire Out;

assign [6:0]Input = [6:0]SW;
assign [2:0]MuxSelect=[9:7]SW;

reg Out;

always@(*)
begin
   case([2:0]MuxSelect)
	3'b000:Out=Input[0];
	3'b001:Out=Input[1];
	3'b010:Out=Input[2];
	3'b011:Out=Input[3];
	3'b100:Out=Input[4];
	3'b101:Out=Input[5];
	3'b110:Out=Input[6];
	default: Out=4'b000;
	
	endcase	
	end	
	assign LEDR[0]=Out
	
	
	endmodule