/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* RED_LED */
#define RED_LED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_LED_0_INBUF_ENABLED 0u
#define RED_LED_0_INIT_DRIVESTATE 1u
#define RED_LED_0_INIT_MUXSEL 0u
#define RED_LED_0_INPUT_SYNC 2u
#define RED_LED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_LED_0_NUM 3u
#define RED_LED_0_PORT GPIO_PRT6
#define RED_LED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_LED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RED_LED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_LED_INBUF_ENABLED 0u
#define RED_LED_INIT_DRIVESTATE 1u
#define RED_LED_INIT_MUXSEL 0u
#define RED_LED_INPUT_SYNC 2u
#define RED_LED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_LED_NUM 3u
#define RED_LED_PORT GPIO_PRT6
#define RED_LED_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_LED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* GREEN_LED */
#define GREEN_LED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define GREEN_LED_0_INBUF_ENABLED 0u
#define GREEN_LED_0_INIT_DRIVESTATE 1u
#define GREEN_LED_0_INIT_MUXSEL 0u
#define GREEN_LED_0_INPUT_SYNC 2u
#define GREEN_LED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define GREEN_LED_0_NUM 1u
#define GREEN_LED_0_PORT GPIO_PRT7
#define GREEN_LED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define GREEN_LED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define GREEN_LED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define GREEN_LED_INBUF_ENABLED 0u
#define GREEN_LED_INIT_DRIVESTATE 1u
#define GREEN_LED_INIT_MUXSEL 0u
#define GREEN_LED_INPUT_SYNC 2u
#define GREEN_LED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define GREEN_LED_NUM 1u
#define GREEN_LED_PORT GPIO_PRT7
#define GREEN_LED_SLEWRATE CY_GPIO_SLEW_FAST
#define GREEN_LED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* commonPin */
#define commonPin_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define commonPin_0_INBUF_ENABLED 0u
#define commonPin_0_INIT_DRIVESTATE 0u
#define commonPin_0_INIT_MUXSEL 0u
#define commonPin_0_INPUT_SYNC 2u
#define commonPin_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define commonPin_0_NUM 2u
#define commonPin_0_PORT GPIO_PRT9
#define commonPin_0_SLEWRATE CY_GPIO_SLEW_FAST
#define commonPin_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define commonPin_DRIVEMODE CY_GPIO_DM_ANALOG
#define commonPin_INBUF_ENABLED 0u
#define commonPin_INIT_DRIVESTATE 0u
#define commonPin_INIT_MUXSEL 0u
#define commonPin_INPUT_SYNC 2u
#define commonPin_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define commonPin_NUM 2u
#define commonPin_PORT GPIO_PRT9
#define commonPin_SLEWRATE CY_GPIO_SLEW_FAST
#define commonPin_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* ALIVE_SIGNAL */
#define ALIVE_SIGNAL_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define ALIVE_SIGNAL_0_INBUF_ENABLED 0u
#define ALIVE_SIGNAL_0_INIT_DRIVESTATE 0u
#define ALIVE_SIGNAL_0_INIT_MUXSEL 0u
#define ALIVE_SIGNAL_0_INPUT_SYNC 2u
#define ALIVE_SIGNAL_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ALIVE_SIGNAL_0_NUM 2u
#define ALIVE_SIGNAL_0_PORT GPIO_PRT10
#define ALIVE_SIGNAL_0_SLEWRATE CY_GPIO_SLEW_FAST
#define ALIVE_SIGNAL_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define ALIVE_SIGNAL_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define ALIVE_SIGNAL_INBUF_ENABLED 0u
#define ALIVE_SIGNAL_INIT_DRIVESTATE 0u
#define ALIVE_SIGNAL_INIT_MUXSEL 0u
#define ALIVE_SIGNAL_INPUT_SYNC 2u
#define ALIVE_SIGNAL_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ALIVE_SIGNAL_NUM 2u
#define ALIVE_SIGNAL_PORT GPIO_PRT10
#define ALIVE_SIGNAL_SLEWRATE CY_GPIO_SLEW_FAST
#define ALIVE_SIGNAL_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
