Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  5 17:53:27 2024
| Host         : DESKTOP-QKFN6QS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spi_slave_with_single_port_ram_control_sets_placed.rpt
| Design       : spi_slave_with_single_port_ram
| Device       : xc7a35ti
-----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            7 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+--------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | slave/MISO_i_1_n_0       | slave/rx_data_reg[0]_0   |                1 |              2 |
|  clk_IBUF_BUFG | slave/counter[3]_i_2_n_0 | slave/counter[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG | slave/E[0]               |                          |                2 |             16 |
|  clk_IBUF_BUFG | slave/address_reg[7][0]  | slave/rx_data_reg[0]_0   |                2 |             16 |
|  clk_IBUF_BUFG |                          | slave/rx_data_reg[0]_0   |                7 |             34 |
+----------------+--------------------------+--------------------------+------------------+----------------+


