// Seed: 3608155907
module module_0;
  reg id_1;
  bit id_2;
  assign module_1.id_2 = 0;
  initial begin : LABEL_0
    id_1 = -1;
    id_2 = -1;
    $signed(88);
    ;
    id_1 <= 1;
    id_2 <= id_1;
    id_1 <= id_2;
    id_2 <= 1'b0;
  end
  supply0 id_3 = 1;
  wire id_4;
  ;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output supply1 id_2,
    output tri0 id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  ;
  wire id_14;
  ;
  logic id_15;
  final begin : LABEL_0
    id_6[-1] <= id_4;
  end
  assign id_3 = id_13;
endmodule
