# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Fri Dec 22 22:32:56 2023 


#
# I/O constraints
#

set_io ADC_FD G11
set_io ADC_GPIO_0 G14
set_io ADC_GPIO_1 K6
set_io ADC_GPIO_2 D9
set_io ADC_GPIO_3 G12
set_io ADC_GPIO_4 H14
set_io ADC_LDO_PWR_GOOD E11
set_io ADC_PWDN A5
set_io ADC_PWR_RUN A8
set_io ADC_sclk B5
set_io ADC_sdio F7
set_io ADC_ss_n F9
set_io BOARD_PWR_RUN A7
set_io BTN_1 T4
set_io CLK_OUT_N A10
set_io CLK_OUT_P B10
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AK23
set_io DBGport_9 AL27
set_io EXT_ADC_Reset_N G9
set_io EXT_HMC_Reset_N J14
set_io EXT_LMX1_Reset_N J19
set_io EXT_LMX2_Reset_N K7
set_io FTDI_BE[0] P5
set_io FTDI_BE[1] P6
set_io FTDI_BE[2] L2
set_io FTDI_BE[3] L3
set_io FTDI_CLK H1
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] C1
set_io FTDI_DATA[2] F5
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] C2
set_io FTDI_DATA[6] E8
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] T8
set_io FTDI_DATA[9] T7
set_io FTDI_DATA[10] D6
set_io FTDI_DATA[11] E6
set_io FTDI_DATA[12] P3
set_io FTDI_DATA[13] P4
set_io FTDI_DATA[14] M5
set_io FTDI_DATA[15] M6
set_io FTDI_DATA[16] C8
set_io FTDI_DATA[17] D8
set_io FTDI_DATA[18] H8
set_io FTDI_DATA[19] H9
set_io FTDI_DATA[20] N6
set_io FTDI_DATA[21] N7
set_io FTDI_DATA[22] M1
set_io FTDI_DATA[23] M2
set_io FTDI_DATA[24] C4
set_io FTDI_DATA[25] C3
set_io FTDI_DATA[26] H3
set_io FTDI_DATA[27] H4
set_io FTDI_DATA[28] A3
set_io FTDI_DATA[29] A2
set_io FTDI_DATA[30] M4
set_io FTDI_DATA[31] L4
set_io FTDI_GPIO_0 N3
set_io FTDI_GPIO_1 N4
set_io FTDI_RESET_N N1
set_io FTDI_nOE K5
set_io FTDI_nRD L5
set_io FTDI_nRXF H7
set_io FTDI_nTXE G7
set_io FTDI_nWR R5
set_io GPIO_0 L19
set_io GPIO_1 L18
set_io HMC_CLK_IN_N E2
set_io HMC_CLK_IN_P F2
set_io HMC_GPIO_0 H12
set_io HMC_GPIO_1 H13
set_io HMC_GPIO_2 G16
set_io HMC_GPIO_3 G15
set_io HMC_SYNC J13
set_io HMC_sclk J16
set_io HMC_sdio H17
set_io HMC_ss_n K16
set_io LDO_PWR_GOOD E10
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso J18
set_io LMX1_mosi K18
set_io LMX1_sclk K17
set_io LMX1_ss_n H16
set_io LMX2_miso J8
set_io LMX2_mosi R7
set_io LMX2_sclk R8
set_io LMX2_ss_n K8
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N AH23
set_io SMPS_PWR_GOOD H2
set_io SYNCINB_N F10
set_io SYNCINB_P G10
set_io SYNC_IN_N E12
set_io SYNC_IN_P F12
set_io SYNC_OUT_1_N M17
set_io SYNC_OUT_1_P L17
set_io SYNC_OUT_2_N M7
set_io SYNC_OUT_2_P N8
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 555 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a3 861 78
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 439 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 854 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[1] 910 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[1] 1216 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[5] 1059 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[7] 966 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 552 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 1009 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 419 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0[4] 836 84
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 412 55
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 486 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/RD_Enable_Vector_Encoded_0 978 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_3[3] 1038 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[0] 1125 105
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_4_0_.N_21_i 1065 96
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 833 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 627 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[4] 974 87
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[3] 540 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[6] 1232 97
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 610 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 500 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 781 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[6] 1189 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1079 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1568 145
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1[1] 475 48
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 815 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[5] 1202 109
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1200 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[5] 895 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 590 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1 907 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 799 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 483 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 315 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 550 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 462 55
set_location Controler_0/ADI_SPI_1/data_counter[15] 928 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[2] 1171 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[2] 1105 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 416 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_1 617 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 458 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 818 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1454 228
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1792 316
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[6] 952 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1102 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 470 45
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 433 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 589 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1212 189
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 597 48
set_location Controler_0/ADI_SPI_0/addr_counter[19] 932 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 574 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[5] 1182 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_85_0_i 1041 114
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_orcomparatordata_a_i_0_0_0_0_a2_0_RNI47921 1025 108
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 1132 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[5] 1113 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[4] 1141 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[4] 975 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 331 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 651 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 943 61
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[4] 1108 85
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 511 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 502 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 925 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 882 48
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 799 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 999 154
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 758 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1631 150
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1211 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 400 61
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[0] 1124 85
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 705 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a2 837 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 545 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[30] 553 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 509 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 143 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[7] 1213 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 437 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 594 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 80 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1481 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 404 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1565 145
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 655 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 785 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[0] 880 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[7] 890 90
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 542 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m0s2 958 84
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 386 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m124 974 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIG39N[5] 890 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 996 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 638 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 559 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 645 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 496 49
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 777 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1613 151
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 499 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 868 46
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 897 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 467 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1218 145
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg[3] 1018 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIV0E11 1065 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 899 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 319 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[7] 914 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[3] 964 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1258 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 487 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 547 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 420 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1 877 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a3 875 78
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 450 64
set_location Controler_0/ADI_SPI_0/data_counter[12] 901 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1179 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[2] 1115 102
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number_0_sqmuxa 810 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 1158 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 809 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 788 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[2] 1171 109
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1144 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[7] 1004 73
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[9] 502 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1031 154
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 519 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 510 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[2] 1184 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[4] 1187 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 642 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.1.un36_input_k_array 1069 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1033 154
set_location Controler_0/Reset_Controler_0/state_reg[1] 747 31
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[6] 837 18
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg[4] 1014 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1695 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[1] 1036 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[7] 888 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[1] 1009 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 375 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[5] 1131 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[4] 885 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 571 57
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS_Last.2.OutputK_35_m[2] 1100 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 810 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 1235 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 471 10
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 810 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0 847 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[2] 1153 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 937 55
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 423 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 628 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_2[1] 1035 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_1_1_sqmuxa_0_a3 838 78
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[4] 970 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1662 184
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 688 256
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 689 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1043 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 1072 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[5] 922 72
set_location Controler_0/gpio_controler_0/read_data_frame[0] 827 22
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 906 24
set_location Controler_0/ADI_SPI_0/data_counter[25] 914 28
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[2] 816 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 474 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 319 37
set_location Communication_0/UART_Protocol_0/INV_0 556 60
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 808 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 506 15
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 548 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[0] 1180 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1032 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 371 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 889 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 440 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[6] 1222 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[2] 987 87
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 776 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 372 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 490 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[1] 1040 72
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 565 57
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.3.un28_input_k_array 1101 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 377 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1215 145
set_location Controler_0/gpio_controler_0/read_data_frame[13] 855 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 739 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[3] 1013 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[2] 892 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 879 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[1] 1175 111
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_Last_A[3] 1029 109
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 778 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[2] 884 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 487 15
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[0] 997 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 916 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 481 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1_RNIU1GT3 1084 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 372 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 863 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1215 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 1202 192
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_ns_i_0_o2[1] 1044 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 651 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 987 201
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 836 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 437 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 551 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1278 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0 1024 72
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 715 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_m0[7] 1117 78
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 889 33
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1207 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 774 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[0] 874 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[0] 1230 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1041 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_12_1_sqmuxa_0_a3 1088 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 824 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[3] 907 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[7] 889 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[4] 1154 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[5] 1201 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 554 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[2] 881 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 1026 201
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[3] 1039 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 899 57
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 798 30
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 837 15
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2 915 30
set_location Controler_0/Command_Decoder_0/counter[28] 724 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[0] 866 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[6] 1128 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[6] 1232 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 448 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 562 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[2] 1129 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 415 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 439 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2066 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[1] 1205 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[4] 1186 112
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1234 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 435 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 429 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 609 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_4 1039 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1175 184
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1305 208
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 465 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 468 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 617 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 599 36
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 814 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.1.un36_input_k_array_4 1077 87
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[37] 573 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_1_9_sn_m6_0_a2 1058 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 528 30
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 828 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 364 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 932 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1302 166
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 817 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1212 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 373 37
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[13] 855 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1078 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 431 207
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[1] 1117 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[6] 1222 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 934 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 637 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 559 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 440 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[2] 1038 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 503 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 520 25
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[10] 839 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1205 157
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg[2] 1008 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 666 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[0] 911 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 833 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 509 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a3_1 1079 99
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 835 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 481 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[31] 246 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[6] 1141 108
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1233 192
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 693 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1185 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1568 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 384 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 653 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1094 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 426 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[7] 1032 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[5] 1207 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 443 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 551 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 639 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 917 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 554 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 411 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 794 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 1525 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[4] 1017 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 533 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[1] 1133 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 347 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 565 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 425 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1440 199
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 802 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1160 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 750 58
set_location Controler_0/gpio_controler_0/Outputs_8[14] 826 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 425 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_0[3] 946 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 721 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1033 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_5_1_sqmuxa_0_a3 884 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[5] 1197 105
set_location Controler_0/ADI_SPI_0/addr_counter[10] 923 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 617 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 722 144
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv[7] 1091 84
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[1] 1264 115
set_location Controler_0/REGISTERS_0/state_reg[4] 758 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[2] 889 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[7] 1093 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1580 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[5] 872 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_0[1] 1061 109
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 740 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 473 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1201 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1096 160
set_location Controler_0/ADI_SPI_0/data_counter[21] 910 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m63 1197 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1638 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 621 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 748 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[1] 1037 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 486 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 970 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1046 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_0 1113 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1048 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 363 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[12] 561 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[0] 869 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 432 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1463 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 341 43
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 609 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 539 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 468 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0 857 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 350 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 727 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 663 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 908 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_0_a3_1 862 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 566 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 548 54
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0_0[0] 468 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 528 15
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[4] 1079 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 513 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[28] 432 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 1233 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[0] 935 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 378 25
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 732 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 459 16
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 890 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 507 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 674 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[2] 547 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 540 37
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1216 181
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 551 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1167 208
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 492 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 401 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 567 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 739 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 1128 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 771 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 246 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[5] 1010 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 783 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 561 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[0] 1034 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 625 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1213 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 983 79
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 428 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[7] 344 31
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1191 174
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[7] 1139 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3 1066 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 570 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 817 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[7] 555 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1627 151
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 1130 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 643 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 634 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 795 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 514 19
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector7 521 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 328 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[6] 1117 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 413 315
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 498 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[5] 1188 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[2] 1191 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 268 31
set_location Controler_0/gpio_controler_0/un19_read_signal_1 814 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 880 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 411 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 546 55
set_location Controler_0/gpio_controler_0/read_data_frame[5] 825 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 891 51
set_location Controler_0/ADI_SPI_0/data_counter[15] 904 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1174 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 446 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[4] 1155 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1245 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 2030 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_2[2] 1035 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 558 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 438 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[7] 555 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 703 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1044 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[3] 498 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 531 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1800 255
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[4] 628 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1045 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 513 61
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1164 201
set_location Controler_0/gpio_controler_0/un12_write_signal_1 851 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[1] 1025 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1696 55
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[0] 814 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[6] 1208 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1455 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 458 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 417 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 444 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 755 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 564 48
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1277 198
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 807 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 487 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[3] 1159 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 545 46
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3[6] 751 27
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[2] 1019 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 404 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite_50_i_0_0_0_a2[2] 1024 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1298 165
set_location Controler_0/ADI_SPI_0/addr_counter[9] 922 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 483 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 756 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 428 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 392 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 886 34
set_location Controler_0/Command_Decoder_0/decode_vector[8] 732 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 397 16
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[0] 840 19
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1210 174
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_state_reg_2_0_0 1038 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 431 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[5] 1134 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 400 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_1 851 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 401 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 529 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 608 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1210 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 909 48
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[4] 1045 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[5] 974 69
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[20] 860 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[7] 888 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 474 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_a3_0_1[1] 1038 114
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_0_a2_5 1010 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[4] 1199 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0_RNID0JQ1 863 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 784 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[1] 1130 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[5] 890 96
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[3] 735 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 932 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1315 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 442 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 314 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 421 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 623 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[3] 344 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 553 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1487 184
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 562 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 596 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[2] 1015 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[3] 1173 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 596 24
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 772 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 594 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 536 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1571 144
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 498 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[1] 1087 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[0] 1189 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 752 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[2] 1010 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[2] 900 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1053 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[4] 1154 99
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 778 36
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 743 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 819 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[4] 1043 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 563 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa 828 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[0] 1227 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1479 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[1] 980 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 432 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_5_1_sqmuxa_0_a3 1092 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 527 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[6] 982 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1_RNIV8514 1062 114
set_location Controler_0/Answer_Encoder_0/periph_data[7] 773 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 502 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 546 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[6] 948 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 421 21
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_A[0] 1114 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 588 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[2] 876 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_3[1] 1039 112
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 709 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[1] 873 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 553 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 476 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 251 36
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 623 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 557 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[1] 973 87
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 751 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m13 1042 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 558 10
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[3] 1027 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1627 187
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[3] 1084 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_1[4] 832 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 510 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[2] 1133 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 412 64
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[3] 441 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 357 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_Enable_Vector_1[2] 1046 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 558 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 484 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1257 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 931 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 421 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1462 189
set_location Controler_0/ADI_SPI_0/addr_counter[31] 944 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[0] 1217 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[4] 1042 72
set_location Controler_0/ADI_SPI_1/addr_counter[8] 957 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[0] 907 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1414 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 481 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 551 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_A_RNILQ7M[2] 1071 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 572 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 553 21
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un39_test_data_1_CO2 1047 99
set_location Controler_0/Command_Decoder_0/state_reg[9] 725 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 497 27
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 867 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame[1] 1004 103
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 934 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 494 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 561 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 431 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 559 51
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 746 30
set_location Controler_0/ADI_SPI_0/data_counter[11] 900 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 532 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 744 58
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 509 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[2] 1164 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 406 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 518 34
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1141 180
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[1] 1132 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 368 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 1119 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 425 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1550 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1095 180
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[1] 1108 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 736 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0 1055 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 566 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 596 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1 1066 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 619 25
set_location Controler_0/Answer_Encoder_0/periph_data_7[14] 838 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[2] 1010 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1574 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 227 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[31] 427 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 465 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 607 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1655 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 495 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[6] 1193 114
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 871 22
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 863 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[0] 924 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 523 43
set_location Controler_0/Answer_Encoder_0/periph_data[6] 794 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 571 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1178 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 402 51
set_location Controler_0/gpio_controler_0/un16_write_signal_1_0 842 27
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[9] 1006 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 571 10
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 765 64
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 593 24
set_location Controler_0/Answer_Encoder_0/periph_data[8] 772 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[2] 1136 111
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 995 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 398 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 394 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1494 144
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 819 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 559 42
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 548 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 616 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0 1098 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 541 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[4] 994 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e 885 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[17] 263 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 438 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[3] 984 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 418 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1438 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[6] 1218 108
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1203 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 399 25
set_location I_2/U0_RGB1 583 14
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 554 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[0] 1123 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 445 63
set_location Controler_0/Command_Decoder_0/counter[20] 716 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 800 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 519 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[0] 939 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 360 24
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 783 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 371 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 552 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[1] 1137 99
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 811 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m6 907 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 248 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[2] 971 90
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_R[2] 1021 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 534 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 774 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 646 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 388 55
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 919 61
set_location Controler_0/gpio_controler_0/read_data_frame[2] 838 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[7] 1219 109
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[7] 1089 85
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1181 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_o4 900 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 936 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 873 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 491 54
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1142 193
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 435 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 1206 192
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1_RNIV9CM3 1102 102
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1192 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1145 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 380 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[11] 553 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1318 202
set_location Controler_0/ADI_SPI_0/addr_counter[25] 938 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[3] 1094 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 518 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 404 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[3] 1137 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_1 734 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 417 46
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[3] 990 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 550 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 617 15
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 499 24
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[4] 1030 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[5] 1190 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 670 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1247 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1608 150
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 563 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[2] 948 64
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 808 30
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 854 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1627 199
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 776 33
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1233 183
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 789 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_Last_A[3] 1068 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 468 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIPK5B2[4] 1021 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1030 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 452 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[3] 1196 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 414 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 619 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 462 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[19] 503 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_10_1_sqmuxa_0_a3 862 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[7] 1161 109
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[0] 1045 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 497 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 596 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1217 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[1] 971 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[4] 1188 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 574 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1274 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 392 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 626 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 424 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[6] 1213 108
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[0] 992 102
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1168 201
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 887 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1441 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 505 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 962 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1078 129
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[1] 1089 76
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 869 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2051 315
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 922 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 419 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[2] 1107 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[0] 1182 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[0] 1057 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 526 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 354 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 590 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[6] 897 81
set_location Controler_0/Answer_Encoder_0/periph_data[3] 801 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 471 49
set_location Controler_0/ADI_SPI_0/sclk_4 864 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1483 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 913 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 877 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 498 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 633 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1435 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m52 1004 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 458 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[5] 904 69
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1201 184
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1203 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1424 363
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[0] 932 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 398 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 543 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 916 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 465 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 408 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[13] 500 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 328 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 500 60
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 920 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 783 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_R[0] 1018 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 471 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[0] 1218 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[4] 948 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 615 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 676 19
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 865 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 367 28
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 830 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 321 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_2 1047 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 509 49
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 753 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1254 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 415 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 612 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 635 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 594 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 238 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 662 48
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 826 15
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.0.un32_input_k_array 1114 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 457 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 437 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un4_full_for_all_signallto7_a0_1 910 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 870 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 449 64
set_location Communication_0/Communication_CMD_MUX_0/state_reg[0] 562 28
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[6] 477 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2050 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[3] 949 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1626 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 345 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1117 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 466 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 665 10
set_location Communication_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 563 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[1] 1146 99
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 793 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 535 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a2 827 81
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 780 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 636 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 390 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 913 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 551 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2047 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 455 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 1153 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 501 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_RNIEP6O 998 108
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter 1015 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[4] 977 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 1206 171
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 420 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv_0[6] 975 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a3 883 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[0] 1085 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[17] 501 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 917 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[1] 1235 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 563 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 352 43
set_location Communication_0/Communication_Controler_0/m4_e_1 748 36
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1204 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1560 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[4] 1188 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m6_0_a3 861 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m12_0_a3 1052 111
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[21] 368 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[3] 1172 108
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9] 831 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[3] 1016 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 413 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 394 315
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[7] 1121 112
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 836 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1350 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1441 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1697 151
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[21] 253 27
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 789 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n2 432 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 595 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1184 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[5] 1002 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m18_e_0_o2_0 842 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2195 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 509 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_m3[3] 1036 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 388 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a2 845 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 468 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[1] 871 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2079 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2064 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[6] 1008 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1631 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m12 1036 114
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[2] 432 58
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 878 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[7] 1217 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_2[0] 342 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[0] 1104 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a2 838 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1360 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 636 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[0] 1085 115
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 594 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[7] 1093 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1689 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 569 19
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1211 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 461 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1690 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 654 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 365 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[2] 1187 97
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[2] 1007 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 422 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[5] 965 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 668 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0 836 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1299 166
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[7] 1079 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 531 46
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1226 186
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[0] 1117 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 779 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[4] 909 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 452 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1101 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[7] 1065 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1404 228
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[2] 1105 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 509 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 545 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[1] 1137 112
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 875 33
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 768 30
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 835 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 326 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 517 24
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1228 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1133 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 501 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 648 48
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[5] 1110 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[5] 910 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 548 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[4] 1031 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[7] 1155 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_3[0] 851 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 980 255
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[1] 1227 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 545 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1618 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 739 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 671 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 781 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 773 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 511 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[6] 889 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 893 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[5] 937 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 475 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 805 187
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[7] 262 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[7] 955 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 721 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[4] 896 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[17] 501 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1.SUM_0[4] 832 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_4 1003 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 500 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2081 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 406 34
set_location Controler_0/ADI_SPI_1/counter[0] 901 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 458 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1341 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[7] 1223 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 588 54
set_location Controler_0/gpio_controler_0/PULSE_MASK[1] 857 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 776 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 834 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1089 153
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[0] 860 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 809 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 463 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 535 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 403 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 919 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 529 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1434 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[5] 1040 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1588 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 568 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 494 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 481 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 536 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0_1 912 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0_0 849 81
set_location Controler_0/gpio_controler_0/state_reg[1] 745 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[6] 1113 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 466 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1238 156
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 775 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 417 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 460 18
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[5] 1109 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[3] 1152 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 461 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[6] 527 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[0] 1197 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 571 19
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1196 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 765 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_ilas_enable_2_i_m2[8] 995 99
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2[0] 472 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1078 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 385 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[2] 883 69
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 641 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 790 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 500 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 443 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 509 61
set_location Controler_0/Command_Decoder_0/decode_vector[2] 739 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 429 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1171 183
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 890 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[2] 949 78
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 808 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1453 175
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 418 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[1] 1043 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 365 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 456 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1221 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a3 1115 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 456 58
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1198 174
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 550 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 920 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 360 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9s2 1103 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 504 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 757 64
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 412 58
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 869 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 824 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1 850 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[4] 1138 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 649 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1621 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[4] 1199 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 618 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 463 15
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 457 42
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 836 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1367 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 539 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1136 199
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 529 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 780 30
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 875 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 802 16
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 838 36
set_location Controler_0/gpio_controler_0/state_reg[5] 748 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 446 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0_RNIU9RK2 1076 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 917 64
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[27] 558 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 467 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 535 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 566 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 412 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[1] 1016 81
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 447 33
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1[6] 750 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 248 37
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 747 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[13] 500 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 867 22
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 799 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 393 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 526 49
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 905 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 750 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_0[2] 979 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 408 49
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u 574 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 434 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[7] 1195 114
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 717 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 981 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 431 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1475 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[4] 880 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 542 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 544 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[7] 1001 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 396 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 1021 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 465 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 746 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 449 58
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 801 43
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 775 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 569 24
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[0] 998 112
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_3_tz 1125 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 2000 138
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1176 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[0] 870 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[6] 1106 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[6] 1094 112
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1179 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[0] 930 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[0] 1116 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 545 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1477 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 911 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_0_0 1054 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[3] 881 84
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[19] 643 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0 916 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1081 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1043 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a3 876 75
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1307 208
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[1] 1308 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 484 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[1] 892 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 764 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 469 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 619 24
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 750 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 1201 150
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[7] 1092 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[6] 1226 99
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[4] 1106 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 429 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[5] 957 72
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1197 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[4] 1187 112
set_location CFG0_GND_INST 557 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[3] 998 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1242 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 664 10
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 792 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1218 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1433 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 528 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 460 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_343_i_i 1083 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 613 18
set_location Controler_0/Answer_Encoder_0/periph_data[2] 796 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 670 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 520 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 493 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 573 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 391 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 666 25
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[6] 1046 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1220 88
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 762 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 429 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1201 144
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 615 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[6] 946 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 572 24
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[25] 831 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 427 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 411 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 850 43
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1205 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 889 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1354 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m6_e_4 1068 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1495 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 381 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 439 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 589 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[2] 986 72
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 489 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[23] 499 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1585 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 787 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array 1015 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[3] 1015 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1 899 78
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 879 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 504 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 420 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 737 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1050 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1100 184
set_location Synchronizer_0/Chain[0] 796 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 934 109
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 806 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 525 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[2] 1226 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1205 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1573 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 403 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 602 33
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 422 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 397 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 515 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[13] 396 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 728 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e 1101 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 542 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 405 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 931 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1200 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 537 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 626 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[4] 904 97
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 779 43
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 807 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1233 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 625 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 448 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 597 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[0] 1184 112
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1660 184
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 733 18
set_location Controler_0/ADI_SPI_1/addr_counter[6] 955 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 784 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 761 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 421 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 860 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1051 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 516 30
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11] 847 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[4] 897 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[13] 888 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[3] 975 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1039 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 567 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 568 36
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 806 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[6] 1038 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1411 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_0_a3 1111 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[3] 1196 105
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_RNITU5B[2] 1056 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 1073 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 446 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 454 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[3] 964 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1092 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[8] 563 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 1211 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1094 183
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 894 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1354 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 386 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[1] 1130 100
set_location Controler_0/ADI_SPI_1/divider_enable 911 34
set_location Controler_0/gpio_controler_0/Counter_PULSE[20] 861 16
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[3] 1114 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 575 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 1263 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 896 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[7] 1223 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 630 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 467 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[0] 1070 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 442 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 512 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 402 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1025 154
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 834 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 652 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[3] 1030 75
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_4_0_.m24_i_0_a2 948 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 394 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m18_e_0_o2_0 1057 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 590 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[5] 1109 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 532 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv_cZ[4] 999 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 598 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 435 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[0] 866 81
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 510 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[6] 1247 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 571 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 664 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[6] 1189 115
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 825 15
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 820 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 786 61
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1216 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 532 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1566 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 464 55
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1202 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 551 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv[7] 1097 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 592 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 833 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[5] 1190 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 569 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 1614 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 492 9
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 670 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 417 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1220 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1270 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 389 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 451 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 407 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[13] 242 33
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array_2 1009 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1614 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 535 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 606 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[3] 1137 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 439 18
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 559 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 862 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1628 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 501 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 410 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 759 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a3 871 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_FIFO_COUNT_s_6_RNO 911 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 706 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 528 54
set_location Communication_0/Communication_Controler_0/m7 807 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[6] 923 69
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 1190 174
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 411 64
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1227 183
set_location Controler_0/gpio_controler_0/Counter_PULSE[31] 872 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1498 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 743 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 652 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m63 988 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 760 30
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1215 195
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 458 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 701 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 982 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 598 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[7] 1075 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[3] 1207 99
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 454 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 460 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1716 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 570 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1224 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[1] 884 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 757 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[1] 1039 72
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1140 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 613 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 898 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 649 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[3] 1015 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 434 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 675 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_ADD_INDEX_1_3[0] 849 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 521 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 540 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[3] 1126 111
set_location Controler_0/ADI_SPI_1/addr_counter[20] 969 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 596 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 333 150
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 800 24
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1234 192
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 327 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[7] 1215 105
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 877 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 753 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1568 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[4] 940 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 591 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[2] 1065 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 811 228
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 728 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 922 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1466 180
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1152 162
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 264 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_2[3] 835 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 546 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1217 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 737 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1123 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 853 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[4] 1198 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m0s2 944 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 415 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1_RNI53JM[2] 1133 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[1] 1013 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 247 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 351 34
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 658 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF 1104 87
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[9] 1078 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 1239 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[6] 1020 81
set_location Controler_0/Command_Decoder_0/counter[9] 705 34
set_location Controler_0/Command_Decoder_0/decode_vector[5] 724 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[1] 1105 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 502 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[6] 956 78
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[6] 920 60
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 776 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[1] 1132 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 392 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[2] 962 90
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf 380 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 397 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_0_a3 878 75
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 853 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 661 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1000 64
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 804 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1196 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 375 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 553 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 380 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[5] 913 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 812 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQLC7[0] 518 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[7] 1157 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 408 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[28] 869 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 790 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1720 100
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.3.un28_input_k_array_1 1098 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[5] 1178 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[2] 901 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[5] 961 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 859 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 589 49
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 807 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 973 157
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array 1008 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 351 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0 853 81
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 640 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 434 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 632 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 530 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1266 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1201 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1442 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[7] 1080 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 332 43
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un43_test_data_1_CO2 1052 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array 989 108
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[7] 816 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1797 315
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2003 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 452 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 444 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 766 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 1118 118
set_location Controler_0/ADI_SPI_0/counter[4] 892 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1581 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1296 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1590 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3 861 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[7] 1156 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[1] 927 75
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[7] 822 27
set_location Controler_0/ADI_SPI_1/busy 922 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 858 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 422 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1022 154
set_location Communication_0/Communication_CMD_MUX_0/un2_communication_req 558 27
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[9] 839 27
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[0] 1088 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 489 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 435 51
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_5 1023 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[3] 262 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[2] 1041 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 938 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 434 16
set_location Controler_0/gpio_controler_0/state_reg_RNIM95N[1] 828 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1250 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 631 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1763 333
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 1291 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 445 25
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1179 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 432 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 771 195
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 556 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1214 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[0] 1218 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 243 36
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[5] 809 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 746 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[2] 883 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 784 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_m2 463 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 747 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 460 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[4] 1073 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[5] 1190 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 547 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 541 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[4] 260 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 478 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 552 37
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 831 16
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO[1] 1046 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 534 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 644 18
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ_2 560 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 649 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[5] 1195 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1233 175
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/OrComparatorData_R_i_0_o2 1094 84
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 736 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[0] 1189 112
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 862 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2077 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[5] 1177 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1469 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[3] 903 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[7] 897 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 592 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 645 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 553 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 385 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[3] 874 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m6 1082 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 561 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 625 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1211 96
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 459 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 518 31
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 769 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 1054 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 629 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[6] 957 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 985 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 406 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter 1129 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1210 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 617 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 597 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[7] 1111 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[2] 1023 75
set_location Controler_0/gpio_controler_0/Outputs_8_2[1] 862 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[1] 1271 115
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 812 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[3] 1133 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 607 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 563 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[6] 950 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 571 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1100 91
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[0] 1009 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1560 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 447 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 553 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[5] 1224 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[1] 1111 109
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 737 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 383 27
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 752 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[7] 896 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 525 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 402 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[7] 1205 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 425 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 682 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI6ELC[0] 915 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 654 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0[3] 835 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 395 34
set_location Controler_0/Command_Decoder_0/counter[21] 717 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 490 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 400 22
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 889 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 403 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1104 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[0] 923 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[0] 947 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[6] 956 75
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1[0] 474 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[1] 894 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1339 88
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv_cZ[5] 1011 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[5] 1101 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 891 198
set_location Controler_0/gpio_controler_0/PULSE_MASK[2] 828 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 462 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 543 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 901 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[3] 1043 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 493 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 610 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 513 33
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 541 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1217 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 677 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 505 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 397 61
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_2 771 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 464 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1645 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 266 30
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 765 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.N_170_i 826 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 440 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 559 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1362 123
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[5] 1128 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[0] 1210 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 779 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 417 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[0] 987 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[7] 1127 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 508 43
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 779 37
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 547 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 597 22
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 1026 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 520 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 422 45
set_location Controler_0/ADI_SPI_0/state_reg[1] 881 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 1229 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 542 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[12] 894 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_0 1127 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 1055 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[3] 1134 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[2] 877 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1218 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 420 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1088 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 875 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[2] 1166 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m5 1057 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 500 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 947 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 730 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[4] 1120 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[1] 261 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 406 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[5] 1216 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 534 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0 911 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 793 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 572 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 552 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 474 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1350 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[6] 933 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 571 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 665 25
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[8] 854 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[2] 899 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1289 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[5] 905 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 410 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 546 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1075 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_1 1126 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0_1 851 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[3] 946 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[5] 1197 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1061 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2 947 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 461 43
set_location Controler_0/ADI_SPI_1/addr_counter[12] 961 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 412 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[7] 884 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 891 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 482 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 638 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 534 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 809 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 567 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 460 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 415 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 859 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIBJ8B1[1] 345 30
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 850 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 495 16
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 517 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1143 193
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 800 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1593 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[1] 1171 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[2] 1032 106
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 895 295
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 472 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 439 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 781 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 339 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1574 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 892 55
set_location Controler_0/ADI_SPI_1/addr_counter[7] 956 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 243 34
set_location Controler_0/ADI_SPI_0/addr_counter[27] 940 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 651 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 493 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 316 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 382 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 1238 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[1] 1122 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1209 172
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[27] 507 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[2] 886 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[3] 897 87
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1165 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1580 184
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 769 27
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1203 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 566 43
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 806 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[7] 1200 114
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1293 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 450 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 479 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 532 37
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 828 45
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 603 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv[6] 1014 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 361 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 603 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 547 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 403 19
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 725 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 590 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 426 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[2] 1155 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 495 15
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 851 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 532 30
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 788 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 546 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1276 144
set_location Controler_0/ADI_SPI_1/data_counter[21] 934 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[0] 945 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[4] 1213 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 619 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 735 22
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 894 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m1 1042 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 476 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 871 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 622 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 842 22
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 599 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 448 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1 1110 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 634 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[5] 864 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 422 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 383 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1566 114
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 720 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[5] 859 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_2[4] 836 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 1220 298
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 481 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 387 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 496 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 398 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1106 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1343 87
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1178 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[5] 1194 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 575 33
set_location Controler_0/Answer_Encoder_0/periph_data_3[4] 837 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2250 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[1] 927 72
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 536 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[0] 954 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 462 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 624 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[3] 911 69
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1152 193
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 561 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Write_Enable_1 907 97
set_location Controler_0/ADI_SPI_0/data_counter[0] 889 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 547 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 423 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[11] 768 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 602 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[2] 1135 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 463 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[6] 1138 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 517 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 744 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 595 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 524 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[2] 895 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1007 153
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[4] 993 112
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 469 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 635 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1149 193
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 1000 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[29] 259 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 527 36
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1077 129
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv[1] 1100 87
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 752 25
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1181 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 554 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 866 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1338 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 474 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[5] 1134 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 595 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[3] 901 72
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 872 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 649 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[7] 959 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 570 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1065 124
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.1.un52_input_k_array 1075 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1454 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[4] 1030 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 405 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 1921 79
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 931 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 382 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 973 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 454 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 468 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 588 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 839 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 546 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 688 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1562 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1024 154
set_location Controler_0/ADI_SPI_1/data_counter[30] 943 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[1] 1161 115
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 874 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 519 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2 861 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 633 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 551 45
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_R[1] 1075 88
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1207 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1338 123
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 766 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[4] 1068 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1572 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[7] 1126 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 457 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[4] 1018 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[1] 1135 99
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 1093 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m0s2 1080 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0s2 1101 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1447 186
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[12] 779 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[1] 883 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 733 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1186 207
set_location Controler_0/gpio_controler_0/Outputs[4] 835 31
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 894 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 611 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 533 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[12] 746 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[20] 500 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[3] 1130 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 557 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 557 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 599 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[2] 902 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 597 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 928 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124_i 1186 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[4] 1106 85
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 883 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 908 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1042 118
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[5] 1002 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 654 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 721 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[6] 1199 103
set_location Controler_0/ADI_SPI_0/ss_n 874 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1560 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 552 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[3] 1001 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 509 27
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[4] 837 30
set_location Controler_0/ADI_SPI_1/addr_counter[16] 965 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 433 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1306 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2078 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 920 55
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 889 22
set_location Controler_0/gpio_controler_0/state_reg_RNIB4R9[1] 831 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 407 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 398 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 863 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0 1078 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[2] 1020 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 574 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 439 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[4] 1025 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 517 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 873 51
set_location Communication_0/Communication_Controler_0/state_reg[4] 827 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 998 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1004 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 779 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 255 28
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 792 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 503 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[6] 1194 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[0] 1063 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 661 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1309 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 973 183
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1283 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 513 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_0_a4 967 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[0] 1061 112
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/un1_orcomparatordata_a_i_0_0_0_a2_0 1070 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 475 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 610 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 604 61
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[1] 1094 76
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.0.un16_input_k_array 1112 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m18_e_0_o2_0 842 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[7] 1080 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 459 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 423 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 450 57
set_location Controler_0/Answer_Encoder_0/periph_data[1] 802 42
set_location Communication_0/Communication_Switch_0/Builder_Enable_1 601 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 476 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 568 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 471 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1200 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_2 852 87
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 631 27
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 897 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 762 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 790 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 784 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 556 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 430 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[0] 1107 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 545 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 527 30
set_location Controler_0/ADI_SPI_0/addr_counter[8] 921 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 486 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_Enable_Vector_1[3] 843 88
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 886 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter 1154 84
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1230 201
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 765 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 572 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 2010 234
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 941 60
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1202 172
set_location Controler_0/ADI_SPI_0/data_counter[27] 916 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[3] 1005 88
set_location Controler_0/Answer_Encoder_0/periph_data[9] 768 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 530 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[2] 986 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[6] 895 88
set_location Communication_0/Communication_Controler_0/communication_vote_vector8 602 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 907 48
set_location Controler_0/gpio_controler_0/Outputs[14] 826 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 515 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 1055 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 390 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 871 46
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 922 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 414 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[4] 999 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1277 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 486 43
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[3] 847 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 670 49
set_location Controler_0/ADI_SPI_1/data_counter[11] 924 37
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 919 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2041 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 270 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 549 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 915 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 553 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1461 189
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[16] 496 7
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 544 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 1220 297
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[24] 864 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 365 28
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 917 33
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1230 198
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[0] 879 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 688 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[6] 1233 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 568 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 1033 70
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 755 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 470 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1_RNIVHHD2 1114 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 571 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[0] 1016 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 480 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[2] 1232 102
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 896 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 482 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1096 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 258 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 575 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 544 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 506 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 773 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 454 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 510 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[0] 926 90
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 727 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1208 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1187 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[1] 953 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[7] 991 87
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 792 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1222 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[3] 1076 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[6] 952 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3 779 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1050 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 527 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 600 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 594 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 910 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 1098 180
set_location Controler_0/gpio_controler_0/Counter_PULSE[10] 851 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 510 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[4] 1037 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 409 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2072 34
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 837 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 634 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD_o 377 30
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIB42F 883 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1103 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 659 46
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 825 16
set_location Communication_0/Communication_Controler_0/read_data_frame_5[3] 809 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 375 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 761 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 740 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 911 49
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1750 313
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 503 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 420 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 634 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 537 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 473 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 386 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 425 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1167 184
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[1] 1118 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[0] 1188 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 694 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 395 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m11 1033 114
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.0.un11_ilas_enablelto9 1151 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 847 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[6] 1119 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[4] 1158 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array 1021 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 572 10
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 692 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1723 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 528 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 926 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1307 207
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[1] 928 73
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[0] 564 37
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1276 208
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1215 298
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 477 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1103 184
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[5] 988 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 858 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 405 34
set_location Controler_0/ADI_SPI_1/state_reg_RNICTGM1[4] 913 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1152 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 462 63
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 903 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 552 42
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 550 36
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1207 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 477 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 414 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1059 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 470 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 704 51
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 908 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 808 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[3] 1126 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0_0 849 84
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 849 43
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 419 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[4] 965 78
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 531 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 515 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 251 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[1] 958 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1301 211
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[7] 1060 117
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 753 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 460 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1176 88
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 822 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m65 1188 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 609 48
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 791 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 620 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 1262 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 427 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[1] 901 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 516 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 575 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 531 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 632 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[7] 1145 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[0] 336 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_R[2] 1097 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 392 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 477 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 781 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1100 180
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1184 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1178 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 598 19
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 762 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 473 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[5] 1204 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1332 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNI5CGG 940 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 534 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[1] 1134 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[2] 912 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[0] 1031 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[0] 1221 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 595 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_2[0] 478 48
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[3] 1100 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[0] 1009 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[5] 1212 106
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 835 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 527 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1531 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 424 52
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1234 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 894 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 1027 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 542 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 517 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 919 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[6] 888 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1446 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0_RNIGJK92 1110 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 870 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[8] 1162 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1236 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 878 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 650 46
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 730 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 491 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[7] 1162 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 344 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputData_1_2_sqmuxa 1088 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIJB1H 1203 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 538 16
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[7] 1097 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[1] 1022 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 461 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1442 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[3] 1009 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[2] 1033 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[6] 899 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[5] 999 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1491 175
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 403 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[0] 1209 105
set_location Controler_0/gpio_controler_0/Counter_PULSE[18] 859 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 491 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 384 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1454 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 988 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_0_2 825 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1252 144
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 499 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[4] 960 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[7] 896 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 446 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 458 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1051 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 379 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 656 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 902 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 610 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 614 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 345 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 857 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 536 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 450 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 429 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 918 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[6] 995 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m55 1029 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 480 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1 1117 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2069 34
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 826 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 768 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 739 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 389 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1722 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 773 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 442 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_1_9_sn_m6_0_a2 855 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO 1127 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 621 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/IlasSeqCount.Last_ILAS_Seq_3 1019 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 356 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1075 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 567 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 556 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1052 123
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[0] 998 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1451 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 540 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[12] 861 21
set_location Controler_0/ADI_SPI_0/data_counter[17] 906 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2015 261
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[0] 1180 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 488 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 461 6
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 431 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 327 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 482 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1567 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1207 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1254 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 430 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[7] 898 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[0] 950 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[5] 990 69
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1189 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[2] 1018 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[5] 972 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 426 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 618 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[5] 255 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[10] 526 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 516 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 803 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9s2 963 78
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 693 190
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 748 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1163 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 624 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 605 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 512 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 406 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 385 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 466 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1200 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 417 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 411 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 507 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[6] 1169 108
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 797 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1452 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 511 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m1 827 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[0] 1062 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 801 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 787 28
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[1] 1106 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 572 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1310 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1244 180
set_location Controler_0/gpio_controler_0/un8_write_signal 849 30
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[7] 1125 79
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 874 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 829 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 890 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[6] 999 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1462 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 250 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1236 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 910 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 282 123
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[6] 1110 82
set_location Controler_0/gpio_controler_0/un12_write_signal 844 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 529 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1099 91
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1193 174
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 432 60
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 419 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 403 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[1] 1183 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1579 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 638 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 876 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1311 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[7] 1203 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 469 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m31_1_0 837 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 377 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 484 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1094 187
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1146 193
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 501 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[1] 1232 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 662 27
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 533 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m0s2 1012 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 755 64
set_location Controler_0/gpio_controler_0/un23_read_signal_1_0 813 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1219 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 458 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 688 22
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 914 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 882 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv[0] 1124 84
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 504 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1199 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 354 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 385 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[2] 1069 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[1] 979 87
set_location Communication_0/Communication_Switch_0/Builder_Enable 601 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 500 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1216 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 477 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 858 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1080 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 680 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 571 15
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1190 199
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 364 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1232 201
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[13] 242 34
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1207 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1214 157
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[1] 990 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 1027 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 639 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 614 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 496 55
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[3] 1044 99
set_location Controler_0/gpio_controler_0/PULSE_MASK[7] 816 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 419 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1579 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 316 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0 1075 108
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[35] 539 18
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 480 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_2 873 72
set_location Controler_0/gpio_controler_0/un19_read_signal 812 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 409 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 672 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[2] 1151 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 531 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 495 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 518 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 541 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[6] 890 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 776 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1563 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 246 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1569 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 681 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 604 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 782 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[0] 995 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_0_a3 931 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 928 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 745 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 923 55
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 849 46
set_location Controler_0/ADI_SPI_0/data_counter[5] 894 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 546 33
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 870 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 916 55
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1225 187
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 505 27
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1196 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1224 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 432 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[0] 240 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[0] 1087 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 567 34
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1203 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[6] 1045 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1077 123
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 881 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 545 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1074 150
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 723 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 911 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1272 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 655 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[3] 1172 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1103 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[1] 1206 102
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[2] 1017 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 588 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 429 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 559 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 1048 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[2] 1139 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 399 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 994 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 553 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[9] 1127 85
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 917 31
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 898 24
set_location Controler_0/gpio_controler_0/Outputs_8_2[4] 836 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 535 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[4] 983 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 689 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 442 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1216 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1180 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[5] 963 96
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 738 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_4 1036 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1037 118
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 520 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 412 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1091 153
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[1] 928 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[7] 920 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[20] 241 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[3] 963 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1461 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[3] 1201 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 502 55
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 819 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 426 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1213 73
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 946 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[7] 1203 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[7] 931 90
set_location Controler_0/ADI_SPI_1/counter_3[0] 901 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 456 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 380 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 801 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[7] 1209 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[3] 1113 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1227 210
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1174 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 390 24
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 858 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 788 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[7] 1152 111
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[2] 946 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 722 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1109 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 595 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 538 52
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 800 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a3 900 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 466 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 464 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 1135 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m3 848 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 401 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[7] 897 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 427 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[6] 1224 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 630 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 565 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 608 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 478 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[1] 919 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[4] 1008 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[1] 956 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 442 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0_RNIRFQM2 1102 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 422 282
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 544 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1213 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[0] 994 70
set_location Controler_0/Command_Decoder_0/decode_vector[3] 736 28
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1273 208
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u_1_1 611 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 650 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[7] 970 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[1] 1216 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 446 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 622 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1460 189
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1461 228
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 758 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[7] 988 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1566 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 758 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[1] 1018 87
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 513 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 413 45
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[4] 1001 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m6_e_3 1095 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 405 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_m2_RNIDCA25[6] 1013 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[1] 1086 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[5] 1128 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 496 16
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1228 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[2] 1121 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 752 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 934 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 601 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 856 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 458 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 872 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 504 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1401 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1240 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[6] 1239 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 400 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 412 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 878 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[0] 969 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 615 25
set_location Controler_0/Command_Decoder_0/counter[30] 726 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[6] 341 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1242 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1198 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 338 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1200 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 242 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1622 151
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 399 64
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_a3_0_a4[0] 982 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 891 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 384 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 922 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1297 208
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 938 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 740 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1077 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 734 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 428 51
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_5 1026 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 712 15
set_location Controler_0/gpio_controler_0/read_data_frame[1] 833 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 334 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1698 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_5 777 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 487 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 627 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 397 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 507 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1627 198
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1214 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 465 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[4] 516 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 768 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 642 55
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[22] 862 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_K[2] 1028 103
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv[6] 1035 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[9] 958 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 740 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[3] 1135 111
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[12] 896 33
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 411 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 620 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1200 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1051 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 479 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1_RNIN1HF1 906 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 532 61
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 812 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_5 1099 81
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 930 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1028 154
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 511 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[6] 937 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[7] 894 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1002 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[2] 968 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 759 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 810 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[2] 523 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 404 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 728 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 533 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 452 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 914 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1098 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[7] 945 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a3 876 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1088 154
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 397 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 721 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 418 19
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 785 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1211 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 849 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 259 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[3] 1202 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_14_1_sqmuxa_0_a3 874 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1589 288
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 895 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 904 57
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 810 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[6] 1185 97
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[2] 1096 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[3] 1055 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[2] 1224 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 353 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1610 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 614 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[6] 1015 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 564 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 403 61
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 816 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 401 22
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 830 36
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 731 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1212 156
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 851 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 981 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 438 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_R[0] 1104 79
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter 1137 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 810 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 548 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 848 22
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1205 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 668 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 400 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 443 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[5] 1013 115
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNINGSS1[1] 1027 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3_2 1077 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1251 151
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 904 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 427 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 734 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e 1012 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 528 10
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_0[5] 1100 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1152 184
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1274 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1034 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 493 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 548 22
set_location Controler_0/gpio_controler_0/read_data_frame[14] 841 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[4] 1038 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[23] 240 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[1] 1162 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 561 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 405 315
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 593 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2071 34
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 610 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 747 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 1103 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1076 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1629 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[7] 987 73
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 828 36
set_location Controler_0/ADI_SPI_0/addr_counter[6] 919 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[1] 1009 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 898 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1445 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1335 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1208 97
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 426 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 397 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 838 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 866 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 619 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[4] 1176 111
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[15] 805 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1454 174
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 399 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1444 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[6] 944 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 409 58
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1196 171
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 1070 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 618 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 443 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[7] 1168 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[1] 1200 108
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1233 187
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1212 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 866 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e 906 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[6] 1171 96
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[1] 950 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[6] 1207 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 422 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 595 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 616 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m6_e 884 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 548 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[2] 1022 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1203 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[6] 1009 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 568 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1279 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 465 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 653 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[15] 258 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 443 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 596 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 613 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2058 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 540 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 605 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 386 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 487 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[1] 1210 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1092 187
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 361 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 443 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m64 993 96
set_location Controler_0/ADI_SPI_0/data_counter[24] 913 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 375 60
set_location Controler_0/ADI_SPI_1/addr_counter[5] 954 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 400 28
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 579 66
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 1071 73
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1279 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 610 42
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1131 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1453 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 323 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[6] 945 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 519 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 551 58
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 479 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1_RNIG5S32 985 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_3[2] 982 97
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv_RNO[7] 997 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 533 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1356 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1319 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 655 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un44_ilasrawcounter 1042 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 510 49
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1172 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1213 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 553 42
set_location Controler_0/ADI_SPI_1/counter[2] 902 34
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1203 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1 1066 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[6] 1201 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 545 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[4] 1105 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[7] 984 87
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 507 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv[6] 972 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 442 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[6] 1117 115
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array 1016 108
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 1609 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 630 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[0] 1218 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 431 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[0] 877 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9s2 1100 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[6] 892 84
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 894 34
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 786 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[2] 1086 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 646 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[7] 1092 85
set_location Controler_0/Answer_Encoder_0/periph_data_3[12] 853 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 608 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 510 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 546 21
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 867 30
set_location Controler_0/ADI_SPI_1/sdio_cl 922 31
set_location Controler_0/ADI_SPI_1/tx_data_buffer_RNO[0] 918 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNINI5B2[3] 1024 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_RNO[7] 1043 99
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1021 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 505 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[3] 1004 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[1] 1128 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1172 183
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[4] 1053 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 421 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1100 187
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 403 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 550 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 413 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 335 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 402 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_cZ[2] 1029 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 505 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[3] 967 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 449 61
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[7] 1050 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 650 55
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 864 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[3] 1116 114
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1233 190
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1136 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[4] 880 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 560 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_4 856 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_4 772 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 499 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_state_reg_4_0_0_1_o2 1028 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0_0 1053 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1255 151
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 492 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 425 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 537 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[5] 1081 85
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 710 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[0] 887 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 420 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9s2 909 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 442 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1564 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1443 183
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 859 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10 743 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[7] 908 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[3] 896 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[6] 1072 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 498 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 639 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[1] 1186 100
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_6 1031 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[6] 1092 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 815 342
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 1051 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[5] 1093 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 557 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1353 88
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1168 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 348 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1242 180
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[7] 995 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_a3_0[4] 1033 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 630 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 487 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 511 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 589 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1388 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 632 21
set_location Communication_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 565 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 554 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1454 196
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 560 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 1240 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1453 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[3] 1063 100
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[8] 848 19
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[5] 988 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[1] 930 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[1] 892 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 436 37
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 873 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 916 58
set_location Controler_0/ADI_SPI_0/addr_counter[15] 928 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 543 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1225 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 1214 297
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 479 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[0] 1014 84
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS_Last.3.OutputK_41_m[3] 1092 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[3] 971 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 738 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1155 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 523 45
set_location Controler_0/gpio_controler_0/Outputs_RNO[11] 832 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3_3 1051 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 413 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[0] 963 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 389 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 570 55
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 1956 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1084 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 555 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[2] 1177 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[7] 1006 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1440 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[2] 1069 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 567 21
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 741 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 438 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1236 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 532 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 398 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1147 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1492 175
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 495 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[5] 1244 99
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 450 33
set_location Controler_0/gpio_controler_0/un4_write_signal 850 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1718 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 642 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 505 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 883 51
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 877 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1224 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 524 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[6] 1216 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 465 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 507 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 1079 102
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 799 15
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 557 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 969 72
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 757 22
set_location Controler_0/gpio_controler_0/Outputs_8[13] 855 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 793 21
set_location Controler_0/gpio_controler_0/Outputs_8[6] 820 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 557 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 345 37
set_location Controler_0/Answer_Encoder_0/periph_data[11] 771 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 459 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[6] 252 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2229 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1627 186
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0 866 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[6] 1219 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 643 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1004 310
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 618 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 606 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1055 123
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[0] 949 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 469 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1283 207
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 428 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1243 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 478 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[7] 898 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 631 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[0] 968 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 713 15
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1157 162
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 643 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1448 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 568 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1101 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 528 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 606 18
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 869 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1226 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[6] 1197 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[0] 940 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 568 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[4] 1160 112
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[1] 1078 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 240 31
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 873 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 763 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 554 37
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 817 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[4] 1199 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 1088 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 631 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0 908 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 455 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1177 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 414 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 795 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1218 207
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[4] 938 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 642 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 538 19
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 753 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1201 157
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 603 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1459 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 390 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1453 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 541 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv[0] 1127 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1463 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 630 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 592 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_RNI3F8H[0] 984 102
set_location Controler_0/Answer_Encoder_0/periph_data[12] 770 42
set_location Controler_0/Command_Decoder_0/counter[8] 704 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 795 15
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2_0_0[0] 819 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 572 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 504 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1297 165
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[3] 1137 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m13 831 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 459 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[3] 871 88
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 404 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[6] 1203 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 778 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 539 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[3] 1048 97
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[5] 845 19
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1162 181
set_location Controler_0/ADI_SPI_0/data_counter[14] 903 28
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 710 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 483 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m127 994 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1683 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[11] 771 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 787 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 518 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[2] 1080 85
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_cZ[4] 1095 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[2] 998 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[6] 962 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[6] 1126 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[5] 1241 99
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 459 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 855 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 481 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 341 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 555 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1202 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 680 19
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 848 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1099 187
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[20] 445 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 597 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 383 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[2] 991 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 946 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 776 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 386 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 563 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 817 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 887 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 591 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[1] 976 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 393 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 374 28
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1231 183
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_6 1022 99
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1178 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 649 48
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 806 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[5] 1124 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 428 19
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 898 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[2] 889 78
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1185 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1036 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[4] 887 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 432 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 410 18
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI7SKH[1] 1006 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[1] 1138 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 547 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 570 10
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 830 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIG5CV[3] 986 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 545 49
set_location Controler_0/ADI_SPI_1/counter[6] 906 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 809 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1271 145
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[36] 561 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 364 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 642 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 485 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1081 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1351 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 861 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 797 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 396 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 486 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[1] 1021 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 749 64
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1275 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 508 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 786 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[30] 510 7
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 997 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 487 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9s2 1090 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[3] 1105 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e_4 1079 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[5] 1148 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 648 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI87SN[0] 1024 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4] 915 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1200 183
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1656 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0 883 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 374 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 850 22
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[3] 823 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 430 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 607 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 484 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 1208 192
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 387 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 724 16
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 701 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 428 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1208 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1249 151
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[3] 986 103
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_1_1 991 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 374 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 983 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 388 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[7] 1179 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 734 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 482 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 865 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns_i_o3[3] 1090 87
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter 1137 84
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 725 25
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1166 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 458 18
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.0.un32_input_k_array_1_0 1111 78
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_3_0_3 1000 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1305 166
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 546 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[8] 993 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 620 43
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[2] 835 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 457 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1070 130
set_location Controler_0/ADI_SPI_0/data_counter[28] 917 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3_1 1052 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[5] 865 81
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 493 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[0] 854 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 450 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 662 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 386 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 475 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m101 838 87
set_location Controler_0/ADI_SPI_0/addr_counter[7] 920 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[3] 870 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3_0 849 78
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 410 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1494 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 551 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1053 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 408 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[1] 1209 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 510 288
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 540 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 404 303
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 478 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 421 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 404 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 432 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[6] 941 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m32 1032 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 625 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[6] 1018 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[2] 1131 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1407 172
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1097 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1197 91
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 866 30
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2[1] 479 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 456 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 459 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 504 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 437 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 535 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 512 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[2] 1155 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 791 24
set_location Controler_0/gpio_controler_0/read_data_frame[10] 837 22
set_location Controler_0/ADI_SPI_1/state_reg[2] 927 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 522 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 614 27
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 4 4
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1 1115 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[4] 982 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 554 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[0] 1133 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_o2_0[4] 1041 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 848 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 408 64
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[1] 261 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1640 150
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[8] 1130 79
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 763 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 398 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1_RNIVLAD2 1043 78
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 408 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1244 157
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14] 851 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1235 175
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 826 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1304 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 433 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 886 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1687 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 647 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[7] 882 84
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 767 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 431 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_1 1006 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127_i 1163 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1259 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1157 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 482 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1194 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 488 18
set_location Controler_0/gpio_controler_0/Outputs_8[1] 858 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 374 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 531 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[2] 1033 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 622 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 461 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 766 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 388 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 492 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 416 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 481 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1560 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1218 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[4] 891 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 574 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 988 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 530 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 499 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 438 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[3] 1024 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[0] 1219 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 657 22
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1228 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[7] 1110 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 382 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1206 157
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[1] 1136 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 909 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[1] 988 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 488 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[6] 1102 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[0] 1009 70
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 935 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 921 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 899 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 693 189
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 700 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 753 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 536 60
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 470 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 380 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 893 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite[0] 1022 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 407 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1686 151
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 548 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[5] 867 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 537 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 342 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 430 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 493 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1077 130
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[6] 1030 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[4] 1201 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 503 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1462 199
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 804 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[4] 1216 102
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 720 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 434 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[3] 1207 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 626 49
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 824 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 1104 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1394 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[2] 1159 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[2] 948 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 473 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 1105 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1177 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[0] 1129 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[5] 1243 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 735 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 1208 180
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 484 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0 1050 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[3] 1207 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2065 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1348 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m11 829 87
set_location Controler_0/ADI_SPI_0/counter[1] 889 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 773 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 434 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 573 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[5] 1223 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 528 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1244 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 928 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 614 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 1080 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 775 195
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 451 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 676 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 484 22
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 738 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m83 1042 108
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1160 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 401 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 746 57
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 759 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 664 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 589 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 531 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 812 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 398 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 440 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 670 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNIFILI1 1115 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1663 123
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_cZ[5] 1093 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 436 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m0s2 967 72
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 771 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1[3] 988 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1571 160
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1236 190
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 605 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 451 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 392 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 748 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1112 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 1009 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 529 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 267 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 414 48
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[0] 1115 79
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 606 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[1] 890 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 716 252
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[7] 1115 76
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 546 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 943 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_2_5_o2 1066 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 538 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 475 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 681 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 856 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[4] 978 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1496 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1056 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 380 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[0] 869 79
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 746 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 531 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1037 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 433 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 460 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 763 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 758 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1086 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1458 199
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[4] 970 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_3_rep[4] 987 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0 865 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 412 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 903 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1297 166
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[7] 966 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 882 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 757 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[2] 1215 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1428 171
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[6] 989 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_0_a3 1111 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 666 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 378 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 564 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 757 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 416 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 898 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 440 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[5] 1127 111
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1232 190
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 691 51
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[13] 859 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 476 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 937 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 741 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 1082 112
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 783 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 450 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[2] 921 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2075 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1191 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 469 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 521 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 650 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 861 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e 1074 75
set_location Controler_0/ADI_SPI_0/data_counter[18] 907 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1458 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1456 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[4] 1229 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 792 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 791 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1631 151
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 560 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 486 24
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 764 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 649 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/un1_state_reg_4_i_i_0_0_o2_0 1063 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 996 309
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 537 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 848 43
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[7] 1115 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 590 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1 961 81
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1141 202
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 811 19
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 469 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[4] 972 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[3] 978 69
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 725 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 666 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 612 61
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[4] 1108 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[2] 1025 76
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 442 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 641 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1652 150
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[7] 1139 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[4] 889 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 428 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 565 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1459 189
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[5] 1113 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1057 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 446 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 532 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 427 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41 1163 114
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_4_0_.m30_i_0_0_0_a2 1067 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 745 46
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1209 202
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 804 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a3 880 75
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 855 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 508 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0 850 75
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 807 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 717 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 505 34
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1200 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2118 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 752 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 615 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 558 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 524 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 534 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[7] 1034 109
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[3] 991 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 250 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[0] 923 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1340 88
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_K[3] 1101 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 557 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 430 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 426 60
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_4_0_.m24_i_0_a2_2 959 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1352 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[2] 1162 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 622 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 616 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[1] 875 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1681 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[1] 1270 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 926 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[5] 922 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 632 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 435 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 933 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 483 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m31 841 87
set_location Controler_0/Command_Decoder_0/counter[31] 727 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[4] 918 76
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 544 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[26] 650 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[0] 1230 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[1] 884 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 417 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[3] 1202 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 626 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 477 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 627 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 617 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 644 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[6] 1013 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 686 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 475 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 904 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 506 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 483 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[7] 961 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 504 45
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1233 184
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_1 793 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 524 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[0] 1065 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 683 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI80SQ1 467 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 596 54
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 404 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[2] 1035 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[6] 906 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1210 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2228 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 325 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1242 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 433 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 759 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 694 189
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 694 48
set_location Controler_0/gpio_controler_0/state_reg[2] 753 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 636 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 537 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[6] 1109 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 243 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[5] 1220 96
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array_1 986 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 251 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 679 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNO[2] 1033 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1090 160
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[6] 527 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1229 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_a3_1 1076 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 764 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 620 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1215 297
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1447 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1238 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m65 984 96
set_location Controler_0/ADI_SPI_1/addr_counter[10] 959 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 382 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 476 27
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 766 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 398 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m0s2 968 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9s2 1099 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 385 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 525 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 406 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 275 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 251 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0 735 63
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 895 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[2] 987 106
set_location Controler_0/ADI_SPI_1/counter[4] 900 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 805 186
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 798 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 378 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[2] 882 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9s2 1101 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[4] 894 78
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 784 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 598 49
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 886 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 431 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1225 211
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter 1161 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1344 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 564 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 473 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[4] 1233 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 1120 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[5] 1122 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 377 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[0] 866 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1296 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1586 151
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 702 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 758 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9s2 1072 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1049 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[7] 1159 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 593 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_2[1] 979 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 551 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1491 189
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 516 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 467 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 480 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 362 25
set_location Controler_0/gpio_controler_0/PULSE_MASK[0] 852 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 399 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 644 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 419 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 527 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[0] 1038 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 657 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 480 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1446 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[7] 933 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[1] 992 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[3] 890 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1348 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 472 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 430 57
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 0 5
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 574 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1488 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[7] 1162 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 898 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[3] 1024 76
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1220 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 565 9
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[1] 986 106
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite[0] 854 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1266 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1093 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[0] 965 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[5] 1233 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 560 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 749 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 760 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 399 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 464 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 415 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[5] 861 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 918 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[0] 914 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 397 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 794 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1152 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m90_2 830 87
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1303 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 390 43
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 859 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 366 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[12] 636 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1225 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m68 992 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1222 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 479 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_RNIRM5B2[0] 1008 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3 1053 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 560 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 501 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[0] 964 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9s2 1070 108
set_location Controler_0/ADI_SPI_1/addr_counter[27] 976 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[1] 1027 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[2] 881 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 539 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 777 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 470 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1230 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a2 1054 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[0] 1000 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 433 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 757 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 529 18
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1164 202
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[2] 1011 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1560 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[0] 906 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 716 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 471 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 592 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 775 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[6] 991 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[6] 1070 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3 842 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[0] 1209 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[4] 1197 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1313 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 891 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[1] 1104 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 616 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 368 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 402 63
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 835 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[7] 1099 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 402 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m64 1192 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[5] 1216 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 476 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[5] 881 87
set_location Communication_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 543 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[6] 1138 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 619 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1457 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[1] 959 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 555 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 503 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0 850 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[1] 1167 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2260 114
set_location Controler_0/gpio_controler_0/read_data_frame[9] 838 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 372 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 595 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[0] 865 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 449 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 757 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0_0 1052 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 624 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[6] 935 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[7] 1118 105
set_location Data_Block_0/DataSource_Transcievers_0/AND2_0 1052 90
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[1] 1060 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 751 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[2] 893 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 553 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0_0 849 75
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 805 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 572 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 499 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 736 55
set_location Controler_0/ADI_SPI_1/counter[3] 903 34
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[0] 1008 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 624 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 650 19
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 756 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 813 342
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[7] 888 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[6] 894 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[26] 438 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 564 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 911 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 251 33
set_location Controler_0/gpio_controler_0/un3_write_signal 848 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[3] 1173 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[1] 1231 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1450 184
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 489 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1247 151
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1224 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 855 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1572 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1192 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[6] 893 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m45 1006 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[3] 1094 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 398 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 644 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 648 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1446 183
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 735 16
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1096 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1165 183
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv[7] 1102 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[2] 1106 118
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 807 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 506 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_K[1] 1015 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[10] 634 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1286 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 394 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 551 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1147 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[0] 1078 111
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1199 174
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[11] 257 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 760 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 746 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 924 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 432 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 437 48
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 821 16
set_location Controler_0/Command_Decoder_0/counter[23] 719 34
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 827 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[4] 1221 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 1213 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1248 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0s2 1098 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1346 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1441 184
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 669 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[4] 1153 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 630 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[3] 961 103
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[6] 1094 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 633 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 423 64
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 715 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_0[0] 974 97
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 927 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[7] 899 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1460 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2002 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[1] 1022 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 409 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1359 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 513 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 689 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[5] 1127 108
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 759 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[6] 1028 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[1] 865 87
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[1] 805 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[2] 1158 97
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 916 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 445 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 433 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 519 25
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 865 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[6] 1131 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 605 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIBK3E[1] 990 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3 836 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 530 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv_0_RNIBV041[5] 1096 84
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 594 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1040 118
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 923 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 627 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1071 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1570 145
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1231 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1460 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[5] 1123 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 453 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_a3_1 847 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_4_0_.m27_i_0_0_0 1064 96
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNID63O 919 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 543 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 986 309
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 588 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 446 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 605 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1566 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 397 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1263 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 862 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 957 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 783 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 441 64
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_i_a3_0_a4 1093 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1491 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1649 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a3 830 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[6] 1014 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 705 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1084 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1202 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 260 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 550 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 895 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 438 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1076 130
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[5] 1060 114
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 1212 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[3] 1193 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 1235 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[7] 901 88
set_location Controler_0/ADI_SPI_0/data_counter[29] 918 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[6] 1013 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 540 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 567 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_0[1] 983 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1621 186
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[2] 1106 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_m3[3] 1038 111
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 963 36
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1137 180
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 709 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[3] 960 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[2] 1040 111
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter 1027 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 373 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 463 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[6] 1125 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 666 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 434 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[8] 965 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1228 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[3] 1170 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 511 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[4] 1029 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 391 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 535 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 573 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[32] 556 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 993 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 338 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1575 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 429 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 535 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2 1024 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[6] 1012 87
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 923 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 1116 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 386 25
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1212 174
set_location Controler_0/gpio_controler_0/read_data_frame[3] 823 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 530 42
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[21] 861 19
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1290 208
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 900 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1304 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 504 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa 1112 96
set_location Controler_0/ADI_SPI_0/addr_counter[17] 930 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1208 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[4] 1228 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[1] 1017 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_3[1] 995 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1550 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 639 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1209 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m12_0_a3 916 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 493 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 400 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 898 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 416 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 492 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1222 201
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[2] 999 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1189 91
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_A[3] 994 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[5] 1058 114
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 916 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[0] 930 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m90_2_1 835 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 419 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 552 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter 1103 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 762 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[0] 1121 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[1] 890 69
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 2226 139
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 765 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1200 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 929 21
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 813 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_RNIJANT3[0] 1018 105
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1196 208
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_4_0_.m24_0_0_0_o2_1_0 1079 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[5] 893 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 655 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[0] 984 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 415 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[1] 1031 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 531 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 654 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.3.un60_input_k_array 1092 84
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 412 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[0] 1064 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 864 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m10 1031 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 376 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 515 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 469 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e 1103 99
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 547 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[6] 1242 100
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1204 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 502 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 476 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[1] 1187 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 474 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 593 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 471 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a3 929 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 1261 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 623 19
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 1087 250
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 343 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[6] 1143 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 520 34
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12] 860 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 377 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[4] 1232 99
set_location Controler_0/ADI_SPI_1/counter[8] 908 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 806 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[0] 928 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 463 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 782 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[2] 1152 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_2_0 1062 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 635 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[4] 1196 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 555 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1306 166
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[0] 1002 112
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1283 208
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/DataBytesInLastIlasFrame[3] 1150 88
set_location Controler_0/ADI_SPI_0/data_counter[20] 909 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 416 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_0 848 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[5] 1109 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 638 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 556 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 515 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[0] 940 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[1] 1112 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 759 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1441 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 632 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIPDAD 861 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 660 48
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[5] 834 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 560 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 484 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 634 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1446 186
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 551 24
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1285 201
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1203 183
set_location Communication_0/Communication_Controler_0/state_reg_RNO[2] 820 36
set_location Controler_0/gpio_controler_0/Counter_PULSE[25] 866 16
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[0] 827 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[7] 1118 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 384 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 512 6
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 638 48
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1227 186
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1113 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 542 18
set_location Controler_0/gpio_controler_0/read_data_frame[7] 824 19
set_location Controler_0/Command_Decoder_0/Perif_BUSY 740 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1204 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 513 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[1] 979 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 634 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 515 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 606 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 526 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 391 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI35JG 739 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[0] 1187 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m3 1077 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 895 51
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 430 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[4] 1198 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 500 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1335 88
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[5] 378 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 649 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[3] 1072 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_3[4] 992 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[4] 1072 114
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 813 42
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[3] 1114 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[6] 1230 96
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[3] 952 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 333 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 860 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[7] 964 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[5] 1104 114
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 799 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1805 255
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[1] 1210 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[5] 852 84
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 543 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[0] 876 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 626 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2 1091 102
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg[4] 982 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 574 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1315 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 475 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[4] 1154 111
set_location Communication_0/Communication_Controler_0/state_reg_RNILU05[5] 739 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 393 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 402 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 892 58
set_location Controler_0/Command_Decoder_0/counter[22] 718 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[4] 1157 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0_a3_0[4] 833 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 821 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[6] 956 79
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[4] 1111 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 400 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 405 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 1234 118
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1200 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 908 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 633 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[4] 1017 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 370 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1641 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[4] 1217 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 781 27
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1213 193
set_location Controler_0/gpio_controler_0/PULSE_MASK[9] 838 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1205 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_2_9_sn_m6_0_a3 859 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 513 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1246 150
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 758 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 567 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[7] 934 90
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[8] 821 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_RNINEVH1 1045 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 366 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m0s2 919 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 417 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[7] 977 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 890 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[5] 967 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[6] 1206 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 680 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a3 1080 99
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 510 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 591 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[2] 986 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1295 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1565 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 524 30
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 716 27
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 777 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 472 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 509 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1355 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1035 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 609 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[35] 522 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1 1069 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_26_1_sqmuxa_2_0_a3 882 72
set_location Controler_0/ADI_SPI_0/data_counter[19] 908 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3 846 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[5] 1109 76
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIAT0R 878 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_RNO[3] 1096 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1492 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 538 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 906 48
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 756 22
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 799 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 896 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 474 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 440 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 477 288
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[7] 1203 102
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[5] 1086 88
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[0] 985 103
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 861 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 514 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1207 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1309 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 396 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 538 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 542 24
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 748 34
set_location Controler_0/Command_Decoder_0/state_reg[2] 722 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_state_reg_4_0_0_o2_0 1012 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[3] 868 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[1] 1099 117
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 745 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_6 1115 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 648 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1245 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1719 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1066 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[1] 919 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 516 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[5] 1237 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 744 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1548 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 549 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 373 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 674 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 915 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1452 198
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_2 1065 105
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_0 346 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.N_265_i_i_i 849 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 444 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[2] 1182 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 874 48
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 891 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 395 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1615 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 673 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 589 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1456 159
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[10] 835 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIAOVH[4] 897 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 566 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 488 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1940 234
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[7] 1060 118
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1167 201
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 980 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1179 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 441 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 470 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1458 189
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1231 198
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[5] 1108 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[2] 1182 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array_1 1022 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 382 34
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 890 33
set_location Controler_0/ADI_SPI_0/addr_counter[5] 918 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 401 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 417 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7LM3[8] 508 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 273 31
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 844 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 402 60
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1789 316
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1202 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 881 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 879 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 740 55
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 462 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 450 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1179 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 518 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[18] 642 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1459 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 906 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3 1050 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 508 15
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 774 34
set_location Controler_0/gpio_controler_0/un11_read_signal_2 798 24
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1281 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1265 145
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 773 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 1220 190
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 416 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 787 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 549 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[1] 1184 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1361 123
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 876 28
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 818 15
set_location Controler_0/ADI_SPI_1/addr_counter[0] 949 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 783 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 531 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 914 58
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 471 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 632 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1434 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 384 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m72 1005 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 358 34
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 502 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_RNI1KPL[1] 1047 90
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 550 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 343 37
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 744 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 592 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/un1_state_reg_4_i_i_0_0_o2 1075 84
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 776 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[6] 1110 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[4] 1067 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 1098 225
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1618 138
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_RNIL8S61_1 1097 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 397 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 463 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 904 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 407 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 486 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[4] 1166 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_fast[2] 378 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 841 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 536 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 457 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1409 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 425 61
set_location Controler_0/ADI_SPI_0/addr_counter[26] 939 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1251 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 462 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 666 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1202 97
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 947 36
set_location Controler_0/ADI_SPI_1/addr_counter[4] 953 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[4] 963 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 1060 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 763 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 1282 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 436 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 376 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[4] 1030 72
set_location Controler_0/ADI_SPI_0/data_counter[10] 899 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[5] 1018 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1165 198
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 757 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[4] 887 81
set_location Controler_0/Command_Decoder_0/counter[26] 722 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 463 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1313 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1412 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1041 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 525 48
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 810 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 443 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 458 28
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 888 33
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[1] 1134 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 900 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 1121 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[2] 1057 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1454 195
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 422 9
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 976 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 667 15
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 736 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 591 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_m2[7] 1011 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[3] 962 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 668 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 449 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1282 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 779 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[7] 1202 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1243 181
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[6] 818 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 390 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1463 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1039 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 474 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg[0] 1045 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 1054 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 589 21
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1171 199
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 543 36
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 761 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 541 22
set_location Controler_0/Command_Decoder_0/counter[3] 699 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[3] 866 87
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[3] 1139 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 558 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 767 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[2] 1027 75
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1205 199
set_location BUFD_0 792 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1037 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 864 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1209 90
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 836 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 647 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1191 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[13] 493 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[5] 1114 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 1125 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1561 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 446 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 512 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 641 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1073 130
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 1209 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1230 175
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1176 201
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 796 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[2] 1034 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[6] 898 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1497 175
set_location Controler_0/ADI_SPI_0/state_reg[0] 880 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 746 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[3] 1205 114
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 764 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 425 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[6] 1140 108
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 887 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 829 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 487 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 395 61
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1130 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 643 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 544 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_1[6] 1120 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1580 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 491 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 681 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 406 45
set_location Controler_0/gpio_controler_0/Counter_PULSE[4] 845 16
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[7] 1092 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 471 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[6] 923 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_4 995 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[4] 887 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 473 61
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 937 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 429 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 442 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1897 345
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 1179 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1207 157
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 796 16
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 842 21
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[5] 1101 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1182 201
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[3] 1126 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[3] 1191 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 611 51
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg[3] 983 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 473 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1150 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[1] 994 87
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1204 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 780 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31 1037 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1156 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 476 25
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 546 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 376 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[3] 921 69
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1206 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 476 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 518 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 880 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 750 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 760 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 407 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[34] 489 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 459 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[5] 916 90
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 775 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 520 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 244 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1569 145
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 804 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 391 61
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 913 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_2 608 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 872 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 663 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[5] 960 96
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 805 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 693 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 762 48
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1145 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 423 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 935 45
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1201 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 770 55
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 779 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[0] 994 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 595 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 738 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ 1108 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 603 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[4] 960 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1463 175
set_location Controler_0/gpio_controler_0/Outputs_8[5] 832 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 552 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 618 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 648 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[3] 262 31
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 778 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[31] 554 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 753 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 672 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 258 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 574 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[3] 961 90
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 1135 84
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1] 1156 162
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[7] 956 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 547 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[4] 890 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 406 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 432 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2 860 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1437 174
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 749 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 638 51
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 746 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[31] 246 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 406 64
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[2] 1131 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m98 1034 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 754 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[2] 1178 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 535 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 922 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 689 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 860 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[6] 893 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[0] 876 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 851 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1 1100 108
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1272 207
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 944 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_0[2] 976 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1068 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 532 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[7] 901 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 530 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1301 166
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[6] 1029 82
set_location Controler_0/Command_Decoder_0/counter[24] 720 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 685 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1241 151
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 872 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 535 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[6] 1110 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 981 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[0] 964 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 1122 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 566 15
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1229 186
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[5] 745 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 612 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1303 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 536 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9s2 881 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[0] 858 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 480 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[2] 1204 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 502 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 643 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 613 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1267 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 573 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 713 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_22_1_sqmuxa_1_0_a3 864 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 522 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 715 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 535 51
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 727 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 385 24
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 884 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 428 15
set_location Controler_0/gpio_controler_0/Outputs_8_i_2_1[11] 830 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[0] 1148 99
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 800 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 439 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 605 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 455 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[8] 1162 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 410 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[3] 1175 99
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1175 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m69 989 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1657 183
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 1121 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 456 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[2] 372 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1036 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1564 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 528 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 418 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 337 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[6] 955 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 335 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 798 15
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 921 33
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 853 30
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 772 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1_RNIUD2L1 909 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 503 61
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[7] 262 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 340 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 433 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1294 208
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 714 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6_0 962 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 444 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 478 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[5] 1107 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIO0OO_0 852 72
set_location Controler_0/ADI_SPI_1/data_counter[28] 941 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1002 154
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 767 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 861 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0 1075 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[31] 424 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1450 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 572 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[2] 940 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[4] 1095 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 523 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 486 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 782 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 416 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 456 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 537 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 457 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 844 55
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 739 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[6] 1128 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 459 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 472 61
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[7] 1050 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUOM01[0] 491 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 592 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 474 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 906 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 748 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 363 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[2] 1187 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[3] 1080 88
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1228 186
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_RNO[7] 1095 81
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[29] 869 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[0] 1069 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1653 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2237 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 611 21
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[5] 1055 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[6] 1015 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0_0 848 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 787 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 441 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 453 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 618 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI46EK3[0] 930 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 685 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 660 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1457 189
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 921 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1153 184
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[4] 1108 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[0] 871 78
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 776 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 562 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 662 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[20] 453 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11] 844 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m34 821 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[5] 895 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 385 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 455 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2263 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1623 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 457 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1_1.SUM_0_o3[4] 829 84
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 741 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[3] 1097 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 376 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 499 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1238 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 251 34
set_location Controler_0/Command_Decoder_0/state_reg[3] 720 31
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 734 25
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1204 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 547 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 433 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[1] 949 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[33] 488 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1274 207
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1210 193
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6_0_a4_0 960 102
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1097 91
set_location Controler_0/ADI_SPI_0/addr_counter[21] 934 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 429 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1302 211
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[4] 978 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 536 19
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1280 208
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 802 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 906 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 552 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1460 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 524 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 615 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[0] 1080 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1308 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1257 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 685 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[4] 1166 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2 1042 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIF1OK1[7] 1149 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 479 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 479 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 1120 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1236 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[3] 1113 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m0s2 1102 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 859 55
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[2] 842 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[6] 893 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1 907 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.2.un40_input_k_array 1103 78
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 794 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[9] 244 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[7] 1211 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1589 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un4_full_for_all_signallto7_0 1016 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2_3 1091 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 740 63
set_location Controler_0/gpio_controler_0/Counter_PULSE[5] 846 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 516 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 526 43
set_location Controler_0/ADI_SPI_0/divider_enable 899 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 535 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[2] 911 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 480 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[6] 941 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1092 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 488 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[0] 1243 100
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[6] 846 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 540 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 471 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 763 36
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1230 190
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0] 730 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1255 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[3] 1201 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[2] 1011 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1318 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m35 1039 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 446 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 596 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1049 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 827 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 601 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1 904 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 523 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1570 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[6] 1151 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 776 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 757 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 481 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 604 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[1] 1137 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 439 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 944 55
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[6] 1003 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 512 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 649 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 497 9
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 549 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 400 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 679 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3 859 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 904 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[4] 881 78
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[4] 1129 78
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[19] 257 27
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[5] 1101 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 887 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 334 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 511 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m124 1187 117
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 754 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[29] 653 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[26] 439 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 507 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[3] 1113 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 479 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m57 1028 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 633 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1182 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 926 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 394 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[5] 879 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 549 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 478 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 243 37
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 842 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 510 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1048 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 602 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 508 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 469 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[2] 1053 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 659 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[11] 833 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 396 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3 855 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 552 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[2] 883 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 678 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n4 433 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[6] 934 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 416 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 598 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 482 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[22] 453 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e_4 1040 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 400 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 1139 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[4] 939 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 507 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[2] 336 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 540 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 633 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 644 51
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array 1028 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 393 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[12] 492 7
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 245 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1223 175
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_5 1160 84
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1190 172
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1273 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1491 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[6] 1183 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 669 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 912 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 493 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3_3 829 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 759 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[1] 888 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[2] 901 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[1] 1235 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 457 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 377 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 609 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 615 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 692 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 536 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 422 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[15] 639 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 414 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 429 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[7] 1058 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 417 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[7] 1220 102
set_location Controler_0/gpio_controler_0/state_reg[4] 755 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 391 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1316 211
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[3] 498 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputData_3_2_sqmuxa 982 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 527 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 560 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 401 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 387 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 818 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 543 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 541 10
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 736 18
set_location Controler_0/gpio_controler_0/Counter_PULSE[23] 864 16
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 855 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 682 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 636 55
set_location Controler_0/Command_Decoder_0/counter[0] 697 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[7] 1205 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 386 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 623 45
set_location Controler_0/ADI_SPI_1/data_counter[18] 931 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 528 25
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 819 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 529 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 448 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 1523 270
set_location Controler_0/ADI_SPI_0/counter[3] 891 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 567 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 638 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 624 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 525 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 684 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[7] 883 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[6] 958 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 374 31
set_location Controler_0/gpio_controler_0/Counter_PULSE[15] 856 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 529 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 834 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_3_0_a2 858 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 379 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 648 46
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 743 27
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 827 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 575 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1314 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 534 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 565 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 658 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 559 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNI0R6C 863 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 533 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[2] 1069 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[6] 1012 72
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 800 36
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 891 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 514 6
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 639 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1568 160
set_location Controler_0/REGISTERS_0/state_reg[0] 760 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1237 181
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[2] 1029 100
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 1766 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 447 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 381 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[26] 556 28
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 924 33
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1235 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 505 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[7] 1120 102
set_location Controler_0/ADI_SPI_1/addr_counter[31] 980 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1349 166
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0_0 1076 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[4] 1228 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 522 48
set_location Controler_0/ADI_SPI_1/data_counter[0] 913 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 442 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[1] 1129 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 467 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 389 31
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[11] 837 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 598 54
set_location Controler_0/Command_Decoder_0/counter[6] 702 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 391 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 692 190
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 784 27
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[8] 853 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1168 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1342 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 876 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[3] 1130 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 644 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[7] 975 72
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_0 992 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1594 151
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 438 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 658 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m81 1039 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 529 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2 406 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[7] 1067 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 433 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 707 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 458 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[2] 957 78
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[9] 969 103
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[15] 836 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite_50_i_0_0_a2_0[3] 1077 84
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector8 517 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 571 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 1175 81
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 445 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[7] 1215 108
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 798 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 457 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 1209 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1114 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[5] 960 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 616 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv_cZ[3] 1139 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 457 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[2] 1025 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 780 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[6] 1106 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 508 25
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 842 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 386 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[0] 1222 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[0] 1059 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 384 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 626 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_i_1[1] 817 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 756 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 463 46
set_location Controler_0/ADI_SPI_1/counter[7] 907 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[6] 1072 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 1236 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 493 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 592 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 710 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[4] 962 72
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_5 1007 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 394 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[3] 977 69
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 876 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 381 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 483 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1140 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[2] 1018 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_1[1] 889 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 544 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[4] 1161 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[34] 517 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1025 123
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_m2[6] 1010 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 645 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 846 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 883 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1219 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1269 145
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 928 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[10] 775 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1169 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1086 153
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 771 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 441 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1236 130
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 592 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 991 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_1 1084 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 424 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 763 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[6] 1154 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 414 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 371 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite_RNO[2] 1069 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0s2 997 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 777 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m18_0_a2 1067 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 771 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 526 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[3] 1129 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1233 210
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIBRVH1[5] 1015 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 369 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[6] 1069 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[0] 938 64
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[7] 1085 76
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg[1] 973 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a2 862 87
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 302 9
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNO[3] 974 102
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1227 193
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 13 164
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2_1 857 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 873 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 460 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 441 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[7] 992 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[3] 1124 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1181 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 761 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1187 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0[2] 830 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 589 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 674 19
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[6] 838 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 494 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1684 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1076 255
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1188 174
set_location Controler_0/gpio_controler_0/state_reg[3] 750 31
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 809 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 859 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[6] 1087 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 940 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 541 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 661 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_m0[5] 1136 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 450 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[2] 1219 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 879 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 428 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 452 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1652 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 915 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 767 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 423 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 763 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1209 96
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_6 1155 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[1] 968 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[4] 1105 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[3] 1105 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 409 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 919 57
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[1] 997 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 594 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1456 189
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 505 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 648 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 742 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1183 87
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 308 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 893 57
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 1985 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[5] 1150 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 340 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 603 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 616 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/IlasRawCounter_1_0_sqmuxa 1132 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 559 61
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 925 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[6] 1002 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 602 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[7] 896 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3 1044 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[4] 1201 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 392 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[2] 951 109
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 697 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1432 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[2] 1229 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1195 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg[2] 979 103
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 757 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 605 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 530 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 775 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 744 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 925 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_RNIL8S61_0 1064 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 556 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 538 55
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1188 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[2] 1069 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_1 1065 102
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[7] 1004 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1300 166
set_location Controler_0/gpio_controler_0/un11_read_signal 811 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[0] 1208 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 548 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[0] 1225 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 350 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 523 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[1] 895 81
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 601 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[3] 874 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1317 202
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 558 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[2] 1137 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[3] 1039 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 544 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv_0[6] 1087 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 475 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1013 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1626 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1357 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1093 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 637 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1571 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 467 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_2[3] 984 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 452 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1499 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 511 21
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 897 34
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 845 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI39V71[2] 525 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 685 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputData_3_2_sqmuxa 1105 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 393 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 532 49
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 878 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR 1118 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1354 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1_1.SUM_0[4] 832 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 461 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 766 55
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 739 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1221 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 557 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 850 55
set_location Controler_0/gpio_controler_0/Counter_PULSE[30] 871 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 626 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[5] 1198 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIJQLN 1077 105
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 912 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 1118 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 1117 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[4] 1161 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 386 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1153 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[0] 1061 111
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15] 829 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[23] 433 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 623 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[6] 887 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_0_a3 1081 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1256 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[2] 1106 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 448 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1462 160
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1292 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 542 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 454 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m86 832 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[6] 1111 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1_RNIHDOC2 1011 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 765 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 511 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[1] 930 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 564 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 893 51
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 775 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3 1075 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 364 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 738 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1079 130
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 756 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 870 48
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ 560 28
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 888 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 418 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 505 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[5] 1202 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[4] 1229 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 422 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 522 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 608 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 824 16
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 483 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[7] 1086 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1445 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 446 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 763 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 352 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 777 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 1224 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[7] 1082 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 647 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[4] 821 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[7] 1202 105
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 738 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1459 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m46 1020 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 404 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 1181 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 399 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[0] 1126 105
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 803 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 463 57
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 714 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 409 33
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_0_0_0 1015 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 538 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 549 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1072 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 542 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[4] 898 72
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 928 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m1[2] 885 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 556 24
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 797 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1561 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 487 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1102 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 450 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[6] 1214 108
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 867 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 895 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1186 174
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 602 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 678 25
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[27] 867 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 976 153
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[4] 894 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 488 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[2] 1160 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[7] 1091 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 565 22
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 599 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 704 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[4] 1156 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 625 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[1] 1135 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1165 184
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 1214 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 470 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1216 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1208 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[4] 892 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0 869 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 410 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 486 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 616 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m130 982 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 517 45
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[7] 1111 84
set_location Controler_0/REGISTERS_0/state_reg[1] 766 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 504 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 746 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Ilas_LastFrame 962 103
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 837 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 442 45
set_location Controler_0/ADI_SPI_1/state_reg[0] 926 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1724 100
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 792 30
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 728 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 500 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 642 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 935 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[7] 1163 111
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 857 43
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[5] 1110 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 568 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[6] 1135 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 554 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_Enable_Vector_1[2] 839 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[6] 1183 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 425 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1 903 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 910 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 691 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1323 87
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[2] 261 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[0] 1141 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1236 156
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 555 57
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1224 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[5] 881 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 459 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 534 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1166 88
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1222 298
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 536 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 451 63
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 818 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 536 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 274 30
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[7] 1118 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 627 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 435 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1801 252
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 326 36
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 731 31
set_location Controler_0/ADI_SPI_0/data_counter[8] 897 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 534 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1098 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m40 1198 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1459 160
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 823 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 877 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[4] 892 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 1201 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1040 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 879 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1172 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[6] 1010 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 647 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 453 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 1004 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 370 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[2] 1095 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 274 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[6] 1115 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 542 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[0] 1211 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0 1064 102
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 733 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 411 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 486 45
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 726 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1241 181
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0] 827 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m18 831 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[2] 961 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[1] 891 87
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 724 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[5] 1110 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 657 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 558 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[2] 878 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1110 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1232 210
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1197 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0_RNIVMVU 886 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2053 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_12_1_sqmuxa_0_a3 856 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1_RNISMMT3 1099 108
set_location Controler_0/ADI_SPI_1/addr_counter[23] 972 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 719 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1344 126
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 749 30
set_location Controler_0/Command_Decoder_0/counter[25] 721 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[0] 907 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1624 151
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 981 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 749 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1071 228
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 899 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_ilas_enable_2_i_m2[1] 1006 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 429 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 440 21
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 756 33
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[6] 1046 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 387 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_2 1038 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 613 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[6] 892 82
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 703 30
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1276 207
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[10] 249 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 641 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 454 61
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1198 199
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1216 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a3 859 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a2_0 820 81
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 828 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1447 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 754 61
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter 1098 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1023 154
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 395 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 531 51
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[6] 1113 85
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5] 824 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 795 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 692 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 902 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0 1091 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1213 156
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[5] 954 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 868 78
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1192 172
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1226 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 396 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[6] 1049 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 487 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 629 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 666 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 558 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[1] 997 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 444 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 341 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 820 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1404 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[1] 955 72
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 803 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1188 207
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[6] 1246 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 760 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[3] 988 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 762 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 475 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[0] 1131 108
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1202 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 482 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[0] 1126 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 550 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[0] 1165 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[0] 963 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 402 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1287 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[4] 1159 108
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 451 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 401 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 1106 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 769 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 632 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m18_e_0_o2_0 846 81
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_4 1017 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 427 207
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1146 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1220 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 420 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m12 828 87
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37 911 33
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_state_reg_4_0_0_1_1 1019 102
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 716 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m35 825 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 415 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[11] 877 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 421 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 549 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[5] 1174 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 410 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 379 34
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[26] 828 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 441 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[3] 1130 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 447 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 571 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 415 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1164 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 410 45
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1215 181
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 502 15
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 617 36
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 470 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 395 37
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1221 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 537 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_state_reg_4_0_0_1_a2 1014 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 601 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 484 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m71 1190 117
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns_a3_0_a4[0] 1098 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 243 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[2] 979 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 395 19
set_location Communication_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable_i 557 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 541 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 543 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 450 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[4] 933 69
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 920 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 519 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 432 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[27] 409 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 451 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 496 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 738 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 402 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame[3] 974 103
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 805 33
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13] 856 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2056 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 402 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1445 172
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/IlasRawCounter_0_0_sqmuxa_0_a4 1000 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 502 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 600 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_0 868 75
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 600 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1181 87
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 430 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 553 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 332 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 399 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[3] 920 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[6] 339 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1626 151
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0 834 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 427 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[1] 955 73
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 750 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 656 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 606 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[7] 1016 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 599 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 523 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 622 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[0] 865 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 468 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[2] 883 78
set_location Controler_0/ADI_SPI_1/data_counter[5] 918 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 755 43
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 918 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[3] 1012 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1440 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1448 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1240 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 973 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[7] 987 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 570 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 796 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[4] 968 76
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 754 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1688 55
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 775 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[18] 498 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_1 844 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[5] 880 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[0] 1154 108
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[0] 996 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1141 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 635 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[3] 1011 115
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 769 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_21_9_sn_m6_0_a2 1057 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 506 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1238 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[30] 450 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m38 981 96
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1209 193
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 521 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 530 52
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1304 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[6] 899 81
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite[1] 1076 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 432 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1025 114
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 879 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1[2] 981 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 477 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 420 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 1150 139
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 501 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 422 54
set_location Synchronizer_0/Chain[1] 793 25
set_location Controler_0/gpio_controler_0/Counter_PULSE[26] 867 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[3] 864 87
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1285 208
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/m52 1023 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[5] 971 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 1083 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 383 306
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 654 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 905 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1079 123
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 520 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 516 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 846 21
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[11] 846 24
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1663 190
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 655 27
set_location Controler_0/ADI_SPI_0/addr_counter[28] 941 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 608 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 459 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 377 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[6] 1077 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 528 16
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[4] 844 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[0] 1109 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_0 858 75
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1144 202
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 726 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 479 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 1121 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m37 985 96
set_location Controler_0/Answer_Encoder_0/periph_data_7[12] 831 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[4] 1060 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[4] 1191 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[15] 258 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 669 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 535 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 511 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 504 174
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 424 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 434 46
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 757 21
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[11] 829 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 546 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[5] 1098 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1207 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 568 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 549 46
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1206 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 417 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[4] 1083 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 524 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[6] 1116 111
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1209 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 629 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 470 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 699 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1224 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 366 34
set_location Communication_0/Communication_Controler_0/state_reg[2] 820 37
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 699 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1021 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 443 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 513 6
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 737 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[11] 257 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 416 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 457 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 737 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 633 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1304 207
set_location Controler_0/gpio_controler_0/read_data_frame[6] 829 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 755 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[0] 891 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 452 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_21_9_sn_m6_0_a2 852 75
set_location Controler_0/gpio_controler_0/Counter_PULSE[13] 854 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 896 48
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[8] 778 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[5] 1102 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m32 845 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1311 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 609 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 530 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 687 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 390 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 625 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0_0 1044 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[26] 506 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[2] 1189 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3_1 833 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 544 24
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 484 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[0] 1082 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 437 61
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1186 202
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[7] 987 111
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 861 34
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 729 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1344 123
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 1160 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 432 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m6_3 1093 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 603 19
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1194 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_Enable_Vector_1[0] 1039 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 1086 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 469 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[3] 871 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 403 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 512 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[7] 1200 115
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[5] 985 111
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.2.OutputK_35_m[2] 1039 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 703 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 381 61
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 652 16
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 749 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 470 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 813 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 870 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 412 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1422 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 372 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1692 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 687 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1094 90
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 423 15
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 776 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 546 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1452 160
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 736 27
set_location Controler_0/ADI_SPI_0/addr_counter[0] 913 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 540 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1561 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 513 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 456 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1567 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 455 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 416 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/OrComparatorData_R_i_0_o2_RNI28N21 1017 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1185 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0s2 1087 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_0 1063 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1_RNI0H1Q3 1110 111
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[5] 1084 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[28] 426 36
set_location Controler_0/Answer_Encoder_0/periph_data_3[10] 859 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 447 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 460 55
set_location Controler_0/gpio_controler_0/Counter_PULSE[0] 841 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 420 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 557 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[2] 948 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 376 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 513 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[1] 1021 70
set_location Controler_0/ADI_SPI_0/addr_counter[4] 917 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 750 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 248 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 744 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 702 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 264 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 405 54
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 506 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIO0OO_1 858 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 942 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 410 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 490 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 635 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1226 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[25] 555 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0s2 1213 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 937 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[1] 1137 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[4] 1175 108
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 764 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[3] 997 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 430 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1557 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[1] 959 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 763 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 542 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1_1.SUM_0[2] 857 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m75 1026 114
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 550 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 671 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 480 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIUNO73[4] 889 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[6] 1072 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[7] 899 75
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 494 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 421 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1_rep[4] 986 97
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 880 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 469 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m10 834 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[1] 903 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 507 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 549 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 428 34
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 817 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1460 228
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 914 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 767 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 825 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1628 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 613 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 773 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 448 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 640 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 547 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0_RNIN56H1 934 78
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[6] 1112 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1213 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[7] 980 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 548 45
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[14] 854 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 443 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[2] 1075 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 751 64
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 549 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1073 124
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[5] 1088 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 470 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[33] 525 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 751 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 788 49
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 867 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[8] 488 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_o3 923 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 625 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1998 150
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[5] 255 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1353 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 732 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1454 198
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_4 872 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 429 43
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 747 25
set_location Communication_0/Communication_Controler_0/read_data_frame_5[1] 806 45
set_location Controler_0/ADI_SPI_1/state_reg[1] 932 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 790 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 757 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 529 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1315 201
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 780 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 416 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[22] 247 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1568 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[2] 1070 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1315 211
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_4 1016 96
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 793 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1975 315
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 654 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 526 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1212 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[6] 1079 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1047 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 539 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 485 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1455 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[1] 1022 73
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[5] 998 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 722 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[2] 1069 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 888 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9s2 881 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 470 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[5] 1079 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[11] 749 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1336 88
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 781 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1092 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 551 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 640 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1359 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1495 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 483 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[3] 1199 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1351 126
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/un1_state_reg_4_i_i_0_0 1062 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 385 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 447 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 762 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 543 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1165 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1458 198
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1148 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_1 845 81
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2_0 880 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[4] 344 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[1] 1059 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 607 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 667 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 464 28
set_location Communication_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 575 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 391 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 1221 298
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0_RNI812E2 1098 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 624 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 432 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[4] 968 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5_1[2] 1006 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[4] 1003 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 459 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1627 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1006 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 461 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 594 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 495 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[6] 1001 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 513 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[2] 1256 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[25] 252 31
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1208 171
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 794 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 490 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv_cZ[4] 1085 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[2] 898 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 684 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m6_e 1073 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[4] 984 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1265 150
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 906 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1091 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[7] 1090 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[2] 1062 111
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 745 34
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[5] 791 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 496 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 485 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1349 127
set_location Controler_0/ADI_SPI_1/addr_counter[17] 966 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 441 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[7] 961 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 1015 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1058 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[2] 979 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1185 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 437 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1223 174
set_location Communication_0/Communication_Switch_0/dest_1_fifo_empty6 604 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 457 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1315 183
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n3 540 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 858 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[7] 1047 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 557 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 523 18
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 764 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 386 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 651 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[21] 253 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1227 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[4] 1139 102
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 761 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 575 37
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 740 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1031 309
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 765 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 823 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1131 198
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 545 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 635 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1277 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 393 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 685 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 1201 192
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 763 28
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 870 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[5] 1181 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 512 19
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 982 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 409 18
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 414 51
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 2001 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 631 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 571 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 440 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 778 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[6] 1069 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1071 124
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[7] 995 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[6] 1103 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 428 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 420 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[0] 1058 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_1 845 84
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1165 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1442 186
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 785 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1307 166
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1226 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1363 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 559 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 415 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 588 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 676 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1224 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert 404 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[0] 1085 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 542 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 626 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 457 55
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[20] 448 33
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1221 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[2] 1020 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 434 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.3.un60_input_k_array_3 1099 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 873 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 857 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIUP2E1 1075 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1357 124
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1206 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1461 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 355 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[3] 1121 114
set_location Controler_0/gpio_controler_0/un44_write_signal 850 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 403 309
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[1] 780 42
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[5] 988 112
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 411 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1454 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1489 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 772 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1628 186
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 658 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 506 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 849 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 472 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[5] 1116 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 499 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 273 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1247 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1333 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 390 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[3] 971 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 495 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1033 124
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[6] 955 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 546 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 558 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 716 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 674 16
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 737 30
set_location Controler_0/gpio_controler_0/PULSE_MASK[10] 841 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[2] 1107 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 498 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 410 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 1020 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 473 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 786 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 323 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[5] 1074 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 341 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 427 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 406 16
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1213 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 978 64
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 409 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 390 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 751 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 469 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 553 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1131 199
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[4] 987 103
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[3] 1058 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 650 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a2_0 1050 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 911 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[29] 421 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 932 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv[3] 1095 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 567 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[0] 904 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[2] 1194 118
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 528 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 526 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 465 63
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 753 36
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 910 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1166 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 358 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 503 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 609 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1260 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 486 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1454 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1243 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 528 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 571 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 449 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 899 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 458 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 554 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 892 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 866 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 636 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[5] 1084 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[1] 1032 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 880 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1316 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 405 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 463 28
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[7] 1028 106
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 907 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 540 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 759 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[1] 1184 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[0] 1241 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[2] 945 142
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_0_0_0_0[2] 1019 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 504 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 757 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 557 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1230 186
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[30] 246 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 186 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1027 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 871 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1566 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 979 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 633 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 522 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 409 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1075 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 551 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 460 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 513 25
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 868 31
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 868 33
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 385 51
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[1] 998 97
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[0] 985 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[9] 489 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 901 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[5] 1189 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 507 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1594 150
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 779 49
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[13] 833 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[1] 1218 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1202 157
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 879 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 854 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 533 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 537 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 324 37
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 736 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 600 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 682 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 620 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 407 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 1176 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_3[2] 1032 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 611 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 970 70
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 882 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 369 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1430 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m2_e 854 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIMFSS1[0] 1031 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1245 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 447 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 882 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 481 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 537 60
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNIDCG41 923 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 388 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM[1] 1043 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1161 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 659 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 625 27
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10] 828 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 422 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[2] 1066 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 224 129
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[3] 1210 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 482 19
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[6] 1049 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 550 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 825 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 644 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 469 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2 1090 99
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 789 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 884 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 803 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1102 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 402 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1558 115
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 886 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 501 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[8] 957 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 570 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[7] 917 69
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 794 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 434 64
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[39] 541 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 421 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 549 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 638 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 427 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 568 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2295 180
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 476 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 567 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 407 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 782 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 543 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[7] 947 75
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 785 28
set_location Controler_0/gpio_controler_0/read_data_frame[8] 853 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 1212 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 360 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1137 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 532 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1_1 1067 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 543 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1_1.N_343_i_i 833 78
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[4] 1000 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[4] 1234 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 536 61
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/m55_fast 1028 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[3] 977 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 471 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 542 34
set_location Controler_0/ADI_SPI_1/addr_counter[3] 952 34
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1183 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2070 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 374 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_4 736 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 884 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[6] 1235 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 384 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 611 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[2] 900 75
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 719 15
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 733 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[5] 943 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1701 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 405 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 556 58
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 870 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 760 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 940 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[7] 1196 114
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 866 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1337 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 944 61
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 803 16
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1552 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_4 1116 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[29] 440 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 878 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[2] 966 103
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 360 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1283 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 765 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 794 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 613 30
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 852 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m34 1037 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[5] 963 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1201 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 615 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[2] 953 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_4_0_.m24_0_o2 1060 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 506 22
set_location Controler_0/gpio_controler_0/Outputs[12] 854 31
set_location Controler_0/Command_Decoder_0/decode_vector[0] 735 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 896 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 823 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 660 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0 1074 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 770 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 733 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 1129 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[2] 912 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 910 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[0] 1036 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[12] 744 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 448 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 440 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 444 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 446 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m41_i 1162 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 415 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[14] 254 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 468 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 566 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 464 36
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 422 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 464 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 624 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7] 825 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 272 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 430 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 538 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 425 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1186 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1_RNIJPSE1 886 69
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 713 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 786 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 927 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 541 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[2] 1022 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 905 48
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[4] 984 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 630 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 867 55
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_422_i 915 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 689 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 1209 252
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 771 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 440 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 426 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1201 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_0[3] 1065 109
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 776 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 444 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1228 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 373 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 462 43
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 2000 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 857 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 573 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 755 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 388 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 641 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 715 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 350 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 861 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 785 21
set_location Controler_0/Command_Decoder_0/counter[19] 715 34
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 829 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1215 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[2] 1007 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1580 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 629 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 756 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 548 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 982 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_0 1052 105
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.0.un48_input_k_array_2 1106 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1561 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 336 225
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 905 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1085 153
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 422 15
set_location Communication_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 545 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 507 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 414 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[5] 1182 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 642 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[3] 874 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 376 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 762 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 567 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[1] 1075 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[6] 1238 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[2] 1214 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 445 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 508 16
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[12] 852 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 475 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 426 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 645 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[4] 1133 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[1] 1314 115
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 863 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 534 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 375 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[7] 1005 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 678 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[6] 1046 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1530 288
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 610 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[1] 1026 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[5] 983 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[1] 1017 69
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 477 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[5] 1122 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 416 46
set_location Controler_0/gpio_controler_0/un7_read_signal 810 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 401 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 614 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_3_1_a3 1121 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 631 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 423 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 642 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 564 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 567 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1459 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1041 153
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[1] 1176 108
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 885 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[0] 1122 99
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 752 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 760 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[0] 1016 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[6] 1216 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 512 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite[3] 1021 109
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 784 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[8] 632 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 884 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 457 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[2] 1215 102
set_location Controler_0/gpio_controler_0/Counter_PULSE[16] 857 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[6] 1120 114
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[3] 1123 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 594 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1219 298
set_location Controler_0/gpio_controler_0/Outputs_8[0] 851 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 877 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[6] 1078 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1173 183
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 523 61
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[10] 848 27
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_K[3] 985 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 497 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 511 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_15_0_a3_0 1086 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 633 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m39 972 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 396 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[3] 1057 70
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[8] 1077 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1442 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_0_0 839 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0s2 1107 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1331 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 507 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[1] 1225 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 540 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[19] 503 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[5] 1112 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.2.un24_input_k_array 1101 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[1] 1098 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 514 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 499 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 605 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1470 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 505 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[4] 1112 114
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_0_0_0_0[1] 1018 96
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 607 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[4] 1118 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[3] 1166 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 414 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 384 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1188 309
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 515 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 430 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 455 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 509 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 331 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6_0_a4_0_1 963 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[3] 967 91
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 1690 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 397 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2068 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 547 10
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1226 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1337 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 245 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 478 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 519 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 471 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 501 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 654 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 740 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 452 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 690 51
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 920 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1305 207
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 760 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 881 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 562 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 662 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1079 154
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 498 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1666 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 415 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0_RNI3LDA1 1119 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 642 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9[5] 1010 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[0] 1129 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 475 288
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[4] 918 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 451 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 379 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1261 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 476 46
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[4] 1106 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 535 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 466 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1171 184
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array 985 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 515 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 621 31
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 737 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 445 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 611 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 399 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[3] 1123 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1280 144
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 726 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[4] 1143 99
set_location Controler_0/ADI_SPI_0/state_reg[2] 883 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 933 156
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0 0 377
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 884 31
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 772 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2012 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1330 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 637 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 488 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[1] 1168 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 857 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1447 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 739 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 608 33
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_R[3] 989 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 359 34
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_24_i 887 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 565 18
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_3 984 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 567 52
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[3] 1093 88
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 712 22
set_location Controler_0/ADI_SPI_0/addr_counter[16] 929 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 436 9
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 563 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1428 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1474 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 874 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 785 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1622 160
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 883 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 510 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 494 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 441 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[16] 263 28
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 707 30
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 909 33
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[29] 497 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 463 45
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 1614 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1630 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 890 51
set_location Controler_0/ADI_SPI_0/write_read_buffer 883 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 486 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 404 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1 1067 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 401 52
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[22] 458 42
set_location Controler_0/Command_Decoder_0/counter[1] 697 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1141 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[4] 1026 72
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 514 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1305 165
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1170 180
set_location Controler_0/gpio_controler_0/Outputs_8[4] 835 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 1109 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 500 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 894 58
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[24] 250 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv_0_RNIUDNN[5] 988 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 774 195
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1 863 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[0] 935 90
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[0] 843 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[2] 921 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[1] 982 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 390 28
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 530 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 547 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 434 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 456 16
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1172 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[5] 899 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[2] 957 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 569 22
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 862 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 463 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 417 45
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 880 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 452 46
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 822 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 824 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1153 202
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 786 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 495 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 877 52
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1202 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[0] 1095 111
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1219 297
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 454 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 689 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 606 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 526 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 392 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[9] 1127 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[4] 1157 99
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 807 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[1] 1106 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[5] 1107 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[7] 1158 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 529 9
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.1.un52_input_k_array_4 1068 87
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 536 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1291 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1328 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14] 863 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/DataBytesInLastIlasFrame[2] 1100 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 505 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[1] 1132 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1329 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 876 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1035 118
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_1 990 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[2] 1225 96
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 786 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.N_85_0_i 846 87
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 1136 84
set_location Controler_0/Command_Decoder_0/counter[2] 698 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1147 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[3] 1170 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[0] 906 75
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[28] 868 19
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 750 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 604 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 782 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 563 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 557 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_0[5] 1034 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m130 1194 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[2] 1119 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1622 186
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_2[0] 1096 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 651 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 431 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 364 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0_0 844 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 481 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 437 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 762 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 411 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 750 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 849 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 602 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 547 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIG55U 1582 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1562 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 460 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 530 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 399 16
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_RNIV9QL[2] 1010 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 1227 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 645 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 522 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_cZ[3] 1097 75
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 916 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 403 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[6] 252 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 482 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 339 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 568 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m86 1035 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 1124 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[6] 958 79
set_location Communication_0/Communication_Controler_0/communication_vote_vector7 608 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[5] 1050 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[4] 1132 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 989 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1714 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 458 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 758 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[5] 1045 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 552 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[3] 1168 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 887 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1172 309
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 545 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 652 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 437 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[5] 964 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 453 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1578 183
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[9] 633 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 600 21
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 744 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[4] 983 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 464 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[4] 1083 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 671 9
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 832 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[7] 1002 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 427 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1494 174
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg[0] 1049 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1493 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1003 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 465 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1244 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1005 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO 615 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[2] 1136 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[7] 1122 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[1] 1101 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 404 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 548 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1222 193
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_A[2] 1027 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 758 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 588 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 847 55
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 745 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 565 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 256 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 434 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un14_ilasrawcounter 1002 102
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1188 199
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1314 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1696 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 255 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1000 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m46 980 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 764 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 488 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1043 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 796 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 660 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1694 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 428 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[2] 1131 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[1] 1048 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 402 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 848 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[14] 824 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 487 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1004 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[5] 1217 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 824 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 684 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 427 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 521 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1316 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 430 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 514 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 550 10
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 608 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 953 315
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 743 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[5] 1233 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[6] 1208 105
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 780 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 1023 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[7] 1064 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 528 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 729 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 573 10
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 711 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[7] 965 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 384 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1581 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[5] 1137 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 402 303
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1591 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 444 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1405 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m0s2 1071 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 760 27
set_location Controler_0/REGISTERS_0/state_reg[5] 759 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1158 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[3] 1159 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 487 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1440 198
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0_RNIFLPO1 860 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 495 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 450 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1348 87
set_location Controler_0/ADI_SPI_1/addr_counter[1] 950 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 424 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[5] 1099 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 775 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 443 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 483 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 858 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[6] 1245 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 417 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[2] 1133 96
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 762 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 647 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[7] 897 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[4] 826 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1231 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 366 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 883 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m80 1034 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[2] 1105 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 513 43
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1201 183
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv_0[5] 996 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 604 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[0] 1062 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[26] 247 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 764 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1452 174
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 370 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_c1 550 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 687 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 599 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 544 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 391 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 673 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[7] 879 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[0] 1203 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 761 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 521 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[1] 1019 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1641 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[2] 902 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9s2 1105 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[7] 1196 115
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.1.OutputK_29_m[1] 1007 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1200 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[6] 892 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[0] 884 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 565 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[6] 1165 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 472 288
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 466 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 607 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1308 184
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 743 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 757 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1216 189
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 673 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 401 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1448 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[2] 1134 96
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 752 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[1] 968 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 419 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[5] 1056 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1033 118
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 814 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 521 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1244 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 379 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 243 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 677 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 553 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_4_0_.m27_i_0_0_0 1011 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[6] 1120 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 535 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 475 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[4] 1228 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 787 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 517 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 540 60
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 746 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[23] 430 36
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1210 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 880 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[3] 962 70
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 694 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 632 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 436 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[2] 907 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1069 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[3] 1014 69
set_location Controler_0/Answer_Encoder_0/periph_data[13] 751 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 690 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 784 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 804 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 359 37
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[2] 1071 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1431 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 604 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 1210 192
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[28] 517 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 423 207
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[4] 1053 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[5] 1122 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 929 55
set_location Controler_0/ADI_SPI_0/addr_counter[11] 924 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 931 61
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 881 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 437 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1218 195
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[5] 1231 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[2] 912 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[3] 1133 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[2] 1134 108
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 808 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 464 15
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa 847 30
set_location Controler_0/ADI_SPI_1/addr_counter[24] 973 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 888 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 747 16
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[14] 836 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1659 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 892 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[1] 1214 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_2 855 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[4] 1163 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 385 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1308 211
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_3[4] 844 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[6] 894 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1070 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1692 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[6] 1153 96
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 541 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 464 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[0] 1025 106
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 482 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[8] 999 103
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 873 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 473 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 588 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2074 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 372 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[1] 869 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 554 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 898 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[2] 1092 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[0] 1102 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 523 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_1_0_0 987 108
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 760 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1460 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_9_1_sqmuxa_0_a3 1086 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 329 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1197 199
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 541 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_4_0_a3_1 951 72
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1233 186
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e 893 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1244 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[1] 1139 105
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[4] 1021 100
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[7] 956 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6] 835 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0_m3[3] 828 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 360 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 542 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[3] 1121 85
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_0_0_0_0[3] 1011 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 484 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[6] 976 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[6] 1136 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 545 37
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 750 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 731 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 508 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1435 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 941 109
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 890 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1222 145
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite[1] 1023 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 735 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 518 18
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 508 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[0] 1231 102
set_location Controler_0/Command_Decoder_0/counter[17] 713 34
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 915 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 567 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 519 16
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 739 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 504 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[1] 527 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1001 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 778 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[3] 1100 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 538 10
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[5] 971 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1978 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[2] 1034 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[7] 964 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1444 172
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1224 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[7] 1162 108
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 790 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[0] 1183 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[1] 1170 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 909 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1043 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 512 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 890 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1098 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[1] 1131 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 891 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 739 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 555 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m69 1199 117
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 543 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 872 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 571 51
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 882 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 984 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 472 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m133 987 96
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 409 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 990 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 640 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[0] 1101 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_2[2] 830 85
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[5] 991 109
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1143 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[5] 989 69
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 738 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[3] 1202 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a2 1046 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[6] 1129 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 975 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1330 88
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 408 42
set_location Controler_0/ADI_SPI_0/data_counter[31] 920 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 607 27
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 751 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 541 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 1055 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 364 25
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 786 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[3] 970 87
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 811 130
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 535 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[7] 914 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 667 10
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1312 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 426 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1666 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[7] 899 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 405 33
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 840 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[6] 1075 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[3] 1060 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[7] 1090 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 479 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[2] 895 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 939 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[1] 1038 75
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[5] 819 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[1] 1107 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[0] 1120 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[7] 1206 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 923 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 638 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[0] 1209 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[7] 882 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 434 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[5] 1227 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 379 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1323 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1097 184
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 762 34
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 397 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1219 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1214 156
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 788 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/OrComparatorData_R_i_0_o2 1016 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 541 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 785 49
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1153 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1494 175
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 821 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8] 930 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 688 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 489 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1444 186
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 535 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[4] 1037 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[7] 1100 85
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 539 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0_0 1072 102
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[0] 1042 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_19_0_a3_0 1096 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 839 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 774 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 505 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[1] 1070 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[6] 486 7
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 1116 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1076 123
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[7] 1124 106
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/DataBytesInLastIlasFrame[0] 1126 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 1022 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 563 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 609 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 501 27
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 783 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 559 54
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 687 256
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 879 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 1210 112
set_location Communication_0/Communication_Controler_0/m10 813 45
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[6] 1096 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 783 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 494 27
set_location Controler_0/gpio_controler_0/Outputs_8[12] 854 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1235 192
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 553 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[2] 482 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a3 1091 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m59 1017 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 525 45
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1294 210
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 829 16
set_location Controler_0/gpio_controler_0/Outputs_8[8] 861 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 738 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 441 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 631 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[2] 1075 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[2] 1025 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 1168 195
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 982 156
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 718 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 446 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 595 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[9] 1124 78
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[2] 966 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 769 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[0] 1157 108
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 453 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 588 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 812 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m136 986 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 541 45
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 732 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 761 15
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 546 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[3] 1110 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 431 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 393 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[37] 561 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 924 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 929 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[3] 1115 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 420 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[3] 1015 70
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1180 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[3] 969 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 434 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 552 16
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 766 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[4] 1072 111
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1224 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[3] 1073 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 444 37
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.0.un48_input_k_array_3 1109 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[7] 908 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 531 10
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 538 30
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1211 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[6] 887 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1693 55
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 727 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 543 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 420 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 509 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[5] 1118 114
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 901 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 519 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[5] 1113 109
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 893 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 631 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[8] 1130 78
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 791 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 429 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[0] 906 82
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 595 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1235 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 536 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 695 190
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_3_0_RNI7RV23 1019 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 543 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1 1100 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 438 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1206 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[3] 1203 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[7] 1219 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 434 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 525 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1354 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 525 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 541 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 617 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[0] 1225 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 563 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m37 1188 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 935 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 473 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_i_1_1[1] 820 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 845 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 888 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 613 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 451 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1007 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[6] 1185 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0 1068 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 795 174
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[11] 839 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 589 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[5] 1190 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 866 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1477 181
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 876 61
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1142 198
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[7] 1186 109
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1210 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 534 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 621 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 503 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 864 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 541 19
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 762 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 407 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 403 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[4] 928 69
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 595 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[7] 916 70
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[0] 1003 112
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[7] 964 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[0] 904 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 772 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 455 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 409 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 505 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2_0 1063 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1556 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 434 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1054 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1101 228
set_location Controler_0/Answer_Encoder_0/state_reg[0] 717 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[5] 1165 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 883 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 590 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 560 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1438 174
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 2224 139
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1 908 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 422 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 521 43
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 797 79
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1171 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[4] 903 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 738 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 876 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1105 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 1048 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_4 1032 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1074 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[1] 1167 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 803 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 441 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_0_a3 1097 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 453 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 599 25
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[30] 246 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 740 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 558 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 499 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1615 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1260 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1189 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[2] 913 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 846 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 1112 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[2] 1174 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 536 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 1105 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 392 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 528 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 614 21
set_location Controler_0/ADI_SPI_1/addr_counter[2] 951 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_2[0] 832 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 518 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 890 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[7] 888 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 459 48
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[11] 839 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0_0 1062 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[30] 445 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[3] 1121 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[2] 1028 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[7] 1061 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 557 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1245 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 529 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 608 55
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1176 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 638 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 559 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[1] 957 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 756 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 1120 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 411 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1039 118
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[1] 805 46
set_location Controler_0/ADI_SPI_0/state_reg[4] 868 28
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 787 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[22] 646 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 614 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 640 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[7] 1165 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[3] 875 87
set_location Controler_0/gpio_controler_0/read_data_frame[15] 839 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m0s2 1017 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[3] 953 63
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1223 298
set_location I_1 1152 163
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[0] 1113 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 741 58
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[8] 244 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[2] 261 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 691 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 1279 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[24] 432 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 538 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a3 1115 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 789 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 468 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1052 117
set_location Controler_0/gpio_controler_0/Counter_RF_Input 801 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 533 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[4] 1198 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 891 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_RNO 927 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[2] 1136 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[7] 1066 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[4] 1107 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[1] 1234 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[2] 1174 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 408 19
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 767 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 268 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[7] 1211 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 697 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 372 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 711 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 749 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 791 21
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1225 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[1] 1231 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 695 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_0_a2_0 1061 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[2] 1114 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 1254 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 571 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5_1[9] 1006 102
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[5] 1037 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1[4] 989 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[7] 920 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 393 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 461 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m70 1191 117
set_location Controler_0/ADI_SPI_0/busy 867 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 414 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 390 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 625 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 655 48
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[18] 496 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 275 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1490 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 467 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[2] 965 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a2 1055 108
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1214 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 926 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1476 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 768 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 718 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 422 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[7] 1068 79
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[6] 1071 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 1245 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 459 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 411 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1225 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 254 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 405 51
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 473 42
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 918 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 470 25
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 966 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 555 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 908 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 463 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e_2 1035 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 680 25
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 821 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 1128 127
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[5] 990 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[6] 890 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_3_0_a2 1089 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[2] 1193 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12] 857 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1169 202
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 894 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[1] 1186 99
set_location Controler_0/ADI_SPI_1/write_read_buffer 935 34
set_location Controler_0/gpio_controler_0/PULSE_MASK[11] 834 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 492 54
set_location Controler_0/gpio_controler_0/Outputs[15] 858 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[24] 519 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[20] 644 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1232 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1262 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1620 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[0] 1008 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[7] 1081 117
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_4_0_.m17_0_i_0_i 1061 96
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 768 34
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 846 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 505 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 454 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 543 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 337 37
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 792 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 480 57
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.2.un56_input_k_array_2 1099 78
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[4] 1093 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[3] 897 88
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 916 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[2] 1074 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 529 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[14] 638 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 691 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 472 19
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1157 163
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 569 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m12_0_a3 1044 111
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1201 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 563 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[7] 904 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 348 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 562 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 567 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[7] 1092 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1625 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 925 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a3 886 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1205 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 474 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3_2 867 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[6] 1010 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 507 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 368 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[7] 966 76
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 456 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 738 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[5] 968 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 267 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 346 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 497 15
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 805 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 859 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 980 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 627 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 813 225
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[6] 958 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[4] 1063 111
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[10] 839 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 506 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_2 1033 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[6] 992 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9s2 1096 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 704 52
set_location Controler_0/Command_Decoder_0/state_reg[7] 732 31
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[12] 829 43
set_location Controler_0/Answer_Encoder_0/state_reg[1] 716 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1207 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 728 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 1220 189
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 445 58
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_orcomparatordata_a_i_0_0_0_0_a2_0 1026 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[6] 1117 114
set_location Controler_0/Answer_Encoder_0/periph_data_2[14] 829 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[28] 517 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[3] 1102 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 260 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[2] 1096 117
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1174 199
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv_0[5] 1112 84
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[2] 1083 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1167 183
set_location Communication_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 570 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 812 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 626 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 561 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 884 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 469 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1461 175
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 397 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 599 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 496 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 896 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 370 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 510 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1621 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 546 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 374 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 857 46
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un31_test_data_1_CO2 994 111
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 771 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 763 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 397 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[3] 871 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_Enable_Vector_1[1] 1041 106
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 797 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1071 154
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 765 49
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[1] 841 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 558 46
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[3] 1044 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 690 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9s2 885 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNIVNJB1[3] 1122 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 464 46
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[1] 852 27
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 933 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 479 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 533 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_0[4] 991 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 663 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[2] 1093 117
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[12] 852 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 511 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[1] 1037 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[3] 941 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m71 990 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNI0R6C_1 871 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 862 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 464 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 431 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 465 16
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 615 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2051 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 540 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 610 37
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[3] 1018 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 556 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2055 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 643 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1457 160
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_3 1017 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[6] 951 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[5] 966 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 378 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 496 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1328 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 853 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[5] 885 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 640 22
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 858 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 610 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 907 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 544 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 886 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 801 31
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1191 172
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 738 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[2] 1062 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[4] 1131 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_19_9_sn_m18_0_a2 841 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 441 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[3] 908 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 1211 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[6] 1169 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 927 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[0] 902 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 934 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[6] 1051 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 693 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[0] 1056 100
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 865 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 903 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[2] 1071 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 463 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 245 37
set_location Controler_0/Command_Decoder_0/state_reg[8] 727 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 565 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 403 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_3[4] 1041 112
set_location Controler_0/ADI_SPI_0/counter[7] 895 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 636 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 770 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 538 49
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 779 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1034 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1623 187
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_a2[0] 338 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1249 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e_4 1041 105
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 912 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 434 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[1] 1177 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 528 51
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 758 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1436 126
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 844 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 547 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 414 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[7] 959 70
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 759 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 520 18
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 729 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[7] 1215 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[3] 1123 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[5] 1015 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[1] 1128 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 655 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 425 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 465 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1609 150
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 893 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 634 52
set_location Controler_0/ADI_SPI_1/addr_counter[13] 962 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 768 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_1[0] 846 88
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 462 42
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[4] 1045 99
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1207 193
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 514 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 1052 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1311 211
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 509 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[6] 925 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 539 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1206 156
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 609 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[3] 953 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[6] 1222 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 573 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 775 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 471 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 507 28
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 754 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 757 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[0] 240 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 468 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 862 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[2] 1083 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 574 48
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 814 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 426 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[1] 889 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_Enable_Vector_1[0] 839 79
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 726 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 598 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2057 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 456 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[5] 1236 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 589 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1347 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[7] 993 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 447 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[0] 818 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1439 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[4] 1070 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1170 255
set_location Controler_0/Answer_Encoder_0/periph_data[4] 797 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1245 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[3] 871 82
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 892 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[5] 336 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[6] 630 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[1] 999 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1273 201
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_m2_RNI03S01[6] 1014 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 396 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1177 90
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 546 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 425 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 375 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1244 150
set_location Controler_0/ADI_SPI_1/addr_counter[29] 978 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 796 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1214 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 428 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[6] 1005 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1449 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 920 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 634 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1072 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[6] 1157 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 974 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 421 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 363 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1831 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1173 184
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 742 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 430 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 882 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 661 21
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1142 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 645 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[12] 838 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 602 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 642 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 564 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[2] 626 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 572 15
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_1_1 1020 102
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 889 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[14] 494 7
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 520 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9s2 1015 87
set_location Communication_0/Communication_Controler_0/state_reg_RNO[4] 827 36
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un51_test_data_1_CO2 1099 75
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_i 873 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 391 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 423 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 470 18
set_location Controler_0/ADI_SPI_0/addr_counter[3] 916 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 247 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 536 9
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[2] 947 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 748 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.0.un48_input_k_array 1104 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 769 150
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[11] 851 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 800 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[4] 881 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 560 52
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 782 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m87 1089 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 565 54
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1198 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 588 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[0] 1158 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 622 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[3] 1173 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_middle 488 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[0] 992 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 752 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 459 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 743 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 433 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[1] 867 88
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite_RNO[1] 1076 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 438 45
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 522 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[7] 1093 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 400 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 620 31
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 796 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 240 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIR6101 458 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.0.un16_input_k_array_1 1115 78
set_location Controler_0/gpio_controler_0/un15_read_signal_1_0 809 24
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 753 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 570 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 933 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1246 181
set_location Communication_0/Communication_Controler_0/state_reg_ns_i_a2[5] 822 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 1118 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 797 27
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 922 33
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 755 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_3[1] 850 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 557 45
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[6] 976 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 458 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 402 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1246 145
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 814 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1226 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 552 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 898 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 492 60
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 436 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1334 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 879 61
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1194 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 462 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 397 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[2] 1093 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 755 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[2] 1098 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 864 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 606 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[7] 347 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 972 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[5] 1000 87
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[2] 523 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 409 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1220 157
set_location Controler_0/Command_Decoder_0/decode_vector[7] 740 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 522 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 812 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 412 63
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2[0] 471 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 938 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1 1099 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[2] 984 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 464 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[0] 1097 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[7] 902 81
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 548 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 427 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m133 1164 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[3] 1104 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 590 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1264 145
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 495 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 887 48
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 603 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1291 210
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 860 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 1081 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 865 55
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 754 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 744 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[10] 748 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1227 175
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1081 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 454 37
set_location Controler_0/ADI_SPI_0/addr_counter[18] 931 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 242 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1456 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1578 184
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 426 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_o_0_a3 373 30
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 457 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_0[2] 1040 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[7] 993 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 646 19
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 743 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 464 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m0s2 872 78
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 865 33
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[15] 805 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[7] 1163 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 612 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[8] 244 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 615 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 421 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[0] 931 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 754 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[6] 879 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1169 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1170 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1011 15
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 713 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[5] 962 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1214 174
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 878 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3 1060 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 426 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 414 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.3.un60_input_k_array_0 1093 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[7] 1038 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 656 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 520 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[7] 1075 111
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_2 1122 87
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 891 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1160 202
set_location Controler_0/gpio_controler_0/Outputs[11] 832 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[6] 951 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 528 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[6] 898 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[1] 1206 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[4] 260 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 865 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[28] 652 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 383 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 854 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 862 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1567 144
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 811 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 900 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 360 28
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[6] 739 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 560 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 757 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[7] 1125 102
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 749 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 632 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[7] 1117 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 722 24
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[0] 1110 79
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 537 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 269 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_0_a3 1082 108
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 749 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 566 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 1028 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[3] 941 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv[0] 1002 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 789 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 401 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[7] 1165 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 735 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 409 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 403 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1190 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 373 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1095 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 621 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 772 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 651 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[7] 1187 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 575 16
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1193 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 589 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2223 345
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[4] 981 87
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[23] 863 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 415 22
set_location Controler_0/gpio_controler_0/un15_read_signal 815 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 516 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 615 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1094 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1299 165
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 398 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 457 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[3] 1005 106
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 831 36
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 912 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 650 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[4] 902 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_28_1_sqmuxa_0_a3 854 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 503 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[3] 1028 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 923 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 626 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 935 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 404 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 739 16
set_location Controler_0/ADI_SPI_0/data_counter[4] 893 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a3 1088 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[6] 829 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 410 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 642 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[24] 250 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 607 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9s2 880 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 481 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[1] 811 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[3] 1174 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_1[4] 1037 109
set_location Controler_0/Answer_Encoder_0/periph_data[5] 795 42
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 523 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 806 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[6] 1023 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 464 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9s2 1095 108
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 1177 174
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 806 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 543 25
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 831 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 521 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[2] 1136 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1221 165
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1194 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 444 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 620 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[0] 1030 115
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv[1] 1134 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m0[2] 1212 102
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 882 61
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.1.un20_input_k_array 1070 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[5] 1164 109
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_1 0 376
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3 1061 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 388 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 468 18
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 845 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 571 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 531 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a3_0 775 63
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1278 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 483 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 498 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9] 883 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1619 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[1] 1164 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[1] 1130 105
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 721 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a2 1049 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1283 144
set_location Controler_0/gpio_controler_0/PULSE_MASK[4] 830 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 572 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 405 201
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 751 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 494 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0_o3[4] 1032 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_1[2] 1080 106
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 793 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[23] 503 7
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 266 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1229 175
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 734 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[5] 1134 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1358 124
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[1] 694 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 429 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 394 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_RNI2QD31 936 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3 1081 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 751 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 493 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 965 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 648 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m127 1162 117
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1] 836 18
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 710 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 415 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1399 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[4] 910 82
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 855 24
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1192 199
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 733 25
set_location Controler_0/ADI_SPI_0/counter[6] 894 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 427 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[4] 1142 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 448 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 649 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1472 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1262 145
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[1] 481 7
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 550 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIVQ451[2] 999 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[2] 1147 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 398 19
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 917 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[1] 1032 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_i_o3[3] 958 108
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_K[0] 1012 106
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite_RNO[0] 1022 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 946 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 561 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1069 154
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[9] 969 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[0] 1118 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[11] 491 7
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 552 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1303 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 651 22
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8] 863 21
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 747 24
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 550 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1687 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e 990 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 371 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 125 198
set_location Controler_0/gpio_controler_0/un36_write_signal_1 846 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 241 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 936 61
set_location Controler_0/gpio_controler_0/PULSE_MASK[13] 856 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 811 342
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI9BFP[3] 732 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1_RNIL43T1 1125 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 832 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 449 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 641 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a3 1094 105
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 890 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2082 33
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 733 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 384 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 389 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_29_0_a3_1_RNIRSB82 1061 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 464 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 625 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[0] 1087 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 611 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[4] 960 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 675 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1069 130
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 859 24
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2] 839 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 420 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 573 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m0s2 1098 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 408 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[4] 1199 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1550 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[6] 1070 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[21] 411 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[5] 891 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 2366 138
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[3] 922 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 884 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 863 46
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg[0] 1050 91
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 847 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 459 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 635 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 598 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[5] 891 90
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[4] 1012 97
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[15] 861 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 427 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1610 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 420 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1082 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[4] 910 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 400 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1223 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1300 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_1[6] 1186 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[2] 1072 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 311 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 427 37
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 421 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 626 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7 1158 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[0] 1140 99
set_location Controler_0/REGISTERS_0/state_reg[2] 762 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[2] 887 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a3 873 75
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 476 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[5] 1105 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[6] 1194 114
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 877 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1188 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 870 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[8] 563 24
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 760 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1026 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[2] 1010 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 994 154
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 440 61
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_2_0 772 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1437 172
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 749 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[1] 891 69
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 840 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 547 33
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[6] 476 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[4] 1188 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1074 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1896 342
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 293 90
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 965 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 499 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 534 61
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1214 201
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 777 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNIL1SP[0] 997 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 421 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[6] 1097 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 438 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 650 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[3] 1123 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 894 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1147 202
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Last_ILAS_Seq 1055 97
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1199 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[6] 1019 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[0] 1193 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 607 24
set_location Controler_0/ADI_SPI_0/sdio_1 886 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 527 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 751 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 742 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 430 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[19] 257 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 650 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1225 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_0[1] 835 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_2[4] 990 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[3] 1210 99
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/IlasRawCounter_2_0_sqmuxa 1092 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 426 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 649 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 752 60
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 888 22
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1234 186
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg[2] 1065 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[7] 882 81
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 766 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1394 172
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 428 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[3] 1005 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 413 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[4] 340 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[6] 1179 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[2] 1191 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 654 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_Enable_Vector_1[1] 854 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0_1 845 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 568 51
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv_0[7] 981 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 462 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[5] 1204 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_9_1_sqmuxa_0_a3 879 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1222 88
set_location Communication_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 543 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 902 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1583 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 459 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 506 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 637 51
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_0[6] 1101 81
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 860 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 533 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 681 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[6] 925 72
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 550 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1239 145
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 964 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 1029 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 418 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_0_1_1 846 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 385 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 564 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1243 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1476 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 460 24
set_location Controler_0/gpio_controler_0/un40_write_signal_2_0 849 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 753 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1143 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 397 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[6] 1046 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1413 291
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 823 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 669 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[2] 1006 106
set_location Communication_0/Communication_Controler_0/read_data_frame_5[0] 814 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[1] 970 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 706 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 474 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[1] 1149 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 1209 192
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 604 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[7] 890 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 623 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1664 184
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 437 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[4] 976 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2339 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 664 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 448 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 1018 15
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array 994 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[5] 1212 105
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 766 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0 1079 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 997 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[4] 1068 76
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 730 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv_RNO[7] 1082 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1135 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1310 201
set_location Controler_0/ADI_SPI_0/addr_counter[1] 914 25
set_location Controler_0/Command_Decoder_0/state_reg[6] 742 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 730 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1363 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 771 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[4] 938 72
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 921 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg[1] 1097 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 484 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1461 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2] 939 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 603 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1205 96
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1200 193
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1158 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 556 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 753 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 594 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1564 114
set_location Controler_0/ADI_SPI_0/addr_counter[30] 943 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 575 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 893 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[6] 951 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 596 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 1645 70
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 795 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 1097 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 555 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 593 52
set_location Controler_0/gpio_controler_0/PULSE_MASK[5] 832 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 783 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 410 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1572 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[5] 966 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[4] 1123 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10] 904 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 438 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 493 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_0_a4_RNI2OSK1 979 108
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame[0] 1000 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 685 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 789 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[3] 1104 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[3] 1135 102
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 756 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1478 183
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 742 30
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[1] 1042 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 533 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[1] 1134 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0_0 1071 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 424 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[7] 1083 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 463 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 592 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1159 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 390 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 332 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[1] 1206 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 828 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 637 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[0] 922 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1243 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 864 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 931 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 429 15
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1306 208
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 920 31
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[4] 1107 84
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[4] 1093 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 333 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 508 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[5] 917 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1259 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1321 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 443 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 830 15
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[6] 1029 106
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[0] 822 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 536 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[3] 984 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 469 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 355 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 398 55
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u_1 573 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 723 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[1] 910 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1307 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 245 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 589 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 369 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[0] 1091 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[2] 1224 96
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 369 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 575 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[0] 1178 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a2 1089 108
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_0_0_0_0_a2[3] 1009 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1070 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[4] 933 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 529 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 544 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1228 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 575 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 465 60
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 723 27
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 882 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1630 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1575 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[0] 1193 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 385 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 404 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_RNO[0] 1045 90
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 804 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1228 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 329 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m5 901 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[7] 1212 108
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_m2s2 1121 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 633 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[2] 953 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 817 16
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 808 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 635 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 769 57
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[19] 859 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1485 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1241 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 785 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 615 18
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 837 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 861 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0 844 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[3] 1133 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 667 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 573 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 414 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer[7] 1076 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0 1120 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 757 49
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1223 180
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 767 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 484 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[1] 964 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.2.un24_input_k_array_1 1102 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1612 151
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 575 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 632 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 605 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1235 184
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6_0_a4_0_2 977 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 410 57
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[8] 965 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 1020 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 498 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1162 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1465 180
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1156 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[0] 911 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1457 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[6] 1009 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 379 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 405 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9s2 1021 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 434 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 540 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[9] 502 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1317 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 460 28
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 843 21
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/IlasSeqCount.Last_ILAS_Seq_3 1055 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 511 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 999 64
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1197 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1235 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[5] 922 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 396 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 911 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_1_0 1026 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[3] 1192 105
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.1.un36_input_k_array_2 1074 87
set_location Controler_0/Command_Decoder_0/cmd_CDb 732 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1569 160
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[22] 502 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0s2 1000 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 537 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 641 48
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 825 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 529 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 813 228
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 758 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 790 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 554 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 592 19
set_location Controler_0/ADI_SPI_0/addr_counter[23] 936 25
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 812 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 563 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1142 202
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[0] 985 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[1] 899 87
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 722 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1159 183
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 1055 79
set_location Controler_0/Command_Decoder_0/cmd_ID[6] 727 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 1213 298
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 778 24
set_location Controler_0/ADI_SPI_1/data_counter[8] 921 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3 1047 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[29] 259 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 689 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1395 172
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[1] 833 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1576 184
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[25] 649 34
set_location Controler_0/gpio_controler_0/PULSE_MASK[12] 855 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 982 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1659 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1223 130
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 440 9
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1167 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 439 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 451 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1440 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 785 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 909 49
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 796 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[7] 899 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[5] 1194 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 733 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[13] 637 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1[1] 1032 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1617 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 311 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 429 48
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 854 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 731 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[7] 929 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 531 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[1] 867 84
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[3] 809 46
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_fast[6] 989 111
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 794 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1691 151
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 396 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[0] 967 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1685 151
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[14] 815 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 472 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[3] 1160 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1268 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 597 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 352 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 409 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0_5[6] 1138 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 481 19
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[6] 838 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 1231 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 471 45
set_location Controler_0/ADI_SPI_1/data_counter[31] 944 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[6] 1025 70
set_location Controler_0/ADI_SPI_0/data_counter[9] 898 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 774 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 815 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 501 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[3] 1167 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[3] 1188 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1362 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[6] 1014 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_1[1] 853 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[17] 641 34
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15] 836 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[2] 1212 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 600 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 930 49
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 804 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1094 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[7] 969 96
set_location Controler_0/gpio_controler_0/CLEAR_PULSE 874 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 402 52
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 461 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[2] 1109 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 368 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[4] 1191 109
set_location Controler_0/ADI_SPI_1/data_counter[29] 942 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 550 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[6] 1144 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 495 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 551 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1665 183
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 874 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 2298 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 443 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_3 832 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 631 45
set_location Controler_0/Answer_Encoder_0/periph_data_7[10] 834 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 482 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[0] 1212 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m18_e_0_o2_0 1056 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 1050 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 522 16
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[9] 837 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[2] 1098 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[0] 1185 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 523 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 491 15
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1172 202
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[7] 1157 84
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1195 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 456 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 558 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[4] 1136 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 461 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 342 34
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 632 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1452 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 897 49
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[4] 998 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[7] 818 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[5] 974 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 606 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 981 157
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 877 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[7] 1003 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_2 870 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1312 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 661 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 509 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[2] 1170 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[2] 1196 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 363 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 569 10
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5_1[3] 1005 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1572 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1464 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[4] 1076 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 623 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1456 160
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 876 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 549 16
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 804 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 606 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 744 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 744 25
set_location Controler_0/ADI_SPI_0/data_counter[3] 892 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 547 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0 1051 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[4] 1213 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 775 58
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3] 799 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[4] 1217 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 422 33
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[3] 991 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1194 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[7] 1004 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2054 37
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.3.un44_input_k_array 1095 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_4_9_sn_m12_0_a3 856 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 529 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[7] 897 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[3] 1195 105
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 871 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 518 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m49 1007 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[25] 440 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 605 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1138 88
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv[3] 981 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 777 61
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_i_a3_4[3] 959 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 852 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[1] 625 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 720 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 375 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 972 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_0 835 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_6_9_sn_m6_3 1096 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 560 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[3] 953 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[1] 1169 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 510 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[2] 939 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1_RNI3IVB2 910 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[3] 967 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[7] 932 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[30] 654 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[6] 1220 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 871 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[6] 947 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 620 22
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[9] 837 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1976 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 606 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 784 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 607 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[3] 1200 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1095 184
set_location Controler_0/Command_Decoder_0/counter[5] 701 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1046 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1234 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 827 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 937 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[0] 1208 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 599 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1142 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 512 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[4] 1055 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[2] 915 90
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 727 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 431 36
set_location Controler_0/ADI_SPI_0/data_counter[7] 896 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[2] 1132 108
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 754 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 409 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 533 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 609 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 938 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 554 30
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[4] 1053 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m68 1193 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[5] 867 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[7] 1068 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[6] 932 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1182 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[5] 1107 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 557 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 556 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 386 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 569 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 400 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite_50_0_0_i_i[0] 1068 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[5] 1128 109
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/un1_state_reg_4_i_i_0_0_a2_1 1066 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[7] 1077 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 425 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[1] 1178 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 571 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[1] 873 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 558 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 595 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 1028 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1100 186
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1 1056 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 777 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[7] 1074 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 385 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 641 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1161 183
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 423 57
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 913 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 269 30
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 746 37
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_cZ[3] 1020 99
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 774 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[5] 485 7
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 745 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[1] 1163 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 609 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 468 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0_o2_0[4] 834 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 343 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[4] 1097 112
set_location Controler_0/Command_Decoder_0/counter[4] 700 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1694 151
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 767 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[7] 1195 102
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 277 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[4] 1042 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1199 309
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 320 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.0.un32_input_k_array_1_1 1110 78
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 429 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1170 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[0] 900 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1063 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[0] 1209 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 522 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 678 19
set_location Controler_0/ADI_SPI_1/counter[1] 901 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 869 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 605 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 467 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1102 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 408 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m0[4] 906 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[3] 904 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 398 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 1144 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1213 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 830 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[0] 936 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 434 21
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[4] 993 111
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 889 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[2] 838 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[6] 1113 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 672 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9[3] 866 84
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 614 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1.N_341_i_i 835 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 539 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 536 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 861 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 590 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 869 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1219 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 530 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1078 184
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_RNIA9CC1 1086 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.3.un44_input_k_array_1 1120 84
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[13] 833 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[5] 879 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 943 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1220 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 780 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 447 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 572 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 398 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 973 82
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 469 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 403 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 428 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[6] 1138 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1578 151
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 628 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 668 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1717 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 608 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_10_1_sqmuxa_0_a3 1083 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 649 16
set_location Controler_0/ADI_SPI_0/addr_counter[2] 915 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 1015 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 498 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[2] 1024 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 751 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 366 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 426 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 547 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 665 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[4] 1076 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[12] 248 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 899 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 414 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 485 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 1043 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[7] 895 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1275 207
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 688 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 708 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1174 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 757 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2117 333
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 609 61
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1208 199
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.3.un44_input_k_array_1_1 1100 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1451 171
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[6] 1052 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 656 55
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[14] 823 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 491 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1689 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 773 36
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 765 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[7] 941 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1039 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 764 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1620 151
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/m62_fast 1020 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 671 48
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 616 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 908 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1231 193
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 789 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[5] 1076 78
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 853 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 798 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 438 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 452 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[6] 891 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 558 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[7] 1124 105
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 596 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[0] 1192 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[0] 1234 99
set_location Controler_0/ADI_SPI_1/data_counter[19] 932 37
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[12] 829 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 478 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[1] 970 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[0] 1073 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 614 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg[1] 1064 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 561 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0] 800 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[0] 1040 75
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 742 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[4] 889 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1398 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[3] 1202 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1455 199
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 391 55
set_location Controler_0/gpio_controler_0/read_data_frame[12] 861 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[2] 912 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 492 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[2] 949 112
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 926 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 630 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[5] 1103 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_0 487 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 402 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[6] 935 69
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[10] 526 18
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 470 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 816 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame[2] 1033 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[6] 1206 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 751 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[0] 1057 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 629 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[2] 1008 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 420 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1890 363
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[3] 1026 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 690 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1458 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[1] 957 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[4] 1191 118
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1166 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 913 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 570 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 495 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 391 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 637 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[7] 1190 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 573 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 802 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 1085 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[2] 876 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[7] 1082 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 398 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 600 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 643 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 413 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[6] 924 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[3] 1110 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 805 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[1] 1122 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[5] 1112 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 628 15
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 747 37
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 877 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1571 115
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1232 186
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 884 33
set_location Controler_0/Command_Decoder_0/counter[18] 714 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 570 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 465 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 531 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[2] 946 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 552 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 450 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1098 186
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 777 28
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 935 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 451 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 889 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[0] 1120 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[4] 1077 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 460 36
set_location Controler_0/gpio_controler_0/un40_write_signal 842 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 374 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[7] 992 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[0] 1177 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[1] 1169 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1678 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 647 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[0] 1223 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m18 1027 114
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 1207 192
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[6] 994 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIC0GI 1034 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 749 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 566 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 770 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 318 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 590 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m83 853 84
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 820 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 482 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 399 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1003 64
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13] 859 21
set_location Controler_0/Answer_Encoder_0/state_reg[4] 712 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 910 49
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 711 27
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 731 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 530 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 436 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 449 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0 889 45
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 782 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1620 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1304 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 775 196
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 771 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 531 45
set_location Controler_0/gpio_controler_0/un11_read_signal_4 845 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1322 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 421 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[20] 524 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1626 198
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[3] 1040 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[6] 1125 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 425 228
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite[2] 1027 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 531 9
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1195 172
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[4] 516 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2] 942 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 762 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[1] 1016 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1313 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2073 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 1068 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 565 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2045 37
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 527 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 633 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 458 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1217 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1204 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 918 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 772 60
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 914 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 766 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv[0] 993 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 384 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 591 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 774 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1455 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 555 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 421 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[5] 918 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1158 183
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 519 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1210 157
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 606 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 740 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 419 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 717 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 555 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 615 21
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 442 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 415 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1180 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1431 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1246 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 538 25
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 770 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[5] 1241 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 776 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 673 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[3] 1138 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 536 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[3] 1043 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 431 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 756 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 392 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 932 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_c1 435 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[7] 897 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 333 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 327 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 796 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv[1] 1094 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 397 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 736 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[6] 1114 111
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[7] 987 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 398 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 523 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[2] 876 87
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[17] 857 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 626 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 383 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 801 27
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 474 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a3 1087 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 600 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 519 43
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1302 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1242 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[5] 894 97
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 912 30
set_location Controler_0/ADI_SPI_1/addr_counter[21] 970 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 756 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m18_e_0_o2_0 1064 108
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[13] 854 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1141 217
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 758 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 502 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 674 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 542 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 596 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 443 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 635 25
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 879 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 456 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 409 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1221 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 616 25
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 747 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 794 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9s2 1025 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv[2] 1037 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1158 202
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv[1] 996 102
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 826 42
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_fast[6] 1112 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m98 847 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 602 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 375 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_R[1] 1008 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[7] 1061 118
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[1] 1022 103
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/DataBytesInLastIlasFrame_RNO[3] 1150 87
set_location Controler_0/ADI_SPI_0/data_counter[2] 891 28
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 742 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 875 49
set_location Controler_0/gpio_controler_0/Outputs_8[7] 816 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 402 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 745 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 588 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 882 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1206 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 616 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 536 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[0] 878 90
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[5] 825 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1247 157
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 555 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite[2] 863 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[0] 923 82
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2_0_0[1] 1275 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m6_e_3 856 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 669 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 769 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 624 16
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[5] 1008 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 768 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 549 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 557 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 548 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 602 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 480 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[6] 1181 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[2] 1020 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 934 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 241 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 574 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 942 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 569 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 881 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 741 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 761 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 754 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 878 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 599 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[3] 921 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[4] 1214 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 927 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[1] 1130 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 624 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 665 228
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI98SN[1] 1021 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1220 145
set_location Controler_0/Answer_Encoder_0/state_reg[2] 708 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 566 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 594 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1223 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[6] 946 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[0] 942 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[1] 1014 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 409 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 841 22
set_location Controler_0/ADI_SPI_1/counter[5] 905 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 511 19
set_location Controler_0/ADI_SPI_1/addr_counter[14] 963 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[6] 1012 73
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 528 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[19] 499 7
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 776 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 787 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[11] 635 34
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 622 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_0_sqmuxa_1 1117 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1497 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 425 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[2] 1022 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[7] 895 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 438 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[4] 549 58
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 777 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[0] 1024 100
set_location Controler_0/ADI_SPI_0/state_reg[3] 887 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1867 234
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 533 37
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 761 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 378 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[1] 1180 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_23_1_sqmuxa_3_1_a3 932 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[3] 1139 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1670 171
set_location Controler_0/gpio_controler_0/Outputs_8[3] 844 27
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 806 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a3 1118 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 602 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 866 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 513 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1024 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 405 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 387 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1549 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 477 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 420 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1646 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 530 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1211 201
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 767 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 477 21
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1205 171
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/OrComparatorData_R_i_0_o2_RNIFQ2H 1057 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 624 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 894 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 491 19
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[3] 483 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[4] 1185 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[28] 508 7
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 595 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 501 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1220 175
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[13] 839 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 574 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 470 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 468 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[7] 1036 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 404 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1305 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 390 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 672 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m81 838 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[0] 986 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m31_1_0 1039 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[5] 1195 99
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 770 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_0_1 836 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 322 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 1213 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 455 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 390 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[2] 1195 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast_RNO[7] 347 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 924 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 416 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[1] 1109 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[5] 1164 112
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 781 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1406 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 685 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 881 34
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 761 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1217 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1954 234
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1210 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 502 43
set_location Controler_0/gpio_controler_0/Counter_PULSE[22] 863 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[5] 965 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 374 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 896 57
set_location Controler_0/gpio_controler_0/Outputs[5] 834 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 486 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 656 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1220 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_K[2] 1101 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1222 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1130 198
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1226 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_16_9_sn_m12_0_a3 1086 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 408 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 346 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[4] 1054 114
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv_RNIU4184[0] 1009 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 371 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 417 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 923 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1167 88
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_RNO[3] 983 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[4] 1161 99
set_location Controler_0/Reset_Controler_0/state_reg[5] 752 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 609 19
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[16] 856 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_1_sqmuxa_3_2_RNIATLL 887 69
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg[0] 1059 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[2] 1132 102
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 893 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[5] 629 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 492 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[1] 1082 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 888 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 853 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[3] 967 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 424 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[5] 864 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 986 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[0] 1081 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 524 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 489 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 590 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[22] 464 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 684 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 1020 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1473 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1453 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 928 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 811 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 882 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 549 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 497 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 533 42
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 815 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3HD32 482 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 756 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 552 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_342_i_i 1065 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 349 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 467 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 817 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 513 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 1203 192
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_1 1060 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 438 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 549 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1380 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 433 27
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[7] 847 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 692 189
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_5 733 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 895 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[7] 1186 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 355 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[1] 894 81
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 635 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 463 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 788 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[6] 962 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 691 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 385 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 508 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 826 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 865 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1121 76
set_location Controler_0/gpio_controler_0/Outputs_8_2[6] 819 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 593 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 667 28
set_location I_1/U0_RGB1 577 39
set_location Controler_0/Command_Decoder_0/counter[10] 706 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 680 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 614 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 362 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 560 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1038 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 929 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 919 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1093 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a2 848 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[5] 1164 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 795 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1235 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 530 19
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 767 34
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO 875 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 493 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 529 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 558 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 1087 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1562 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 686 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 745 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 524 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1424 348
set_location Communication_0/Communication_Controler_0/communication_vote_vector6 610 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 523 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 567 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 608 51
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 795 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[5] 883 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[5] 1110 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 532 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 347 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1423 348
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 720 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNI3ERE[0] 1004 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 453 63
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 561 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 468 19
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 800 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 648 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 419 19
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 800 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 573 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1574 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 492 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 397 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1040 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1576 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 510 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[5] 1166 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 439 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1935 207
set_location I_1_CLK_GATING_AND2 803 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 749 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1566 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[7] 971 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 896 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[5] 1104 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 564 9
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 746 24
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 747 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3 1070 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 597 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 657 19
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 796 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 829 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 537 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 1077 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 744 61
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 608 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[4] 1053 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[0] 494 22
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 802 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 863 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 386 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 603 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1078 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 460 63
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 524 36
set_location Controler_0/gpio_controler_0/Outputs_8_2[7] 817 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 569 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 428 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 832 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 386 24
set_location Communication_0/Communication_Controler_0/state_reg[5] 826 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 344 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 571 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 474 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 666 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 485 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 476 18
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u 600 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1462 175
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[0] 786 42
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 758 33
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 858 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 550 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[2] 1114 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1242 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 466 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 886 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 635 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1139 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 560 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1200 192
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[4] 1068 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 409 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[7] 1200 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[7] 1056 112
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1231 186
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[1] 1235 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 564 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 493 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 810 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[6] 1117 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 613 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 848 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 242 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1130 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 546 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 914 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[7] 1007 112
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 794 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 462 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 421 45
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[1] 1011 97
set_location Controler_0/gpio_controler_0/Outputs[0] 851 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1189 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 646 55
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_10 830 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 435 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 386 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[1] 1222 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 744 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 467 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[5] 1110 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 434 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 680 96
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[7] 777 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 414 60
set_location Controler_0/Command_Decoder_0/state_reg_ns_0[6] 726 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 541 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 537 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[2] 1158 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 381 57
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 685 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIJRAV 1347 126
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1178 174
set_location Controler_0/ADI_SPI_1/addr_counter[25] 974 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_0_1 1048 105
set_location Communication_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 572 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv_0[7] 1114 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[5] 943 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 408 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[5] 1131 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 387 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1314 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[2] 1124 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 245 34
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4] 796 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1458 175
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[5] 1054 100
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 720 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a3 1073 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1188 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2000 69
set_location Controler_0/ADI_SPI_1/data_counter[20] 933 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[6] 1073 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1495 351
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 788 28
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[30] 870 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 516 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 659 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m75 851 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[4] 1017 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 766 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 744 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[5] 952 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 732 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[5] 1228 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[5] 1010 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[5] 880 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 1559 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10] 835 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_0_a3 906 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 418 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 399 22
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 416 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[2] 938 69
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1173 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 411 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1239 306
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 402 21
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 778 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 753 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1232 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[4] 1068 112
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1282 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1035 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 794 61
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 895 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 656 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 777 195
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_m2_RNIDCA25_0[6] 1012 105
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 739 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1206 72
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 877 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1083 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[1] 1227 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 433 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 591 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[1] 1171 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_0_1[2] 837 84
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 283 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1232 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 734 57
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv[6] 1089 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 926 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 766 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 784 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_22_0_a3_1 1100 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1327 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 688 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 575 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[7] 1196 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[0] 1244 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 614 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 686 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1237 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1073 255
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m39 1196 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[2] 890 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[3] 1199 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1092 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 658 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1345 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 539 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 557 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 424 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 547 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[7] 916 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 1271 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 536 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 946 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 379 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 331 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 813 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[4] 1048 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 525 49
set_location Controler_0/Reset_Controler_0/state_reg[4] 751 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[6] 1014 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_341_i_i 1061 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 245 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 411 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_22_1_sqmuxa_1_0_a3 1093 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 601 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[1] 1128 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNI0R6C_0 859 72
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1218 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Write_Enable_1 1016 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 595 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 539 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter 982 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[2] 836 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[2] 1214 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 527 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m78 839 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 597 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[7] 915 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 893 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[2] 973 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 555 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 943 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[7] 904 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_3[0] 1026 115
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 812 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 720 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[3] 1183 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 543 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n2 547 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 687 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 570 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_3[3] 985 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 685 189
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 741 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0_1[2] 1040 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 572 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[7] 889 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 498 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a2 1059 105
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 825 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_0_a3 1084 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 420 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 554 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 671 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 722 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 574 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1047 118
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite_RNO[2] 1027 108
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 773 30
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 759 22
set_location Controler_0/ADI_SPI_0/addr_counter[24] 937 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 1069 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 630 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 350 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 536 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 611 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_14_1_sqmuxa_0_a3 1069 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 371 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1231 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 868 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 1110 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 545 43
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 893 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 543 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 421 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 514 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[0] 1033 75
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 718 19
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 795 73
set_location Controler_0/gpio_controler_0/un3_write_signal_1 841 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 608 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 687 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 573 18
set_location Controler_0/gpio_controler_0/Outputs_8_2[10] 850 27
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 790 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1323 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 548 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 793 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1073 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 624 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 977 157
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 579 367
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 440 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 467 48
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_DELAY 7 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 498 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0 1094 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 650 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[3] 993 103
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 586 286
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 728 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7[7] 975 73
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[4] 787 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1489 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 409 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNI0QDA1 457 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1006 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 613 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1455 189
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 914 33
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 728 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 417 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 568 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[5] 1064 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 397 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 505 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m72 902 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 726 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a3 1108 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[3] 885 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 517 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1430 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1253 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[4] 1142 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 500 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 659 28
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 586 313
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 570 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 451 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 361 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 486 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[3] 963 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1041 154
set_location Controler_0/gpio_controler_0/Outputs[10] 848 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 901 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 735 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[1] 1085 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1171 198
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 765 15
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 495 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1438 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1207 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[4] 433 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 891 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1360 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[1] 1081 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 474 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 536 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 853 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[22] 516 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 463 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 537 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1457 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 867 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 554 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a2 1071 99
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 874 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 510 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[5] 990 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 389 61
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 737 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 910 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1356 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1392 172
set_location Controler_0/gpio_controler_0/Outputs[1] 858 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1688 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[6] 1154 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 637 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1093 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1204 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2_2 862 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m136 1189 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 429 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 481 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 546 58
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 576 366
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 590 33
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 814 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_2 1096 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1097 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 361 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[4] 1186 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 568 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1] 828 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 1076 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0 850 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 537 25
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 809 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[3] 1083 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 625 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 637 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[3] 627 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[4] 1082 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 614 15
set_location Controler_0/ADI_SPI_1/data_counter[10] 923 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1_2[3] 1122 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[4] 909 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 971 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1[1] 1226 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 410 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 542 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[5] 1108 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m0s2 935 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m103 822 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[3] 1112 117
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 882 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 444 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[3] 1170 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[7] 965 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1115 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 874 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 317 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 539 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 471 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 456 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1440 183
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_3 792 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 561 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[4] 1181 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1240 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 458 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1708 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[1] 1074 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 654 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 566 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[1] 964 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[7] 898 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 347 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 547 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 621 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 1581 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3_0 1072 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 330 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 561 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 357 34
set_location Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0] 714 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 471 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[2] 1136 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 474 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[3] 1207 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a2 821 81
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1154 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[5] 895 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[2] 1105 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0_RNI7OU61 1020 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 769 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 889 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv_0[5] 978 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 516 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1172 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 909 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 643 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 452 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[6] 1135 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[16] 563 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 426 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1223 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[7] 1090 85
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 794 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[3] 1194 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[1] 1134 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 452 25
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 923 33
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 807 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a3 902 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1253 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2041 315
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 1662 189
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 417 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 408 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1[0] 975 97
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 834 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_4_0_.m30_i_0_0_0_a2 1009 102
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1169 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 471 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 536 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 1054 73
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 603 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 1008 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 761 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 765 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 432 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 402 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_13_0_a3_1_RNIHCH72 896 78
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_A[3] 1095 85
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 446 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 654 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 417 63
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 731 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_a2 422 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9s2 1099 102
set_location Controler_0/gpio_controler_0/PULSE_MASK[3] 845 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 566 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 506 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 405 42
set_location Controler_0/Command_Decoder_0/decode_vector[4] 741 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[7] 1195 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 566 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[18] 253 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 686 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[0] 869 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 657 49
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 860 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[1] 1023 103
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 823 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 556 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1237 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_i_2[1] 823 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 601 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1171 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 818 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 899 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1150 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 425 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 616 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 322 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 256 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[5] 1080 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[4] 1048 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 884 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 621 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un36_write_enable_0_1.SUM_0[4] 844 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 524 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 619 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r4_0_a2 1440 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1555 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1622 159
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_ilas_enable_2_i_m2[0] 1007 99
set_location Controler_0/ADI_SPI_1/addr_counter[19] 968 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 407 34
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 734 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 644 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[3] 1077 117
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 721 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 558 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[5] 1131 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[4] 1043 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 445 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 373 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 482 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[6] 1125 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 497 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 703 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 612 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[0] 1192 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1442 187
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 498 9
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 474 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[26] 247 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[4] 905 72
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[12] 859 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[4] 1078 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 573 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[3] 1134 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 634 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 375 28
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 756 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 813 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 535 10
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[7] 816 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[2] 948 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 563 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[1] 1025 82
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 797 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 818 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1421 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 655 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 499 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[6] 1013 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 488 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2040 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1551 115
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.0.un14_ilasrawcounter 1119 78
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 805 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_0_a4_4 968 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[4] 1139 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1628 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 428 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[6] 1135 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[3] 1132 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1563 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 430 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[4] 920 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1217 298
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[7] 1003 109
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv[2] 1119 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[4] 1036 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[7] 1150 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1170 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 446 45
set_location Controler_0/Reset_Controler_0/state_reg[3] 744 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 912 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1449 183
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1010 64
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/m57_fast 1029 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 637 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 761 57
set_location Controler_0/gpio_controler_0/un8_write_signal_1 843 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[3] 1083 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 604 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 547 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 408 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 933 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 594 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 389 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 414 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 572 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 619 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[6] 1189 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 846 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 745 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 734 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 929 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[6] 1013 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[2] 882 78
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 877 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg[4] 1098 88
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 564 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a3_2 840 78
set_location Controler_0/gpio_controler_0/Counter_PULSE[2] 843 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 774 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 533 60
set_location Controler_0/ADI_SPI_0/data_counter[1] 890 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0_0 1059 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 571 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1145 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 486 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[5] 1198 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2042 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 431 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1455 150
set_location Controler_0/gpio_controler_0/un23_read_signal 807 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 628 52
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 415 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 533 21
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[8] 862 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[1] 1108 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 547 45
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 420 63
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_6_4_fast[6] 1103 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 562 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv_cZ[5] 1081 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite_RNO[3] 1074 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[27] 408 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[5] 965 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1726 100
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 869 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 832 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[2] 940 72
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[2] 1047 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI70JS[9] 888 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 489 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1276 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[4] 1211 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 672 22
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 764 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 367 25
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1230 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m70 991 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 423 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[5] 1021 81
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 721 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg[4] 1025 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 570 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[7] 996 72
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_2 1029 102
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 755 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[2] 938 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 434 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 456 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 744 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 561 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9s2 1114 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 930 33
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 801 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1454 189
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 631 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1647 223
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[1] 1113 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[7] 1204 99
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 593 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 532 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1178 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_2[2] 972 97
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[5] 821 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[2] 968 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 918 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 895 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1349 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 428 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_R[3] 1094 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 1259 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 482 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 901 99
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 932 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1556 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1202 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0s2 1121 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[0] 870 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[3] 995 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 468 16
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1151 193
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 765 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1553 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1496 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 995 85
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 770 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1691 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 370 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 588 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[12] 853 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 562 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[5] 1001 100
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_i_0 876 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 397 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 569 36
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 763 21
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 844 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1101 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 769 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 385 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[11] 743 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1208 174
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 738 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 800 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1644 222
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 623 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 450 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 483 18
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 902 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1707 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1655 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 370 34
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 719 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[7] 967 75
set_location Controler_0/ADI_SPI_0/data_counter[6] 895 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1685 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 756 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 354 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 566 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[0] 1041 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 618 43
set_location Controler_0/ADI_SPI_0/counter_3[4] 892 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1623 186
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[10] 776 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[4] 1084 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[1] 1012 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_0[0] 853 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 936 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 656 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 472 10
set_location Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_i 845 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 452 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1075 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1155 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 483 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 528 37
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_4_0_.N_451_i 1018 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1233 211
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[6] 989 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_a2_0 829 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[1] 1095 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[4] 1037 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[0] 1195 111
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 767 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 740 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 780 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 883 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 449 48
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1151 202
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 764 18
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[2] 804 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 972 82
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 455 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_3[1] 1116 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 392 19
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 810 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 714 15
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1157 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1577 151
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_K.1.un20_input_k_array_2 1076 87
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite_RNO[1] 1023 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[21] 492 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 650 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[1] 872 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1238 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 880 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 572 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 570 58
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 708 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 550 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_4 869 72
set_location I_2 1154 162
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[0] 930 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 395 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 336 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 736 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_1_2 843 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1651 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 415 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 1217 297
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 436 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 1256 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 850 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 497 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[2] 980 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 790 24
set_location Controler_0/gpio_controler_0/Outputs[2] 830 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1483 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 398 48
set_location Controler_0/Answer_Encoder_0/periph_data_7[4] 833 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 608 18
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 869 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 820 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 378 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[15] 495 7
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[28] 249 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[29] 497 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 504 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 918 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 648 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1264 151
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.0.OutputK_23_m[0] 998 102
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1169 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[4] 877 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a3 887 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 413 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[3] 911 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1101 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1204 157
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 447 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 599 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1563 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 409 43
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[4] 1013 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 531 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9 738 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1364 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 985 64
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[3] 999 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 422 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1238 181
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 397 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 569 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 399 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 366 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[0] 939 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 481 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1460 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 896 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1347 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 475 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1164 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1221 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 367 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 541 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_1_i_o3_RNIO0OO 863 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1005 64
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_4_4_fast[6] 1049 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 445 21
set_location Controler_0/gpio_controler_0/Outputs_8[15] 858 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_1_1_sqmuxa_0_a3 1106 99
set_location Controler_0/gpio_controler_0/Outputs[6] 820 28
set_location Controler_0/gpio_controler_0/Outputs_8_2[9] 829 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 562 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 920 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[23] 499 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1072 129
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_2[1] 1043 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 556 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[1] 1276 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[1] 1036 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[0] 1116 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[6] 1138 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[5] 1053 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 570 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a3 1083 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1172 198
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 611 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 404 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 680 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[7] 1026 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1448 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[4] 1070 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[4] 960 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[5] 1073 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 382 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[3] 1130 112
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 808 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/DataBytesInLastIlasFrame[1] 1132 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 500 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 907 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_0[4] 832 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[2] 1063 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 416 34
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[0] 695 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 791 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[2] 895 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 532 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[1] 1132 111
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 896 34
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 826 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1461 190
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1203 181
set_location Controler_0/ADI_SPI_1/addr_counter[28] 977 34
set_location Communication_0/Communication_Controler_0/state_reg[0] 822 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 411 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[4] 1188 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 636 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[2] 1071 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 796 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[7] 1081 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 702 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1458 160
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 920 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 971 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_1[6] 1214 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 673 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[2] 876 79
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 666 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 464 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1168 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 652 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[2] 1080 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0_0 847 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[3] 1035 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[5] 1027 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 431 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[4] 1130 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 464 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[0] 1119 99
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 800 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 549 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[27] 558 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 388 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 394 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 524 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 504 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 468 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1573 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_1[3] 833 79
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[3] 1051 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1216 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 514 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9s2 1093 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 437 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 450 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[0] 937 64
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid 256 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 562 42
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[3] 837 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 547 54
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 593 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[0] 1117 105
set_location Controler_0/Command_Decoder_0/counter[11] 707 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 549 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 543 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[2] 1143 108
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 791 22
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 799 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 506 45
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1207 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[6] 1002 72
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 721 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 664 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1336 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 385 55
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1165 208
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[6] 972 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13 741 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 686 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[0] 1070 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1218 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[2] 1136 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 560 51
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/op_ge.un1_fsm_timerlto4 950 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[5] 873 78
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 597 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 603 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 699 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[0] 1203 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 547 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[7] 1056 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 473 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[6] 1228 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 1085 102
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[9] 1006 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 775 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 548 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1064 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 396 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 572 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1216 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_0[4] 1038 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1451 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 683 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 917 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 514 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[3] 1021 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[5] 1152 84
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_state_reg_5_0_a3 346 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 765 61
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1211 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1350 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 532 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[4] 1123 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[1] 1127 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[2] 920 90
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1195 174
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1272 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 520 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 542 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[5] 894 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 385 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 386 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 508 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1069 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 452 61
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[0] 1129 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 538 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[4] 1139 100
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 819 31
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 741 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1578 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 522 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[3] 1133 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1721 100
set_location Controler_0/gpio_controler_0/Outputs[8] 861 28
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 747 34
set_location I_2_CLK_GATING_AND2 208 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 643 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 402 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1458 159
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[0] 984 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3_0 834 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 506 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 983 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0 834 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[0] 970 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1216 297
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 501 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1095 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[4] 895 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[7] 894 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1209 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 763 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2239 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 530 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 554 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 748 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 483 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 782 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_16_9_sn_m12_0_a3 831 81
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 446 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m101 1022 114
set_location Controler_0/ADI_SPI_1/data_counter[24] 937 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 406 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 473 19
set_location Controler_0/gpio_controler_0/PULSE_MASK[15] 863 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[12] 769 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 1075 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 365 43
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 783 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_2[1] 1144 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[3] 866 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 403 34
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 709 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 761 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 342 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1589 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 349 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 469 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[5] 961 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 665 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 402 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 424 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[5] 1225 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 597 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 909 55
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg[2] 1101 88
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Last_ILAS_Seq_RNIQB1M 1020 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[2] 884 79
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[18] 858 19
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1296 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1177 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 505 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[0] 1085 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1303 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1087 153
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1176 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 405 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1478 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 867 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 351 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO[7] 344 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 919 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1080 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[1] 1209 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 500 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1088 160
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 898 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[7] 964 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 559 55
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1231 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1228 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[2] 1226 97
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[5] 809 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 668 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 1242 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5] 843 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 530 15
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1210 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 355 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1308 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 558 49
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 769 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 605 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 499 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1240 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1_1 839 78
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[6] 1109 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1239 157
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[7] 999 112
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 801 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 421 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 462 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNI5CGG_1 942 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 413 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_fast[1] 339 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[5] 959 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[33] 475 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[7] 894 90
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.2.un40_input_k_array_1_0 1093 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 270 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv_cZ[2] 1096 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[5] 916 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 479 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 569 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[4] 910 81
set_location Controler_0/gpio_controler_0/PULSE_MASK[8] 863 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[6] 950 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 386 28
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 911 31
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/un1_state_reg_4_i_i_0_0_1 1059 96
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2 798 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 590 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 1047 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 436 64
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_K[1] 1070 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 863 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[3] 1130 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[3] 1097 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[2] 1109 117
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 762 21
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 811 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[2] 1091 117
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 557 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[3] 944 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_0_0 1069 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 523 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[4] 983 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1393 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[4] 1068 115
set_location Controler_0/ADI_SPI_0/sdio_cl 884 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 631 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 574 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 869 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 543 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[7] 1150 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 557 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 395 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 941 61
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 773 24
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1291 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[0] 1165 108
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un35_test_data_1_CO2 1111 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 761 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 658 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 506 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1452 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 646 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 725 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[5] 1230 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 589 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[4] 909 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a2 824 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[6] 1146 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 361 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 1216 298
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 545 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1099 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1166 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[0] 922 75
set_location Controler_0/Command_Decoder_0/decode_vector[6] 734 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 883 33
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 740 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 771 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1203 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 788 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 559 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[7] 1119 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 423 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[2] 1253 109
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1200 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9s2 855 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 733 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1267 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1096 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[5] 1059 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1725 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1214 145
set_location Controler_0/Answer_Encoder_0/state_reg[3] 710 28
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1198 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[0] 1016 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_15_1_sqmuxa_0_a3 905 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 908 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[7] 1161 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 363 24
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 761 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 531 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 528 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 814 16
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 931 33
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 519 36
set_location Controler_0/gpio_controler_0/un11_read_signal_0 806 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[2] 1224 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1306 211
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 803 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[4] 902 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 749 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 878 34
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[8] 1005 97
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[1] 832 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[7] 1123 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 678 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 431 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout 490 42
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 921 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 611 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 503 15
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 497 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 911 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un36_write_enable_0_1.SUM_0_m3[3] 840 87
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_3 1084 84
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_cZ[4] 1028 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 746 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 575 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_1[6] 1075 114
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1275 190
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1216 195
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 524 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 660 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 892 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[4] 1179 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0[3] 1030 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 250 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1565 160
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[9] 775 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 318 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_0[0] 1042 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_1_2 1058 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[2] 886 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1329 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 906 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1459 174
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 418 55
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 431 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[1] 1235 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 317 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 987 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 491 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 459 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 1066 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 684 27
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 899 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 601 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_2_0_iv[6] 1094 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[6] 915 69
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 915 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/IlasRawCounter_0_0_sqmuxa 1126 78
set_location Controler_0/ADI_SPI_1/data_counter[27] 940 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 399 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1352 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[0] 860 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[6] 1094 111
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 784 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 754 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 847 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[4] 1130 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 876 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 834 16
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1292 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 404 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[6] 1010 69
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_0_0_0_0_o2_1[3] 1014 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 653 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 532 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[0] 1191 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 741 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1453 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 433 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1682 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_11_1_sqmuxa_1_i_0 1108 96
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1197 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 462 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 629 30
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 843 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[7] 1104 100
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1219 201
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 807 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1163 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1400 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1184 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[3] 1029 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 404 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1054 123
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[4] 1192 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 412 43
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 764 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1193 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1211 73
set_location Controler_0/ADI_SPI_1/data_counter[26] 939 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[6] 1071 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 745 45
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNO[0] 564 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1603 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[3] 907 73
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[7] 1035 103
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 1221 174
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 414 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1554 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 897 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1 1107 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 673 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1164 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 432 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[2] 898 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 904 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 1074 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1621 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 259 28
set_location Controler_0/ADI_SPI_0/counter[8] 896 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 619 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 471 28
set_location Controler_0/gpio_controler_0/Outputs_8[10] 841 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1227 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[0] 903 75
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 555 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 984 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 439 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[7] 1093 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1339 124
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1163 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[5] 1006 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 1083 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 895 49
set_location Controler_0/gpio_controler_0/Counter_PULSE[1] 842 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 970 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[5] 971 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNITRS11[13] 909 60
set_location Controler_0/ADI_SPI_0/addr_counter[13] 926 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[1] 905 87
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 574 57
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 785 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 921 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 687 25
set_location Controler_0/ADI_SPI_1/data_counter[14] 927 37
set_location Controler_0/gpio_controler_0/PULSE_MASK[14] 827 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 607 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1658 183
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un55_test_data_1_CO2 1115 84
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1231 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 441 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 407 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 513 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 420 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 506 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1093 186
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 807 43
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1209 181
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 822 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNI5CGG_0 946 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1154 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 635 46
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[5] 1113 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 890 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 470 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 405 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[5] 1073 79
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 736 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 408 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[2] 1094 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[1] 1139 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 665 49
set_location Controler_0/Answer_Encoder_0/periph_data[10] 769 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[9] 850 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg[3] 1096 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 483 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 477 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 499 54
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 894 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[2] 1131 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[3] 914 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 349 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 314 37
set_location Controler_0/gpio_controler_0/PULSE_MASK[6] 821 28
set_location Controler_0/gpio_controler_0/Outputs[3] 844 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1216 201
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 786 49
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 818 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[15] 552 19
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1145 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 537 9
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 744 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 540 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[1] 544 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 461 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 616 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_A[2] 1103 79
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 882 27
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 886 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 533 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 526 25
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[3] 914 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 561 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1175 202
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[4] 1085 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[5] 1229 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 512 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1577 114
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1229 187
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 444 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 499 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[2] 1153 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 508 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[5] 1188 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 537 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1095 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 439 21
set_location Controler_0/Command_Decoder_0/decode_vector[1] 733 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 248 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[5] 1198 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1681 150
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_0_0_o2 1017 96
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNID56B[0] 1051 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[2] 886 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 569 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[2] 1090 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m41 983 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 667 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 737 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 487 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[1] 966 78
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 803 24
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[14] 815 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m0[6] 929 75
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg[3] 1061 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 611 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 519 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[4] 1160 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 550 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[7] 1080 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 621 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[2] 1174 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 885 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 781 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[4] 1223 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 537 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[1] 1281 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 388 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 426 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 1131 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 630 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1269 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1348 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 320 37
set_location Controler_0/ADI_SPI_0/data_counter[30] 919 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[0] 1187 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 575 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 435 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 527 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 885 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[0] 1147 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 479 28
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1148 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2070 342
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[2] 1234 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[0] 1089 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 566 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 733 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[6] 1146 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 392 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[7] 958 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1327 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1454 229
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_5 1114 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 524 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[7] 1213 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1715 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1648 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 427 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1209 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 646 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[6] 1198 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 441 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 397 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1491 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_26_1_sqmuxa_2_0_a3 1092 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 757 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 373 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3] 921 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 359 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[5] 522 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 458 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 747 60
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 772 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 350 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 445 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 512 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[20] 447 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 437 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[5] 1193 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 756 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 396 34
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 797 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[5] 1229 97
set_location Controler_0/Answer_Encoder_0/periph_data_7[5] 807 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 815 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 624 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 885 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[7] 1078 78
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1189 199
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 871 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 559 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 392 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 411 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 547 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 758 27
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2] 913 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 868 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 445 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 244 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[4] 1190 118
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_i_0_0_0_0_a2[0] 1025 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 793 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 559 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1460 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 768 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1571 288
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0 1047 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[7] 1048 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1241 150
set_location Controler_0/ADI_SPI_1/data_counter[17] 930 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[7] 1168 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[14] 254 30
set_location Communication_0/UART_Protocol_1/INV_0 424 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 673 22
set_location Controler_0/gpio_controler_0/Outputs_8_2[2] 830 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 641 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 558 22
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[4] 1107 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[0] 881 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1709 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 1096 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1049 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1408 172
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 1214 298
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 782 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 617 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 734 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1576 114
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[7] 824 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21[5] 1018 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 356 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 520 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[5] 952 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 483 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1211 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[3] 1043 103
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 743 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[2] 1128 96
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1198 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1248 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 432 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 696 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 760 43
set_location Controler_0/ADI_SPI_0/counter_3[0] 891 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 654 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 916 64
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_7_4_fast[6] 1109 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 627 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[0] 500 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 440 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 549 51
set_location Controler_0/ADI_SPI_1/data_counter[16] 929 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 910 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 566 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[5] 1024 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 337 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 879 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 566 10
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 521 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 620 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/m59_fast 1022 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1710 99
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 561 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 412 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 782 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 489 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0_1 843 84
set_location Communication_0/Communication_Controler_0/read_data_frame_5[2] 804 45
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 823 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[3] 1024 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1083 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 367 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[5] 896 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[3] 1104 102
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 815 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 575 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1573 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1595 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 429 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 343 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 987 33
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 771 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 563 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1044 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1208 156
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1200 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 746 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 878 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1165 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 540 30
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 792 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 476 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1581 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[5] 888 96
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_4[5] 1055 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 485 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[7] 1121 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 647 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 746 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_RNITP1L 1080 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 445 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 689 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 705 51
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 824 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 413 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_2[3] 1043 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 1112 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 598 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 541 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 620 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[28] 249 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 610 52
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 743 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[3] 976 69
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[9] 1005 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 729 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1999 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[3] 867 81
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_state_reg_1_0_0 975 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 361 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 684 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 575 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_Enable_Vector_1[3] 1064 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[2] 1034 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1097 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 628 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[2] 950 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 919 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 415 19
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1278 208
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 926 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 910 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 1178 115
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[1] 1140 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 489 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 674 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_2[4] 1099 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 401 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 426 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[3] 1106 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1102 187
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7_1 1159 84
set_location Controler_0/gpio_controler_0/un44_write_signal_0 845 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_15_1_sqmuxa_0_a2 872 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 773 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[2] 1143 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 447 58
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37 899 24
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 877 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[0] 1223 106
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1168 202
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 518 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 747 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 491 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 394 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 494 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 534 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[3] 1146 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1231 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1447 183
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[36] 559 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 773 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 556 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1237 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1164 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 556 43
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 741 27
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 852 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[7] 990 72
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[5] 1022 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[3] 941 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 639 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 610 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 741 16
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 874 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1490 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[6] 1125 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17[3] 922 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 599 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 878 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2[4] 975 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 878 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 679 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[0] 915 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 612 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 643 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1237 156
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5_1[7] 1002 105
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 732 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 488 61
set_location Controler_0/ADI_SPI_1/data_counter[4] 917 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 542 60
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/DataWrite[3] 1074 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0[4] 1063 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1434 175
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 766 31
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 792 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[6] 951 78
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 816 30
set_location Controler_0/Answer_Encoder_0/cmd_status_err 708 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 754 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 889 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[24] 648 34
set_location Controler_0/ADI_SPI_0/assert_data 865 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[1] 883 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_1[3] 1068 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[1] 1149 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 453 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 907 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[4] 1152 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0_1 842 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[5] 1019 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 487 24
set_location Controler_0/gpio_controler_0/Outputs_8_2[5] 831 27
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 495 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a3 1104 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[0] 934 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 560 42
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 871 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[7] 1118 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 494 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 529 19
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1229 190
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1173 198
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[4] 1090 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 411 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1455 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[1] 1107 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 498 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1140 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 571 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_1_0 854 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 398 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[0] 877 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 570 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 864 51
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[3] 990 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 1053 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 374 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 358 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 415 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 356 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 662 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 538 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[7] 1151 99
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_6 1096 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1170 198
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[4] 878 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4 618 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 589 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[5] 861 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 433 28
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 760 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 349 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m6_e_4 868 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[7] 1221 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 396 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 690 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1232 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1496 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 770 195
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 465 64
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1209 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 747 43
set_location Communication_0/Communication_Controler_0/state_reg[1] 816 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 515 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0s2 1107 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 619 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 598 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1397 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9s2 877 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 254 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1446 187
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 571 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0_0 1078 102
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[4] 1142 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 477 45
set_location Controler_0/Command_Decoder_0/state_reg[0] 719 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 690 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 637 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 387 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 743 61
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg[1] 1011 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 631 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[6] 1005 72
set_location Controler_0/gpio_controler_0/Outputs_8_2[8] 853 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1314 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1564 144
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 507 16
set_location Communication_0/Communication_Switch_0/DEST_2_Fifo_Empty 606 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 453 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1068 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[0] 1194 111
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1299 208
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 621 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 692 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_5[6] 1143 81
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 824 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 591 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n4 549 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 397 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 536 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 613 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 490 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 1079 73
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_RNO[4] 1012 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 626 21
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[0] 993 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1488 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1100 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1314 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_2 1045 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1234 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1090 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 874 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 456 43
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 839 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1205 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[2] 1011 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 500 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 477 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1068 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 402 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 759 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 416 19
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 897 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 374 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 445 45
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 853 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 514 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 623 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[6] 1044 114
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[0] 812 45
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 729 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 381 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 528 18
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 525 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 559 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m38 1195 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 1048 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 656 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 416 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 494 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 512 34
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1173 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 507 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 477 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 534 45
set_location Controler_0/ADI_SPI_1/state_reg[4] 923 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 435 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1094 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_1 1092 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[1] 1099 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 926 60
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 415 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1102 184
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/IlasSeqCount.un13_ilascountergolto7_4 1054 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 886 48
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 919 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 922 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 994 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 885 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 560 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 562 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[5] 912 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 272 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 529 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[2] 1171 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[1] 1167 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 573 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[1] 1021 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1218 156
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 815 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 778 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a2 1072 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 421 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 348 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 510 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[0] 1059 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 416 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 746 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1580 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 649 19
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1180 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[5] 946 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[3] 1138 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1333 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 762 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 463 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[3] 909 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18[3] 885 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 408 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2119 279
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27[3] 1041 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a3 1102 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 601 55
set_location Controler_0/ADI_SPI_1/addr_counter[11] 960 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[4] 1195 108
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 872 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[0] 1237 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 485 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m103 1040 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_2[0] 925 90
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1189 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 427 60
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 736 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[1] 438 58
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[4] 808 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 488 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[7] 1081 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 1528 145
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1204 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 669 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m87 853 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 841 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[1] 1235 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[16] 563 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 726 25
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_5_4_fast[6] 992 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 594 43
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2 884 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 612 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 613 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1309 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[1] 1220 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[1] 1006 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 386 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1626 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[3] 963 69
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 799 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1574 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 574 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[7] 1082 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 530 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[7] 961 76
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 878 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[5] 988 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[0] 986 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 630 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 455 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 879 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 810 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 566 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1561 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 411 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 528 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 593 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[2] 1108 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 880 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 348 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[0] 1100 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m55 909 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1241 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 430 60
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 622 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[24] 504 7
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[0] 1043 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1624 187
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 671 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[0] 930 72
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 799 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[3] 1005 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 740 19
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[6] 805 21
set_location Controler_0/ADI_SPI_1/data_counter[23] 936 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[0] 1088 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 882 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 313 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1254 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 456 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 554 54
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1211 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 542 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 518 43
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1295 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 467 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 414 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 482 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 767 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[7] 1006 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 387 28
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 889 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 390 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 525 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 591 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 570 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 881 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 913 58
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 802 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[6] 1014 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[0] 873 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1099 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 590 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1[4] 974 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[5] 1189 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[0] 1101 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 774 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[3] 1167 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 550 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 1196 207
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1206 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1275 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 875 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 439 9
set_location Controler_0/Command_Decoder_0/counter[7] 703 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 378 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 463 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 702 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 466 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1135 198
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 466 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 534 9
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/DataWrite_RNO[3] 1021 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 460 19
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[3] 1104 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 558 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[3] 1100 114
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIOMHS[2] 1007 108
set_location Controler_0/Command_Decoder_0/cmd_status_err 728 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 556 57
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 538 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[0] 881 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 688 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[7] 888 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_1[1] 1114 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[4] 965 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 436 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[5] 1039 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 506 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[1] 1006 69
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[26] 556 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 1151 115
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/m61_fast 1030 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1160 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 400 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[3] 921 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2 1089 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 552 45
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 413 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 413 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 451 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1204 192
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m2_e 1074 105
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[4] 820 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1515 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[7] 1211 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[5] 995 109
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 427 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 407 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 391 24
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 922 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 122 234
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1172 201
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 588 31
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 802 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 462 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1645 223
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 446 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_1[1] 1089 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1071 129
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 759 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m0s2 954 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[3] 1170 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 613 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[6] 893 84
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 759 15
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1207 202
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 758 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1234 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 474 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[0] 1088 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 814 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[1] 1060 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 627 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1070 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 854 48
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 766 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 519 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 496 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 367 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1697 54
set_location Communication_0/Communication_Switch_0/DEST_1_Fifo_Empty 607 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 677 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1047 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 789 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 880 52
set_location Controler_0/Answer_Encoder_0/periph_data[0] 792 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m57 908 96
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 798 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[2] 944 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1288 201
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 905 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[3] 1123 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 545 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 423 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[4] 1190 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 623 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 546 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 804 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 435 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv[4] 983 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[4] 1136 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 457 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 596 25
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 794 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 835 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 625 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[3] 959 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 894 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[0] 1221 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 776 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 540 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_2[1] 1129 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[7] 1196 102
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 291 9
set_location Controler_0/gpio_controler_0/un40_write_signal_0 840 24
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 956 36
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 890 30
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 843 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 654 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1661 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 758 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[0] 626 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 357 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv[1] 1117 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[3] 1192 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 592 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[3] 997 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 892 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 644 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28[3] 881 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[5] 522 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.2.un56_input_k_array 1097 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_1[1] 994 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 457 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 899 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 459 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1495 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 590 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1300 211
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 591 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1245 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 557 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 933 157
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 399 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 561 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 612 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 572 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 571 22
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 834 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 507 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m52 973 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 552 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputData_1_2_sqmuxa 1005 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[4] 1023 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 483 51
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 735 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[6] 1052 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1326 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 753 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 781 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[2] 1153 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 596 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_10_i_a3 844 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1221 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 438 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 413 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 871 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 763 30
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 750 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 462 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 621 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 542 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[5] 1056 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1968 63
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 540 54
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1209 199
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 806 43
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 852 45
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1196 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNI92Q41 1027 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 354 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 919 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[2] 947 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 757 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[6] 899 69
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array 1027 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 491 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 612 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 618 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 1177 201
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[0] 1063 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[2] 981 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[0] 1042 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1415 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1278 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 477 25
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[11] 774 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[7] 848 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_RNIVG1M[1] 1048 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[6] 1007 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 338 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 454 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[6] 1031 69
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 790 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 637 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 429 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1250 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1_2 1070 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 362 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[6] 1019 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0s2 1103 102
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 763 22
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 492 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[4] 953 109
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 742 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[7] 1088 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 366 24
set_location Controler_0/Reset_Controler_0/state_reg[0] 749 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[0] 897 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 413 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0_RNIIPTA2 1068 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 399 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[7] 932 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 384 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 357 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 655 22
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 365 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1203 144
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2[4] 816 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 445 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 424 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[2] 1224 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[4] 909 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[1] 1100 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 661 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1086 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 555 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 475 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[5] 971 69
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 581 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 875 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 523 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 629 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 480 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 906 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 439 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e_4 867 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 373 34
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[8] 821 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1573 114
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 793 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[7] 927 90
set_location Controler_0/ADI_SPI_1/addr_counter[30] 979 34
set_location Controler_0/ADI_SPI_1/data_counter[13] 926 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 489 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 393 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1069 129
set_location Controler_0/ADI_SPI_1/data_counter[9] 922 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[7] 891 96
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_A[1] 1069 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 674 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1224 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1202 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[1] 1186 105
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 871 34
set_location Controler_0/Command_Decoder_0/state_reg[5] 733 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 763 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1630 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[0] 1193 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[3] 1112 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[3] 996 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 426 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1452 190
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[4] 1050 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_2[6] 891 81
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_5[5] 985 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 507 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 535 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 867 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9_m1[5] 878 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_1[2] 949 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 635 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 473 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1008 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 530 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8[2] 881 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 555 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[1] 1020 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[5] 1229 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1219 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m0[7] 974 72
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 746 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 490 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 400 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 481 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 455 64
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/ComparatorData_K[0] 1112 79
set_location Controler_0/gpio_controler_0/Outputs_8_i_0[11] 834 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 534 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 562 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 914 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[3] 1056 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 520 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 411 16
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 822 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 174 15
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_RNO[1] 1097 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 538 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 553 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 691 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1038 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a2 822 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1176 196
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[3] 1112 103
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1234 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 560 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 750 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1230 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1173 88
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 742 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 670 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m80 833 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 2000 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 328 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 565 10
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[21] 501 7
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 811 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 428 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 474 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 604 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 389 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 546 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 653 19
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.3.un44_input_k_array_4 1116 84
set_location Controler_0/gpio_controler_0/Outputs_8[2] 828 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 1257 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[3] 874 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 590 31
set_location Controler_0/ADI_SPI_1/data_counter[3] 916 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[5] 922 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 551 16
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[13] 853 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 589 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[5] 1070 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[2] 877 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 565 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1553 115
set_location Controler_0/ADI_SPI_1/addr_counter[15] 964 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[1] 982 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[0] 953 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 809 342
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1078 183
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 851 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 387 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[3] 820 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[5] 1042 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0 841 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_2 1097 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1686 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 494 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9] 838 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[3] 1174 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 563 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1101 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_1 1082 99
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1185 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1100 183
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_cZ[5] 1040 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[1] 1282 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 531 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[7] 1215 109
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 995 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[2] 1114 117
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 771 30
set_location Controler_0/gpio_controler_0/Outputs_8[9] 838 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[3] 1111 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 372 25
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 772 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 729 21
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 805 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1582 115
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[1] 1010 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 598 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 548 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[7] 1056 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 426 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 555 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 609 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 525 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 512 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 404 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[6] 1191 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 560 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 838 16
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 840 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 604 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1680 150
set_location Controler_0/ADI_SPI_1/data_counter[7] 920 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 770 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[7] 823 18
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[4] 953 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[6] 1052 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 419 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 469 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[20] 524 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 551 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 487 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 933 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 611 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 612 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1264 150
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1161 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_2[4] 900 87
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 598 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1345 127
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[1] 1222 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 510 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[1] 1162 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1582 184
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 711 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 541 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 762 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 372 34
set_location Communication_0/Communication_Switch_0/DataFifo_RD_1_0 603 48
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1228 190
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[3] 782 42
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1208 193
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 787 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[6] 929 72
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[1] 1046 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 461 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNI80O81[9] 1003 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1099 186
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 407 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[6] 938 78
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1203 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1468 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[3] 885 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a3 1090 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 494 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9s2 882 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 539 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 617 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 619 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 588 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[5] 989 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[4] 982 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[7] 973 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[2] 1162 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM_i_1_1[1] 1034 114
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1149 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 518 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[7] 879 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 700 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[0] 1102 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_0_1 1067 105
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 787 30
set_location Controler_0/gpio_controler_0/Counter_PULSE[21] 862 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 496 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 431 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[2] 986 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[18] 496 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 446 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 538 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3[6] 956 76
set_location Controler_0/gpio_controler_0/Counter_PULSE[6] 847 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 597 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 483 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 479 22
set_location Controler_0/gpio_controler_0/Counter_PULSE[8] 849 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter 996 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[1] 918 69
set_location Controler_0/ADI_SPI_1/counter_3[4] 900 36
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1205 181
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1224 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 408 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 890 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[5] 1057 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1176 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9[4] 960 76
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 758 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIUP2E1_0 1071 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1453 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[1] 880 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 655 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 498 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 766 27
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 852 43
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_0_0_0_0_o2_2[3] 1008 96
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2_2 769 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 619 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[7] 1102 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 618 34
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1210 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 465 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 880 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 351 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 420 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[1] 1003 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 762 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 907 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 487 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 553 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 486 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 464 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[24] 435 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 643 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 528 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1727 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 604 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 698 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1072 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 521 21
set_location Controler_0/ADI_SPI_1/sclk_4 918 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 803 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 493 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 682 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 395 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[0] 1105 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 926 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 379 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 569 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 524 61
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 728 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[4] 1068 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 419 45
set_location Controler_0/ADI_SPI_0/addr_counter[14] 927 25
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 778 33
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 757 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[3] 1124 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[0] 1098 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 542 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 566 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[3] 1199 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 848 225
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 815 19
set_location Controler_0/gpio_controler_0/Outputs_8_2[3] 846 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 569 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[6] 1171 97
set_location Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa 874 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 368 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_RNIKJIJ[0] 1121 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1026 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1 854 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO_0 1123 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 511 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 416 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1_2[1] 1079 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1456 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 821 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 346 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1358 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 389 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6[0] 923 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 422 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1156 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_0_1_sqmuxa_2_5_o2 840 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 420 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 393 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 384 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[1] 1064 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 773 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 440 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1097 160
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 748 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 511 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[8] 1004 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[5] 1149 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 260 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 514 46
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 813 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1611 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[0] 876 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 462 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[0] 1120 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 431 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[2] 1206 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 563 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1579 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 391 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 489 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n1 544 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 790 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 404 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5[7] 945 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[1] 1035 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[1] 1181 108
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 786 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[7] 989 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 513 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 918 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 458 9
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg_ns_4_0_.N_90_i 1008 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 440 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1_2[3] 1208 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 612 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 570 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1213 297
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_4 1018 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[3] 953 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 414 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_ADD_INDEX_1_3[2] 838 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 1020 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 897 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 697 48
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 832 36
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 780 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 456 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[4] 1017 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0_0 1068 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 762 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIT9552 885 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[4] 1197 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 886 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 704 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[1] 1172 99
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter 1003 108
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[38] 555 24
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 730 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1575 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_1[2] 857 73
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv[7] 999 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 456 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 543 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 749 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1131 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 443 34
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 880 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 722 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 880 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 897 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 396 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 408 61
set_location Controler_0/ADI_SPI_1/state_reg[3] 915 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 513 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 353 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 403 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1009 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[0] 1183 108
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 844 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 533 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4[4] 880 79
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15] 839 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 404 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[5] 993 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 377 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 1019 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 556 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 994 82
set_location Controler_0/gpio_controler_0/Counter_PULSE[3] 844 16
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_1[0] 729 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 676 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1587 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[5] 918 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[0] 926 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[5] 960 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 402 27
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[2] 1001 103
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[3] 1051 99
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 790 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1429 175
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.2.un40_input_k_array_1_1 1098 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9s2 856 75
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un59_ilasrawcounter 980 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[2] 942 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 913 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1657 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[4] 1097 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 485 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_a3_0 1062 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1351 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[5] 372 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[6] 929 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 812 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[3] 970 91
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector6 520 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_s_6_RNO 1018 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[2] 962 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[6] 894 73
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv[2] 991 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 730 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_1 897 45
set_location Controler_0/Command_Decoder_0/counter[29] 725 34
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 845 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 369 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[3] 1136 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 590 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 998 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 745 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[5] 913 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[0] 931 69
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/IlasSeqCount.un13_ilascountergolto7_3 1053 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 621 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 385 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 394 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[1] 1022 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1575 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 632 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 659 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1077 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1708 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_16_0_sqmuxa_0_RNI642T2 1082 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 433 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_22_9_sn_m6_0_a3_1 855 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m18_e_0_o2_0 1059 108
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1213 195
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[3] 1134 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1062 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 880 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 605 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 900 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 763 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv_0[6] 1041 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[5] 1017 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 414 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 481 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[2] 948 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[5] 1194 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 921 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[7] 1211 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 349 30
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 912 60
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 618 31
set_location Controler_0/ADI_SPI_0/addr_counter[22] 935 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 511 25
set_location Controler_0/gpio_controler_0/Outputs[13] 855 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[1] 1024 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1230 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31[0] 970 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 735 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 428 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[0] 1119 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1302 165
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 434 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[0] 1244 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 617 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 472 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 894 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 485 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 476 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[24] 865 16
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 821 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 675 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 788 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_RNILVHA1 1016 105
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 831 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 451 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[4] 1196 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[2] 1161 96
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1289 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1089 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1183 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 872 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 712 19
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 962 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1567 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 624 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[27] 241 36
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 813 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[2] 1075 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_0_9_sn_m6_0_a2 860 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m0[7] 985 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[4] 970 75
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[6] 1013 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 729 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[5] 875 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 510 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 534 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1663 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 574 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a3 1086 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 484 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 444 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 877 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 995 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 612 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1217 88
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[1] 565 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 381 30
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 805 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 802 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 340 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 602 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1166 184
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[23] 647 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1175 208
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 537 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[3] 1188 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 390 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 570 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 1200 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[1] 1087 118
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 793 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO 1121 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 509 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 467 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 751 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1550 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 472 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 695 48
set_location Communication_0/Communication_Controler_0/m11 811 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 643 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 534 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 551 42
set_location Controler_0/ADI_SPI_0/addr_counter[29] 942 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[0] 494 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 854 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 881 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[1] 899 88
set_location Communication_0/Communication_Controler_0/state_reg_ns[0] 826 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 531 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_25_0_a3_0_RNI5UIF1 854 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 588 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 447 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 442 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 615 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_0_sqmuxa_0 1058 108
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 868 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 396 64
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 446 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 470 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 381 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 622 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1206 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 1260 142
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[3] 1132 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 895 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 847 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[4] 903 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 653 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1060 124
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 759 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[27] 651 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1258 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1994 150
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 593 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_1 865 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 439 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 817 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[4] 1028 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1166 198
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 845 22
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8] 858 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 862 81
set_location Controler_0/Answer_Encoder_0/periph_data_3[14] 832 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[4] 909 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 554 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 367 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9[3] 970 90
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/state_reg_ns_4_0_.m24_0_0_0_o2 1058 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[4] 1089 111
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 916 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 522 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 823 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_1_2 858 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[6] 1233 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_27_i_a3_0_1 1056 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 774 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1480 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 776 60
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 799 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 409 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 482 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 636 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 477 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 822 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 1353 126
set_location Controler_0/ADI_SPI_1/data_counter[2] 915 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[6] 1190 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[3] 914 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[4] 944 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 490 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 602 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_2[0] 962 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[7] 1112 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0_RNIP5NN1 911 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 662 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[6] 1176 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_0 616 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv_0[6] 1004 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[7] 1080 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[1] 1111 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[0] 998 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 353 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_3[2] 845 88
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 832 42
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 887 27
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 876 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 1211 183
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 622 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 638 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 804 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 939 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 893 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 607 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 419 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_a2_0 1106 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1_2[3] 1103 117
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 820 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 361 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_1 1102 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1255 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un4_full_for_all_signallto7_0 907 96
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 855 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[4] 910 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 785 30
set_location Controler_0/gpio_controler_0/state_reg[0] 746 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 539 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a3_1 870 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 439 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_3_0_a3_0_RNI2J7L1 879 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1324 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 753 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[2] 1072 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 574 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[3] 1020 100
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0_1 16 164
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[5] 1099 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9[3] 967 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[5] 899 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[2] 1153 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 396 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1270 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[4] 1047 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 396 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m0[2] 1033 69
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 795 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 671 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIPGEL[8] 982 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1352 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 410 33
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1170 208
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 614 34
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 494 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 558 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 367 288
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 442 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 550 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 466 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 523 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m59 911 96
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3] 816 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 415 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 490 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 511 49
set_location Communication_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 562 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_RNIHA63 1113 78
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1174 202
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 883 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 392 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9[6] 951 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m78 1036 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 2299 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 567 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputK_iv[0] 1005 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[7] 991 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 639 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[7] 1119 105
set_location Controler_0/Command_Decoder_0/state_reg[1] 735 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 1243 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 626 16
set_location Communication_0/Communication_CMD_MUX_0/state_reg[1] 557 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[7] 1136 82
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[3] 1100 76
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 864 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 890 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_0_2 1046 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[1] 972 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[5] 1164 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 404 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1364 123
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 629 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 497 37
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1155 202
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 554 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 559 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[6] 943 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[6] 1069 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 779 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 862 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 560 24
set_location Controler_0/Command_Decoder_0/state_reg[4] 743 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[5] 1152 85
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 554 58
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 793 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 556 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 973 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_2[4] 1038 109
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 559 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 567 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9[6] 936 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 428 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 417 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 993 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1653 151
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[6] 379 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1285 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 439 34
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 745 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1049 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[6] 1169 109
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1210 171
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 751 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[2] 1196 118
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 735 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1448 171
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[7] 487 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1[1] 1222 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[7] 905 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 1242 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[1] 1004 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1236 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[32] 556 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 413 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1559 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 418 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIDQBB2 485 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5_1[8] 999 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 391 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[3] 1030 69
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 760 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 477 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[14] 493 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 554 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 661 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 475 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 572 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1170 88
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[9] 994 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1243 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[0] 879 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 428 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 542 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[15] 552 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 943 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[5] 1113 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1463 190
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_1[0] 336 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[1] 898 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1189 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1242 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 620 21
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1226 183
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 781 28
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1193 175
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[0] 907 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 476 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1444 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 626 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 512 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 534 52
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[5] 1014 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 574 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 371 261
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 887 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 445 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[5] 900 69
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 841 46
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[6] 1014 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 535 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 772 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m0[4] 917 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[3] 906 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 733 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 683 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 388 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[6] 888 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 379 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_3[3] 840 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 798 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 1222 189
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 435 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 472 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 1109 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 470 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1129 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m0[4] 942 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 498 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[3] 1024 69
set_location Controler_0/ADI_SPI_0/addr_counter[20] 933 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 555 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1076 154
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 390 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 530 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 861 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[1] 867 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1259 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 397 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 433 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 600 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 631 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o3_RNIO0OO_2 860 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1997 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_0[7] 1089 79
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 614 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1583 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 418 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1103 187
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a3_0 1124 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[1] 869 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 435 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 658 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 326 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 565 55
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_3[1] 1012 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[1] 1133 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 396 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[6] 976 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1277 144
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1276 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 412 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 1123 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1632 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1995 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 589 52
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[0] 927 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1093 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1563 160
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 419 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 537 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1349 165
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_170_i 1043 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[0] 1184 111
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/op_ge.un1_fsm_timerlto1 949 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1281 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 440 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 934 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 557 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_a2 830 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 315 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 753 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 607 16
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_RNI6LPH[0] 1102 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9_m1[2] 1027 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2006 261
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 468 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 566 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[17] 497 7
set_location Controler_0/ADI_SPI_0/counter[5] 893 25
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 892 31
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[25] 555 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[5] 900 70
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1157 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 504 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1552 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un36_write_enable_0_1.SUM[1] 850 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1625 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[1] 1213 96
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[3] 1020 106
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 768 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 260 28
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[6] 1016 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 475 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1201 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIRDB41 461 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 552 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 554 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1576 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[3] 1192 108
set_location Controler_0/ADI_SPI_1/addr_counter[18] 967 34
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 466 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 568 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 389 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 489 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 614 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 486 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1042 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 788 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1268 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[4] 952 69
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 792 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 655 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 734 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 901 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 789 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 452 42
set_location Controler_0/Command_Decoder_0/counter[13] 709 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[7] 1126 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 620 25
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1211 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 451 48
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 828 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1100 160
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[5] 913 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[0] 996 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1206 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 1106 88
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3[1] 1140 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 773 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 1260 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[34] 570 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1408 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 686 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 854 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[4] 1060 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m124_i 975 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 431 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 436 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0] 940 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[4] 989 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1690 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1410 171
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.Ilas_LastFrame_6 1125 84
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 756 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 887 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[4] 885 84
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 725 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1074 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 685 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 457 64
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 721 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 399 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 438 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1325 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1999 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 568 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1460 190
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 928 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 544 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1177 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[5] 991 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 1059 82
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[2] 1119 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 406 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1994 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1215 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 365 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 569 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 1206 172
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[4] 1133 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[4] 908 87
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 534 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 439 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 739 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1402 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 427 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[1] 1170 112
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence[0] 1081 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 572 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 538 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 493 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[3] 884 87
set_location Controler_0/Reset_Controler_0/un1_write_signal 798 21
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1209 180
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[4] 1033 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 512 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 500 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 420 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[1] 1095 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r4_0_a2 1610 153
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 833 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[0] 931 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_265_i_i_i 1030 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[5] 1131 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 533 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 543 45
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_1_0_iv_cZ[3] 1005 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 870 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 908 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 380 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 398 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1570 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a3 1095 105
set_location Controler_0/ADI_SPI_1/ss_n 919 31
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_0_0[6] 723 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 744 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[4] 904 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[5] 1127 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 455 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1367 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 403 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 534 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_1_9_m1_1[2] 959 78
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1215 193
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 428 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 623 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 621 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2266 207
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 555 61
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 792 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1095 183
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[39] 525 18
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_ns_i_a3_3[3] 957 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[3] 870 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_1[3] 1042 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_0[4] 1063 109
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1217 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 521 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 816 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 748 61
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 864 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 558 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 493 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1331 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1042 153
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 510 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[3] 1122 85
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 723 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0] 935 60
set_location Controler_0/Command_Decoder_0/counter[27] 723 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 353 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 406 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 409 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 606 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 669 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[0] 1113 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 456 64
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 873 30
set_location Controler_0/gpio_controler_0/Counter_PULSE[11] 852 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 1104 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 456 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[10] 490 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[5] 921 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 657 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 476 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 405 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 395 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1242 141
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 1092 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 768 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 436 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[4] 1142 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 414 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1611 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 470 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 469 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 630 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 351 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 553 30
set_location Controler_0/Answer_Encoder_0/periph_data_3[5] 825 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[1] 930 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 864 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns_i_a3_4[3] 1091 87
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 600 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[1] 872 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.SUM_i_a3_0_1[1] 824 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 436 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 517 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[3] 1165 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1459 228
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 892 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9_m1_1[2] 954 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[5] 923 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m0[2] 903 69
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 784 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 923 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[12] 248 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[4] 1029 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0_RNII04M2 1088 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 433 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 494 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 472 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 504 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 1111 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 752 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 488 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 723 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 774 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[1] 937 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 769 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 639 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1459 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 565 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/FIFO_COUNT[0] 900 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 591 49
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 768 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 550 22
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 796 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 511 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1042 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[2] 1192 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1183 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 548 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1292 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 683 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_0_a4_3 983 105
set_location Controler_0/gpio_controler_0/un12_write_signal_2_0_0 842 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1203 157
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 394 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 535 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 610 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 601 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m45 900 99
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 769 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[10] 249 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un4_full_for_all_signallto7_a0_1 1015 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[1] 1135 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 516 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 362 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 661 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[3] 1042 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9[1] 933 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[1] 925 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[7] 893 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_0[3] 837 79
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 724 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[7] 878 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 512 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1567 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1454 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[31] 554 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 750 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1829 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1175 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 860 51
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns_0[2] 1101 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[2] 982 69
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[2] 1131 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 831 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/write_shift.WR_Data_Array_1_1[0] 1059 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 529 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 888 51
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[1] 806 46
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un1_state_reg_4 1123 78
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_1 794 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1258 144
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 544 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m0[7] 919 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_2[3] 868 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 432 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1629 186
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 786 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 521 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 519 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1074 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 891 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_4 796 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 430 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 606 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1187 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2354 138
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_1[2] 995 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 774 58
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 734 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 761 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[2] 947 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2046 315
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 445 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 564 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_1[1] 1173 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[29] 509 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[7] 1192 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 495 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv[4] 1108 84
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[21] 645 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 439 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[4] 1096 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 573 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 403 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[4] 956 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[23] 240 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 754 64
set_location Controler_0/ADI_SPI_1/assert_data 913 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1111 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m0[7] 912 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 492 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1396 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 931 49
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 758 37
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 890 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 564 16
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 770 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 567 10
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 898 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 540 49
set_location Controler_0/gpio_controler_0/Outputs_8_2[0] 840 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1073 154
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_3[7] 980 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 722 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 1247 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 429 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 392 18
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 902 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 575 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 424 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[3] 1201 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 1150 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1355 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[5] 1017 72
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 892 37
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 758 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 548 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 345 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[0] 1011 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1453 174
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_2_0_iv[7] 1032 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2049 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[33] 525 22
set_location Controler_0/Command_Decoder_0/counter[12] 708 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1489 174
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/state_reg_RNO[1] 973 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 1008 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[5] 1124 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 478 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 400 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1210 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[2] 1111 117
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_1[5] 1011 109
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1293 210
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[7] 1096 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[5] 1149 109
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Last_ILAS_Seq 1019 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1048 123
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[6] 1105 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 906 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[16] 263 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[0] 1154 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[8] 808 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 537 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1054 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 467 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 546 22
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1 576 67
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_2[6] 1036 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m0[1] 1007 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2118 336
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[5] 1040 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 387 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 475 10
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_2[2] 966 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 396 25
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1211 174
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 727 21
set_location Controler_0/ADI_SPI_0/counter[0] 891 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_0_a3 846 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 452 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 500 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 539 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1068 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 548 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 434 9
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 482 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 624 24
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence[3] 1012 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 827 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14[6] 936 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 472 45
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 789 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 567 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_2[0] 969 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[2] 1108 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 414 28
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter 1030 99
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/state_reg[0] 1019 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 770 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 1156 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[25] 433 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 858 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 792 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3 853 75
set_location Controler_0/gpio_controler_0/Counter_PULSE[14] 855 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 607 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1_rep[4] 1189 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1 878 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1093 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 862 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9[5] 1006 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 628 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 427 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 663 28
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 7 4
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_ilas_enable_2_i_0_tz[9] 994 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_12_0_a3_1 1081 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1572 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9_m1_1[1] 896 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[7] 970 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[3] 868 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[6] 909 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 627 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[31] 511 7
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 398 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 444 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[5] 882 87
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1153 162
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[0] 1186 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[2] 961 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 612 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1281 207
set_location Controler_0/Reset_Controler_0/state_reg[2] 754 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 537 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 497 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 516 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2046 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 971 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[4] 1002 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[7] 631 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1339 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU[0] 256 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 825 43
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6] 754 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[6] 948 75
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[0] 1058 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[2] 1225 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[5] 1236 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/un1_re_set6 732 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1225 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 867 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 419 64
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0[4] 1108 75
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[2] 1030 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 658 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 1213 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 417 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 436 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 698 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 732 58
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1208 202
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 865 30
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7] 833 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 782 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 379 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_ADD_INDEX_1_3[1] 909 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[2] 960 90
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1208 172
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[2] 951 106
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.1.un29_ilasrawcounter 1090 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9[6] 892 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 615 43
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 12 164
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[22] 247 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 432 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 531 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 406 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 426 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m127_i 995 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o3 756 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1229 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 922 100
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[3] 843 19
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 738 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[1] 1111 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 684 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 387 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 899 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 859 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[1] 1226 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[5] 893 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 146 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9[4] 880 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 719 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[1] 1009 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 463 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[3] 340 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[20] 241 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_3_0_4 1007 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 606 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 561 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1433 175
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 756 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 546 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[7] 898 96
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[31] 829 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 435 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0s2 1090 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[5] 1000 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_20_9_sn_m6_0_a3 857 75
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un47_test_data_1_CO2 986 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 519 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 391 31
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[4] 808 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 450 37
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1211 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 480 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 477 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 601 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_2[4] 1073 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[1] 925 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[14] 892 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 1085 198
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 600 33
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 835 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 410 61
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_3_0_iv[7] 980 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e 1085 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[3] 939 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1610 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e 1095 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 437 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 560 33
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 843 22
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 722 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1184 87
set_location Controler_0/Command_Decoder_0/counter[16] 712 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1252 151
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 502 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 410 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 688 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1001 154
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv_0[6] 1104 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[0] 1036 75
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1195 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 856 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 763 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[2] 1119 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_1[3] 1026 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[5] 1064 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9[0] 950 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1237 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 523 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1265 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 791 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 534 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 1111 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9] 832 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 378 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 1116 90
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 760 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[1] 924 72
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 809 34
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[14] 841 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 470 43
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 932 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 541 16
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0] 724 30
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/un1_state_reg_4_0_0_1 1013 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[3] 900 72
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 560 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1346 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 564 57
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 853 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1185 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 652 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_3_0_iv[6] 1113 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[3] 1124 112
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 767 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1107 91
set_location Controler_0/gpio_controler_0/Counter_PULSE[27] 868 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 526 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 885 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 645 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 255 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 862 51
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_A[1] 1016 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m0[3] 1129 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 560 10
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 439 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[4] 1074 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1573 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1219 156
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[3] 1134 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 872 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1082 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 462 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9[7] 933 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 389 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1280 207
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6_0_x2 735 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_1[0] 1041 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 553 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 835 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 526 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 437 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 611 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 542 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 574 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 488 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 750 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 590 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 474 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[5] 1176 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24[6] 935 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[5] 1007 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[1] 961 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1579 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 613 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[1] 875 84
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 885 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 433 61
set_location Controler_0/ADI_SPI_1/data_counter[1] 914 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 679 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 477 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 931 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 679 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 476 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 399 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 823 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 710 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[4] 937 72
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0 1168 162
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 666 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 764 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1239 150
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 496 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 458 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 398 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[5] 1101 114
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[7] 1111 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[6] 934 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 573 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9_m1[2] 943 72
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 856 43
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS_Last.0.OutputK_23_m[0] 1125 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 631 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1208 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 540 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 617 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[7] 1205 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/DataBytesInLastIlasFrame_RNO[1] 1004 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2044 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 435 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[7] 1221 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[6] 1199 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 530 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 530 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 763 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1452 189
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 851 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1361 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_16_i_a3 1070 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 562 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[1] 950 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[2] 1019 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 866 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 1644 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1250 151
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 545 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 573 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 1200 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1486 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 394 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_a3_1 1045 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 1163 84
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 768 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m41_i 979 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1154 183
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[1] 1294 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[1] 379 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[3] 1128 111
set_location Controler_0/ADI_SPI_1/sdio_1 916 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26_9_m1[2] 891 78
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 560 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 530 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1_1[5] 1145 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[1] 1234 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1699 54
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 863 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 751 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1.N_342_i_i 837 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[0] 901 81
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 748 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[2] 1180 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 603 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 475 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[1] 1177 109
set_location Controler_0/ADI_SPI_1/sclk 918 34
set_location Controler_0/gpio_controler_0/Counter_PULSE[29] 870 16
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[6] 1035 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1211 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 401 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 676 25
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 744 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[4] 1160 108
set_location Controler_0/ADI_SPI_1/data_counter[6] 919 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 465 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1203 91
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[1] 1108 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 622 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 771 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[2] 1214 109
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 812 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9[4] 976 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1078 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 594 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 896 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 444 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a2 852 78
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[14] 493 21
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 840 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 518 30
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1200 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 432 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 407 15
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 745 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 933 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 452 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 548 61
set_location Controler_0/Command_Decoder_0/counter[14] 710 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[4] 888 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 373 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2080 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 400 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 554 34
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 860 42
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 961 36
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 536 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25[5] 969 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 316 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m40 976 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1102 183
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[9] 1124 79
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m0[4] 886 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9_m1[3] 865 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 756 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 703 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1178 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 621 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 726 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 758 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 546 24
set_location Controler_0/gpio_controler_0/Outputs_8_2[15] 852 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[5] 1027 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 636 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 1110 87
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.OutputData_0[0] 1023 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 488 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[0] 1239 100
set_location Communication_0/Communication_Controler_0/m4_e 752 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[2] 1111 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1298 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE9N01[4] 479 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[4] 1049 97
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv[0] 1128 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 511 22
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 868 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 441 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 553 54
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1232 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 683 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 642 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 492 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6] 830 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 431 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 422 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 692 25
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 870 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1279 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1239 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 925 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 396 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 466 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 609 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 554 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 908 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1431 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[2] 1090 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1282 145
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5_1[1] 997 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m0[1] 888 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 469 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 615 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1643 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 408 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 534 48
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1154 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 1122 118
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[2] 781 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[5] 1050 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[3] 1144 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 449 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 501 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 494 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1582 151
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 731 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1134 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 600 16
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 888 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1332 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1352 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[3] 1077 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 750 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 367 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[6] 886 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 451 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 541 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 541 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 930 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[2] 1115 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 742 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 559 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[6] 893 87
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[24] 519 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1029 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a3 945 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 752 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1308 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 376 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1238 150
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1164 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[6] 1220 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 528 55
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 897 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 422 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 891 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 392 31
set_location Controler_0/ADI_SPI_1/addr_counter[9] 958 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 562 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 474 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 461 60
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1219 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 392 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[5] 1023 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 601 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 891 45
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1227 184
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10] 837 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9[4] 939 75
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 498 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 639 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[2] 1057 112
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 1126 81
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 810 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 625 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 564 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 313 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 628 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 737 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1237 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 480 45
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 804 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[6] 1025 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1647 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 473 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_7 750 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19_9_m1_2[2] 959 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 404 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 679 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 479 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 410 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[6] 909 75
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 492 24
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 773 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 511 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[6] 1242 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1563 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30[0] 890 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 606 25
set_location Controler_0/ADI_SPI_1/data_counter[22] 935 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 338 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_21_i_0 1087 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 997 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 362 28
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 884 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 881 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 452 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1217 201
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 772 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[0] 992 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 1127 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 508 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[4] 1223 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[7] 1199 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 884 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 404 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[1] 1179 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 465 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1277 207
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_15_1_sqmuxa_0_a3 1105 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 628 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1132 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 610 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1301 208
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 983 76
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[9] 832 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1684 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[5] 1227 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_19[4] 952 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1696 151
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 760 37
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1218 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1170 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 1097 180
set_location Controler_0/gpio_controler_0/Outputs[9] 829 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1226 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 456 19
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1209 183
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 793 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[1] 1075 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_2_0_a3_1_RNID1304 1094 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[2] 1134 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1036 153
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a2 1051 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 443 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 416 64
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 415 58
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS.3.un59_ilasrawcounter 1106 84
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_3[5] 1096 85
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1166 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1070 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 554 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[0] 548 58
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1159 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1353 127
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1222 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 887 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 1249 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 764 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 768 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[4] 1129 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1298 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 630 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29_9[3] 1026 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 397 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 521 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 318 43
set_location Controler_0/gpio_controler_0/un16_write_signal_2_0 864 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 522 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 629 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[7] 977 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[6] 1001 105
set_location Controler_0/ADI_SPI_0/sclk 864 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 899 48
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_0[4] 1021 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3 1044 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[4] 1163 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[5] 1019 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1693 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[0] 997 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20[4] 892 76
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 860 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 398 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1177 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 656 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[4] 1153 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_18_0_a3_0_RNID8Q42 1112 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 500 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 533 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 632 15
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_2 1010 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 388 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[12] 774 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[0] 1180 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[1] 341 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1340 123
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_a2_1_0_RNIL8S61 1078 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 628 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 758 57
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[9] 1113 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 466 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9s2 852 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 466 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[3] 1092 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[3] 1071 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_2[2] 1210 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 613 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 762 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9[6] 994 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[9] 1138 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[1] 1200 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 428 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n3 441 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[6] 1245 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[6] 1230 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1275 145
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 873 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 605 51
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 553 36
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[3] 1000 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 423 60
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 668 16
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 740 25
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_0[0] 1107 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 750 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[4] 879 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 1107 88
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 819 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_31_9_m1[6] 935 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 857 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2042 315
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1321 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 787 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[2] 1135 108
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 900 31
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_1_i_a3_1_1 840 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_1_RNIHTNU3 1093 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13[0] 987 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 430 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 504 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 913 64
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[2] 1198 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_9_9_m1_1[2] 1031 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1527 289
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1432 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 471 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_0_a3_1_RNIED2A2 877 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1452 199
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 490 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 624 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 512 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 475 34
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 885 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_3[4] 1114 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1682 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[5] 1233 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 592 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_8_0_a3_0 901 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[7] 1104 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 928 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[3] 864 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[7] 889 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 924 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 559 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 435 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 945 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_1[1] 955 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 436 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1453 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 384 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 501 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[1] 1276 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 443 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 702 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 888 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 521 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 429 24
set_location Controler_0/ADI_SPI_0/counter[2] 890 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[12] 561 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 403 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 882 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 418 22
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[38] 562 24
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Ilas_LastFrame 1125 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 640 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_1.SUM_0[2] 831 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[0] 877 90
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 732 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[13] 770 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 457 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 751 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1762 261
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m18_e_0_o2_0 848 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 693 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 490 43
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 888 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1215 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1312 202
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1219 193
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_17_i_a3_2 843 78
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 865 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1141 193
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 795 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 776 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 663 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 667 25
set_location Controler_0/ADI_SPI_0/data_counter[23] 912 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 347 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 488 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_25_9[5] 969 87
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 889 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 539 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 885 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1490 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 403 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 613 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1484 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 604 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 330 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[30] 553 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 380 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9_m1[4] 919 75
set_location Controler_0/Answer_Encoder_0/periph_data[15] 745 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1391 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1034 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 778 58
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[0] 949 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 451 58
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer[6] 955 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 618 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1263 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 463 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 707 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_5_9_m1[4] 936 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[1] 1108 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 559 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 553 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 1524 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 531 33
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2] 831 18
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[4] 1102 76
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0 839 81
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[4] 1003 105
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.BufferedData_1[4] 1073 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[0] 1084 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1162 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 389 34
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1215 174
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 750 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 549 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 875 55
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_3[0] 343 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 493 45
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 410 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 468 309
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_29[4] 1029 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1630 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 601 15
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9_m1_2[7] 896 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 515 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 510 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 592 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[22] 516 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.m49 977 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 941 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[5] 879 69
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 791 25
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO[0] 1050 90
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 519 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 929 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m1[4] 1035 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 465 61
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_1[7] 1116 78
set_location Controler_0/ADI_SPI_1/data_counter[12] 925 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 469 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1246 151
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 755 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_13_9_m1[5] 985 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 529 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_3_0 996 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 1234 112
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 546 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 507 24
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1525 289
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[4] 1153 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1098 184
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 799 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1622 187
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_4_9[2] 876 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1078 130
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns[4] 1049 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1349 124
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 754 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1443 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 888 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[7] 898 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_0 1069 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1562 144
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 915 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1273 145
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 788 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[2] 1078 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1259 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 382 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[17] 263 31
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 876 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 356 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 480 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 549 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1_2[5] 1115 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_2_0 843 87
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/state_reg_ns_i_a3_3[3] 1089 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[3] 909 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1236 151
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 563 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1393 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 947 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 573 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 441 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1577 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 752 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 720 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 369 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 325 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 489 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 1218 189
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 464 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1223 193
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 413 42
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_0[2] 1092 79
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.1.un36_input_k_array_1 1138 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 473 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 550 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[2] 1182 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 396 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[2] 1196 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1561 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 726 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1269 141
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[3] 1139 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[4] 884 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1458 190
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 497 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m6_e 1063 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 668 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 565 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 883 31
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 886 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 482 45
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1171 208
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23[0] 1008 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[3] 1204 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_21_1_sqmuxa_0_a2_0_RNIO9LQ_1 1106 105
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/ComparatorData_A[0] 1013 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 532 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 469 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1204 97
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 858 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 466 25
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1232 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1096 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 409 19
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 553 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1894 342
set_location Controler_0/REGISTERS_0/state_reg[3] 756 25
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1291 211
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/data_D.BufferedData_2[1] 1031 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1436 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1087 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 549 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 532 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[5] 1181 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 487 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 776 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1108 91
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[5] 892 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 625 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 405 27
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 1549 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[1] 1134 112
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_23_0_a3_1_RNIIKD02 908 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9_m1[0] 1011 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 456 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 424 22
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_1[0] 1057 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 656 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 529 52
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[8] 1112 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1581 151
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[5] 954 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[1] 869 87
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1288 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 535 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[1] 1227 100
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_8_9[3] 911 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_31_i_0 1074 99
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 756 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 593 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[1] 1125 114
set_location Controler_0/gpio_controler_0/read_data_frame[11] 846 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 568 19
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 836 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 499 60
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.3.OutputK_41_m[3] 972 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 470 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 413 16
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9[2] 965 90
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 548 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 628 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 1163 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[25] 505 7
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_2[4] 1138 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1099 183
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[2] 1204 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1239 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[2] 1174 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 626 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[0] 1008 115
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1[8] 1137 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 422 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[4] 1071 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1347 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1403 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1011 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 440 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9_m1_2[4] 981 72
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 858 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 476 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 1086 249
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1218 174
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 499 18
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_0_m0[6] 1122 78
set_location Controler_0/ADI_SPI_0/data_counter[26] 915 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 1085 108
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 772 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1493 184
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 816 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 423 54
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 792 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[0] 882 90
set_location Controler_0/gpio_controler_0/Outputs_8_i_a2_1_1[11] 838 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 632 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 521 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1098 181
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg[1] 1046 91
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1191 199
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 810 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 509 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1079 124
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e 1084 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 621 43
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 836 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1232 192
set_location Controler_0/ADI_SPI_1/addr_counter[22] 971 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 776 43
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1 1740 13
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[2] 1226 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[4] 1198 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 760 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 444 45
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_7[3] 1105 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 903 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 1098 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[13] 745 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 859 43
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[6] 803 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 506 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 1051 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2052 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 444 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 591 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m1[1] 870 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9_m0[6] 896 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 437 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 759 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 393 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_0_9[6] 1029 81
set_location Controler_0/gpio_controler_0/un20_write_signal_1 849 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 623 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 535 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 458 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 490 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1471 181
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_30_9[0] 890 72
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[5] 1204 106
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[5] 864 78
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 892 33
set_location Controler_0/ADI_SPI_0/data_counter[13] 902 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 791 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[0] 1185 108
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 889 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[1] 1072 91
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputK_iv_0[2] 1094 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 410 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 972 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1203 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[3] 1138 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1459 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 789 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[4] 888 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 342 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 894 294
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 504 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_19_1_sqmuxa_1 851 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 501 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 378 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[6] 1079 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 905 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 242 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 407 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 618 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1085 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1235 87
set_location Controler_0/gpio_controler_0/Counter_PULSE[17] 858 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 684 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1488 184
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 549 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1193 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11_9_m1_2[4] 1008 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_18_1_sqmuxa_3 828 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_2_9_m1_1[0] 945 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 362 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 385 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 821 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1223 157
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[7] 1211 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[18] 253 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 1129 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[8] 1146 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_9_0_a3_0_RNIPUGC1 900 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9[3] 1041 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 627 18
set_location Controler_0/gpio_controler_0/read_data_frame[4] 820 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 391 42
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 774 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1067 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 434 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIBI2R1[2] 1017 105
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 888 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 631 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 460 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 860 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 521 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22_9[5] 917 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 575 24
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_17_9_m1_2[1] 954 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 636 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 501 55
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[5] 1188 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[7] 1219 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1695 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_27_9_m1_1[2] 1079 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 655 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_1[1] 878 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1463 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 410 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0s2 1119 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[0] 1210 102
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 487 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 928 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[0] 1156 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1455 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 597 18
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[6] 905 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_2 742 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 691 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 467 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[1] 1099 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 564 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 552 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1661 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 448 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12[0] 906 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 528 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16[1] 869 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 914 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 492 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 787 21
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 410 58
set_location Clock_Reset_0/Synchronizer_0/Chain_rep[1] 798 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1212 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 542 21
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 1001 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1045 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_28_i_0_1_1 859 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 423 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 423 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0 1046 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[1] 1137 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 820 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[2] 1150 103
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 767 21
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[0] 812 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 415 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 480 42
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 799 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[27] 241 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 424 64
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1164 199
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[3] 1199 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 378 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 765 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 390 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 608 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[31] 655 34
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Output_Data_1_0_iv_0[5] 1083 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 648 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 544 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 477 28
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 885 27
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1202 181
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/data_D.OutputData_2[3] 1056 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 533 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1562 115
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_state_reg_i_a3_0_a4 978 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9[3] 1009 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 575 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 436 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 600 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 905 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m1[6] 908 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[0] 439 58
set_location Controler_0/gpio_controler_0/un7_read_signal_0 804 24
set_location Controler_0/gpio_controler_0/un1_write_signal_4 840 30
set_location Communication_0/Communication_Controler_0/state_reg[3] 819 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[3] 1140 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 489 48
set_location Controler_0/gpio_controler_0/Counter_PULSE[19] 860 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1443 184
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_2[0] 1035 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 596 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 548 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 478 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 607 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 633 16
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_A.3.un44_input_k_array_1_0_0 1103 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[6] 1220 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 647 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 544 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 405 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[3] 1172 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[7] 1219 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 489 55
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 885 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 398 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 478 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 532 22
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1_1[3] 1209 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 632 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 372 57
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un1_state_reg_3 1001 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 536 30
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2[3] 1107 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 765 43
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1155 193
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1526 288
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 555 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[21] 416 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0 1007 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 633 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 871 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/read_index_control.RD_INDEX_0[3] 993 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 525 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1271 151
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_28_9_m0[3] 880 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1_1[6] 1132 105
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 809 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 522 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[0] 1120 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 553 25
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 811 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 481 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 380 61
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1174 208
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 367 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1243 151
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 408 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[2] 1132 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[1] 1200 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[0] 1218 99
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 896 22
set_location Controler_0/Answer_Encoder_0/periph_data[14] 747 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1011 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 781 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[1] 1134 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9[7] 966 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_6_9[7] 916 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1579 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 447 64
set_location Controler_0/gpio_controler_0/Outputs_8_2[12] 860 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 502 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9[4] 891 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1433 172
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_24_1_sqmuxa_3_0_a2 1080 108
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 781 30
set_location Controler_0/ADI_SPI_1/data_counter[25] 938 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1565 144
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[4] 1197 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 450 60
set_location Controler_0/gpio_controler_0/SET_PULSE 873 16
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1159 193
set_location Controler_0/ADI_SPI_1/addr_counter[26] 975 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 504 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 529 25
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_0[0] 1141 82
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[0] 901 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15[1] 1018 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 495 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[9] 244 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1616 151
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 759 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 1126 118
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Output_Data_0_m2_RNI25S01[7] 1026 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_o2 1119 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9[4] 910 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 402 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 494 19
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 897 33
set_location Controler_0/ADI_SPI_0/data_counter[16] 905 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_14_9_m1[5] 889 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_0[2] 831 79
set_location Controler_0/gpio_controler_0/Outputs[7] 817 28
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 830 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1310 202
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[6] 1208 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[3] 1173 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[11] 553 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1700 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/comparator_K.Comparator_R.2.un56_input_k_array_3 1095 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 767 55
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 739 34
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence[7] 1052 97
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n1 438 57
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[1] 1169 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2324 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_o2 489 42
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[5] 1032 69
set_location Controler_0/Command_Decoder_0/counter[15] 711 34
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 924 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 524 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 740 64
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 810 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 930 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 384 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[1] 1295 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[0] 1140 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 524 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2076 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 415 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 432 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_17_1_sqmuxa_3 1104 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 478 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 752 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_30_1_sqmuxa_2_0_a3 853 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 992 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 1092 99
set_location Controler_0/ADI_SPI_0/data_counter[22] 911 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 427 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_23_9[3] 1016 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/OutputData_2_2_sqmuxa 1092 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 396 45
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e_4 864 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 1078 73
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m0[5] 1003 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 472 25
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1225 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1449 171
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 399 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 865 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 751 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 488 58
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1_2[7] 1191 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 764 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 503 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 416 49
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNO[3] 961 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[1] 1032 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10_9[6] 895 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[2] 1180 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e_4 853 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.m90_2_1 1021 114
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1162 180
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1199 175
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 1246 115
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9s2 1094 102
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 884 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1222 297
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 446 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 543 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[5] 1185 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 477 43
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 818 30
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/WR_INDEX_2[1] 826 85
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[3] 1138 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1479 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1571 145
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_22[0] 927 70
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_26[1] 933 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 634 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1648 150
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[7] 1048 99
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 762 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 627 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[4] 484 7
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 779 165
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 735 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 529 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1187 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 537 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 927 49
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[7] 984 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 1096 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[0] 1227 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2048 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[5] 1224 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_fast[5] 1054 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 771 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[6] 1051 114
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1195 175
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 500 61
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_3_9_m1_1[2] 969 69
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_6[6] 1103 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 327 309
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 509 48
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/MUX_OUTS_ILAS_Last.1.OutputK_29_m[1] 1103 87
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4] 822 18
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 801 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 512 28
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_12_9_m0[7] 892 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1231 88
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[25] 252 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 569 25
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3_rep[4] 1193 118
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[3] 1111 103
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_11[1] 994 88
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_10[7] 897 97
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_26_i_a3_2 843 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 412 22
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[21] 492 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_24_9_m1[0] 926 72
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1229 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 596 51
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[0] 1205 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 435 48
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_21_9_m0[7] 1003 72
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 612 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 387 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1247 145
set_location Controler_0/Answer_Encoder_0/cmd_CDb 718 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 494 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 479 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[0] 1084 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[2] 1139 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 510 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 995 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1240 150
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_20_i_a3 875 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 1092 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[1] 527 22
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/OutputData_2_2_sqmuxa 1036 99
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[6] 1194 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 528 9
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_7_9_m1[7] 979 72
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un29_ilasrawcounter 1002 108
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[5] 998 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0 842 75
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 867 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_0_0 841 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/WR_INDEX_1[3] 1083 106
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1224 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1584 151
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 537 21
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_24_i_0_0 851 81
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1634 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 932 61
set_location Controler_0/gpio_controler_0/Outputs_8_2[13] 860 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 936 109
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1_1[5] 1240 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 544 10
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 538 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 604 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 522 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 574 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 552 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 462 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1081 154
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_20_9[1] 898 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 558 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 531 18
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 555 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1214 87
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 960 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 591 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 495 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 630 15
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1201 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 629 15
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 765 19
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_16_9_m1_1[6] 897 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1303 165
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[6] 1106 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 675 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 808 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0[4] 1041 111
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 712 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 321 43
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_15_9_m1[4] 1016 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1334 124
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[16] 640 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1493 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 361 31
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence[3] 952 109
set_location Controler_0/ADI_SPI_0/addr_counter[12] 925 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 396 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 505 15
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 781 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1345 126
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_7_i_a3 840 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 922 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 751 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 882 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 399 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 555 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 633 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 418 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1575 184
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 945 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 572 21
set_location Controler_0/gpio_controler_0/Outputs_8_2[14] 825 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 524 19
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 822 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 460 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[7] 917 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1443 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 525 16
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 891 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 561 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 416 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 667 27
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[7] 1152 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 485 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[23] 414 42
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 800 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 384 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 554 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 391 46
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/memory_store.r_FIFO_DATA_18_9_m1_2[1] 876 90
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 535 37
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/FIFO_COUNT[4] 1012 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2004 122
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1056 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 984 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1596 233
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C13 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1788 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1824 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1452 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1932 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1788 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1968 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 144 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 216 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 984 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 2112 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1200 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2436 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1932 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2364 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1632 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1596 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 252 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 696 341
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C3 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2112 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 396 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2184 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 36 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2040 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1704 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 72 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1524 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1056 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 660 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C11 660 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1128 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1524 233
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 804 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 252 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1056 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 180 341
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C5 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 468 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 696 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 876 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2292 287
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 288 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 660 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1968 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2184 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 588 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 144 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1896 341
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 36 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1236 314
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2292 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 72 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1896 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1488 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1344 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C15 624 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 396 149
set_location Controler_0/REGISTERS_0/memory_memory_0_0 768 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2112 341
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 144 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 108 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 108 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1380 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 732 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2328 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 912 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 588 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2256 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1896 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 732 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 216 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 36 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C10 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1308 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2400 206
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 660 341
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 660 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 840 233
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1524 368
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 984 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 216 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1860 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 732 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2148 368
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1752 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1020 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 180 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 876 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1164 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1164 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2040 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 180 206
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1200 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 984 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2184 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2004 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2184 233
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1596 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2328 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 216 179
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 504 41
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2364 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 840 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C8 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2436 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 2436 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C12 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1452 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2400 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1056 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 468 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1560 179
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1236 368
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1416 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 876 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 468 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1272 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1092 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2292 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2292 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 912 287
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 696 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C7 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2220 149
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 468 206
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 72 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2364 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2256 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 432 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 288 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 588 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 804 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1344 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1092 260
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 360 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2436 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2004 95
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C14 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1632 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 36 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 468 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 840 206
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2400 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C6 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 288 260
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2256 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1932 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2256 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1860 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1416 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2328 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1668 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1344 95
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 252 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1968 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 588 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2076 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 1020 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C4 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 180 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 324 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 144 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1020 341
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 108 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1932 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 2364 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1896 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 36 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 144 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1092 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 396 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 0 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2256 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 432 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2292 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 660 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1200 68
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1128 206
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1488 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1488 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 0 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1092 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 324 260
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 588 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 288 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1236 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 2256 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1560 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C9 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1968 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1932 95
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1488 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1860 179
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 396 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2220 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2436 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1524 122
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 468 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 624 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1068 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 600 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 489 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 432 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1320 123
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1284 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 408 15
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 780 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 438 27
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIKVMA[0] 960 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1612 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 564 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1432 171
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31] 912 24
set_location Controler_0/Command_Decoder_0/counter_s_1328 696 33
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1143 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1713 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1551 117
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un58_ilas_enable_cry_0 960 105
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_854 1128 81
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 996 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1325 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13] 384 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 732 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 469 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 843 54
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence_s_860 1080 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 456 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 501 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1467 180
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un58_ilas_enable_cry_0 1164 81
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_822 1187 198
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_828 1188 171
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un73_ilasrawcounter_cry_0 1144 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1392 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 418 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 468 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 648 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1076 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 636 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0 468 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 396 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 312 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1548 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 708 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 636 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1032 123
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0 840 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 600 36
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer_s_858 1068 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 672 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 339 42
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1] 888 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 396 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un73_ilasrawcounter_cry_0 971 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1683 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 384 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 660 9
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_821 1227 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1188 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1058 123
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1224 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1482 183
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 803 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1116 117
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_824 1200 201
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 696 51
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 852 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 612 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence_s_857 1044 96
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence_s_859 948 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 1236 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 516 15
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 732 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841 480 6
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 758 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 480 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 324 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 372 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 976 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1008 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 420 27
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1140 192
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_827 1164 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 648 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1055 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 540 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1209 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 672 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 720 15
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329 840 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 933 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1128 90
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un26_ilas_enable_s_1_862 1140 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 444 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 636 27
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 384 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841 624 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 468 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_FIFO_COUNT_cry_0 900 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1680 54
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer_s_856 948 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 624 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 888 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1071 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ 612 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 855 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 912 63
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 780 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 900 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 600 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 383 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 1083 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1572 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS 516 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_866 996 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 468 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 891 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_826 1299 210
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un42_ilas_enable_s_1_863 984 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 900 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1187 90
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNI382C[0] 1152 78
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1144 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 420 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1345 123
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIKVMA_0[0] 960 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 492 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 660 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 612 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 432 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 992 153
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 759 33
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 1104 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 564 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1212 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1236 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 756 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 660 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1 491 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1248 108
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_823 1212 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1574 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1 348 33
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335 900 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640 336 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 927 108
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1] 912 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1350 87
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un42_ilas_enable_s_1_861 1116 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1163 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 468 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1 912 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1020 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK 408 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 1096 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1261 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2043 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 588 36
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un26_ilas_enable_s_1_864 971 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 1128 87
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 738 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1217 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1 360 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1397 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_820 732 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 1248 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 564 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 481 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1032 117
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1200 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy 600 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 780 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8] 480 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1326 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 589 42
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10_RNIAAKE 1154 81
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31] 948 33
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334 888 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 996 63
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_FIFO_COUNT_0_s_0_865 903 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2067 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 312 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 540 42
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_825 1212 192
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 819 24
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy[0] 996 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 612 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 456 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0 1008 114
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_853 984 105
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence_s_855 1008 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1243 141
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[4] 1166 114
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 342 225
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[1] 1032 81
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 447 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 473 288
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[5] 984 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[1] 1260 114
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[7] 1188 126
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 1888 345
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 420 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 2241 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 1071 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 1803 255
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[2] 936 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[1] 1044 84
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 1995 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[7] 1200 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[7] 936 99
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 468 288
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 425 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 1827 234
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[7] 1200 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 528 60
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[7] 1178 123
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 1524 288
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[5] 960 84
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 2225 138
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 2220 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 1167 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 2235 138
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[4] 1044 75
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1788 315
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[2] 936 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[0] 1224 108
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 2043 315
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[6] 1272 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[3] 1020 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[4] 1044 72
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 2007 261
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[0] 1212 114
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 1992 69
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[2] 1140 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[0] 912 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[5] 984 81
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 1012 33
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[5] 1260 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[2] 938 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[2] 936 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[7] 912 96
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[3] 998 90
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[4] 1140 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[2] 1140 102
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 1003 309
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 408 54
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[5] 1236 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[0] 912 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[3] 1128 123
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 396 303
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 327 189
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[3] 972 90
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 1632 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[1] 1020 84
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[0] 1224 111
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 682 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[3] 1130 126
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 1197 309
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 2047 315
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[7] 936 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1551 42
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 1419 348
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[5] 1236 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[7] 912 99
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 768 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[4] 1044 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[6] 1248 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[2] 1164 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[0] 912 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[1] 1284 114
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 1956 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 1218 36
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[3] 1020 87
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[2] 1166 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[4] 1140 114
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 1410 288
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 1092 180
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[6] 996 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[6] 1248 111
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 814 225
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1992 150
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 807 342
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[5] 1260 102
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[5] 962 81
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[3] 1152 126
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_2_31_1_0_wmux[6] 972 75
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[0] 912 87
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 1534 123
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 405 303
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[4] 1164 117
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[6] 972 78
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 300 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[1] 1271 108
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_3_31_1_0_wmux[4] 1020 78
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 1548 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 1416 348
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 804 342
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[0] 1200 111
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_1_31_1_0_wmux[1] 1044 87
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 300 129
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[1] 1286 105
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/Read_Data_0_31_1_0_wmux[6] 998 78
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[6] 1272 111
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 490 174
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[3] 1152 123
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 1608 99
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 1750 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 1744 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 1750 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 1744 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 1744 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 580 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 586 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 1744 286
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 1744 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 1750 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB22 580 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB23 586 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB24 1744 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB25 580 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB26 586 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 586 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 1750 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 586 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 1744 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 1750 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 586 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 1744 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 582 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1741 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1747 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 576 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 582 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1741 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1747 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 576 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 582 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1741 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1747 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 576 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1747 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 582 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1741 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1747 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 576 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 582 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1741 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1747 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 576 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 582 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1741 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 576 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1747 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 576 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 582 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1741 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1747 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 576 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 582 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1741 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1747 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 576 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 582 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 582 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1741 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1747 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 576 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 582 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1741 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1747 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 576 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 582 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1741 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1741 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1747 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 576 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 582 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1741 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1747 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1747 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 576 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 582 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1741 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 585 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 579 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 585 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 579 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4 585 12
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0 579 13
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB0 582 67
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB1 576 40
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB2 582 40
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB3 576 13
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB4 582 13
set_location I_1/U0_RGB1_RGB0 583 39
set_location I_1/U0_RGB1_RGB1 577 12
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1169 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1164 163
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 708 20
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 720 17
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 732 17
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_0 612 35
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 600 38
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 588 38
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 420 20
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 432 26
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 408 17
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 540 11
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 516 17
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 444 26
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 418 26
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 420 26
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 396 17
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 624 53
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 612 56
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 648 47
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 564 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 540 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 600 56
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 624 56
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 636 47
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 612 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 564 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 492 38
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 468 38
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 612 47
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 501 62
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 504 62
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_0 480 8
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_1 492 8
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_2 504 8
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 660 26
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 636 26
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 672 26
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 660 11
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 660 20
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 636 29
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 648 26
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 672 29
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 468 56
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 469 62
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_1 480 62
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 456 56
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 312 44
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 324 44
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 481 62
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 468 65
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 480 56
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 589 44
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 564 47
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 384 47
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 396 44
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 600 44
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 384 56
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 396 56
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_0 624 35
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_1 636 35
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_2 648 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_0 516 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_0 468 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_0 491 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_1 492 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8]_CC_0 480 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 489 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 492 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK_CC_0 408 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 456 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1_CC_0 360 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 468 11
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 432 17
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 438 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_1 444 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 420 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 372 29
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_0 348 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_1 360 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 312 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 324 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 339 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 348 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_0 336 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_1 348 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_0 384 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_1 396 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 383 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 384 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_2 396 38
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_0 912 26
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_1 924 26
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_2 936 26
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_0 888 29
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_1 900 29
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_2 912 29
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334_CC_0 888 26
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_0 948 35
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_1 960 35
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_2 972 35
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_0 912 38
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_1 924 38
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_2 936 38
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335_CC_0 900 35
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_0 696 35
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_1 708 35
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_2 720 35
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_0 840 17
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_1 852 17
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_2 864 17
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 803 20
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 804 20
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_2 816 20
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 819 26
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 828 26
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 840 20
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 852 20
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 864 20
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 738 35
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 744 35
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 780 38
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 792 38
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 759 35
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 768 35
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 780 35
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 792 35
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 852 35
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 696 53
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_821_CC_0 1227 191
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_821_CC_1 1236 191
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_823_CC_0 1212 182
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_828_CC_0 1188 173
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_822_CC_0 1187 200
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_822_CC_1 1188 200
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_822_CC_2 1200 200
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1284 209
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1296 209
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1140 194
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1152 194
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1143 200
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1152 200
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1200 176
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1144 203
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1152 203
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 732 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 744 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 756 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_1 768 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_0 600 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_1 612 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 780 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 792 62
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_820_CC_0 732 56
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_820_CC_1 744 56
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 758 65
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 768 65
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_0_s_0_866_CC_0 996 116
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0/un1_FIFO_COUNT_cry_0_CC_0 1008 116
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_FIFO_COUNT_0_s_0_865_CC_0 903 101
set_location Data_Block_0/DataSource_Transcievers_0/Alignment_Fifo_0_0/un1_FIFO_COUNT_cry_0_CC_0 900 98
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/Counter_IlasSequence_s_855_CC_0 1008 101
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0/fsm_timer_s_856_CC_0 948 107
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/Counter_IlasSequence_s_857_CC_0 1044 98
set_location Data_Block_0/DataSource_Transcievers_0/RxLaneControl_0_0/fsm_timer_s_858_CC_0 1068 98
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy[0]_CC_0 996 98
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/Counter_IlasSequence_s_859_CC_0 948 110
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_853_CC_0 984 107
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 996 101
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIKVMA[0]_CC_0 960 101
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNIKVMA_0[0]_CC_0 960 110
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un26_ilas_enable_s_1_864_CC_0 971 107
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un26_ilas_enable_s_1_864_CC_1 972 107
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un42_ilas_enable_s_1_863_CC_0 984 101
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_0 960 107
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_0 971 101
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_1 972 101
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/Counter_IlasSequence_s_860_CC_0 1080 89
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_854_CC_0 1128 83
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 1104 83
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.IlasRawCounter_3_RNI382C[0]_CC_0 1152 80
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10_RNIAAKE_CC_0 1154 83
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un26_ilas_enable_s_1_862_CC_0 1140 80
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un42_ilas_enable_s_1_861_CC_0 1116 83
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un58_ilas_enable_cry_0_CC_0 1164 83
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un73_ilasrawcounter_cry_0_CC_0 1144 83
set_location Data_Block_0/DataSource_Transcievers_0/TxLaneControl_0_0/un73_ilasrawcounter_cry_0_CC_1 1152 83
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_825_CC_0 1212 194
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_825_CC_1 1224 194
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_824_CC_0 1200 203
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_827_CC_0 1164 209
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_827_CC_1 1176 209
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_826_CC_0 1299 212
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_826_CC_1 1308 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1572 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1584 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1612 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1620 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1683 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1692 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1713 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1716 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1574 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1584 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 1236 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 1248 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 1248 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 1260 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1261 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1272 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1212 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1224 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1243 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1248 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1548 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1560 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1680 56
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1692 56
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2067 35
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2076 35
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2043 38
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2052 38
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1551 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1560 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1163 89
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1164 89
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_2 1176 89
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1217 89
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1224 89
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1187 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1188 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_2 1200 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1209 74
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1212 74
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1188 89
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1200 89
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1236 116
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1248 116
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1224 119
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1236 119
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1055 83
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1056 83
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1071 74
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1080 74
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1392 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1404 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1432 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1440 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1482 185
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1488 185
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1467 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1476 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1397 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1404 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1068 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1080 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 1083 161
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 1092 161
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1020 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1032 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 992 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 996 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1076 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1080 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1320 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1332 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1345 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1356 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1326 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1332 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1350 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1356 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1325 128
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1332 128
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1032 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1044 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1058 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1068 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1032 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1044 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 927 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 936 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1008 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1020 125
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1248 110
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1260 110
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1116 119
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1128 119
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 933 65
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 936 65
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 912 65
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 924 65
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 1128 89
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 1140 89
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 1096 92
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 1104 92
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 996 65
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1008 65
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 976 65
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 984 65
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1128 92
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1140 92
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 843 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 852 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 864 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 900 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 912 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 924 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 900 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 912 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 924 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0 912 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1 924 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2 936 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 855 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 864 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 876 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 888 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 900 56
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 891 62
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 900 62
