
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.328997                       # Number of seconds simulated
sim_ticks                                6328997277000                       # Number of ticks simulated
final_tick                               6328997277000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 231129                       # Simulator instruction rate (inst/s)
host_op_rate                                   370519                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2852838446                       # Simulator tick rate (ticks/s)
host_mem_usage                                 619456                       # Number of bytes of host memory used
host_seconds                                  2218.49                       # Real time elapsed on the host
sim_insts                                   512756633                       # Number of instructions simulated
sim_ops                                     821992280                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        25703488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25729472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    953758080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       953758080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           401617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              402023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      14902470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           14902470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               4106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4061226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4065332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          4106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             4106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       150696554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150696554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       150696554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              4106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4061226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            154761886                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238247387                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64375959                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6899                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           940                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   657337128                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            38                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12657994554                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   512756633                       # Number of instructions committed
system.cpu.committedOps                     821992280                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             809450643                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                7001125                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452878                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     44567274                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    809450643                       # number of integer instructions
system.cpu.num_fp_insts                       7001125                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1820622398                       # number of times the integer registers were read
system.cpu.num_int_register_writes          701623608                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              6001305                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             5000629                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            288565861                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279912357                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302623344                       # number of memory refs
system.cpu.num_load_insts                   238247385                       # Number of load instructions
system.cpu.num_store_insts                   64375959                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12657994554                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          59709105                       # Number of branches fetched
system.cpu.op_class::No_OpClass               6088586      0.74%      0.74% # Class of executed instruction
system.cpu.op_class::IntAlu                 500831802     60.93%     61.67% # Class of executed instruction
system.cpu.op_class::IntMult                        5      0.00%     61.67% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448053      1.03%     62.70% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2000135      0.24%     62.94% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdAlu                       94      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdCvt                       46      0.00%     62.94% # Class of executed instruction
system.cpu.op_class::SimdMisc                 2000215      0.24%     63.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.18% # Class of executed instruction
system.cpu.op_class::MemRead                238247339     28.98%     92.17% # Class of executed instruction
system.cpu.op_class::MemWrite                62375509      7.59%     99.76% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  46      0.00%     99.76% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2000450      0.24%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  821992280                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.836106                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302623346                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            683430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            442.800793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            770000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.836106                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605930122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605930122                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630428                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8044814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8044814                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     245675242                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        245675242                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    245675242                       # number of overall hits
system.cpu.dcache.overall_hits::total       245675242                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616959                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     56331145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     56331145                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     56948104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       56948104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     56948104                       # number of overall misses
system.cpu.dcache.overall_misses::total      56948104                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 210433553500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 210433553500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 5215414071500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 5215414071500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 5425847625000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5425847625000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 5425847625000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5425847625000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238247387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238247387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64375959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64375959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302623346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302623346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302623346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302623346                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002590                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.875034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.875034                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.188181                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.188181                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.188181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188181                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 341081.909009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 341081.909009                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 92584.911446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92584.911446                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 95277.054790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95277.054790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 95277.054790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95277.054790                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       205621                       # number of writebacks
system.cpu.dcache.writebacks::total            205621                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616959                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     56331145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     56331145                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     56948104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     56948104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     56948104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     56948104                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 209816594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 209816594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5159082926500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5159082926500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5368899521000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5368899521000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5368899521000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5368899521000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.875034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.875034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.188181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.188181                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.188181                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.188181                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 340081.909009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 340081.909009                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 91584.911446                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91584.911446                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 94277.054790                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94277.054790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 94277.054790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94277.054790                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682918                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           320.558898                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           657337128                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1599360.408759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   320.558898                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.626092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.626092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1314674667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1314674667                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    657336717                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       657336717                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     657336717                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        657336717                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    657336717                       # number of overall hits
system.cpu.icache.overall_hits::total       657336717                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          411                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           411                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          411                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            411                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          411                       # number of overall misses
system.cpu.icache.overall_misses::total           411                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    137696000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137696000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    137696000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137696000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    137696000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137696000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    657337128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    657337128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    657337128                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    657337128                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    657337128                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    657337128                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 335026.763990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 335026.763990                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 335026.763990                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 335026.763990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 335026.763990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 335026.763990                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           74                       # number of writebacks
system.cpu.icache.writebacks::total                74                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          411                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          411                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          411                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          411                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          411                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          411                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    137285000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    137285000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    137285000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    137285000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    137285000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    137285000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 334026.763990                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 334026.763990                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 334026.763990                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 334026.763990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 334026.763990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 334026.763990                       # average overall mshr miss latency
system.cpu.icache.replacements                     74                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.913508                       # Cycle average of tags in use
system.l2.tags.total_refs                   114204553                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    519807                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    219.705685                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.400672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.026267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2044.486569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998981                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1965                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 914156399                       # Number of tag accesses
system.l2.tags.data_accesses                914156399                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       205621                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           205621                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           74                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               74                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        56573067                       # number of WriteClean hits
system.l2.WriteClean_hits::total             56573067                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          28219996                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             28219996                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1553                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1553                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         161001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161001                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     5                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                162554                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162559                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    5                       # number of overall hits
system.l2.overall_hits::cpu.data               162554                       # number of overall hits
system.l2.overall_hits::total                  162559                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        28044678                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           28044678                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            64918                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               64918                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       455958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455958                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 406                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              520876                       # number of demand (read+write) misses
system.l2.demand_misses::total                 521282                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                406                       # number of overall misses
system.l2.overall_misses::cpu.data             520876                       # number of overall misses
system.l2.overall_misses::total                521282                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 4748895235500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 4748895235500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  27932310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27932310000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    136605000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    136605000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 207200644500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 207200644500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     136605000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  235132954500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     235269559500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    136605000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 235132954500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    235269559500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       205621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       205621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           74                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           74                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     56573067                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         56573067                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      56264674                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         56264674                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               411                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            683430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683841                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              411                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           683430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683841                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.498442                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.498442                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.976636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976636                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.987835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987835                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.739041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.739041                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.987835                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.762150                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.762285                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.987835                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.762150                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.762285                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 169333.205947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 169333.205947                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 430270.649127                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 430270.649127                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 336465.517241                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 336465.517241                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 454429.233614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 454429.233614                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 336465.517241                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 451418.292453                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 451328.761592                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 336465.517241                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 451418.292453                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 451328.761592                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               516338                       # number of writebacks
system.l2.writebacks::total                    516338                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     28044678                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      28044678                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        64918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          64918                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       455958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       455958                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         520876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            521282                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        520876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           521282                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 4468449237000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 4468449237000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  27283130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27283130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    132545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 202641064500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 202641064500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    132545000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 229924194500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 230056739500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    132545000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 229924194500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 230056739500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.498442                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.498442                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.976636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.987835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.739041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.739041                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.987835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.762150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.762285                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.987835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.762150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.762285                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 159333.233814                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 159333.233814                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 420270.649127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 420270.649127                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 326465.517241                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 326465.517241                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 444429.233614                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 444429.233614                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 326465.517241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 441418.292453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 441328.761592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 326465.517241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 441418.292453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 441328.761592                       # average overall mshr miss latency
system.l2.replacements                         517759                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16186.812366                       # Cycle average of tags in use
system.l3.tags.total_refs                    55793602                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   3740534                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     14.915946                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1369.405336                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          9.851318                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14807.555712                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.083582                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000601                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.903781                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.987965                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16383                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses              940664656758                       # Number of tag accesses
system.l3.tags.data_accesses             940664656758                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       516337                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           516337                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        28329985                       # number of WriteClean hits
system.l3.WriteClean_hits::total             28329985                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          12582530                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             12582530                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                801                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   801                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         116733                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            116733                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                117534                       # number of demand (read+write) hits
system.l3.demand_hits::total                   117534                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               117534                       # number of overall hits
system.l3.overall_hits::total                  117534                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        15463659                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           15463659                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            62606                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62606                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          406                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       339225                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          339631                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 406                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              401831                       # number of demand (read+write) misses
system.l3.demand_misses::total                 402237                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                406                       # number of overall misses
system.l3.overall_misses::cpu.data             401831                       # number of overall misses
system.l3.overall_misses::total                402237                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 3611146570000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 3611146570000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  26504987500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   26504987500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    128079000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 195699432000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 195827511000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     128079000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  222204419500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     222332498500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    128079000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 222204419500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    222332498500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       516337                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       516337                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     28329985                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         28329985                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      28046189                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         28046189                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63407                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63407                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          406                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       455958                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        456364                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               406                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            519365                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               519771                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              406                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           519365                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              519771                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.551364                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.551364                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.987367                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.987367                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.743983                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.744211                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.773697                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.773873                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.773697                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.773873                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 233524.715593                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 233524.715593                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 423361.778424                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 423361.778424                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 315465.517241                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 576901.560911                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 576589.036336                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 315465.517241                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 552979.783790                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 552740.047534                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 315465.517241                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 552979.783790                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 552740.047534                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              2235059                       # number of writebacks
system.l3.writebacks::total                   2235059                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           30                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            30                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     15463659                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      15463659                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62606                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62606                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          406                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       339225                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       339631                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            406                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         401831                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            402237                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           406                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        401831                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           402237                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 3704978318000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 3704978318000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  25503291500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  25503291500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    121583000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 190271832000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 190393415000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    121583000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 215775123500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 215896706500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    121583000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 215775123500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 215896706500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.551364                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.551364                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.987367                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.987367                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.743983                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.744211                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.773697                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.773873                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.773697                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.773873                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 239592.603406                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 239592.603406                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 407361.778424                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 407361.778424                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 299465.517241                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 560901.560911                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 560589.036336                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 299465.517241                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 536979.783790                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 536740.047534                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 299465.517241                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 536979.783790                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 536740.047534                       # average overall mshr miss latency
system.l3.replacements                        3724150                       # number of replacements
system.membus.snoop_filter.tot_requests      19336311                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     18934288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             339631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2235059                       # Transaction distribution
system.membus.trans_dist::WriteClean         12667411                       # Transaction distribution
system.membus.trans_dist::CleanEvict               95                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         15463873                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62392                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62392                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        339631                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     31170484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     31170484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31170484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    979487552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    979487552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               979487552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15865896                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15865896    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15865896                       # Request fanout histogram
system.membus.reqLayer2.occupancy        109010118000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2026141000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     57631507                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     56947666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       44338564                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     44338564                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            617370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2573767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           74                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97570463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1967744                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        56264674                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       56264674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66471                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66471                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           411                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616959                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    171152193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             171153089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3677575552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3677606592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44855989                       # Total snoops (count)
system.tol2bus.snoopTraffic                2775394688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        101804504                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.435527                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.495826                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57465940     56.45%     56.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1               44338564     43.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          101804504                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113881049000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            616500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29157482000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     29083401                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     28563630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       16008245                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     16008245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6328997277000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            456364                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2751396                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        40997396                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1490195                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        28046189                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       28046189                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63407                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63407                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       456364                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     85979346                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1879429952                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        16391561                       # Total snoops (count)
system.tol3bus.snoopTraffic                 953758080                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         44957521                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.356075                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.478838                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               28949276     64.39%     64.39% # Request fanout histogram
system.tol3bus.snoop_fanout::1               16008245     35.61%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           44957521                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57553015000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       14802751000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
