[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: ./results/clustered_test.def
[INFO ODB-0128] Design: multi_sink
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 300 components and 1800 component-terminals.
[INFO ODB-0133]     Created 1 nets and 300 connections.
[INFO ODB-0134] Finished DEF file: ./results/clustered_test.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
[INFO CTS-0039] Number of created patterns = 2376.
[INFO CTS-0084] Compiling LUT
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           4           1           34          1           26          
[WARNING CTS-0043] 792 wires are pure wire and no slew degration.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Num wire segments: 2376
[INFO CTS-0047]     Num keys in characterization LUT: 832
[INFO CTS-0048]     Actual min input cap: 1
 **********************
 *  Find clock roots  *
 **********************
[INFO CTS-0002]  User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
[INFO CTS-0007]  Net "clk" found for clock "clk"
[INFO CTS-0009]  Initializing clock net for : "clk"
[INFO CTS-0010]  Clock net "clk" has 300 sinks
[INFO CTS-0008]  TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
[INFO CTS-0027]  Generating H-Tree topology for net clk
[INFO CTS-0028]     Tot. number of sinks: 300
[INFO CTS-0090]     Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]     Number of static layers: 1
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um)
[INFO CTS-0021]  Distance between buffers: 7 units (100 um)
[INFO CTS-0019]  Tot. number of sinks after clustering: 30
[INFO CTS-0024]  Normalized sink region: [(0.892048, 0.749191), (13.6432, 12.3893)]
[INFO CTS-0025]     Width:  12.7512
[INFO CTS-0026]     Height: 11.6401
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 15
    Sub-region size: 6.3756 X 11.6401
[INFO CTS-0034]     Segment length (rounded): 4
    Key: 24 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Vertical
    # sinks per sub-region: 8
    Sub-region size: 6.3756 X 5.8200
[INFO CTS-0034]     Segment length (rounded): 2
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
[INFO CTS-0035]  Number of sinks covered: 30
[INFO CTS-0033]  Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
[INFO CTS-0036]  Avg. source sink dist: 23762.90 dbu.
[INFO CTS-0037]  Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
[INFO CTS-0018]     Created 35 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 35 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:1, 7:2, 8:2, 10:22, 11:7.
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0091] Sinks after db write = 300 (Leaf Buffers = 30)
[INFO CTS-0092] Avg Sink Wire Length = 130.0 um
[INFO CTS-0094] Min path depth = 3 Max path depth = 3
 ... End of TritonCTS execution.
