# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FPGA-NES_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/main_clkgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:35 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/main_clkgen.v 
# -- Compiling module main_clkgen
# 
# Top level modules:
# 	main_clkgen
# End time: 19:50:35 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/nes_clkgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:35 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/nes_clkgen.v 
# -- Compiling module nes_clkgen
# 
# Top level modules:
# 	nes_clkgen
# End time: 19:50:35 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/dev/FPGA-NES/src/db {C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:35 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/dev/FPGA-NES/src/db" C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v 
# -- Compiling module main_clkgen_altpll
# 
# Top level modules:
# 	main_clkgen_altpll
# End time: 19:50:35 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/dev/FPGA-NES/src/db {C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:35 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/dev/FPGA-NES/src/db" C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v 
# -- Compiling module nes_clkgen_altpll
# 
# Top level modules:
# 	nes_clkgen_altpll
# End time: 19:50:35 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib toplevel_soc
# ** Warning: (vlib-34) Library already exists at "toplevel_soc".
# vmap toplevel_soc toplevel_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap toplevel_soc toplevel_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:35 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v 
# -- Compiling module toplevel_soc
# 
# Top level modules:
# 	toplevel_soc
# End time: 19:50:35 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:35 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:50:35 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:35 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:50:35 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:35 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v 
# -- Compiling module toplevel_soc_mm_interconnect_0
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v 
# -- Compiling module toplevel_soc_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_avalon_st_adapter_006
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module toplevel_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_avalon_st_adapter
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v 
# -- Compiling module toplevel_soc_usb_rst
# 
# Top level modules:
# 	toplevel_soc_usb_rst
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v 
# -- Compiling module toplevel_soc_usb_gpx
# 
# Top level modules:
# 	toplevel_soc_usb_gpx
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v 
# -- Compiling module toplevel_soc_timer_0
# 
# Top level modules:
# 	toplevel_soc_timer_0
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v 
# -- Compiling module toplevel_soc_sysid_qsys_0
# 
# Top level modules:
# 	toplevel_soc_sysid_qsys_0
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v 
# -- Compiling module toplevel_soc_spi_0
# 
# Top level modules:
# 	toplevel_soc_spi_0
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v 
# -- Compiling module toplevel_soc_sdram_pll_dffpipe_l2c
# -- Compiling module toplevel_soc_sdram_pll_stdsync_sv6
# -- Compiling module toplevel_soc_sdram_pll_altpll_vg92
# -- Compiling module toplevel_soc_sdram_pll
# 
# Top level modules:
# 	toplevel_soc_sdram_pll
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v 
# -- Compiling module toplevel_soc_sdram_input_efifo_module
# -- Compiling module toplevel_soc_sdram
# 
# Top level modules:
# 	toplevel_soc_sdram
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:36 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v 
# -- Compiling module toplevel_soc_nios2_gen2_0
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0
# End time: 19:50:36 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v 
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	toplevel_soc_nios2_gen2_0_cpu
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0_cpu_test_bench
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v 
# -- Compiling module toplevel_soc_leds_pio
# 
# Top level modules:
# 	toplevel_soc_leds_pio
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v 
# -- Compiling module toplevel_soc_keycode
# 
# Top level modules:
# 	toplevel_soc_keycode
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v 
# -- Compiling module toplevel_soc_key
# 
# Top level modules:
# 	toplevel_soc_key
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v 
# -- Compiling module toplevel_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module toplevel_soc_jtag_uart_0_scfifo_w
# -- Compiling module toplevel_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module toplevel_soc_jtag_uart_0_scfifo_r
# -- Compiling module toplevel_soc_jtag_uart_0
# 
# Top level modules:
# 	toplevel_soc_jtag_uart_0
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v 
# -- Compiling module altera_avalon_i2c
# 
# Top level modules:
# 	altera_avalon_i2c
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v 
# -- Compiling module altera_avalon_i2c_csr
# 
# Top level modules:
# 	altera_avalon_i2c_csr
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:37 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 
# -- Compiling module altera_avalon_i2c_clk_cnt
# 
# Top level modules:
# 	altera_avalon_i2c_clk_cnt
# End time: 19:50:37 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:38 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 
# -- Compiling module altera_avalon_i2c_condt_det
# 
# Top level modules:
# 	altera_avalon_i2c_condt_det
# End time: 19:50:38 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:38 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 
# -- Compiling module altera_avalon_i2c_condt_gen
# 
# Top level modules:
# 	altera_avalon_i2c_condt_gen
# End time: 19:50:38 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:38 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v 
# -- Compiling module altera_avalon_i2c_fifo
# 
# Top level modules:
# 	altera_avalon_i2c_fifo
# End time: 19:50:38 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:38 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 
# -- Compiling module altera_avalon_i2c_mstfsm
# 
# Top level modules:
# 	altera_avalon_i2c_mstfsm
# End time: 19:50:38 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:38 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 
# -- Compiling module altera_avalon_i2c_rxshifter
# 
# Top level modules:
# 	altera_avalon_i2c_rxshifter
# End time: 19:50:38 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:38 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 
# -- Compiling module altera_avalon_i2c_txshifter
# 
# Top level modules:
# 	altera_avalon_i2c_txshifter
# End time: 19:50:38 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:38 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 
# -- Compiling module altera_avalon_i2c_spksupp
# 
# Top level modules:
# 	altera_avalon_i2c_spksupp
# End time: 19:50:38 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:38 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v 
# -- Compiling module altera_avalon_i2c_txout
# 
# Top level modules:
# 	altera_avalon_i2c_txout
# End time: 19:50:39 on Apr 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:39 on Apr 17,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v 
# -- Compiling module toplevel_soc_hex_digits_pio
# 
# Top level modules:
# 	toplevel_soc_hex_digits_pio
# End time: 19:50:39 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:39 on Apr 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/VGA_controller.sv 
# -- Compiling module vga_controller
# ** Warning: C:/dev/FPGA-NES/src/VGA_controller.sv(54): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/dev/FPGA-NES/src/VGA_controller.sv(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/dev/FPGA-NES/src/VGA_controller.sv(61): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/dev/FPGA-NES/src/VGA_controller.sv(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	vga_controller
# End time: 19:50:39 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:39 on Apr 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:50:39 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/SYS_RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:39 on Apr 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/SYS_RAM.sv 
# -- Compiling module SYS_RAM
# 
# Top level modules:
# 	SYS_RAM
# End time: 19:50:39 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:39 on Apr 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:50:39 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/PRG_ROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:39 on Apr 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/PRG_ROM.sv 
# -- Compiling module PRG_ROM
# 
# Top level modules:
# 	PRG_ROM
# End time: 19:50:39 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/PPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:39 on Apr 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/PPU.sv 
# -- Compiling module PPU
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(57): (vlog-2110) Illegal reference to net "PPU_ADDR".
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(58): (vlog-2110) Illegal reference to net "PPU_READ".
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(77): (vlog-2110) Illegal reference to net "VGA_R".
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(78): (vlog-2110) Illegal reference to net "VGA_G".
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(79): (vlog-2110) Illegal reference to net "VGA_B".
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(82): (vlog-2110) Illegal reference to net "VGA_R".
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(83): (vlog-2110) Illegal reference to net "VGA_G".
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(84): (vlog-2110) Illegal reference to net "VGA_B".
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(91): (vlog-2110) Illegal reference to net "VGA_R".
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(92): (vlog-2110) Illegal reference to net "VGA_G".
# ** Error: C:/dev/FPGA-NES/src/PPU.sv(93): (vlog-2110) Illegal reference to net "VGA_B".
# End time: 19:50:39 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./FPGA-NES_run_msim_rtl_systemverilog.do line 55
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/PPU.sv}"
