[N
42
26
14 i_ID_STD_Shift
24
14 i_EX_add1_mux2
39
10 if_id_pipe
8
10 i_MEM_PCP4
34
7 i_ID_jr
22
15 i_EX_pc4_s120_o
18
11 i_EX_branch
4
1 N
3
5 mixed
41
8 behavior
30
11 i_ID_RegDst
31
13 i_ID_MemToReg
6
10 i_MEM_halt
16
8 i_EX_jal
12
11 ex_mem_pipe
1
46 /home/anorris/CPRE381/ProjectGit/cpre_381/work
35
14 i_ID_rs_data_o
5
9 i_MEM_jal
19
14 i_EX_rs_data_o
7
15 i_MEM_Dmem_Addr
20
9 i_EX_PCP4
38
10 i_ID_ext_o
23
14 i_EX_Dmem_Addr
36
9 i_ID_PCP4
25
10 id_ex_pipe
15
12 i_EX_ext_ctl
14
9 i_EX_halt
10
13 i_MEM_Dmem_Lb
9
14 i_MEM_Dmem_out
32
12 i_ID_ext_ctl
40
24 tb_pipelineflushandstall
11
13 i_MEM_Dmem_Lh
29
13 i_ID_MemWrite
33
8 i_ID_jal
2
11 mem_wb_pipe
42
9 gCLK_HPER
13
13 i_EX_MemWrite
27
9 i_ID_halt
17
7 i_EX_jr
21
14 i_EX_rt_data_o
37
14 i_ID_rt_data_o
28
12 i_ID_ALU_Src
]
[G
1
12
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
25
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
40
41
1
42
0
0
0
0
8 8
-128
-16
-6
2
0
0
0
0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
39
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
2
3
9
8
1
0
0
]
[P
1
12
3
18
14
1
0
0
]
[P
1
12
3
16
14
1
0
0
]
[P
1
2
3
10
8
1
0
0
]
[P
1
2
3
11
8
1
0
0
]
[P
1
12
3
24
20
1
0
0
]
[P
1
12
3
15
14
1
0
0
]
[P
1
12
3
21
20
1
0
0
]
[P
1
12
3
17
14
1
0
0
]
[P
1
25
3
26
27
1
0
0
]
[P
1
25
3
30
31
1
0
0
]
[P
1
25
3
37
36
1
0
0
]
[P
1
12
3
13
14
1
0
0
]
[P
1
25
3
38
36
1
0
0
]
[P
1
2
3
5
6
1
0
0
]
[P
1
2
3
7
8
1
0
0
]
[P
1
25
3
29
27
1
0
0
]
[P
1
25
3
32
27
1
0
0
]
[P
1
12
3
19
20
1
0
0
]
[P
1
12
3
23
20
1
0
0
]
[P
1
25
3
34
27
1
0
0
]
[P
1
25
3
35
36
1
0
0
]
[P
1
12
3
22
20
1
0
0
]
[P
1
25
3
33
27
1
0
0
]
[P
1
25
3
28
27
1
0
0
]
