
LoRa_Sender_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af40  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000668  0800b050  0800b050  0001b050  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6b8  0800b6b8  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  0800b6b8  0800b6b8  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b6b8  0800b6b8  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6b8  0800b6b8  0001b6b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b6bc  0800b6bc  0001b6bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800b6c0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  20000200  0800b8bc  00020200  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000610  0800b8bc  00020610  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012533  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000029aa  00000000  00000000  0003279b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001328  00000000  00000000  00035148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f19  00000000  00000000  00036470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019936  00000000  00000000  00037389  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015e34  00000000  00000000  00050cbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009109e  00000000  00000000  00066af3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000068bc  00000000  00000000  000f7b94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000fe450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000200 	.word	0x20000200
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b038 	.word	0x0800b038

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000204 	.word	0x20000204
 800014c:	0800b038 	.word	0x0800b038

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2lz>:
 8000b7c:	b538      	push	{r3, r4, r5, lr}
 8000b7e:	4605      	mov	r5, r0
 8000b80:	460c      	mov	r4, r1
 8000b82:	2200      	movs	r2, #0
 8000b84:	2300      	movs	r3, #0
 8000b86:	4628      	mov	r0, r5
 8000b88:	4621      	mov	r1, r4
 8000b8a:	f7ff ff21 	bl	80009d0 <__aeabi_dcmplt>
 8000b8e:	b928      	cbnz	r0, 8000b9c <__aeabi_d2lz+0x20>
 8000b90:	4628      	mov	r0, r5
 8000b92:	4621      	mov	r1, r4
 8000b94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b98:	f000 b80a 	b.w	8000bb0 <__aeabi_d2ulz>
 8000b9c:	4628      	mov	r0, r5
 8000b9e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000ba2:	f000 f805 	bl	8000bb0 <__aeabi_d2ulz>
 8000ba6:	4240      	negs	r0, r0
 8000ba8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bac:	bd38      	pop	{r3, r4, r5, pc}
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2ulz>:
 8000bb0:	b5d0      	push	{r4, r6, r7, lr}
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <__aeabi_d2ulz+0x34>)
 8000bb6:	4606      	mov	r6, r0
 8000bb8:	460f      	mov	r7, r1
 8000bba:	f7ff fc97 	bl	80004ec <__aeabi_dmul>
 8000bbe:	f7ff ff6d 	bl	8000a9c <__aeabi_d2uiz>
 8000bc2:	4604      	mov	r4, r0
 8000bc4:	f7ff fc18 	bl	80003f8 <__aeabi_ui2d>
 8000bc8:	2200      	movs	r2, #0
 8000bca:	4b07      	ldr	r3, [pc, #28]	; (8000be8 <__aeabi_d2ulz+0x38>)
 8000bcc:	f7ff fc8e 	bl	80004ec <__aeabi_dmul>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	4630      	mov	r0, r6
 8000bd6:	4639      	mov	r1, r7
 8000bd8:	f7ff fad0 	bl	800017c <__aeabi_dsub>
 8000bdc:	f7ff ff5e 	bl	8000a9c <__aeabi_d2uiz>
 8000be0:	4621      	mov	r1, r4
 8000be2:	bdd0      	pop	{r4, r6, r7, pc}
 8000be4:	3df00000 	.word	0x3df00000
 8000be8:	41f00000 	.word	0x41f00000

08000bec <DHT22_Start>:
#include "stdio.h"
#include "stdint.h"
#include "DHT22.h"

// Function implementations
void DHT22_Start(void) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
	Set_Pin_Output(GPIOA, GPIO_PIN_5); // set the pin as output
 8000bf0:	2120      	movs	r1, #32
 8000bf2:	480d      	ldr	r0, [pc, #52]	; (8000c28 <DHT22_Start+0x3c>)
 8000bf4:	f000 f892 	bl	8000d1c <Set_Pin_Output>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // pull the pin low
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	2120      	movs	r1, #32
 8000bfc:	480a      	ldr	r0, [pc, #40]	; (8000c28 <DHT22_Start+0x3c>)
 8000bfe:	f002 fe30 	bl	8003862 <HAL_GPIO_WritePin>
	Delay_Us(1200);
 8000c02:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000c06:	f001 f8ff 	bl	8001e08 <Delay_Us>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // pull the pin high
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	2120      	movs	r1, #32
 8000c0e:	4806      	ldr	r0, [pc, #24]	; (8000c28 <DHT22_Start+0x3c>)
 8000c10:	f002 fe27 	bl	8003862 <HAL_GPIO_WritePin>
	Delay_Us(20);
 8000c14:	2014      	movs	r0, #20
 8000c16:	f001 f8f7 	bl	8001e08 <Delay_Us>
	Set_Pin_Input(GPIOA, GPIO_PIN_5); // set the pin as input
 8000c1a:	2120      	movs	r1, #32
 8000c1c:	4802      	ldr	r0, [pc, #8]	; (8000c28 <DHT22_Start+0x3c>)
 8000c1e:	f000 f8a2 	bl	8000d66 <Set_Pin_Input>
}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40010800 	.word	0x40010800

08000c2c <DHT22_Check_Response>:

uint8_t DHT22_Check_Response(void) {
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
	uint8_t resposne = 0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	71fb      	strb	r3, [r7, #7]
	Delay_Us(40);
 8000c36:	2028      	movs	r0, #40	; 0x28
 8000c38:	f001 f8e6 	bl	8001e08 <Delay_Us>
	if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) {
 8000c3c:	2120      	movs	r1, #32
 8000c3e:	4812      	ldr	r0, [pc, #72]	; (8000c88 <DHT22_Check_Response+0x5c>)
 8000c40:	f002 fdf8 	bl	8003834 <HAL_GPIO_ReadPin>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d10f      	bne.n	8000c6a <DHT22_Check_Response+0x3e>
		Delay_Us(80); // wait 80 us for response from DHT22
 8000c4a:	2050      	movs	r0, #80	; 0x50
 8000c4c:	f001 f8dc 	bl	8001e08 <Delay_Us>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5))
 8000c50:	2120      	movs	r1, #32
 8000c52:	480d      	ldr	r0, [pc, #52]	; (8000c88 <DHT22_Check_Response+0x5c>)
 8000c54:	f002 fdee 	bl	8003834 <HAL_GPIO_ReadPin>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d002      	beq.n	8000c64 <DHT22_Check_Response+0x38>
			resposne = 1; // successfully receive the response
 8000c5e:	2301      	movs	r3, #1
 8000c60:	71fb      	strb	r3, [r7, #7]
 8000c62:	e004      	b.n	8000c6e <DHT22_Check_Response+0x42>
		else
			resposne = -1; // fail to receive the response
 8000c64:	23ff      	movs	r3, #255	; 0xff
 8000c66:	71fb      	strb	r3, [r7, #7]
 8000c68:	e001      	b.n	8000c6e <DHT22_Check_Response+0x42>
	} else
		return -1;
 8000c6a:	23ff      	movs	r3, #255	; 0xff
 8000c6c:	e008      	b.n	8000c80 <DHT22_Check_Response+0x54>
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5))
 8000c6e:	bf00      	nop
 8000c70:	2120      	movs	r1, #32
 8000c72:	4805      	ldr	r0, [pc, #20]	; (8000c88 <DHT22_Check_Response+0x5c>)
 8000c74:	f002 fdde 	bl	8003834 <HAL_GPIO_ReadPin>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d1f8      	bne.n	8000c70 <DHT22_Check_Response+0x44>
		; // wait for the pin to go low
	return resposne;
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40010800 	.word	0x40010800

08000c8c <DHT22_Read_Data>:

uint8_t DHT22_Read_Data(void) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
	uint8_t data;
	for (uint8_t i = 0; i < 8; i++) {
 8000c92:	2300      	movs	r3, #0
 8000c94:	71bb      	strb	r3, [r7, #6]
 8000c96:	e037      	b.n	8000d08 <DHT22_Read_Data+0x7c>
//		Delay_Us(50);
		while (!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)))
 8000c98:	bf00      	nop
 8000c9a:	2120      	movs	r1, #32
 8000c9c:	481e      	ldr	r0, [pc, #120]	; (8000d18 <DHT22_Read_Data+0x8c>)
 8000c9e:	f002 fdc9 	bl	8003834 <HAL_GPIO_ReadPin>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d0f8      	beq.n	8000c9a <DHT22_Read_Data+0xe>
			; // wait for the pin to to go high
		Delay_Us(30);
 8000ca8:	201e      	movs	r0, #30
 8000caa:	f001 f8ad 	bl	8001e08 <Delay_Us>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) // if the pin is high
 8000cae:	2120      	movs	r1, #32
 8000cb0:	4819      	ldr	r0, [pc, #100]	; (8000d18 <DHT22_Read_Data+0x8c>)
 8000cb2:	f002 fdbf 	bl	8003834 <HAL_GPIO_ReadPin>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d00c      	beq.n	8000cd6 <DHT22_Read_Data+0x4a>
			data |= 1 << (7 - i); // write 1 bit
 8000cbc:	79bb      	ldrb	r3, [r7, #6]
 8000cbe:	f1c3 0307 	rsb	r3, r3, #7
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc8:	b25a      	sxtb	r2, r3
 8000cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	b25b      	sxtb	r3, r3
 8000cd2:	71fb      	strb	r3, [r7, #7]
 8000cd4:	e00d      	b.n	8000cf2 <DHT22_Read_Data+0x66>
		else
			// if the pin is low
			data &= ~(1 << (7 - i)); // write 0 bit
 8000cd6:	79bb      	ldrb	r3, [r7, #6]
 8000cd8:	f1c3 0307 	rsb	r3, r3, #7
 8000cdc:	2201      	movs	r2, #1
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	b25b      	sxtb	r3, r3
 8000ce4:	43db      	mvns	r3, r3
 8000ce6:	b25a      	sxtb	r2, r3
 8000ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cec:	4013      	ands	r3, r2
 8000cee:	b25b      	sxtb	r3, r3
 8000cf0:	71fb      	strb	r3, [r7, #7]
		while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5))
 8000cf2:	bf00      	nop
 8000cf4:	2120      	movs	r1, #32
 8000cf6:	4808      	ldr	r0, [pc, #32]	; (8000d18 <DHT22_Read_Data+0x8c>)
 8000cf8:	f002 fd9c 	bl	8003834 <HAL_GPIO_ReadPin>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d1f8      	bne.n	8000cf4 <DHT22_Read_Data+0x68>
	for (uint8_t i = 0; i < 8; i++) {
 8000d02:	79bb      	ldrb	r3, [r7, #6]
 8000d04:	3301      	adds	r3, #1
 8000d06:	71bb      	strb	r3, [r7, #6]
 8000d08:	79bb      	ldrb	r3, [r7, #6]
 8000d0a:	2b07      	cmp	r3, #7
 8000d0c:	d9c4      	bls.n	8000c98 <DHT22_Read_Data+0xc>
			; // wait for the pin to go low
	}
	return data;
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40010800 	.word	0x40010800

08000d1c <Set_Pin_Output>:

void Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000d28:	f107 0308 	add.w	r3, r7, #8
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]
 8000d32:	609a      	str	r2, [r3, #8]
 8000d34:	60da      	str	r2, [r3, #12]
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000d36:	887b      	ldrh	r3, [r7, #2]
 8000d38:	2201      	movs	r2, #1
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f002 fd90 	bl	8003862 <HAL_GPIO_WritePin>
	/*Configure GPIO pin */
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000d42:	887b      	ldrh	r3, [r7, #2]
 8000d44:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d46:	2301      	movs	r3, #1
 8000d48:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000d52:	f107 0308 	add.w	r3, r7, #8
 8000d56:	4619      	mov	r1, r3
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f002 fbe7 	bl	800352c <HAL_GPIO_Init>
}
 8000d5e:	bf00      	nop
 8000d60:	3718      	adds	r7, #24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <Set_Pin_Input>:

void Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b086      	sub	sp, #24
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
 8000d6e:	460b      	mov	r3, r1
 8000d70:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000d72:	f107 0308 	add.w	r3, r7, #8
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
 8000d7e:	60da      	str	r2, [r3, #12]
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8000d80:	887b      	ldrh	r3, [r7, #2]
 8000d82:	2200      	movs	r2, #0
 8000d84:	4619      	mov	r1, r3
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f002 fd6b 	bl	8003862 <HAL_GPIO_WritePin>
	/*Configure GPIO pin */
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000d8c:	887b      	ldrh	r3, [r7, #2]
 8000d8e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d90:	2300      	movs	r3, #0
 8000d92:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000d9c:	f107 0308 	add.w	r3, r7, #8
 8000da0:	4619      	mov	r1, r3
 8000da2:	6878      	ldr	r0, [r7, #4]
 8000da4:	f002 fbc2 	bl	800352c <HAL_GPIO_Init>
}
 8000da8:	bf00      	nop
 8000daa:	3718      	adds	r7, #24
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <DHT22_Get_Data>:

uint8_t DHT22_Get_Data(DHT22_Data *data) {
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	uint8_t status, tempByte1, tempByte2, humidByte1, humidByte2, rcv_checksum, checksum = 0xFF;
 8000db8:	23ff      	movs	r3, #255	; 0xff
 8000dba:	72bb      	strb	r3, [r7, #10]
	DHT22_Start();
 8000dbc:	f7ff ff16 	bl	8000bec <DHT22_Start>
	status = DHT22_Check_Response();
 8000dc0:	f7ff ff34 	bl	8000c2c <DHT22_Check_Response>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	727b      	strb	r3, [r7, #9]
	if (status) {
 8000dc8:	7a7b      	ldrb	r3, [r7, #9]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d013      	beq.n	8000df6 <DHT22_Get_Data+0x46>
		humidByte1 = DHT22_Read_Data();
 8000dce:	f7ff ff5d 	bl	8000c8c <DHT22_Read_Data>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	737b      	strb	r3, [r7, #13]
		humidByte2 = DHT22_Read_Data();
 8000dd6:	f7ff ff59 	bl	8000c8c <DHT22_Read_Data>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	733b      	strb	r3, [r7, #12]
		tempByte1 = DHT22_Read_Data();
 8000dde:	f7ff ff55 	bl	8000c8c <DHT22_Read_Data>
 8000de2:	4603      	mov	r3, r0
 8000de4:	73fb      	strb	r3, [r7, #15]
		tempByte2 = DHT22_Read_Data();
 8000de6:	f7ff ff51 	bl	8000c8c <DHT22_Read_Data>
 8000dea:	4603      	mov	r3, r0
 8000dec:	73bb      	strb	r3, [r7, #14]
		rcv_checksum = DHT22_Read_Data();
 8000dee:	f7ff ff4d 	bl	8000c8c <DHT22_Read_Data>
 8000df2:	4603      	mov	r3, r0
 8000df4:	72fb      	strb	r3, [r7, #11]
	}
	checksum = humidByte1 + humidByte2 + tempByte1 + tempByte2;
 8000df6:	7b7a      	ldrb	r2, [r7, #13]
 8000df8:	7b3b      	ldrb	r3, [r7, #12]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	7bfb      	ldrb	r3, [r7, #15]
 8000e00:	4413      	add	r3, r2
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	7bbb      	ldrb	r3, [r7, #14]
 8000e06:	4413      	add	r3, r2
 8000e08:	72bb      	strb	r3, [r7, #10]

	if (checksum == rcv_checksum) {
 8000e0a:	7aba      	ldrb	r2, [r7, #10]
 8000e0c:	7afb      	ldrb	r3, [r7, #11]
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d123      	bne.n	8000e5a <DHT22_Get_Data+0xaa>
		data->temperature = (double) (((tempByte1 << 8) | tempByte2)) / 10.00;
 8000e12:	7bfb      	ldrb	r3, [r7, #15]
 8000e14:	021a      	lsls	r2, r3, #8
 8000e16:	7bbb      	ldrb	r3, [r7, #14]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fafc 	bl	8000418 <__aeabi_i2d>
 8000e20:	f04f 0200 	mov.w	r2, #0
 8000e24:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <DHT22_Get_Data+0xb4>)
 8000e26:	f7ff fc8b 	bl	8000740 <__aeabi_ddiv>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	6879      	ldr	r1, [r7, #4]
 8000e30:	e9c1 2300 	strd	r2, r3, [r1]
		data->humidity = (double) (((humidByte1 << 8) | humidByte2)) / 10.00;
 8000e34:	7b7b      	ldrb	r3, [r7, #13]
 8000e36:	021a      	lsls	r2, r3, #8
 8000e38:	7b3b      	ldrb	r3, [r7, #12]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff faeb 	bl	8000418 <__aeabi_i2d>
 8000e42:	f04f 0200 	mov.w	r2, #0
 8000e46:	4b07      	ldr	r3, [pc, #28]	; (8000e64 <DHT22_Get_Data+0xb4>)
 8000e48:	f7ff fc7a 	bl	8000740 <__aeabi_ddiv>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	460b      	mov	r3, r1
 8000e50:	6879      	ldr	r1, [r7, #4]
 8000e52:	e9c1 2302 	strd	r2, r3, [r1, #8]
		return 1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e000      	b.n	8000e5c <DHT22_Get_Data+0xac>
	}
	else
		return 0;
 8000e5a:	2300      	movs	r3, #0
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3710      	adds	r7, #16
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40240000 	.word	0x40240000

08000e68 <lcd_send_cmd>:
// External variables
extern I2C_HandleTypeDef hi2c1;

// Function implementation
void lcd_send_cmd (char cmd)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af02      	add	r7, sp, #8
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	f023 030f 	bic.w	r3, r3, #15
 8000e78:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	011b      	lsls	r3, r3, #4
 8000e7e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000e80:	7bfb      	ldrb	r3, [r7, #15]
 8000e82:	f043 030c 	orr.w	r3, r3, #12
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000e8a:	7bfb      	ldrb	r3, [r7, #15]
 8000e8c:	f043 0308 	orr.w	r3, r3, #8
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000e94:	7bbb      	ldrb	r3, [r7, #14]
 8000e96:	f043 030c 	orr.w	r3, r3, #12
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000e9e:	7bbb      	ldrb	r3, [r7, #14]
 8000ea0:	f043 0308 	orr.w	r3, r3, #8
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ea8:	f107 0208 	add.w	r2, r7, #8
 8000eac:	2364      	movs	r3, #100	; 0x64
 8000eae:	9300      	str	r3, [sp, #0]
 8000eb0:	2304      	movs	r3, #4
 8000eb2:	214e      	movs	r1, #78	; 0x4e
 8000eb4:	4803      	ldr	r0, [pc, #12]	; (8000ec4 <lcd_send_cmd+0x5c>)
 8000eb6:	f002 fe61 	bl	8003b7c <HAL_I2C_Master_Transmit>
}
 8000eba:	bf00      	nop
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	2000021c 	.word	0x2000021c

08000ec8 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af02      	add	r7, sp, #8
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	f023 030f 	bic.w	r3, r3, #15
 8000ed8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	011b      	lsls	r3, r3, #4
 8000ede:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
 8000ee2:	f043 030d 	orr.w	r3, r3, #13
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	f043 0309 	orr.w	r3, r3, #9
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8000ef4:	7bbb      	ldrb	r3, [r7, #14]
 8000ef6:	f043 030d 	orr.w	r3, r3, #13
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8000efe:	7bbb      	ldrb	r3, [r7, #14]
 8000f00:	f043 0309 	orr.w	r3, r3, #9
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f08:	f107 0208 	add.w	r2, r7, #8
 8000f0c:	2364      	movs	r3, #100	; 0x64
 8000f0e:	9300      	str	r3, [sp, #0]
 8000f10:	2304      	movs	r3, #4
 8000f12:	214e      	movs	r1, #78	; 0x4e
 8000f14:	4803      	ldr	r0, [pc, #12]	; (8000f24 <lcd_send_data+0x5c>)
 8000f16:	f002 fe31 	bl	8003b7c <HAL_I2C_Master_Transmit>
}
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	2000021c 	.word	0x2000021c

08000f28 <lcd_init>:

void lcd_init (void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000f2c:	2032      	movs	r0, #50	; 0x32
 8000f2e:	f002 f9cb 	bl	80032c8 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000f32:	2030      	movs	r0, #48	; 0x30
 8000f34:	f7ff ff98 	bl	8000e68 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000f38:	2005      	movs	r0, #5
 8000f3a:	f002 f9c5 	bl	80032c8 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000f3e:	2030      	movs	r0, #48	; 0x30
 8000f40:	f7ff ff92 	bl	8000e68 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000f44:	2001      	movs	r0, #1
 8000f46:	f002 f9bf 	bl	80032c8 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000f4a:	2030      	movs	r0, #48	; 0x30
 8000f4c:	f7ff ff8c 	bl	8000e68 <lcd_send_cmd>
	HAL_Delay(10);
 8000f50:	200a      	movs	r0, #10
 8000f52:	f002 f9b9 	bl	80032c8 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000f56:	2020      	movs	r0, #32
 8000f58:	f7ff ff86 	bl	8000e68 <lcd_send_cmd>
	HAL_Delay(10);
 8000f5c:	200a      	movs	r0, #10
 8000f5e:	f002 f9b3 	bl	80032c8 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000f62:	2028      	movs	r0, #40	; 0x28
 8000f64:	f7ff ff80 	bl	8000e68 <lcd_send_cmd>
	HAL_Delay(1);
 8000f68:	2001      	movs	r0, #1
 8000f6a:	f002 f9ad 	bl	80032c8 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000f6e:	2008      	movs	r0, #8
 8000f70:	f7ff ff7a 	bl	8000e68 <lcd_send_cmd>
	HAL_Delay(1);
 8000f74:	2001      	movs	r0, #1
 8000f76:	f002 f9a7 	bl	80032c8 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	f7ff ff74 	bl	8000e68 <lcd_send_cmd>
	HAL_Delay(1);
 8000f80:	2001      	movs	r0, #1
 8000f82:	f002 f9a1 	bl	80032c8 <HAL_Delay>
	HAL_Delay(1);
 8000f86:	2001      	movs	r0, #1
 8000f88:	f002 f99e 	bl	80032c8 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000f8c:	2006      	movs	r0, #6
 8000f8e:	f7ff ff6b 	bl	8000e68 <lcd_send_cmd>
	HAL_Delay(1);
 8000f92:	2001      	movs	r0, #1
 8000f94:	f002 f998 	bl	80032c8 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000f98:	200c      	movs	r0, #12
 8000f9a:	f7ff ff65 	bl	8000e68 <lcd_send_cmd>
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000faa:	e006      	b.n	8000fba <lcd_send_string+0x18>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	1c5a      	adds	r2, r3, #1
 8000fb0:	607a      	str	r2, [r7, #4]
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff ff87 	bl	8000ec8 <lcd_send_data>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d1f4      	bne.n	8000fac <lcd_send_string+0xa>
}
 8000fc2:	bf00      	nop
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <lcd_clear>:

void lcd_clear(void){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80);
 8000fd2:	2080      	movs	r0, #128	; 0x80
 8000fd4:	f7ff ff48 	bl	8000e68 <lcd_send_cmd>
	for (int i = 0; i < 70; i++)
 8000fd8:	2300      	movs	r3, #0
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	e005      	b.n	8000fea <lcd_clear+0x1e>
		lcd_send_data(' ');
 8000fde:	2020      	movs	r0, #32
 8000fe0:	f7ff ff72 	bl	8000ec8 <lcd_send_data>
	for (int i = 0; i < 70; i++)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2b45      	cmp	r3, #69	; 0x45
 8000fee:	ddf6      	ble.n	8000fde <lcd_clear+0x12>
}
 8000ff0:	bf00      	nop
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <lcd_put_cursor>:

void lcd_put_cursor(int row, int col){
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b082      	sub	sp, #8
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
 8001002:	6039      	str	r1, [r7, #0]
	switch (row) {
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d003      	beq.n	8001012 <lcd_put_cursor+0x18>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d005      	beq.n	800101c <lcd_put_cursor+0x22>
			break;
		case 1:
			col |= 0xC0;
			break;
		default:
			break;
 8001010:	e009      	b.n	8001026 <lcd_put_cursor+0x2c>
			col |= 0x80;
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001018:	603b      	str	r3, [r7, #0]
			break;
 800101a:	e004      	b.n	8001026 <lcd_put_cursor+0x2c>
			col |= 0xC0;
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001022:	603b      	str	r3, [r7, #0]
			break;
 8001024:	bf00      	nop
	}
	lcd_send_cmd(col);
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	b2db      	uxtb	r3, r3
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff ff1c 	bl	8000e68 <lcd_send_cmd>
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8001038:	b4b0      	push	{r4, r5, r7}
 800103a:	b08f      	sub	sp, #60	; 0x3c
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8001040:	f240 13b1 	movw	r3, #433	; 0x1b1
 8001044:	62fb      	str	r3, [r7, #44]	; 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8001046:	2307      	movs	r3, #7
 8001048:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 800104c:	2307      	movs	r3, #7
 800104e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8001052:	2301      	movs	r3, #1
 8001054:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	new_LoRa.power				   = POWER_20db;
 8001058:	23ff      	movs	r3, #255	; 0xff
 800105a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	new_LoRa.overCurrentProtection = 100       ;
 800105e:	2364      	movs	r3, #100	; 0x64
 8001060:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	new_LoRa.preamble			   = 8         ;
 8001064:	2308      	movs	r3, #8
 8001066:	86bb      	strh	r3, [r7, #52]	; 0x34

	return new_LoRa;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	461d      	mov	r5, r3
 800106c:	f107 040c 	add.w	r4, r7, #12
 8001070:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001072:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001074:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001076:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001078:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800107c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	373c      	adds	r7, #60	; 0x3c
 8001084:	46bd      	mov	sp, r7
 8001086:	bcb0      	pop	{r4, r5, r7}
 8001088:	4770      	bx	lr

0800108a <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 800108a:	b580      	push	{r7, lr}
 800108c:	b084      	sub	sp, #16
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
 8001092:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8001094:	2101      	movs	r1, #1
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f000 f99f 	bl	80013da <LoRa_read>
 800109c:	4603      	mov	r3, r0
 800109e:	73bb      	strb	r3, [r7, #14]
	data = read;
 80010a0:	7bbb      	ldrb	r3, [r7, #14]
 80010a2:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d107      	bne.n	80010ba <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 80010aa:	7bbb      	ldrb	r3, [r7, #14]
 80010ac:	f023 0307 	bic.w	r3, r3, #7
 80010b0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2200      	movs	r2, #0
 80010b6:	61da      	str	r2, [r3, #28]
 80010b8:	e03e      	b.n	8001138 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d10c      	bne.n	80010da <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 80010c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010c4:	f023 0307 	bic.w	r3, r3, #7
 80010c8:	b25b      	sxtb	r3, r3
 80010ca:	f043 0301 	orr.w	r3, r3, #1
 80010ce:	b25b      	sxtb	r3, r3
 80010d0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2201      	movs	r2, #1
 80010d6:	61da      	str	r2, [r3, #28]
 80010d8:	e02e      	b.n	8001138 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	2b03      	cmp	r3, #3
 80010de:	d10c      	bne.n	80010fa <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 80010e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010e4:	f023 0307 	bic.w	r3, r3, #7
 80010e8:	b25b      	sxtb	r3, r3
 80010ea:	f043 0303 	orr.w	r3, r3, #3
 80010ee:	b25b      	sxtb	r3, r3
 80010f0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2203      	movs	r2, #3
 80010f6:	61da      	str	r2, [r3, #28]
 80010f8:	e01e      	b.n	8001138 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	2b05      	cmp	r3, #5
 80010fe:	d10c      	bne.n	800111a <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8001100:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001104:	f023 0307 	bic.w	r3, r3, #7
 8001108:	b25b      	sxtb	r3, r3
 800110a:	f043 0305 	orr.w	r3, r3, #5
 800110e:	b25b      	sxtb	r3, r3
 8001110:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2205      	movs	r2, #5
 8001116:	61da      	str	r2, [r3, #28]
 8001118:	e00e      	b.n	8001138 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	2b06      	cmp	r3, #6
 800111e:	d10b      	bne.n	8001138 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8001120:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001124:	f023 0307 	bic.w	r3, r3, #7
 8001128:	b25b      	sxtb	r3, r3
 800112a:	f043 0306 	orr.w	r3, r3, #6
 800112e:	b25b      	sxtb	r3, r3
 8001130:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2206      	movs	r2, #6
 8001136:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8001138:	7bfb      	ldrb	r3, [r7, #15]
 800113a:	461a      	mov	r2, r3
 800113c:	2101      	movs	r1, #1
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f000 f965 	bl	800140e <LoRa_write>
	//HAL_Delay(10);
}
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	603b      	str	r3, [r7, #0]
 8001158:	4613      	mov	r3, r2
 800115a:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	6818      	ldr	r0, [r3, #0]
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	889b      	ldrh	r3, [r3, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	4619      	mov	r1, r3
 8001168:	f002 fb7b 	bl	8003862 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	6998      	ldr	r0, [r3, #24]
 8001170:	88fa      	ldrh	r2, [r7, #6]
 8001172:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001176:	68b9      	ldr	r1, [r7, #8]
 8001178:	f003 fcfa 	bl	8004b70 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800117c:	bf00      	nop
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	699b      	ldr	r3, [r3, #24]
 8001182:	4618      	mov	r0, r3
 8001184:	f004 f8ff 	bl	8005386 <HAL_SPI_GetState>
 8001188:	4603      	mov	r3, r0
 800118a:	2b01      	cmp	r3, #1
 800118c:	d1f7      	bne.n	800117e <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	6998      	ldr	r0, [r3, #24]
 8001192:	8b3a      	ldrh	r2, [r7, #24]
 8001194:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001198:	6839      	ldr	r1, [r7, #0]
 800119a:	f003 fe2c 	bl	8004df6 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800119e:	bf00      	nop
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f004 f8ee 	bl	8005386 <HAL_SPI_GetState>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d1f7      	bne.n	80011a0 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	6818      	ldr	r0, [r3, #0]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	889b      	ldrh	r3, [r3, #4]
 80011b8:	2201      	movs	r2, #1
 80011ba:	4619      	mov	r1, r3
 80011bc:	f002 fb51 	bl	8003862 <HAL_GPIO_WritePin>
}
 80011c0:	bf00      	nop
 80011c2:	3710      	adds	r7, #16
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	4613      	mov	r3, r2
 80011d6:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	6818      	ldr	r0, [r3, #0]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	889b      	ldrh	r3, [r3, #4]
 80011e0:	2200      	movs	r2, #0
 80011e2:	4619      	mov	r1, r3
 80011e4:	f002 fb3d 	bl	8003862 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	6998      	ldr	r0, [r3, #24]
 80011ec:	88fa      	ldrh	r2, [r7, #6]
 80011ee:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80011f2:	68b9      	ldr	r1, [r7, #8]
 80011f4:	f003 fcbc 	bl	8004b70 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011f8:	bf00      	nop
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	699b      	ldr	r3, [r3, #24]
 80011fe:	4618      	mov	r0, r3
 8001200:	f004 f8c1 	bl	8005386 <HAL_SPI_GetState>
 8001204:	4603      	mov	r3, r0
 8001206:	2b01      	cmp	r3, #1
 8001208:	d1f7      	bne.n	80011fa <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	6998      	ldr	r0, [r3, #24]
 800120e:	8b3a      	ldrh	r2, [r7, #24]
 8001210:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001214:	6839      	ldr	r1, [r7, #0]
 8001216:	f003 fcab 	bl	8004b70 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800121a:	bf00      	nop
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	4618      	mov	r0, r3
 8001222:	f004 f8b0 	bl	8005386 <HAL_SPI_GetState>
 8001226:	4603      	mov	r3, r0
 8001228:	2b01      	cmp	r3, #1
 800122a:	d1f7      	bne.n	800121c <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	6818      	ldr	r0, [r3, #0]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	889b      	ldrh	r3, [r3, #4]
 8001234:	2201      	movs	r2, #1
 8001236:	4619      	mov	r1, r3
 8001238:	f002 fb13 	bl	8003862 <HAL_GPIO_WritePin>
}
 800123c:	bf00      	nop
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	04db      	lsls	r3, r3, #19
 8001252:	115b      	asrs	r3, r3, #5
 8001254:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	0c1b      	lsrs	r3, r3, #16
 800125a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 800125c:	7afb      	ldrb	r3, [r7, #11]
 800125e:	461a      	mov	r2, r3
 8001260:	2106      	movs	r1, #6
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f000 f8d3 	bl	800140e <LoRa_write>
	HAL_Delay(5);
 8001268:	2005      	movs	r0, #5
 800126a:	f002 f82d 	bl	80032c8 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	0a1b      	lsrs	r3, r3, #8
 8001272:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001274:	7afb      	ldrb	r3, [r7, #11]
 8001276:	461a      	mov	r2, r3
 8001278:	2107      	movs	r1, #7
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f000 f8c7 	bl	800140e <LoRa_write>
	HAL_Delay(5);
 8001280:	2005      	movs	r0, #5
 8001282:	f002 f821 	bl	80032c8 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 800128a:	7afb      	ldrb	r3, [r7, #11]
 800128c:	461a      	mov	r2, r3
 800128e:	2108      	movs	r1, #8
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f000 f8bc 	bl	800140e <LoRa_write>
	HAL_Delay(5);
 8001296:	2005      	movs	r0, #5
 8001298:	f002 f816 	bl	80032c8 <HAL_Delay>
}
 800129c:	bf00      	nop
 800129e:	3710      	adds	r7, #16
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	2b0c      	cmp	r3, #12
 80012b2:	dd01      	ble.n	80012b8 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 80012b4:	230c      	movs	r3, #12
 80012b6:	603b      	str	r3, [r7, #0]
	if(SF<7)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2b06      	cmp	r3, #6
 80012bc:	dc01      	bgt.n	80012c2 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 80012be:	2307      	movs	r3, #7
 80012c0:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80012c2:	211e      	movs	r1, #30
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f000 f888 	bl	80013da <LoRa_read>
 80012ca:	4603      	mov	r3, r0
 80012cc:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80012ce:	200a      	movs	r0, #10
 80012d0:	f001 fffa 	bl	80032c8 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	011b      	lsls	r3, r3, #4
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	4413      	add	r3, r2
 80012e6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 80012e8:	7bbb      	ldrb	r3, [r7, #14]
 80012ea:	461a      	mov	r2, r3
 80012ec:	211e      	movs	r1, #30
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f000 f88d 	bl	800140e <LoRa_write>
	HAL_Delay(10);
 80012f4:	200a      	movs	r0, #10
 80012f6:	f001 ffe7 	bl	80032c8 <HAL_Delay>
}
 80012fa:	bf00      	nop
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
 800130a:	460b      	mov	r3, r1
 800130c:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 800130e:	78fb      	ldrb	r3, [r7, #3]
 8001310:	461a      	mov	r2, r3
 8001312:	2109      	movs	r1, #9
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f000 f87a 	bl	800140e <LoRa_write>
	HAL_Delay(10);
 800131a:	200a      	movs	r0, #10
 800131c:	f001 ffd4 	bl	80032c8 <HAL_Delay>
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	460b      	mov	r3, r1
 8001332:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001338:	78fb      	ldrb	r3, [r7, #3]
 800133a:	2b2c      	cmp	r3, #44	; 0x2c
 800133c:	d801      	bhi.n	8001342 <LoRa_setOCP+0x1a>
		current = 45;
 800133e:	232d      	movs	r3, #45	; 0x2d
 8001340:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8001342:	78fb      	ldrb	r3, [r7, #3]
 8001344:	2bf0      	cmp	r3, #240	; 0xf0
 8001346:	d901      	bls.n	800134c <LoRa_setOCP+0x24>
		current = 240;
 8001348:	23f0      	movs	r3, #240	; 0xf0
 800134a:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 800134c:	78fb      	ldrb	r3, [r7, #3]
 800134e:	2b78      	cmp	r3, #120	; 0x78
 8001350:	d809      	bhi.n	8001366 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8001352:	78fb      	ldrb	r3, [r7, #3]
 8001354:	3b2d      	subs	r3, #45	; 0x2d
 8001356:	4a12      	ldr	r2, [pc, #72]	; (80013a0 <LoRa_setOCP+0x78>)
 8001358:	fb82 1203 	smull	r1, r2, r2, r3
 800135c:	1052      	asrs	r2, r2, #1
 800135e:	17db      	asrs	r3, r3, #31
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	73fb      	strb	r3, [r7, #15]
 8001364:	e00b      	b.n	800137e <LoRa_setOCP+0x56>
	else if(current <= 240)
 8001366:	78fb      	ldrb	r3, [r7, #3]
 8001368:	2bf0      	cmp	r3, #240	; 0xf0
 800136a:	d808      	bhi.n	800137e <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 800136c:	78fb      	ldrb	r3, [r7, #3]
 800136e:	331e      	adds	r3, #30
 8001370:	4a0b      	ldr	r2, [pc, #44]	; (80013a0 <LoRa_setOCP+0x78>)
 8001372:	fb82 1203 	smull	r1, r2, r2, r3
 8001376:	1092      	asrs	r2, r2, #2
 8001378:	17db      	asrs	r3, r3, #31
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 800137e:	7bfb      	ldrb	r3, [r7, #15]
 8001380:	3320      	adds	r3, #32
 8001382:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8001384:	7bfb      	ldrb	r3, [r7, #15]
 8001386:	461a      	mov	r2, r3
 8001388:	210b      	movs	r1, #11
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f000 f83f 	bl	800140e <LoRa_write>
	HAL_Delay(10);
 8001390:	200a      	movs	r0, #10
 8001392:	f001 ff99 	bl	80032c8 <HAL_Delay>
}
 8001396:	bf00      	nop
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	66666667 	.word	0x66666667

080013a4 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 80013ac:	211e      	movs	r1, #30
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f000 f813 	bl	80013da <LoRa_read>
 80013b4:	4603      	mov	r3, r0
 80013b6:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 80013b8:	7bfb      	ldrb	r3, [r7, #15]
 80013ba:	f043 0307 	orr.w	r3, r3, #7
 80013be:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80013c0:	7bbb      	ldrb	r3, [r7, #14]
 80013c2:	461a      	mov	r2, r3
 80013c4:	211e      	movs	r1, #30
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f000 f821 	bl	800140e <LoRa_write>
	HAL_Delay(10);
 80013cc:	200a      	movs	r0, #10
 80013ce:	f001 ff7b 	bl	80032c8 <HAL_Delay>
}
 80013d2:	bf00      	nop
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 80013da:	b580      	push	{r7, lr}
 80013dc:	b086      	sub	sp, #24
 80013de:	af02      	add	r7, sp, #8
 80013e0:	6078      	str	r0, [r7, #4]
 80013e2:	460b      	mov	r3, r1
 80013e4:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 80013f0:	f107 030f 	add.w	r3, r7, #15
 80013f4:	f107 010e 	add.w	r1, r7, #14
 80013f8:	2201      	movs	r2, #1
 80013fa:	9200      	str	r2, [sp, #0]
 80013fc:	2201      	movs	r2, #1
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f7ff fea4 	bl	800114c <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8001404:	7bfb      	ldrb	r3, [r7, #15]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 800140e:	b580      	push	{r7, lr}
 8001410:	b086      	sub	sp, #24
 8001412:	af02      	add	r7, sp, #8
 8001414:	6078      	str	r0, [r7, #4]
 8001416:	460b      	mov	r3, r1
 8001418:	70fb      	strb	r3, [r7, #3]
 800141a:	4613      	mov	r3, r2
 800141c:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 800141e:	78fb      	ldrb	r3, [r7, #3]
 8001420:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001424:	b2db      	uxtb	r3, r3
 8001426:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001428:	78bb      	ldrb	r3, [r7, #2]
 800142a:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 800142c:	f107 030f 	add.w	r3, r7, #15
 8001430:	f107 010e 	add.w	r1, r7, #14
 8001434:	2201      	movs	r2, #1
 8001436:	9200      	str	r2, [sp, #0]
 8001438:	2201      	movs	r2, #1
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f7ff fec4 	bl	80011c8 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001440:	bf00      	nop
 8001442:	3710      	adds	r7, #16
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	607a      	str	r2, [r7, #4]
 8001452:	461a      	mov	r2, r3
 8001454:	460b      	mov	r3, r1
 8001456:	72fb      	strb	r3, [r7, #11]
 8001458:	4613      	mov	r3, r2
 800145a:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 800145c:	7afb      	ldrb	r3, [r7, #11]
 800145e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001462:	b2db      	uxtb	r3, r3
 8001464:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	6818      	ldr	r0, [r3, #0]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	889b      	ldrh	r3, [r3, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	4619      	mov	r1, r3
 8001472:	f002 f9f6 	bl	8003862 <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6998      	ldr	r0, [r3, #24]
 800147a:	f107 0117 	add.w	r1, r7, #23
 800147e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001482:	2201      	movs	r2, #1
 8001484:	f003 fb74 	bl	8004b70 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001488:	bf00      	nop
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	4618      	mov	r0, r3
 8001490:	f003 ff79 	bl	8005386 <HAL_SPI_GetState>
 8001494:	4603      	mov	r3, r0
 8001496:	2b01      	cmp	r3, #1
 8001498:	d1f7      	bne.n	800148a <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	6998      	ldr	r0, [r3, #24]
 800149e:	7abb      	ldrb	r3, [r7, #10]
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80014a6:	6879      	ldr	r1, [r7, #4]
 80014a8:	f003 fb62 	bl	8004b70 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80014ac:	bf00      	nop
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	699b      	ldr	r3, [r3, #24]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f003 ff67 	bl	8005386 <HAL_SPI_GetState>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d1f7      	bne.n	80014ae <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	6818      	ldr	r0, [r3, #0]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	889b      	ldrh	r3, [r3, #4]
 80014c6:	2201      	movs	r2, #1
 80014c8:	4619      	mov	r1, r3
 80014ca:	f002 f9ca 	bl	8003862 <HAL_GPIO_WritePin>
}
 80014ce:	bf00      	nop
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80014d6:	b480      	push	{r7}
 80014d8:	b083      	sub	sp, #12
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]

	return 1;
 80014de:	2301      	movs	r3, #1
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr

080014ea <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b086      	sub	sp, #24
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	60f8      	str	r0, [r7, #12]
 80014f2:	60b9      	str	r1, [r7, #8]
 80014f4:	4611      	mov	r1, r2
 80014f6:	461a      	mov	r2, r3
 80014f8:	460b      	mov	r3, r1
 80014fa:	71fb      	strb	r3, [r7, #7]
 80014fc:	4613      	mov	r3, r2
 80014fe:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	69db      	ldr	r3, [r3, #28]
 8001504:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001506:	2101      	movs	r1, #1
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f7ff fdbe 	bl	800108a <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 800150e:	210e      	movs	r1, #14
 8001510:	68f8      	ldr	r0, [r7, #12]
 8001512:	f7ff ff62 	bl	80013da <LoRa_read>
 8001516:	4603      	mov	r3, r0
 8001518:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800151a:	7cfb      	ldrb	r3, [r7, #19]
 800151c:	461a      	mov	r2, r3
 800151e:	210d      	movs	r1, #13
 8001520:	68f8      	ldr	r0, [r7, #12]
 8001522:	f7ff ff74 	bl	800140e <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	461a      	mov	r2, r3
 800152a:	2122      	movs	r1, #34	; 0x22
 800152c:	68f8      	ldr	r0, [r7, #12]
 800152e:	f7ff ff6e 	bl	800140e <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	68ba      	ldr	r2, [r7, #8]
 8001536:	2100      	movs	r1, #0
 8001538:	68f8      	ldr	r0, [r7, #12]
 800153a:	f7ff ff85 	bl	8001448 <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 800153e:	2103      	movs	r1, #3
 8001540:	68f8      	ldr	r0, [r7, #12]
 8001542:	f7ff fda2 	bl	800108a <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001546:	2112      	movs	r1, #18
 8001548:	68f8      	ldr	r0, [r7, #12]
 800154a:	f7ff ff46 	bl	80013da <LoRa_read>
 800154e:	4603      	mov	r3, r0
 8001550:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 8001552:	7cfb      	ldrb	r3, [r7, #19]
 8001554:	f003 0308 	and.w	r3, r3, #8
 8001558:	2b00      	cmp	r3, #0
 800155a:	d00a      	beq.n	8001572 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800155c:	22ff      	movs	r2, #255	; 0xff
 800155e:	2112      	movs	r1, #18
 8001560:	68f8      	ldr	r0, [r7, #12]
 8001562:	f7ff ff54 	bl	800140e <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 8001566:	6979      	ldr	r1, [r7, #20]
 8001568:	68f8      	ldr	r0, [r7, #12]
 800156a:	f7ff fd8e 	bl	800108a <LoRa_gotoMode>
			return 1;
 800156e:	2301      	movs	r3, #1
 8001570:	e00f      	b.n	8001592 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 8001572:	88bb      	ldrh	r3, [r7, #4]
 8001574:	3b01      	subs	r3, #1
 8001576:	80bb      	strh	r3, [r7, #4]
 8001578:	88bb      	ldrh	r3, [r7, #4]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d105      	bne.n	800158a <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 800157e:	6979      	ldr	r1, [r7, #20]
 8001580:	68f8      	ldr	r0, [r7, #12]
 8001582:	f7ff fd82 	bl	800108a <LoRa_gotoMode>
				return 0;
 8001586:	2300      	movs	r3, #0
 8001588:	e003      	b.n	8001592 <LoRa_transmit+0xa8>
			}
		}
		Delay_Ms(1);
 800158a:	2001      	movs	r0, #1
 800158c:	f000 fc54 	bl	8001e38 <Delay_Ms>
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001590:	e7d9      	b.n	8001546 <LoRa_transmit+0x5c>
	}
}
 8001592:	4618      	mov	r0, r3
 8001594:	3718      	adds	r7, #24
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80015a2:	2105      	movs	r1, #5
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff fd70 	bl	800108a <LoRa_gotoMode>
}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 80015b2:	b590      	push	{r4, r7, lr}
 80015b4:	b089      	sub	sp, #36	; 0x24
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	60f8      	str	r0, [r7, #12]
 80015ba:	60b9      	str	r1, [r7, #8]
 80015bc:	4613      	mov	r3, r2
 80015be:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i<length; i++)
 80015c4:	2300      	movs	r3, #0
 80015c6:	61bb      	str	r3, [r7, #24]
 80015c8:	e007      	b.n	80015da <LoRa_receive+0x28>
		data[i]=0;
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	68ba      	ldr	r2, [r7, #8]
 80015ce:	4413      	add	r3, r2
 80015d0:	2200      	movs	r2, #0
 80015d2:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length; i++)
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	3301      	adds	r3, #1
 80015d8:	61bb      	str	r3, [r7, #24]
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	429a      	cmp	r2, r3
 80015e0:	dbf3      	blt.n	80015ca <LoRa_receive+0x18>

	LoRa_gotoMode(_LoRa, STNBY_MODE);
 80015e2:	2101      	movs	r1, #1
 80015e4:	68f8      	ldr	r0, [r7, #12]
 80015e6:	f7ff fd50 	bl	800108a <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegIrqFlags);
 80015ea:	2112      	movs	r1, #18
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	f7ff fef4 	bl	80013da <LoRa_read>
 80015f2:	4603      	mov	r3, r0
 80015f4:	74fb      	strb	r3, [r7, #19]
	if((read & 0x40) != 0){
 80015f6:	7cfb      	ldrb	r3, [r7, #19]
 80015f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d02f      	beq.n	8001660 <LoRa_receive+0xae>
		LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001600:	22ff      	movs	r2, #255	; 0xff
 8001602:	2112      	movs	r1, #18
 8001604:	68f8      	ldr	r0, [r7, #12]
 8001606:	f7ff ff02 	bl	800140e <LoRa_write>
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 800160a:	2113      	movs	r1, #19
 800160c:	68f8      	ldr	r0, [r7, #12]
 800160e:	f7ff fee4 	bl	80013da <LoRa_read>
 8001612:	4603      	mov	r3, r0
 8001614:	74bb      	strb	r3, [r7, #18]
		read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8001616:	2110      	movs	r1, #16
 8001618:	68f8      	ldr	r0, [r7, #12]
 800161a:	f7ff fede 	bl	80013da <LoRa_read>
 800161e:	4603      	mov	r3, r0
 8001620:	74fb      	strb	r3, [r7, #19]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001622:	7cfb      	ldrb	r3, [r7, #19]
 8001624:	461a      	mov	r2, r3
 8001626:	210d      	movs	r1, #13
 8001628:	68f8      	ldr	r0, [r7, #12]
 800162a:	f7ff fef0 	bl	800140e <LoRa_write>
		min = length >= number_of_bytes ? number_of_bytes : length;
 800162e:	7cba      	ldrb	r2, [r7, #18]
 8001630:	79fb      	ldrb	r3, [r7, #7]
 8001632:	4293      	cmp	r3, r2
 8001634:	bf28      	it	cs
 8001636:	4613      	movcs	r3, r2
 8001638:	77fb      	strb	r3, [r7, #31]
		for(int i=0; i<min; i++)
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	e00b      	b.n	8001658 <LoRa_receive+0xa6>
			data[i] = LoRa_read(_LoRa, RegFiFo);
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	18d4      	adds	r4, r2, r3
 8001646:	2100      	movs	r1, #0
 8001648:	68f8      	ldr	r0, [r7, #12]
 800164a:	f7ff fec6 	bl	80013da <LoRa_read>
 800164e:	4603      	mov	r3, r0
 8001650:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++)
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	3301      	adds	r3, #1
 8001656:	617b      	str	r3, [r7, #20]
 8001658:	7ffb      	ldrb	r3, [r7, #31]
 800165a:	697a      	ldr	r2, [r7, #20]
 800165c:	429a      	cmp	r2, r3
 800165e:	dbef      	blt.n	8001640 <LoRa_receive+0x8e>
	}
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8001660:	2105      	movs	r1, #5
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f7ff fd11 	bl	800108a <LoRa_gotoMode>
    return min;
 8001668:	7ffb      	ldrb	r3, [r7, #31]
}
 800166a:	4618      	mov	r0, r3
 800166c:	3724      	adds	r7, #36	; 0x24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd90      	pop	{r4, r7, pc}

08001672 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8001672:	b580      	push	{r7, lr}
 8001674:	b084      	sub	sp, #16
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff ff2b 	bl	80014d6 <LoRa_isvalid>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	f000 8093 	beq.w	80017ae <LoRa_init+0x13c>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8001688:	2100      	movs	r1, #0
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff fcfd 	bl	800108a <LoRa_gotoMode>
			HAL_Delay(10);
 8001690:	200a      	movs	r0, #10
 8001692:	f001 fe19 	bl	80032c8 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 8001696:	2101      	movs	r1, #1
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff fe9e 	bl	80013da <LoRa_read>
 800169e:	4603      	mov	r3, r0
 80016a0:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80016a2:	200a      	movs	r0, #10
 80016a4:	f001 fe10 	bl	80032c8 <HAL_Delay>
			data = read | 0x80;
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
 80016aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80016ae:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 80016b0:	7bbb      	ldrb	r3, [r7, #14]
 80016b2:	461a      	mov	r2, r3
 80016b4:	2101      	movs	r1, #1
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f7ff fea9 	bl	800140e <LoRa_write>
			HAL_Delay(100);
 80016bc:	2064      	movs	r0, #100	; 0x64
 80016be:	f001 fe03 	bl	80032c8 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a1b      	ldr	r3, [r3, #32]
 80016c6:	4619      	mov	r1, r3
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f7ff fdbb 	bl	8001244 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80016d4:	4619      	mov	r1, r3
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff fe13 	bl	8001302 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80016e2:	4619      	mov	r1, r3
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff fe1f 	bl	8001328 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 80016ea:	2223      	movs	r2, #35	; 0x23
 80016ec:	210c      	movs	r1, #12
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7ff fe8d 	bl	800140e <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff fe55 	bl	80013a4 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001700:	4619      	mov	r1, r3
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7ff fdce 	bl	80012a4 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001708:	22ff      	movs	r2, #255	; 0xff
 800170a:	211f      	movs	r1, #31
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff fe7e 	bl	800140e <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800171c:	011b      	lsls	r3, r3, #4
 800171e:	b2da      	uxtb	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	b2db      	uxtb	r3, r3
 800172a:	4413      	add	r3, r2
 800172c:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 800172e:	7bbb      	ldrb	r3, [r7, #14]
 8001730:	461a      	mov	r2, r3
 8001732:	211d      	movs	r1, #29
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff fe6a 	bl	800140e <LoRa_write>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800173e:	0a1b      	lsrs	r3, r3, #8
 8001740:	b29b      	uxth	r3, r3
 8001742:	b2db      	uxtb	r3, r3
 8001744:	461a      	mov	r2, r3
 8001746:	2120      	movs	r1, #32
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff fe60 	bl	800140e <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001752:	b2db      	uxtb	r3, r3
 8001754:	461a      	mov	r2, r3
 8001756:	2121      	movs	r1, #33	; 0x21
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff fe58 	bl	800140e <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 800175e:	2140      	movs	r1, #64	; 0x40
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff fe3a 	bl	80013da <LoRa_read>
 8001766:	4603      	mov	r3, r0
 8001768:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8001770:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 8001772:	7bbb      	ldrb	r3, [r7, #14]
 8001774:	461a      	mov	r2, r3
 8001776:	2140      	movs	r1, #64	; 0x40
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff fe48 	bl	800140e <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 800177e:	2101      	movs	r1, #1
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff fc82 	bl	800108a <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2201      	movs	r2, #1
 800178a:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 800178c:	200a      	movs	r0, #10
 800178e:	f001 fd9b 	bl	80032c8 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 8001792:	2142      	movs	r1, #66	; 0x42
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f7ff fe20 	bl	80013da <LoRa_read>
 800179a:	4603      	mov	r3, r0
 800179c:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 800179e:	7bfb      	ldrb	r3, [r7, #15]
 80017a0:	2b12      	cmp	r3, #18
 80017a2:	d101      	bne.n	80017a8 <LoRa_init+0x136>
				return LORA_OK;
 80017a4:	23c8      	movs	r3, #200	; 0xc8
 80017a6:	e004      	b.n	80017b2 <LoRa_init+0x140>
			else
				return LORA_NOT_FOUND;
 80017a8:	f44f 73ca 	mov.w	r3, #404	; 0x194
 80017ac:	e001      	b.n	80017b2 <LoRa_init+0x140>
	}
	else {
		return LORA_UNAVAILABLE;
 80017ae:	f240 13f7 	movw	r3, #503	; 0x1f7
	}
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
	...

080017bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017bc:	b5b0      	push	{r4, r5, r7, lr}
 80017be:	b08c      	sub	sp, #48	; 0x30
 80017c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017c2:	f001 fd1f 	bl	8003204 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017c6:	f000 f8ab 	bl	8001920 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ca:	f000 fa61 	bl	8001c90 <MX_GPIO_Init>
  MX_SPI2_Init();
 80017ce:	f000 f917 	bl	8001a00 <MX_SPI2_Init>
  MX_TIM2_Init();
 80017d2:	f000 f94b 	bl	8001a6c <MX_TIM2_Init>
  MX_TIM3_Init();
 80017d6:	f000 f995 	bl	8001b04 <MX_TIM3_Init>
  MX_I2C1_Init();
 80017da:	f000 f8e3 	bl	80019a4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80017de:	f000 fa2d 	bl	8001c3c <MX_USART1_UART_Init>
  MX_TIM4_Init();
 80017e2:	f000 f9dd 	bl	8001ba0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
	// Initialize Timer 2 / Timer 3
	HAL_TIM_Base_Start(&htim2);
 80017e6:	4841      	ldr	r0, [pc, #260]	; (80018ec <main+0x130>)
 80017e8:	f003 ff22 	bl	8005630 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim3);
 80017ec:	4840      	ldr	r0, [pc, #256]	; (80018f0 <main+0x134>)
 80017ee:	f003 ff1f 	bl	8005630 <HAL_TIM_Base_Start>

	// Initialize DHT22
	while(!DHT22_Get_Data(&dht22Data))
 80017f2:	e002      	b.n	80017fa <main+0x3e>
	{
		// DHT22 doesn't response
		// Re-Initilize again
		Delay_Ms(200);
 80017f4:	20c8      	movs	r0, #200	; 0xc8
 80017f6:	f000 fb1f 	bl	8001e38 <Delay_Ms>
	while(!DHT22_Get_Data(&dht22Data))
 80017fa:	483e      	ldr	r0, [pc, #248]	; (80018f4 <main+0x138>)
 80017fc:	f7ff fad8 	bl	8000db0 <DHT22_Get_Data>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d0f6      	beq.n	80017f4 <main+0x38>
	}

	// Initialize LCD
	lcd_init();
 8001806:	f7ff fb8f 	bl	8000f28 <lcd_init>
	 * Making the bandwidth 2x wider (from BW125 to BW250) allows you to send 2x more bytes in the same time.
	 * For a LoRa® receiver to detect (capture) a packet, the transmitter and receiver frequencies need to be within 25% of the bandwidth of each other, that’s according to the data sheet.
	 * Making the spreading factor 1 step lower (from SF10 to SF9) allows you to send 2x more bytes in the same time.
	 * Lowering the spreading factor makes it more difficult for the gateway to receive a transmission, as it will be more sensitive to noise.
	 * You could compare this to two people taking in a noisy place (a bar for example). If you’re far from each other, you have to talk slow (SF10), but if you’re close, you can talk faster (SF7) */
	myLoRa = newLoRa();
 800180a:	4c3b      	ldr	r4, [pc, #236]	; (80018f8 <main+0x13c>)
 800180c:	463b      	mov	r3, r7
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff fc12 	bl	8001038 <newLoRa>
 8001814:	4625      	mov	r5, r4
 8001816:	463c      	mov	r4, r7
 8001818:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800181a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800181c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800181e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001820:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001824:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	myLoRa.CS_port = NSS_GPIO_Port;
 8001828:	4b33      	ldr	r3, [pc, #204]	; (80018f8 <main+0x13c>)
 800182a:	4a34      	ldr	r2, [pc, #208]	; (80018fc <main+0x140>)
 800182c:	601a      	str	r2, [r3, #0]
	myLoRa.CS_pin = NSS_Pin;
 800182e:	4b32      	ldr	r3, [pc, #200]	; (80018f8 <main+0x13c>)
 8001830:	2201      	movs	r2, #1
 8001832:	809a      	strh	r2, [r3, #4]
	myLoRa.reset_port = RST_GPIO_Port;
 8001834:	4b30      	ldr	r3, [pc, #192]	; (80018f8 <main+0x13c>)
 8001836:	4a31      	ldr	r2, [pc, #196]	; (80018fc <main+0x140>)
 8001838:	609a      	str	r2, [r3, #8]
	myLoRa.reset_pin = RST_Pin;
 800183a:	4b2f      	ldr	r3, [pc, #188]	; (80018f8 <main+0x13c>)
 800183c:	2202      	movs	r2, #2
 800183e:	819a      	strh	r2, [r3, #12]
	myLoRa.DIO0_port = DIO0_GPIO_Port;
 8001840:	4b2d      	ldr	r3, [pc, #180]	; (80018f8 <main+0x13c>)
 8001842:	4a2e      	ldr	r2, [pc, #184]	; (80018fc <main+0x140>)
 8001844:	611a      	str	r2, [r3, #16]
	myLoRa.DIO0_pin = DIO0_Pin;
 8001846:	4b2c      	ldr	r3, [pc, #176]	; (80018f8 <main+0x13c>)
 8001848:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800184c:	829a      	strh	r2, [r3, #20]
	myLoRa.hSPIx = &hspi2;
 800184e:	4b2a      	ldr	r3, [pc, #168]	; (80018f8 <main+0x13c>)
 8001850:	4a2b      	ldr	r2, [pc, #172]	; (8001900 <main+0x144>)
 8001852:	619a      	str	r2, [r3, #24]
	if (LoRa_init(&myLoRa) == 200) {
 8001854:	4828      	ldr	r0, [pc, #160]	; (80018f8 <main+0x13c>)
 8001856:	f7ff ff0c 	bl	8001672 <LoRa_init>
 800185a:	4603      	mov	r3, r0
 800185c:	2bc8      	cmp	r3, #200	; 0xc8
 800185e:	d116      	bne.n	800188e <main+0xd2>
		lcd_clear();
 8001860:	f7ff fbb4 	bl	8000fcc <lcd_clear>
		lcd_put_cursor(0, 5);
 8001864:	2105      	movs	r1, #5
 8001866:	2000      	movs	r0, #0
 8001868:	f7ff fbc7 	bl	8000ffa <lcd_put_cursor>
		lcd_send_string("Hello");
 800186c:	4825      	ldr	r0, [pc, #148]	; (8001904 <main+0x148>)
 800186e:	f7ff fb98 	bl	8000fa2 <lcd_send_string>
		lcd_put_cursor(1, 2);
 8001872:	2102      	movs	r1, #2
 8001874:	2001      	movs	r0, #1
 8001876:	f7ff fbc0 	bl	8000ffa <lcd_put_cursor>
		lcd_send_string("LoRa started");
 800187a:	4823      	ldr	r0, [pc, #140]	; (8001908 <main+0x14c>)
 800187c:	f7ff fb91 	bl	8000fa2 <lcd_send_string>
		HAL_Delay(2000);
 8001880:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001884:	f001 fd20 	bl	80032c8 <HAL_Delay>
		lcd_clear();
 8001888:	f7ff fba0 	bl	8000fcc <lcd_clear>
 800188c:	e013      	b.n	80018b6 <main+0xfa>
	} else {
		lcd_put_cursor(0, 0);
 800188e:	2100      	movs	r1, #0
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff fbb2 	bl	8000ffa <lcd_put_cursor>
		lcd_send_string("Fail to initialize LoRa");
 8001896:	481d      	ldr	r0, [pc, #116]	; (800190c <main+0x150>)
 8001898:	f7ff fb83 	bl	8000fa2 <lcd_send_string>
		HAL_Delay(3000);
 800189c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80018a0:	f001 fd12 	bl	80032c8 <HAL_Delay>
		lcd_clear();
 80018a4:	f7ff fb92 	bl	8000fcc <lcd_clear>
		lcd_put_cursor(0, 0);
 80018a8:	2100      	movs	r1, #0
 80018aa:	2000      	movs	r0, #0
 80018ac:	f7ff fba5 	bl	8000ffa <lcd_put_cursor>
		lcd_send_string("Please try again!");
 80018b0:	4817      	ldr	r0, [pc, #92]	; (8001910 <main+0x154>)
 80018b2:	f7ff fb76 	bl	8000fa2 <lcd_send_string>
	}
	LoRa_startReceiving(&myLoRa); // Start LoRa receive mode
 80018b6:	4810      	ldr	r0, [pc, #64]	; (80018f8 <main+0x13c>)
 80018b8:	f7ff fe6f 	bl	800159a <LoRa_startReceiving>

	// Turn off the alarm mode
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80018bc:	2201      	movs	r2, #1
 80018be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018c2:	4814      	ldr	r0, [pc, #80]	; (8001914 <main+0x158>)
 80018c4:	f001 ffcd 	bl	8003862 <HAL_GPIO_WritePin>


	//SCB->SCR |= ( 1 << 1);
		HAL_PWR_EnableSleepOnExit();
 80018c8:	f002 fcb0 	bl	800422c <HAL_PWR_EnableSleepOnExit>

	/* lets start with fresh Status register of Timer to avoid any spurious interrupts */
	    TIM4->SR = 0;
 80018cc:	4b12      	ldr	r3, [pc, #72]	; (8001918 <main+0x15c>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	611a      	str	r2, [r3, #16]

	// Start Timer 4
	HAL_TIM_Base_Start_IT(&htim4);
 80018d2:	4812      	ldr	r0, [pc, #72]	; (800191c <main+0x160>)
 80018d4:	f003 fef6 	bl	80056c4 <HAL_TIM_Base_Start_IT>

    /* USER CODE BEGIN 3 */
		// Go to sleep mode
		//MCU resumes here when it wakes up
//		__WFI();
		Delay_Ms(500);
 80018d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018dc:	f000 faac 	bl	8001e38 <Delay_Ms>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80018e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018e4:	480b      	ldr	r0, [pc, #44]	; (8001914 <main+0x158>)
 80018e6:	f001 ffd4 	bl	8003892 <HAL_GPIO_TogglePin>
		Delay_Ms(500);
 80018ea:	e7f5      	b.n	80018d8 <main+0x11c>
 80018ec:	200002c8 	.word	0x200002c8
 80018f0:	20000310 	.word	0x20000310
 80018f4:	200004a0 	.word	0x200004a0
 80018f8:	200003e8 	.word	0x200003e8
 80018fc:	40010c00 	.word	0x40010c00
 8001900:	20000270 	.word	0x20000270
 8001904:	0800b058 	.word	0x0800b058
 8001908:	0800b060 	.word	0x0800b060
 800190c:	0800b070 	.word	0x0800b070
 8001910:	0800b088 	.word	0x0800b088
 8001914:	40011000 	.word	0x40011000
 8001918:	40000800 	.word	0x40000800
 800191c:	20000358 	.word	0x20000358

08001920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b090      	sub	sp, #64	; 0x40
 8001924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001926:	f107 0318 	add.w	r3, r7, #24
 800192a:	2228      	movs	r2, #40	; 0x28
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f005 faff 	bl	8006f32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001934:	1d3b      	adds	r3, r7, #4
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
 8001940:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001942:	2302      	movs	r3, #2
 8001944:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001946:	2301      	movs	r3, #1
 8001948:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800194a:	2310      	movs	r3, #16
 800194c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800194e:	2302      	movs	r3, #2
 8001950:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001952:	2300      	movs	r3, #0
 8001954:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001956:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800195a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800195c:	f107 0318 	add.w	r3, r7, #24
 8001960:	4618      	mov	r0, r3
 8001962:	f002 fc71 	bl	8004248 <HAL_RCC_OscConfig>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800196c:	f001 f9b2 	bl	8002cd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001970:	230f      	movs	r3, #15
 8001972:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001974:	2302      	movs	r3, #2
 8001976:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001978:	2300      	movs	r3, #0
 800197a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800197c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001980:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001986:	1d3b      	adds	r3, r7, #4
 8001988:	2102      	movs	r1, #2
 800198a:	4618      	mov	r0, r3
 800198c:	f002 fede 	bl	800474c <HAL_RCC_ClockConfig>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001996:	f001 f99d 	bl	8002cd4 <Error_Handler>
  }
}
 800199a:	bf00      	nop
 800199c:	3740      	adds	r7, #64	; 0x40
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <MX_I2C1_Init+0x50>)
 80019aa:	4a13      	ldr	r2, [pc, #76]	; (80019f8 <MX_I2C1_Init+0x54>)
 80019ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019ae:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <MX_I2C1_Init+0x50>)
 80019b0:	4a12      	ldr	r2, [pc, #72]	; (80019fc <MX_I2C1_Init+0x58>)
 80019b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <MX_I2C1_Init+0x50>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019ba:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <MX_I2C1_Init+0x50>)
 80019bc:	2200      	movs	r2, #0
 80019be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c0:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <MX_I2C1_Init+0x50>)
 80019c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019c8:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <MX_I2C1_Init+0x50>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019ce:	4b09      	ldr	r3, [pc, #36]	; (80019f4 <MX_I2C1_Init+0x50>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d4:	4b07      	ldr	r3, [pc, #28]	; (80019f4 <MX_I2C1_Init+0x50>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019da:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <MX_I2C1_Init+0x50>)
 80019dc:	2200      	movs	r2, #0
 80019de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019e0:	4804      	ldr	r0, [pc, #16]	; (80019f4 <MX_I2C1_Init+0x50>)
 80019e2:	f001 ff87 	bl	80038f4 <HAL_I2C_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019ec:	f001 f972 	bl	8002cd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	2000021c 	.word	0x2000021c
 80019f8:	40005400 	.word	0x40005400
 80019fc:	000186a0 	.word	0x000186a0

08001a00 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001a04:	4b17      	ldr	r3, [pc, #92]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a06:	4a18      	ldr	r2, [pc, #96]	; (8001a68 <MX_SPI2_Init+0x68>)
 8001a08:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a0a:	4b16      	ldr	r3, [pc, #88]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a0c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a10:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a12:	4b14      	ldr	r3, [pc, #80]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a18:	4b12      	ldr	r3, [pc, #72]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a1e:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a24:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a30:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001a32:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a34:	2208      	movs	r2, #8
 8001a36:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a38:	4b0a      	ldr	r3, [pc, #40]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a44:	4b07      	ldr	r3, [pc, #28]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001a4a:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a4c:	220a      	movs	r2, #10
 8001a4e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a50:	4804      	ldr	r0, [pc, #16]	; (8001a64 <MX_SPI2_Init+0x64>)
 8001a52:	f003 f809 	bl	8004a68 <HAL_SPI_Init>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001a5c:	f001 f93a 	bl	8002cd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000270 	.word	0x20000270
 8001a68:	40003800 	.word	0x40003800

08001a6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a72:	f107 0308 	add.w	r3, r7, #8
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a80:	463b      	mov	r3, r7
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a88:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001a8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 8001a90:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001a92:	223f      	movs	r2, #63	; 0x3f
 8001a94:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001a9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001aa2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ab0:	4813      	ldr	r0, [pc, #76]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001ab2:	f003 fd6d 	bl	8005590 <HAL_TIM_Base_Init>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001abc:	f001 f90a 	bl	8002cd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ac6:	f107 0308 	add.w	r3, r7, #8
 8001aca:	4619      	mov	r1, r3
 8001acc:	480c      	ldr	r0, [pc, #48]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001ace:	f003 ff53 	bl	8005978 <HAL_TIM_ConfigClockSource>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001ad8:	f001 f8fc 	bl	8002cd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001adc:	2300      	movs	r3, #0
 8001ade:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae4:	463b      	mov	r3, r7
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4805      	ldr	r0, [pc, #20]	; (8001b00 <MX_TIM2_Init+0x94>)
 8001aea:	f004 f929 	bl	8005d40 <HAL_TIMEx_MasterConfigSynchronization>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001af4:	f001 f8ee 	bl	8002cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001af8:	bf00      	nop
 8001afa:	3718      	adds	r7, #24
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	200002c8 	.word	0x200002c8

08001b04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0a:	f107 0308 	add.w	r3, r7, #8
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b20:	4b1d      	ldr	r3, [pc, #116]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b22:	4a1e      	ldr	r2, [pc, #120]	; (8001b9c <MX_TIM3_Init+0x98>)
 8001b24:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64000-1;
 8001b26:	4b1c      	ldr	r3, [pc, #112]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b28:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001b2c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2e:	4b1a      	ldr	r3, [pc, #104]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b34:	4b18      	ldr	r3, [pc, #96]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b3a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3c:	4b16      	ldr	r3, [pc, #88]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b48:	4813      	ldr	r0, [pc, #76]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b4a:	f003 fd21 	bl	8005590 <HAL_TIM_Base_Init>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001b54:	f001 f8be 	bl	8002cd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b5e:	f107 0308 	add.w	r3, r7, #8
 8001b62:	4619      	mov	r1, r3
 8001b64:	480c      	ldr	r0, [pc, #48]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b66:	f003 ff07 	bl	8005978 <HAL_TIM_ConfigClockSource>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001b70:	f001 f8b0 	bl	8002cd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b74:	2300      	movs	r3, #0
 8001b76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4805      	ldr	r0, [pc, #20]	; (8001b98 <MX_TIM3_Init+0x94>)
 8001b82:	f004 f8dd 	bl	8005d40 <HAL_TIMEx_MasterConfigSynchronization>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001b8c:	f001 f8a2 	bl	8002cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b90:	bf00      	nop
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000310 	.word	0x20000310
 8001b9c:	40000400 	.word	0x40000400

08001ba0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ba6:	f107 0308 	add.w	r3, r7, #8
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb4:	463b      	mov	r3, r7
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bbe:	4a1e      	ldr	r2, [pc, #120]	; (8001c38 <MX_TIM4_Init+0x98>)
 8001bc0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64000-1;
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bc4:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001bc8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bca:	4b1a      	ldr	r3, [pc, #104]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 300;
 8001bd0:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bd2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001bd6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bd8:	4b16      	ldr	r3, [pc, #88]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bde:	4b15      	ldr	r3, [pc, #84]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001be0:	2280      	movs	r2, #128	; 0x80
 8001be2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001be4:	4813      	ldr	r0, [pc, #76]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001be6:	f003 fcd3 	bl	8005590 <HAL_TIM_Base_Init>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001bf0:	f001 f870 	bl	8002cd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bf8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001bfa:	f107 0308 	add.w	r3, r7, #8
 8001bfe:	4619      	mov	r1, r3
 8001c00:	480c      	ldr	r0, [pc, #48]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001c02:	f003 feb9 	bl	8005978 <HAL_TIM_ConfigClockSource>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001c0c:	f001 f862 	bl	8002cd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c10:	2300      	movs	r3, #0
 8001c12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c14:	2300      	movs	r3, #0
 8001c16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c18:	463b      	mov	r3, r7
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4805      	ldr	r0, [pc, #20]	; (8001c34 <MX_TIM4_Init+0x94>)
 8001c1e:	f004 f88f 	bl	8005d40 <HAL_TIMEx_MasterConfigSynchronization>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001c28:	f001 f854 	bl	8002cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c2c:	bf00      	nop
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000358 	.word	0x20000358
 8001c38:	40000800 	.word	0x40000800

08001c3c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c40:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <MX_USART1_UART_Init+0x4c>)
 8001c42:	4a12      	ldr	r2, [pc, #72]	; (8001c8c <MX_USART1_UART_Init+0x50>)
 8001c44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c46:	4b10      	ldr	r3, [pc, #64]	; (8001c88 <MX_USART1_UART_Init+0x4c>)
 8001c48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <MX_USART1_UART_Init+0x4c>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c54:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <MX_USART1_UART_Init+0x4c>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <MX_USART1_UART_Init+0x4c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c60:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <MX_USART1_UART_Init+0x4c>)
 8001c62:	220c      	movs	r2, #12
 8001c64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c66:	4b08      	ldr	r3, [pc, #32]	; (8001c88 <MX_USART1_UART_Init+0x4c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <MX_USART1_UART_Init+0x4c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c72:	4805      	ldr	r0, [pc, #20]	; (8001c88 <MX_USART1_UART_Init+0x4c>)
 8001c74:	f004 f8d4 	bl	8005e20 <HAL_UART_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c7e:	f001 f829 	bl	8002cd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	200003a0 	.word	0x200003a0
 8001c8c:	40013800 	.word	0x40013800

08001c90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b088      	sub	sp, #32
 8001c94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c96:	f107 0310 	add.w	r3, r7, #16
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	609a      	str	r2, [r3, #8]
 8001ca2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca4:	4b53      	ldr	r3, [pc, #332]	; (8001df4 <MX_GPIO_Init+0x164>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a52      	ldr	r2, [pc, #328]	; (8001df4 <MX_GPIO_Init+0x164>)
 8001caa:	f043 0310 	orr.w	r3, r3, #16
 8001cae:	6193      	str	r3, [r2, #24]
 8001cb0:	4b50      	ldr	r3, [pc, #320]	; (8001df4 <MX_GPIO_Init+0x164>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	f003 0310 	and.w	r3, r3, #16
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbc:	4b4d      	ldr	r3, [pc, #308]	; (8001df4 <MX_GPIO_Init+0x164>)
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	4a4c      	ldr	r2, [pc, #304]	; (8001df4 <MX_GPIO_Init+0x164>)
 8001cc2:	f043 0304 	orr.w	r3, r3, #4
 8001cc6:	6193      	str	r3, [r2, #24]
 8001cc8:	4b4a      	ldr	r3, [pc, #296]	; (8001df4 <MX_GPIO_Init+0x164>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd4:	4b47      	ldr	r3, [pc, #284]	; (8001df4 <MX_GPIO_Init+0x164>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	4a46      	ldr	r2, [pc, #280]	; (8001df4 <MX_GPIO_Init+0x164>)
 8001cda:	f043 0308 	orr.w	r3, r3, #8
 8001cde:	6193      	str	r3, [r2, #24]
 8001ce0:	4b44      	ldr	r3, [pc, #272]	; (8001df4 <MX_GPIO_Init+0x164>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	f003 0308 	and.w	r3, r3, #8
 8001ce8:	607b      	str	r3, [r7, #4]
 8001cea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001cec:	2200      	movs	r2, #0
 8001cee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cf2:	4841      	ldr	r0, [pc, #260]	; (8001df8 <MX_GPIO_Init+0x168>)
 8001cf4:	f001 fdb5 	bl	8003862 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DHT22_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f44f 6102 	mov.w	r1, #2080	; 0x820
 8001cfe:	483f      	ldr	r0, [pc, #252]	; (8001dfc <MX_GPIO_Init+0x16c>)
 8001d00:	f001 fdaf 	bl	8003862 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RST_Pin, GPIO_PIN_SET);
 8001d04:	2201      	movs	r2, #1
 8001d06:	2103      	movs	r1, #3
 8001d08:	483d      	ldr	r0, [pc, #244]	; (8001e00 <MX_GPIO_Init+0x170>)
 8001d0a:	f001 fdaa 	bl	8003862 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001d0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d14:	2301      	movs	r3, #1
 8001d16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001d20:	f107 0310 	add.w	r3, r7, #16
 8001d24:	4619      	mov	r1, r3
 8001d26:	4834      	ldr	r0, [pc, #208]	; (8001df8 <MX_GPIO_Init+0x168>)
 8001d28:	f001 fc00 	bl	800352c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_BUTTON_Pin INC_BUTTON_Pin DES_BUTTON_Pin MODE_BUTTON_Pin */
  GPIO_InitStruct.Pin = BUZZER_BUTTON_Pin|INC_BUTTON_Pin|DES_BUTTON_Pin|MODE_BUTTON_Pin;
 8001d2c:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8001d30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d32:	4b34      	ldr	r3, [pc, #208]	; (8001e04 <MX_GPIO_Init+0x174>)
 8001d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d36:	2301      	movs	r3, #1
 8001d38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3a:	f107 0310 	add.w	r3, r7, #16
 8001d3e:	4619      	mov	r1, r3
 8001d40:	482e      	ldr	r0, [pc, #184]	; (8001dfc <MX_GPIO_Init+0x16c>)
 8001d42:	f001 fbf3 	bl	800352c <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT22_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = DHT22_Pin|BUZZER_Pin;
 8001d46:	f44f 6302 	mov.w	r3, #2080	; 0x820
 8001d4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d54:	2302      	movs	r3, #2
 8001d56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d58:	f107 0310 	add.w	r3, r7, #16
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4827      	ldr	r0, [pc, #156]	; (8001dfc <MX_GPIO_Init+0x16c>)
 8001d60:	f001 fbe4 	bl	800352c <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RST_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RST_Pin;
 8001d64:	2303      	movs	r3, #3
 8001d66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d70:	2302      	movs	r3, #2
 8001d72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d74:	f107 0310 	add.w	r3, r7, #16
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4821      	ldr	r0, [pc, #132]	; (8001e00 <MX_GPIO_Init+0x170>)
 8001d7c:	f001 fbd6 	bl	800352c <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8001d80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d86:	4b1f      	ldr	r3, [pc, #124]	; (8001e04 <MX_GPIO_Init+0x174>)
 8001d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001d8e:	f107 0310 	add.w	r3, r7, #16
 8001d92:	4619      	mov	r1, r3
 8001d94:	481a      	ldr	r0, [pc, #104]	; (8001e00 <MX_GPIO_Init+0x170>)
 8001d96:	f001 fbc9 	bl	800352c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 7, 0);
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	2107      	movs	r1, #7
 8001d9e:	2007      	movs	r0, #7
 8001da0:	f001 fb8d 	bl	80034be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001da4:	2007      	movs	r0, #7
 8001da6:	f001 fba6 	bl	80034f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 7, 0);
 8001daa:	2200      	movs	r2, #0
 8001dac:	2107      	movs	r1, #7
 8001dae:	2008      	movs	r0, #8
 8001db0:	f001 fb85 	bl	80034be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001db4:	2008      	movs	r0, #8
 8001db6:	f001 fb9e 	bl	80034f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 7, 0);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2107      	movs	r1, #7
 8001dbe:	2009      	movs	r0, #9
 8001dc0:	f001 fb7d 	bl	80034be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001dc4:	2009      	movs	r0, #9
 8001dc6:	f001 fb96 	bl	80034f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 7, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2107      	movs	r1, #7
 8001dce:	2017      	movs	r0, #23
 8001dd0:	f001 fb75 	bl	80034be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001dd4:	2017      	movs	r0, #23
 8001dd6:	f001 fb8e 	bl	80034f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2100      	movs	r1, #0
 8001dde:	2028      	movs	r0, #40	; 0x28
 8001de0:	f001 fb6d 	bl	80034be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001de4:	2028      	movs	r0, #40	; 0x28
 8001de6:	f001 fb86 	bl	80034f6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dea:	bf00      	nop
 8001dec:	3720      	adds	r7, #32
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40021000 	.word	0x40021000
 8001df8:	40011000 	.word	0x40011000
 8001dfc:	40010800 	.word	0x40010800
 8001e00:	40010c00 	.word	0x40010c00
 8001e04:	10110000 	.word	0x10110000

08001e08 <Delay_Us>:

/* USER CODE BEGIN 4 */

// Delay micro-second function
void Delay_Us(uint32_t us)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim2, 0); // set counter value to 0
 8001e10:	4b08      	ldr	r3, [pc, #32]	; (8001e34 <Delay_Us+0x2c>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2200      	movs	r2, #0
 8001e16:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us)
 8001e18:	bf00      	nop
 8001e1a:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <Delay_Us+0x2c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d8f9      	bhi.n	8001e1a <Delay_Us+0x12>
		; // wait for the counter to reach the us input in the parameter
}
 8001e26:	bf00      	nop
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	200002c8 	.word	0x200002c8

08001e38 <Delay_Ms>:

// Delay mili-second function
void Delay_Ms(uint32_t ms)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim3, 0); // set counter value to 0
 8001e40:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <Delay_Ms+0x2c>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2200      	movs	r2, #0
 8001e46:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim3) < ms)
 8001e48:	bf00      	nop
 8001e4a:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <Delay_Ms+0x2c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d8f9      	bhi.n	8001e4a <Delay_Ms+0x12>
		; // wait for the counter to reach the us input in the parameter
}
 8001e56:	bf00      	nop
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc80      	pop	{r7}
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	20000310 	.word	0x20000310

08001e68 <Buzzer_Trigger>:

// Trigger Buzzer function
void Buzzer_Trigger(void) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e72:	4807      	ldr	r0, [pc, #28]	; (8001e90 <Buzzer_Trigger+0x28>)
 8001e74:	f001 fcf5 	bl	8003862 <HAL_GPIO_WritePin>
	Delay_Ms(130);
 8001e78:	2082      	movs	r0, #130	; 0x82
 8001e7a:	f7ff ffdd 	bl	8001e38 <Delay_Ms>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e84:	4802      	ldr	r0, [pc, #8]	; (8001e90 <Buzzer_Trigger+0x28>)
 8001e86:	f001 fcec 	bl	8003862 <HAL_GPIO_WritePin>
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40010800 	.word	0x40010800
 8001e94:	00000000 	.word	0x00000000

08001e98 <HAL_GPIO_EXTI_Callback>:

// Buzzer button callback
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	80fb      	strh	r3, [r7, #6]
	Buzzer_Trigger();
 8001ea2:	f7ff ffe1 	bl	8001e68 <Buzzer_Trigger>
	switch (GPIO_Pin) {
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001eac:	f000 80f3 	beq.w	8002096 <HAL_GPIO_EXTI_Callback+0x1fe>
 8001eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001eb4:	f300 80f7 	bgt.w	80020a6 <HAL_GPIO_EXTI_Callback+0x20e>
 8001eb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ebc:	d00e      	beq.n	8001edc <HAL_GPIO_EXTI_Callback+0x44>
 8001ebe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ec2:	f300 80f0 	bgt.w	80020a6 <HAL_GPIO_EXTI_Callback+0x20e>
 8001ec6:	2b08      	cmp	r3, #8
 8001ec8:	f000 8099 	beq.w	8001ffe <HAL_GPIO_EXTI_Callback+0x166>
 8001ecc:	2b08      	cmp	r3, #8
 8001ece:	f300 80ea 	bgt.w	80020a6 <HAL_GPIO_EXTI_Callback+0x20e>
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d030      	beq.n	8001f38 <HAL_GPIO_EXTI_Callback+0xa0>
 8001ed6:	2b04      	cmp	r3, #4
 8001ed8:	d045      	beq.n	8001f66 <HAL_GPIO_EXTI_Callback+0xce>
 8001eda:	e0e4      	b.n	80020a6 <HAL_GPIO_EXTI_Callback+0x20e>

		// MODE_BUTTON pressed
		case MODE_BUTTON_Pin:
			if(mode == NORMAL)
 8001edc:	4b78      	ldr	r3, [pc, #480]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d105      	bne.n	8001ef0 <HAL_GPIO_EXTI_Callback+0x58>
			{
				lcd_clear();
 8001ee4:	f7ff f872 	bl	8000fcc <lcd_clear>
				mode = TEMPERATURE_SETPOINT_LOW;
 8001ee8:	4b75      	ldr	r3, [pc, #468]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	701a      	strb	r2, [r3, #0]
			else
			{
				lcd_clear();
				mode = NORMAL;
			}
			break;
 8001eee:	e0de      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
			else if(mode == TEMPERATURE_SETPOINT_LOW)
 8001ef0:	4b73      	ldr	r3, [pc, #460]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d105      	bne.n	8001f04 <HAL_GPIO_EXTI_Callback+0x6c>
				lcd_clear();
 8001ef8:	f7ff f868 	bl	8000fcc <lcd_clear>
				mode = TEMPERATURE_SETPOINT_HIGH;
 8001efc:	4b70      	ldr	r3, [pc, #448]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001efe:	2202      	movs	r2, #2
 8001f00:	701a      	strb	r2, [r3, #0]
			break;
 8001f02:	e0d4      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
			else if(mode == TEMPERATURE_SETPOINT_HIGH)
 8001f04:	4b6e      	ldr	r3, [pc, #440]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d105      	bne.n	8001f18 <HAL_GPIO_EXTI_Callback+0x80>
				lcd_clear();
 8001f0c:	f7ff f85e 	bl	8000fcc <lcd_clear>
				mode = HUMIDITY_SETPOINT_LOW;
 8001f10:	4b6b      	ldr	r3, [pc, #428]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001f12:	2203      	movs	r2, #3
 8001f14:	701a      	strb	r2, [r3, #0]
			break;
 8001f16:	e0ca      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
			else if(mode == HUMIDITY_SETPOINT_LOW)
 8001f18:	4b69      	ldr	r3, [pc, #420]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	2b03      	cmp	r3, #3
 8001f1e:	d105      	bne.n	8001f2c <HAL_GPIO_EXTI_Callback+0x94>
				lcd_clear();
 8001f20:	f7ff f854 	bl	8000fcc <lcd_clear>
				mode = HUMIDITY_SETPOINT_HIGH;
 8001f24:	4b66      	ldr	r3, [pc, #408]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001f26:	2204      	movs	r2, #4
 8001f28:	701a      	strb	r2, [r3, #0]
			break;
 8001f2a:	e0c0      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
				lcd_clear();
 8001f2c:	f7ff f84e 	bl	8000fcc <lcd_clear>
				mode = NORMAL;
 8001f30:	4b63      	ldr	r3, [pc, #396]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	701a      	strb	r2, [r3, #0]
			break;
 8001f36:	e0ba      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>

		// BUZZER_BUTTON pressed
		case BUZZER_BUTTON_Pin:
			// Toggle the built-in LED, changing the alarm status
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001f38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f3c:	4861      	ldr	r0, [pc, #388]	; (80020c4 <HAL_GPIO_EXTI_Callback+0x22c>)
 8001f3e:	f001 fca8 	bl	8003892 <HAL_GPIO_TogglePin>
			// Check if the alarm is turned OFF
			if(HAL_GPIO_ReadPin(LED_GPIO_Port, LED_Pin))
 8001f42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f46:	485f      	ldr	r0, [pc, #380]	; (80020c4 <HAL_GPIO_EXTI_Callback+0x22c>)
 8001f48:	f001 fc74 	bl	8003834 <HAL_GPIO_ReadPin>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d005      	beq.n	8001f5e <HAL_GPIO_EXTI_Callback+0xc6>
			{
				// clear the LCD screen
				lcd_clear();
 8001f52:	f7ff f83b 	bl	8000fcc <lcd_clear>
				alarmStatus = 0;
 8001f56:	4b5c      	ldr	r3, [pc, #368]	; (80020c8 <HAL_GPIO_EXTI_Callback+0x230>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
			}
			else
			{
				alarmStatus = 1;
			}
			break;
 8001f5c:	e0a7      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
				alarmStatus = 1;
 8001f5e:	4b5a      	ldr	r3, [pc, #360]	; (80020c8 <HAL_GPIO_EXTI_Callback+0x230>)
 8001f60:	2201      	movs	r2, #1
 8001f62:	601a      	str	r2, [r3, #0]
			break;
 8001f64:	e0a3      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>

		// INC_BUTTON pressed
		case INC_BUTTON_Pin:
			if(mode == TEMPERATURE_SETPOINT_LOW)
 8001f66:	4b56      	ldr	r3, [pc, #344]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d10d      	bne.n	8001f8a <HAL_GPIO_EXTI_Callback+0xf2>
			{
				temp_setpoint[0] = temp_setpoint[0] + 0.1;
 8001f6e:	4b57      	ldr	r3, [pc, #348]	; (80020cc <HAL_GPIO_EXTI_Callback+0x234>)
 8001f70:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f74:	a350      	add	r3, pc, #320	; (adr r3, 80020b8 <HAL_GPIO_EXTI_Callback+0x220>)
 8001f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7a:	f7fe f901 	bl	8000180 <__adddf3>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	4952      	ldr	r1, [pc, #328]	; (80020cc <HAL_GPIO_EXTI_Callback+0x234>)
 8001f84:	e9c1 2300 	strd	r2, r3, [r1]
			}
			else
			{
				mode = NORMAL;
			}
			break;
 8001f88:	e091      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
			else if(mode == TEMPERATURE_SETPOINT_HIGH)
 8001f8a:	4b4d      	ldr	r3, [pc, #308]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d10d      	bne.n	8001fae <HAL_GPIO_EXTI_Callback+0x116>
				temp_setpoint[1] = temp_setpoint[1] + 0.1;
 8001f92:	4b4e      	ldr	r3, [pc, #312]	; (80020cc <HAL_GPIO_EXTI_Callback+0x234>)
 8001f94:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001f98:	a347      	add	r3, pc, #284	; (adr r3, 80020b8 <HAL_GPIO_EXTI_Callback+0x220>)
 8001f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9e:	f7fe f8ef 	bl	8000180 <__adddf3>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	4949      	ldr	r1, [pc, #292]	; (80020cc <HAL_GPIO_EXTI_Callback+0x234>)
 8001fa8:	e9c1 2302 	strd	r2, r3, [r1, #8]
			break;
 8001fac:	e07f      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
			else if(mode == HUMIDITY_SETPOINT_LOW)
 8001fae:	4b44      	ldr	r3, [pc, #272]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	2b03      	cmp	r3, #3
 8001fb4:	d10d      	bne.n	8001fd2 <HAL_GPIO_EXTI_Callback+0x13a>
				humid_setpoint[0] = humid_setpoint[0] + 0.1;
 8001fb6:	4b46      	ldr	r3, [pc, #280]	; (80020d0 <HAL_GPIO_EXTI_Callback+0x238>)
 8001fb8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fbc:	a33e      	add	r3, pc, #248	; (adr r3, 80020b8 <HAL_GPIO_EXTI_Callback+0x220>)
 8001fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc2:	f7fe f8dd 	bl	8000180 <__adddf3>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	4941      	ldr	r1, [pc, #260]	; (80020d0 <HAL_GPIO_EXTI_Callback+0x238>)
 8001fcc:	e9c1 2300 	strd	r2, r3, [r1]
			break;
 8001fd0:	e06d      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
			else if(mode == HUMIDITY_SETPOINT_HIGH)
 8001fd2:	4b3b      	ldr	r3, [pc, #236]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d10d      	bne.n	8001ff6 <HAL_GPIO_EXTI_Callback+0x15e>
				humid_setpoint[1] = humid_setpoint[1] + 0.1;
 8001fda:	4b3d      	ldr	r3, [pc, #244]	; (80020d0 <HAL_GPIO_EXTI_Callback+0x238>)
 8001fdc:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001fe0:	a335      	add	r3, pc, #212	; (adr r3, 80020b8 <HAL_GPIO_EXTI_Callback+0x220>)
 8001fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe6:	f7fe f8cb 	bl	8000180 <__adddf3>
 8001fea:	4602      	mov	r2, r0
 8001fec:	460b      	mov	r3, r1
 8001fee:	4938      	ldr	r1, [pc, #224]	; (80020d0 <HAL_GPIO_EXTI_Callback+0x238>)
 8001ff0:	e9c1 2302 	strd	r2, r3, [r1, #8]
			break;
 8001ff4:	e05b      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
				mode = NORMAL;
 8001ff6:	4b32      	ldr	r3, [pc, #200]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]
			break;
 8001ffc:	e057      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>

		// DES_BUTTON pressed
		case DES_BUTTON_Pin:
			if(mode == TEMPERATURE_SETPOINT_LOW)
 8001ffe:	4b30      	ldr	r3, [pc, #192]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d10d      	bne.n	8002022 <HAL_GPIO_EXTI_Callback+0x18a>
			{
				temp_setpoint[0] = temp_setpoint[0] - 0.1;
 8002006:	4b31      	ldr	r3, [pc, #196]	; (80020cc <HAL_GPIO_EXTI_Callback+0x234>)
 8002008:	e9d3 0100 	ldrd	r0, r1, [r3]
 800200c:	a32a      	add	r3, pc, #168	; (adr r3, 80020b8 <HAL_GPIO_EXTI_Callback+0x220>)
 800200e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002012:	f7fe f8b3 	bl	800017c <__aeabi_dsub>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	492c      	ldr	r1, [pc, #176]	; (80020cc <HAL_GPIO_EXTI_Callback+0x234>)
 800201c:	e9c1 2300 	strd	r2, r3, [r1]
			}
			else
			{
				mode = NORMAL;
			}
			break;
 8002020:	e045      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
			else if(mode == TEMPERATURE_SETPOINT_HIGH)
 8002022:	4b27      	ldr	r3, [pc, #156]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	2b02      	cmp	r3, #2
 8002028:	d10d      	bne.n	8002046 <HAL_GPIO_EXTI_Callback+0x1ae>
				temp_setpoint[1] = temp_setpoint[1] - 0.1;
 800202a:	4b28      	ldr	r3, [pc, #160]	; (80020cc <HAL_GPIO_EXTI_Callback+0x234>)
 800202c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002030:	a321      	add	r3, pc, #132	; (adr r3, 80020b8 <HAL_GPIO_EXTI_Callback+0x220>)
 8002032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002036:	f7fe f8a1 	bl	800017c <__aeabi_dsub>
 800203a:	4602      	mov	r2, r0
 800203c:	460b      	mov	r3, r1
 800203e:	4923      	ldr	r1, [pc, #140]	; (80020cc <HAL_GPIO_EXTI_Callback+0x234>)
 8002040:	e9c1 2302 	strd	r2, r3, [r1, #8]
			break;
 8002044:	e033      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
			else if(mode == HUMIDITY_SETPOINT_LOW)
 8002046:	4b1e      	ldr	r3, [pc, #120]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	2b03      	cmp	r3, #3
 800204c:	d10d      	bne.n	800206a <HAL_GPIO_EXTI_Callback+0x1d2>
				humid_setpoint[0] = humid_setpoint[0] - 0.1;
 800204e:	4b20      	ldr	r3, [pc, #128]	; (80020d0 <HAL_GPIO_EXTI_Callback+0x238>)
 8002050:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002054:	a318      	add	r3, pc, #96	; (adr r3, 80020b8 <HAL_GPIO_EXTI_Callback+0x220>)
 8002056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205a:	f7fe f88f 	bl	800017c <__aeabi_dsub>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	491b      	ldr	r1, [pc, #108]	; (80020d0 <HAL_GPIO_EXTI_Callback+0x238>)
 8002064:	e9c1 2300 	strd	r2, r3, [r1]
			break;
 8002068:	e021      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
			else if(mode == HUMIDITY_SETPOINT_HIGH)
 800206a:	4b15      	ldr	r3, [pc, #84]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	2b04      	cmp	r3, #4
 8002070:	d10d      	bne.n	800208e <HAL_GPIO_EXTI_Callback+0x1f6>
				humid_setpoint[1] = humid_setpoint[1] - 0.1;
 8002072:	4b17      	ldr	r3, [pc, #92]	; (80020d0 <HAL_GPIO_EXTI_Callback+0x238>)
 8002074:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002078:	a30f      	add	r3, pc, #60	; (adr r3, 80020b8 <HAL_GPIO_EXTI_Callback+0x220>)
 800207a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207e:	f7fe f87d 	bl	800017c <__aeabi_dsub>
 8002082:	4602      	mov	r2, r0
 8002084:	460b      	mov	r3, r1
 8002086:	4912      	ldr	r1, [pc, #72]	; (80020d0 <HAL_GPIO_EXTI_Callback+0x238>)
 8002088:	e9c1 2302 	strd	r2, r3, [r1, #8]
			break;
 800208c:	e00f      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>
				mode = NORMAL;
 800208e:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 8002090:	2200      	movs	r2, #0
 8002092:	701a      	strb	r2, [r3, #0]
			break;
 8002094:	e00b      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>

		case DIO0_Pin:
			/* LoRa receiving */
			LoRa_receive(&myLoRa, (uint8_t*) received_data, 20);
 8002096:	2214      	movs	r2, #20
 8002098:	490e      	ldr	r1, [pc, #56]	; (80020d4 <HAL_GPIO_EXTI_Callback+0x23c>)
 800209a:	480f      	ldr	r0, [pc, #60]	; (80020d8 <HAL_GPIO_EXTI_Callback+0x240>)
 800209c:	f7ff fa89 	bl	80015b2 <LoRa_receive>
			LoRa_Receive_Handle();
 80020a0:	f000 fcee 	bl	8002a80 <LoRa_Receive_Handle>
			break;
 80020a4:	e003      	b.n	80020ae <HAL_GPIO_EXTI_Callback+0x216>

		// Something went wrong, turn back to NORMAL MODE
		default:
			mode = NORMAL;
 80020a6:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x228>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	701a      	strb	r2, [r3, #0]
			break;
 80020ac:	bf00      	nop
	}
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	9999999a 	.word	0x9999999a
 80020bc:	3fb99999 	.word	0x3fb99999
 80020c0:	2000049c 	.word	0x2000049c
 80020c4:	40011000 	.word	0x40011000
 80020c8:	200004b8 	.word	0x200004b8
 80020cc:	20000008 	.word	0x20000008
 80020d0:	20000018 	.word	0x20000018
 80020d4:	20000478 	.word	0x20000478
 80020d8:	200003e8 	.word	0x200003e8

080020dc <Packet_Encapsulation>:

// Encapsulate the data into a packet containing the string: "source_id,destination_id,temperature,humidity"
void Packet_Encapsulation(char* buffer ,int src_id, int des_id, double temp, double humid, int cmd_status, int alarm_status)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08a      	sub	sp, #40	; 0x28
 80020e0:	af06      	add	r7, sp, #24
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
	sprintf(buffer, "%d,%d,%0.1lf,%0.1lf,%d,%d", src_id, des_id, temp, humid,cmd_status,alarm_status);
 80020e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ea:	9305      	str	r3, [sp, #20]
 80020ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ee:	9304      	str	r3, [sp, #16]
 80020f0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80020f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020fc:	e9cd 2300 	strd	r2, r3, [sp]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	4903      	ldr	r1, [pc, #12]	; (8002114 <Packet_Encapsulation+0x38>)
 8002106:	68f8      	ldr	r0, [r7, #12]
 8002108:	f004 fe84 	bl	8006e14 <siprintf>
}
 800210c:	bf00      	nop
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	0800b09c 	.word	0x0800b09c

08002118 <Lcd_Sytem_State_Print>:

// System state LCD print
void Lcd_Sytem_State_Print(uint8_t mode) {
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	71fb      	strb	r3, [r7, #7]
	switch (mode) {
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	2b04      	cmp	r3, #4
 8002126:	f200 826d 	bhi.w	8002604 <Lcd_Sytem_State_Print+0x4ec>
 800212a:	a201      	add	r2, pc, #4	; (adr r2, 8002130 <Lcd_Sytem_State_Print+0x18>)
 800212c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002130:	08002145 	.word	0x08002145
 8002134:	08002221 	.word	0x08002221
 8002138:	080022e5 	.word	0x080022e5
 800213c:	080023e5 	.word	0x080023e5
 8002140:	080024f5 	.word	0x080024f5

	// NORMAL MODE LCD print
	case NORMAL:
		lcd_put_cursor(0, 0);
 8002144:	2100      	movs	r1, #0
 8002146:	2000      	movs	r0, #0
 8002148:	f7fe ff57 	bl	8000ffa <lcd_put_cursor>
		if(dht22Data.temperature <= 9.9 && dht22Data.temperature >= 0.0)
 800214c:	4b98      	ldr	r3, [pc, #608]	; (80023b0 <Lcd_Sytem_State_Print+0x298>)
 800214e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002152:	a395      	add	r3, pc, #596	; (adr r3, 80023a8 <Lcd_Sytem_State_Print+0x290>)
 8002154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002158:	f7fe fc44 	bl	80009e4 <__aeabi_dcmple>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d013      	beq.n	800218a <Lcd_Sytem_State_Print+0x72>
 8002162:	4b93      	ldr	r3, [pc, #588]	; (80023b0 <Lcd_Sytem_State_Print+0x298>)
 8002164:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002168:	f04f 0200 	mov.w	r2, #0
 800216c:	f04f 0300 	mov.w	r3, #0
 8002170:	f7fe fc42 	bl	80009f8 <__aeabi_dcmpge>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d007      	beq.n	800218a <Lcd_Sytem_State_Print+0x72>
		{
			sprintf(lcd_data, "TEMP:  %0.1lf C", dht22Data.temperature);
 800217a:	4b8d      	ldr	r3, [pc, #564]	; (80023b0 <Lcd_Sytem_State_Print+0x298>)
 800217c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002180:	498c      	ldr	r1, [pc, #560]	; (80023b4 <Lcd_Sytem_State_Print+0x29c>)
 8002182:	488d      	ldr	r0, [pc, #564]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 8002184:	f004 fe46 	bl	8006e14 <siprintf>
 8002188:	e006      	b.n	8002198 <Lcd_Sytem_State_Print+0x80>
		}
		else
		{
			sprintf(lcd_data, "TEMP: %0.1lf C", dht22Data.temperature);
 800218a:	4b89      	ldr	r3, [pc, #548]	; (80023b0 <Lcd_Sytem_State_Print+0x298>)
 800218c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002190:	498a      	ldr	r1, [pc, #552]	; (80023bc <Lcd_Sytem_State_Print+0x2a4>)
 8002192:	4889      	ldr	r0, [pc, #548]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 8002194:	f004 fe3e 	bl	8006e14 <siprintf>
		}
		lcd_send_string(lcd_data);
 8002198:	4887      	ldr	r0, [pc, #540]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 800219a:	f7fe ff02 	bl	8000fa2 <lcd_send_string>
		lcd_put_cursor(1, 0);
 800219e:	2100      	movs	r1, #0
 80021a0:	2001      	movs	r0, #1
 80021a2:	f7fe ff2a 	bl	8000ffa <lcd_put_cursor>
		if(dht22Data.humidity <= 9.9 && dht22Data.humidity >= 0)
 80021a6:	4b82      	ldr	r3, [pc, #520]	; (80023b0 <Lcd_Sytem_State_Print+0x298>)
 80021a8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80021ac:	a37e      	add	r3, pc, #504	; (adr r3, 80023a8 <Lcd_Sytem_State_Print+0x290>)
 80021ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b2:	f7fe fc17 	bl	80009e4 <__aeabi_dcmple>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d013      	beq.n	80021e4 <Lcd_Sytem_State_Print+0xcc>
 80021bc:	4b7c      	ldr	r3, [pc, #496]	; (80023b0 <Lcd_Sytem_State_Print+0x298>)
 80021be:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80021c2:	f04f 0200 	mov.w	r2, #0
 80021c6:	f04f 0300 	mov.w	r3, #0
 80021ca:	f7fe fc15 	bl	80009f8 <__aeabi_dcmpge>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d007      	beq.n	80021e4 <Lcd_Sytem_State_Print+0xcc>
		{
			sprintf(lcd_data, "HUMID:   %0.1lf %%", dht22Data.humidity);
 80021d4:	4b76      	ldr	r3, [pc, #472]	; (80023b0 <Lcd_Sytem_State_Print+0x298>)
 80021d6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80021da:	4979      	ldr	r1, [pc, #484]	; (80023c0 <Lcd_Sytem_State_Print+0x2a8>)
 80021dc:	4876      	ldr	r0, [pc, #472]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 80021de:	f004 fe19 	bl	8006e14 <siprintf>
 80021e2:	e019      	b.n	8002218 <Lcd_Sytem_State_Print+0x100>
		}
		else if(dht22Data.humidity == 100.0)
 80021e4:	4b72      	ldr	r3, [pc, #456]	; (80023b0 <Lcd_Sytem_State_Print+0x298>)
 80021e6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80021ea:	f04f 0200 	mov.w	r2, #0
 80021ee:	4b75      	ldr	r3, [pc, #468]	; (80023c4 <Lcd_Sytem_State_Print+0x2ac>)
 80021f0:	f7fe fbe4 	bl	80009bc <__aeabi_dcmpeq>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d007      	beq.n	800220a <Lcd_Sytem_State_Print+0xf2>
		{
			sprintf(lcd_data, "HUMID: %0.1lf %%", dht22Data.humidity);
 80021fa:	4b6d      	ldr	r3, [pc, #436]	; (80023b0 <Lcd_Sytem_State_Print+0x298>)
 80021fc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002200:	4971      	ldr	r1, [pc, #452]	; (80023c8 <Lcd_Sytem_State_Print+0x2b0>)
 8002202:	486d      	ldr	r0, [pc, #436]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 8002204:	f004 fe06 	bl	8006e14 <siprintf>
 8002208:	e006      	b.n	8002218 <Lcd_Sytem_State_Print+0x100>
		}
		else
		{
			sprintf(lcd_data, "HUMID:  %0.1lf %%", dht22Data.humidity);
 800220a:	4b69      	ldr	r3, [pc, #420]	; (80023b0 <Lcd_Sytem_State_Print+0x298>)
 800220c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002210:	496e      	ldr	r1, [pc, #440]	; (80023cc <Lcd_Sytem_State_Print+0x2b4>)
 8002212:	4869      	ldr	r0, [pc, #420]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 8002214:	f004 fdfe 	bl	8006e14 <siprintf>
		}
		lcd_send_string(lcd_data);
 8002218:	4867      	ldr	r0, [pc, #412]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 800221a:	f7fe fec2 	bl	8000fa2 <lcd_send_string>
		break;
 800221e:	e1f4      	b.n	800260a <Lcd_Sytem_State_Print+0x4f2>

	//  TEMPERATURE_SETPOINT_LOW MODE LCD print
	case TEMPERATURE_SETPOINT_LOW:
		lcd_put_cursor(0, 0);
 8002220:	2100      	movs	r1, #0
 8002222:	2000      	movs	r0, #0
 8002224:	f7fe fee9 	bl	8000ffa <lcd_put_cursor>
		lcd_send_string("TempSetpoint(L)");
 8002228:	4869      	ldr	r0, [pc, #420]	; (80023d0 <Lcd_Sytem_State_Print+0x2b8>)
 800222a:	f7fe feba 	bl	8000fa2 <lcd_send_string>
		lcd_put_cursor(1, 0);
 800222e:	2100      	movs	r1, #0
 8002230:	2001      	movs	r0, #1
 8002232:	f7fe fee2 	bl	8000ffa <lcd_put_cursor>
		if(temp_setpoint[0] <= 9.9 && temp_setpoint[0] >= 0.0)
 8002236:	4b67      	ldr	r3, [pc, #412]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 8002238:	e9d3 0100 	ldrd	r0, r1, [r3]
 800223c:	a35a      	add	r3, pc, #360	; (adr r3, 80023a8 <Lcd_Sytem_State_Print+0x290>)
 800223e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002242:	f7fe fbcf 	bl	80009e4 <__aeabi_dcmple>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d013      	beq.n	8002274 <Lcd_Sytem_State_Print+0x15c>
 800224c:	4b61      	ldr	r3, [pc, #388]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 800224e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002252:	f04f 0200 	mov.w	r2, #0
 8002256:	f04f 0300 	mov.w	r3, #0
 800225a:	f7fe fbcd 	bl	80009f8 <__aeabi_dcmpge>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d007      	beq.n	8002274 <Lcd_Sytem_State_Print+0x15c>
		{
			sprintf(lcd_data, " %0.1lf C", temp_setpoint[0]);
 8002264:	4b5b      	ldr	r3, [pc, #364]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 8002266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800226a:	495b      	ldr	r1, [pc, #364]	; (80023d8 <Lcd_Sytem_State_Print+0x2c0>)
 800226c:	4852      	ldr	r0, [pc, #328]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 800226e:	f004 fdd1 	bl	8006e14 <siprintf>
 8002272:	e006      	b.n	8002282 <Lcd_Sytem_State_Print+0x16a>
		}
		else
		{
			sprintf(lcd_data, "%0.1lf C", temp_setpoint[0]);
 8002274:	4b57      	ldr	r3, [pc, #348]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 8002276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227a:	4958      	ldr	r1, [pc, #352]	; (80023dc <Lcd_Sytem_State_Print+0x2c4>)
 800227c:	484e      	ldr	r0, [pc, #312]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 800227e:	f004 fdc9 	bl	8006e14 <siprintf>
		}
		lcd_send_string(lcd_data);
 8002282:	484d      	ldr	r0, [pc, #308]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 8002284:	f7fe fe8d 	bl	8000fa2 <lcd_send_string>
		lcd_put_cursor(1, 9);
 8002288:	2109      	movs	r1, #9
 800228a:	2001      	movs	r0, #1
 800228c:	f7fe feb5 	bl	8000ffa <lcd_put_cursor>
		if(temp_setpoint[1] <= 9.9 && temp_setpoint[1] >= 0.0)
 8002290:	4b50      	ldr	r3, [pc, #320]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 8002292:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002296:	a344      	add	r3, pc, #272	; (adr r3, 80023a8 <Lcd_Sytem_State_Print+0x290>)
 8002298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229c:	f7fe fba2 	bl	80009e4 <__aeabi_dcmple>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d013      	beq.n	80022ce <Lcd_Sytem_State_Print+0x1b6>
 80022a6:	4b4b      	ldr	r3, [pc, #300]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 80022a8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80022ac:	f04f 0200 	mov.w	r2, #0
 80022b0:	f04f 0300 	mov.w	r3, #0
 80022b4:	f7fe fba0 	bl	80009f8 <__aeabi_dcmpge>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d007      	beq.n	80022ce <Lcd_Sytem_State_Print+0x1b6>
		{
			sprintf(lcd_data, " %0.1lf C", temp_setpoint[1]);
 80022be:	4b45      	ldr	r3, [pc, #276]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 80022c0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80022c4:	4944      	ldr	r1, [pc, #272]	; (80023d8 <Lcd_Sytem_State_Print+0x2c0>)
 80022c6:	483c      	ldr	r0, [pc, #240]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 80022c8:	f004 fda4 	bl	8006e14 <siprintf>
 80022cc:	e006      	b.n	80022dc <Lcd_Sytem_State_Print+0x1c4>
		}
		else
		{
			sprintf(lcd_data, "%0.1lf C", temp_setpoint[1]);
 80022ce:	4b41      	ldr	r3, [pc, #260]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 80022d0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80022d4:	4941      	ldr	r1, [pc, #260]	; (80023dc <Lcd_Sytem_State_Print+0x2c4>)
 80022d6:	4838      	ldr	r0, [pc, #224]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 80022d8:	f004 fd9c 	bl	8006e14 <siprintf>
		}
		lcd_send_string(lcd_data);
 80022dc:	4836      	ldr	r0, [pc, #216]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 80022de:	f7fe fe60 	bl	8000fa2 <lcd_send_string>
		break;
 80022e2:	e192      	b.n	800260a <Lcd_Sytem_State_Print+0x4f2>

	// TEMPERATURE_SETPOINT_HIGH MODE LCD print
	case TEMPERATURE_SETPOINT_HIGH:
		lcd_put_cursor(0, 0);
 80022e4:	2100      	movs	r1, #0
 80022e6:	2000      	movs	r0, #0
 80022e8:	f7fe fe87 	bl	8000ffa <lcd_put_cursor>
		lcd_send_string("TempSetpoint(H)");
 80022ec:	483c      	ldr	r0, [pc, #240]	; (80023e0 <Lcd_Sytem_State_Print+0x2c8>)
 80022ee:	f7fe fe58 	bl	8000fa2 <lcd_send_string>
		lcd_put_cursor(1, 0);
 80022f2:	2100      	movs	r1, #0
 80022f4:	2001      	movs	r0, #1
 80022f6:	f7fe fe80 	bl	8000ffa <lcd_put_cursor>
		if(temp_setpoint[0] <= 9.9 && temp_setpoint[0] >= 0.0)
 80022fa:	4b36      	ldr	r3, [pc, #216]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 80022fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002300:	a329      	add	r3, pc, #164	; (adr r3, 80023a8 <Lcd_Sytem_State_Print+0x290>)
 8002302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002306:	f7fe fb6d 	bl	80009e4 <__aeabi_dcmple>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d013      	beq.n	8002338 <Lcd_Sytem_State_Print+0x220>
 8002310:	4b30      	ldr	r3, [pc, #192]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 8002312:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002316:	f04f 0200 	mov.w	r2, #0
 800231a:	f04f 0300 	mov.w	r3, #0
 800231e:	f7fe fb6b 	bl	80009f8 <__aeabi_dcmpge>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d007      	beq.n	8002338 <Lcd_Sytem_State_Print+0x220>
		{
			sprintf(lcd_data, " %0.1lf C", temp_setpoint[0]);
 8002328:	4b2a      	ldr	r3, [pc, #168]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 800232a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232e:	492a      	ldr	r1, [pc, #168]	; (80023d8 <Lcd_Sytem_State_Print+0x2c0>)
 8002330:	4821      	ldr	r0, [pc, #132]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 8002332:	f004 fd6f 	bl	8006e14 <siprintf>
 8002336:	e006      	b.n	8002346 <Lcd_Sytem_State_Print+0x22e>
		}
		else
		{
			sprintf(lcd_data, "%0.1lf C", temp_setpoint[0]);
 8002338:	4b26      	ldr	r3, [pc, #152]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 800233a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233e:	4927      	ldr	r1, [pc, #156]	; (80023dc <Lcd_Sytem_State_Print+0x2c4>)
 8002340:	481d      	ldr	r0, [pc, #116]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 8002342:	f004 fd67 	bl	8006e14 <siprintf>
		}
		lcd_send_string(lcd_data);
 8002346:	481c      	ldr	r0, [pc, #112]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 8002348:	f7fe fe2b 	bl	8000fa2 <lcd_send_string>
		lcd_put_cursor(1, 9);
 800234c:	2109      	movs	r1, #9
 800234e:	2001      	movs	r0, #1
 8002350:	f7fe fe53 	bl	8000ffa <lcd_put_cursor>
		if(temp_setpoint[1] <= 9.9 && temp_setpoint[1] >= 0.0)
 8002354:	4b1f      	ldr	r3, [pc, #124]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 8002356:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800235a:	a313      	add	r3, pc, #76	; (adr r3, 80023a8 <Lcd_Sytem_State_Print+0x290>)
 800235c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002360:	f7fe fb40 	bl	80009e4 <__aeabi_dcmple>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d013      	beq.n	8002392 <Lcd_Sytem_State_Print+0x27a>
 800236a:	4b1a      	ldr	r3, [pc, #104]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 800236c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002370:	f04f 0200 	mov.w	r2, #0
 8002374:	f04f 0300 	mov.w	r3, #0
 8002378:	f7fe fb3e 	bl	80009f8 <__aeabi_dcmpge>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d007      	beq.n	8002392 <Lcd_Sytem_State_Print+0x27a>
		{
			sprintf(lcd_data, " %0.1lf C", temp_setpoint[1]);
 8002382:	4b14      	ldr	r3, [pc, #80]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 8002384:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002388:	4913      	ldr	r1, [pc, #76]	; (80023d8 <Lcd_Sytem_State_Print+0x2c0>)
 800238a:	480b      	ldr	r0, [pc, #44]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 800238c:	f004 fd42 	bl	8006e14 <siprintf>
 8002390:	e006      	b.n	80023a0 <Lcd_Sytem_State_Print+0x288>
		}
		else
		{
			sprintf(lcd_data, "%0.1lf C", temp_setpoint[1]);
 8002392:	4b10      	ldr	r3, [pc, #64]	; (80023d4 <Lcd_Sytem_State_Print+0x2bc>)
 8002394:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002398:	4910      	ldr	r1, [pc, #64]	; (80023dc <Lcd_Sytem_State_Print+0x2c4>)
 800239a:	4807      	ldr	r0, [pc, #28]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 800239c:	f004 fd3a 	bl	8006e14 <siprintf>
		}
		lcd_send_string(lcd_data);
 80023a0:	4805      	ldr	r0, [pc, #20]	; (80023b8 <Lcd_Sytem_State_Print+0x2a0>)
 80023a2:	f7fe fdfe 	bl	8000fa2 <lcd_send_string>
		break;
 80023a6:	e130      	b.n	800260a <Lcd_Sytem_State_Print+0x4f2>
 80023a8:	cccccccd 	.word	0xcccccccd
 80023ac:	4023cccc 	.word	0x4023cccc
 80023b0:	200004a0 	.word	0x200004a0
 80023b4:	0800b0b8 	.word	0x0800b0b8
 80023b8:	2000048c 	.word	0x2000048c
 80023bc:	0800b0c8 	.word	0x0800b0c8
 80023c0:	0800b0d8 	.word	0x0800b0d8
 80023c4:	40590000 	.word	0x40590000
 80023c8:	0800b0ec 	.word	0x0800b0ec
 80023cc:	0800b100 	.word	0x0800b100
 80023d0:	0800b114 	.word	0x0800b114
 80023d4:	20000008 	.word	0x20000008
 80023d8:	0800b124 	.word	0x0800b124
 80023dc:	0800b130 	.word	0x0800b130
 80023e0:	0800b13c 	.word	0x0800b13c

	// HUMIDITY_SETPOINT_LOW MODE LCD print
	case HUMIDITY_SETPOINT_LOW:
		lcd_put_cursor(0, 0);
 80023e4:	2100      	movs	r1, #0
 80023e6:	2000      	movs	r0, #0
 80023e8:	f7fe fe07 	bl	8000ffa <lcd_put_cursor>
		lcd_send_string("HumidSetpoint(L)");
 80023ec:	488c      	ldr	r0, [pc, #560]	; (8002620 <Lcd_Sytem_State_Print+0x508>)
 80023ee:	f7fe fdd8 	bl	8000fa2 <lcd_send_string>
		lcd_put_cursor(1, 0);
 80023f2:	2100      	movs	r1, #0
 80023f4:	2001      	movs	r0, #1
 80023f6:	f7fe fe00 	bl	8000ffa <lcd_put_cursor>
		if(humid_setpoint[0] <= 9.9 && humid_setpoint[0] >= 0.0)
 80023fa:	4b8a      	ldr	r3, [pc, #552]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 80023fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002400:	a385      	add	r3, pc, #532	; (adr r3, 8002618 <Lcd_Sytem_State_Print+0x500>)
 8002402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002406:	f7fe faed 	bl	80009e4 <__aeabi_dcmple>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d013      	beq.n	8002438 <Lcd_Sytem_State_Print+0x320>
 8002410:	4b84      	ldr	r3, [pc, #528]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 8002412:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002416:	f04f 0200 	mov.w	r2, #0
 800241a:	f04f 0300 	mov.w	r3, #0
 800241e:	f7fe faeb 	bl	80009f8 <__aeabi_dcmpge>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d007      	beq.n	8002438 <Lcd_Sytem_State_Print+0x320>
		{
			sprintf(lcd_data, "  %0.1lf %%", humid_setpoint[0]);
 8002428:	4b7e      	ldr	r3, [pc, #504]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 800242a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800242e:	497e      	ldr	r1, [pc, #504]	; (8002628 <Lcd_Sytem_State_Print+0x510>)
 8002430:	487e      	ldr	r0, [pc, #504]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 8002432:	f004 fcef 	bl	8006e14 <siprintf>
 8002436:	e019      	b.n	800246c <Lcd_Sytem_State_Print+0x354>
		}
		else if (humid_setpoint[0] == 100.0)
 8002438:	4b7a      	ldr	r3, [pc, #488]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 800243a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800243e:	f04f 0200 	mov.w	r2, #0
 8002442:	4b7b      	ldr	r3, [pc, #492]	; (8002630 <Lcd_Sytem_State_Print+0x518>)
 8002444:	f7fe faba 	bl	80009bc <__aeabi_dcmpeq>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d007      	beq.n	800245e <Lcd_Sytem_State_Print+0x346>
		{
			sprintf(lcd_data, "%0.1lf %%", humid_setpoint[0]);
 800244e:	4b75      	ldr	r3, [pc, #468]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 8002450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002454:	4977      	ldr	r1, [pc, #476]	; (8002634 <Lcd_Sytem_State_Print+0x51c>)
 8002456:	4875      	ldr	r0, [pc, #468]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 8002458:	f004 fcdc 	bl	8006e14 <siprintf>
 800245c:	e006      	b.n	800246c <Lcd_Sytem_State_Print+0x354>
		}
		else
		{
			sprintf(lcd_data, " %0.1lf %%", humid_setpoint[0]);
 800245e:	4b71      	ldr	r3, [pc, #452]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 8002460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002464:	4974      	ldr	r1, [pc, #464]	; (8002638 <Lcd_Sytem_State_Print+0x520>)
 8002466:	4871      	ldr	r0, [pc, #452]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 8002468:	f004 fcd4 	bl	8006e14 <siprintf>
		}
		lcd_send_string(lcd_data);
 800246c:	486f      	ldr	r0, [pc, #444]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 800246e:	f7fe fd98 	bl	8000fa2 <lcd_send_string>
		lcd_put_cursor(1, 8);
 8002472:	2108      	movs	r1, #8
 8002474:	2001      	movs	r0, #1
 8002476:	f7fe fdc0 	bl	8000ffa <lcd_put_cursor>
		if(humid_setpoint[1] <= 9.9 && humid_setpoint[1] >= 0.0)
 800247a:	4b6a      	ldr	r3, [pc, #424]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 800247c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002480:	a365      	add	r3, pc, #404	; (adr r3, 8002618 <Lcd_Sytem_State_Print+0x500>)
 8002482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002486:	f7fe faad 	bl	80009e4 <__aeabi_dcmple>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d013      	beq.n	80024b8 <Lcd_Sytem_State_Print+0x3a0>
 8002490:	4b64      	ldr	r3, [pc, #400]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 8002492:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002496:	f04f 0200 	mov.w	r2, #0
 800249a:	f04f 0300 	mov.w	r3, #0
 800249e:	f7fe faab 	bl	80009f8 <__aeabi_dcmpge>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d007      	beq.n	80024b8 <Lcd_Sytem_State_Print+0x3a0>
		{
			sprintf(lcd_data, "  %0.1lf %%", humid_setpoint[1]);
 80024a8:	4b5e      	ldr	r3, [pc, #376]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 80024aa:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80024ae:	495e      	ldr	r1, [pc, #376]	; (8002628 <Lcd_Sytem_State_Print+0x510>)
 80024b0:	485e      	ldr	r0, [pc, #376]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 80024b2:	f004 fcaf 	bl	8006e14 <siprintf>
 80024b6:	e019      	b.n	80024ec <Lcd_Sytem_State_Print+0x3d4>
		}
		else if (humid_setpoint[1] == 100.0)
 80024b8:	4b5a      	ldr	r3, [pc, #360]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 80024ba:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	4b5b      	ldr	r3, [pc, #364]	; (8002630 <Lcd_Sytem_State_Print+0x518>)
 80024c4:	f7fe fa7a 	bl	80009bc <__aeabi_dcmpeq>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d007      	beq.n	80024de <Lcd_Sytem_State_Print+0x3c6>
		{
			sprintf(lcd_data, "%0.1lf %%", humid_setpoint[1]);
 80024ce:	4b55      	ldr	r3, [pc, #340]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 80024d0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80024d4:	4957      	ldr	r1, [pc, #348]	; (8002634 <Lcd_Sytem_State_Print+0x51c>)
 80024d6:	4855      	ldr	r0, [pc, #340]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 80024d8:	f004 fc9c 	bl	8006e14 <siprintf>
 80024dc:	e006      	b.n	80024ec <Lcd_Sytem_State_Print+0x3d4>
		}
		else
		{
			sprintf(lcd_data, " %0.1lf %%", humid_setpoint[1]);
 80024de:	4b51      	ldr	r3, [pc, #324]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 80024e0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80024e4:	4954      	ldr	r1, [pc, #336]	; (8002638 <Lcd_Sytem_State_Print+0x520>)
 80024e6:	4851      	ldr	r0, [pc, #324]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 80024e8:	f004 fc94 	bl	8006e14 <siprintf>
		}
		lcd_send_string(lcd_data);
 80024ec:	484f      	ldr	r0, [pc, #316]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 80024ee:	f7fe fd58 	bl	8000fa2 <lcd_send_string>
		break;
 80024f2:	e08a      	b.n	800260a <Lcd_Sytem_State_Print+0x4f2>

	// HUMIDITY_SETPOINT_HIGH MODE LCD print
	case HUMIDITY_SETPOINT_HIGH:
		lcd_put_cursor(0, 0);
 80024f4:	2100      	movs	r1, #0
 80024f6:	2000      	movs	r0, #0
 80024f8:	f7fe fd7f 	bl	8000ffa <lcd_put_cursor>
		lcd_send_string("HumidSetpoint(H)");
 80024fc:	484f      	ldr	r0, [pc, #316]	; (800263c <Lcd_Sytem_State_Print+0x524>)
 80024fe:	f7fe fd50 	bl	8000fa2 <lcd_send_string>
		lcd_put_cursor(1, 0);
 8002502:	2100      	movs	r1, #0
 8002504:	2001      	movs	r0, #1
 8002506:	f7fe fd78 	bl	8000ffa <lcd_put_cursor>
		if(humid_setpoint[0] < 10.0 && humid_setpoint[0] >= 0.0)
 800250a:	4b46      	ldr	r3, [pc, #280]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 800250c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	4b4a      	ldr	r3, [pc, #296]	; (8002640 <Lcd_Sytem_State_Print+0x528>)
 8002516:	f7fe fa5b 	bl	80009d0 <__aeabi_dcmplt>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d013      	beq.n	8002548 <Lcd_Sytem_State_Print+0x430>
 8002520:	4b40      	ldr	r3, [pc, #256]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 8002522:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002526:	f04f 0200 	mov.w	r2, #0
 800252a:	f04f 0300 	mov.w	r3, #0
 800252e:	f7fe fa63 	bl	80009f8 <__aeabi_dcmpge>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d007      	beq.n	8002548 <Lcd_Sytem_State_Print+0x430>
		{
			sprintf(lcd_data, "  %0.1lf %%", humid_setpoint[0]);
 8002538:	4b3a      	ldr	r3, [pc, #232]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 800253a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800253e:	493a      	ldr	r1, [pc, #232]	; (8002628 <Lcd_Sytem_State_Print+0x510>)
 8002540:	483a      	ldr	r0, [pc, #232]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 8002542:	f004 fc67 	bl	8006e14 <siprintf>
 8002546:	e019      	b.n	800257c <Lcd_Sytem_State_Print+0x464>
		}
		else if (humid_setpoint[0] == 100.0)
 8002548:	4b36      	ldr	r3, [pc, #216]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 800254a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800254e:	f04f 0200 	mov.w	r2, #0
 8002552:	4b37      	ldr	r3, [pc, #220]	; (8002630 <Lcd_Sytem_State_Print+0x518>)
 8002554:	f7fe fa32 	bl	80009bc <__aeabi_dcmpeq>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d007      	beq.n	800256e <Lcd_Sytem_State_Print+0x456>
		{
			sprintf(lcd_data, "%0.1lf %%", humid_setpoint[0]);
 800255e:	4b31      	ldr	r3, [pc, #196]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 8002560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002564:	4933      	ldr	r1, [pc, #204]	; (8002634 <Lcd_Sytem_State_Print+0x51c>)
 8002566:	4831      	ldr	r0, [pc, #196]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 8002568:	f004 fc54 	bl	8006e14 <siprintf>
 800256c:	e006      	b.n	800257c <Lcd_Sytem_State_Print+0x464>
		}
		else
		{
			sprintf(lcd_data, " %0.1lf %%", humid_setpoint[0]);
 800256e:	4b2d      	ldr	r3, [pc, #180]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 8002570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002574:	4930      	ldr	r1, [pc, #192]	; (8002638 <Lcd_Sytem_State_Print+0x520>)
 8002576:	482d      	ldr	r0, [pc, #180]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 8002578:	f004 fc4c 	bl	8006e14 <siprintf>
		}
		lcd_send_string(lcd_data);
 800257c:	482b      	ldr	r0, [pc, #172]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 800257e:	f7fe fd10 	bl	8000fa2 <lcd_send_string>
		lcd_put_cursor(1, 8);
 8002582:	2108      	movs	r1, #8
 8002584:	2001      	movs	r0, #1
 8002586:	f7fe fd38 	bl	8000ffa <lcd_put_cursor>
		if(humid_setpoint[1] < 10.0 && humid_setpoint[1] >= 0.0)
 800258a:	4b26      	ldr	r3, [pc, #152]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 800258c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002590:	f04f 0200 	mov.w	r2, #0
 8002594:	4b2a      	ldr	r3, [pc, #168]	; (8002640 <Lcd_Sytem_State_Print+0x528>)
 8002596:	f7fe fa1b 	bl	80009d0 <__aeabi_dcmplt>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d013      	beq.n	80025c8 <Lcd_Sytem_State_Print+0x4b0>
 80025a0:	4b20      	ldr	r3, [pc, #128]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 80025a2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80025a6:	f04f 0200 	mov.w	r2, #0
 80025aa:	f04f 0300 	mov.w	r3, #0
 80025ae:	f7fe fa23 	bl	80009f8 <__aeabi_dcmpge>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d007      	beq.n	80025c8 <Lcd_Sytem_State_Print+0x4b0>
		{
			sprintf(lcd_data, "  %0.1lf %%", humid_setpoint[1]);
 80025b8:	4b1a      	ldr	r3, [pc, #104]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 80025ba:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80025be:	491a      	ldr	r1, [pc, #104]	; (8002628 <Lcd_Sytem_State_Print+0x510>)
 80025c0:	481a      	ldr	r0, [pc, #104]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 80025c2:	f004 fc27 	bl	8006e14 <siprintf>
 80025c6:	e019      	b.n	80025fc <Lcd_Sytem_State_Print+0x4e4>
		}
		else if (humid_setpoint[1] == 100.0)
 80025c8:	4b16      	ldr	r3, [pc, #88]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 80025ca:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80025ce:	f04f 0200 	mov.w	r2, #0
 80025d2:	4b17      	ldr	r3, [pc, #92]	; (8002630 <Lcd_Sytem_State_Print+0x518>)
 80025d4:	f7fe f9f2 	bl	80009bc <__aeabi_dcmpeq>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d007      	beq.n	80025ee <Lcd_Sytem_State_Print+0x4d6>
		{
			sprintf(lcd_data, "%0.1lf %%", humid_setpoint[1]);
 80025de:	4b11      	ldr	r3, [pc, #68]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 80025e0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80025e4:	4913      	ldr	r1, [pc, #76]	; (8002634 <Lcd_Sytem_State_Print+0x51c>)
 80025e6:	4811      	ldr	r0, [pc, #68]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 80025e8:	f004 fc14 	bl	8006e14 <siprintf>
 80025ec:	e006      	b.n	80025fc <Lcd_Sytem_State_Print+0x4e4>
		}
		else
		{
			sprintf(lcd_data, " %0.1lf %%", humid_setpoint[1]);
 80025ee:	4b0d      	ldr	r3, [pc, #52]	; (8002624 <Lcd_Sytem_State_Print+0x50c>)
 80025f0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80025f4:	4910      	ldr	r1, [pc, #64]	; (8002638 <Lcd_Sytem_State_Print+0x520>)
 80025f6:	480d      	ldr	r0, [pc, #52]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 80025f8:	f004 fc0c 	bl	8006e14 <siprintf>
		}
		lcd_send_string(lcd_data);
 80025fc:	480b      	ldr	r0, [pc, #44]	; (800262c <Lcd_Sytem_State_Print+0x514>)
 80025fe:	f7fe fcd0 	bl	8000fa2 <lcd_send_string>
		break;
 8002602:	e002      	b.n	800260a <Lcd_Sytem_State_Print+0x4f2>

	// Some issues occur, back to NORMAL MODE
	default:
		mode = NORMAL;
 8002604:	2300      	movs	r3, #0
 8002606:	71fb      	strb	r3, [r7, #7]
		break;
 8002608:	bf00      	nop
	}
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	f3af 8000 	nop.w
 8002618:	cccccccd 	.word	0xcccccccd
 800261c:	4023cccc 	.word	0x4023cccc
 8002620:	0800b14c 	.word	0x0800b14c
 8002624:	20000018 	.word	0x20000018
 8002628:	0800b160 	.word	0x0800b160
 800262c:	2000048c 	.word	0x2000048c
 8002630:	40590000 	.word	0x40590000
 8002634:	0800b16c 	.word	0x0800b16c
 8002638:	0800b178 	.word	0x0800b178
 800263c:	0800b184 	.word	0x0800b184
 8002640:	40240000 	.word	0x40240000
 8002644:	00000000 	.word	0x00000000

08002648 <Long_Pressed_Button>:

// Long pressed button handle
void Long_Pressed_Button(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
	// Temperature set point increase/decrease when the button is pressed a long time
	while(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_LOW))
 800264c:	e01f      	b.n	800268e <Long_Pressed_Button+0x46>
	{
		Delay_Ms(150);
 800264e:	2096      	movs	r0, #150	; 0x96
 8002650:	f7ff fbf2 	bl	8001e38 <Delay_Ms>
		if(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_LOW))
 8002654:	2108      	movs	r1, #8
 8002656:	489a      	ldr	r0, [pc, #616]	; (80028c0 <Long_Pressed_Button+0x278>)
 8002658:	f001 f8ec 	bl	8003834 <HAL_GPIO_ReadPin>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d115      	bne.n	800268e <Long_Pressed_Button+0x46>
 8002662:	4b98      	ldr	r3, [pc, #608]	; (80028c4 <Long_Pressed_Button+0x27c>)
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d111      	bne.n	800268e <Long_Pressed_Button+0x46>
		{
			temp_setpoint[0] = temp_setpoint[0] - 0.1;
 800266a:	4b97      	ldr	r3, [pc, #604]	; (80028c8 <Long_Pressed_Button+0x280>)
 800266c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002670:	a391      	add	r3, pc, #580	; (adr r3, 80028b8 <Long_Pressed_Button+0x270>)
 8002672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002676:	f7fd fd81 	bl	800017c <__aeabi_dsub>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	4992      	ldr	r1, [pc, #584]	; (80028c8 <Long_Pressed_Button+0x280>)
 8002680:	e9c1 2300 	strd	r2, r3, [r1]
			Lcd_Sytem_State_Print(mode);
 8002684:	4b8f      	ldr	r3, [pc, #572]	; (80028c4 <Long_Pressed_Button+0x27c>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fd45 	bl	8002118 <Lcd_Sytem_State_Print>
	while(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_LOW))
 800268e:	2108      	movs	r1, #8
 8002690:	488b      	ldr	r0, [pc, #556]	; (80028c0 <Long_Pressed_Button+0x278>)
 8002692:	f001 f8cf 	bl	8003834 <HAL_GPIO_ReadPin>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d124      	bne.n	80026e6 <Long_Pressed_Button+0x9e>
 800269c:	4b89      	ldr	r3, [pc, #548]	; (80028c4 <Long_Pressed_Button+0x27c>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d0d4      	beq.n	800264e <Long_Pressed_Button+0x6>
		}
	}
	while(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_LOW))
 80026a4:	e01f      	b.n	80026e6 <Long_Pressed_Button+0x9e>
	{
		Delay_Ms(150);
 80026a6:	2096      	movs	r0, #150	; 0x96
 80026a8:	f7ff fbc6 	bl	8001e38 <Delay_Ms>
		if(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_LOW))
 80026ac:	2104      	movs	r1, #4
 80026ae:	4884      	ldr	r0, [pc, #528]	; (80028c0 <Long_Pressed_Button+0x278>)
 80026b0:	f001 f8c0 	bl	8003834 <HAL_GPIO_ReadPin>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d115      	bne.n	80026e6 <Long_Pressed_Button+0x9e>
 80026ba:	4b82      	ldr	r3, [pc, #520]	; (80028c4 <Long_Pressed_Button+0x27c>)
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d111      	bne.n	80026e6 <Long_Pressed_Button+0x9e>
		{
			temp_setpoint[0] = temp_setpoint[0] + 0.1;
 80026c2:	4b81      	ldr	r3, [pc, #516]	; (80028c8 <Long_Pressed_Button+0x280>)
 80026c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026c8:	a37b      	add	r3, pc, #492	; (adr r3, 80028b8 <Long_Pressed_Button+0x270>)
 80026ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ce:	f7fd fd57 	bl	8000180 <__adddf3>
 80026d2:	4602      	mov	r2, r0
 80026d4:	460b      	mov	r3, r1
 80026d6:	497c      	ldr	r1, [pc, #496]	; (80028c8 <Long_Pressed_Button+0x280>)
 80026d8:	e9c1 2300 	strd	r2, r3, [r1]
			Lcd_Sytem_State_Print(mode);
 80026dc:	4b79      	ldr	r3, [pc, #484]	; (80028c4 <Long_Pressed_Button+0x27c>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff fd19 	bl	8002118 <Lcd_Sytem_State_Print>
	while(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_LOW))
 80026e6:	2104      	movs	r1, #4
 80026e8:	4875      	ldr	r0, [pc, #468]	; (80028c0 <Long_Pressed_Button+0x278>)
 80026ea:	f001 f8a3 	bl	8003834 <HAL_GPIO_ReadPin>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d124      	bne.n	800273e <Long_Pressed_Button+0xf6>
 80026f4:	4b73      	ldr	r3, [pc, #460]	; (80028c4 <Long_Pressed_Button+0x27c>)
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d0d4      	beq.n	80026a6 <Long_Pressed_Button+0x5e>
		}
	}
	while(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_HIGH))
 80026fc:	e01f      	b.n	800273e <Long_Pressed_Button+0xf6>
	{
		Delay_Ms(150);
 80026fe:	2096      	movs	r0, #150	; 0x96
 8002700:	f7ff fb9a 	bl	8001e38 <Delay_Ms>
		if(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_HIGH))
 8002704:	2108      	movs	r1, #8
 8002706:	486e      	ldr	r0, [pc, #440]	; (80028c0 <Long_Pressed_Button+0x278>)
 8002708:	f001 f894 	bl	8003834 <HAL_GPIO_ReadPin>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d115      	bne.n	800273e <Long_Pressed_Button+0xf6>
 8002712:	4b6c      	ldr	r3, [pc, #432]	; (80028c4 <Long_Pressed_Button+0x27c>)
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	2b02      	cmp	r3, #2
 8002718:	d111      	bne.n	800273e <Long_Pressed_Button+0xf6>
		{
			temp_setpoint[1] = temp_setpoint[1] - 0.1;
 800271a:	4b6b      	ldr	r3, [pc, #428]	; (80028c8 <Long_Pressed_Button+0x280>)
 800271c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002720:	a365      	add	r3, pc, #404	; (adr r3, 80028b8 <Long_Pressed_Button+0x270>)
 8002722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002726:	f7fd fd29 	bl	800017c <__aeabi_dsub>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4966      	ldr	r1, [pc, #408]	; (80028c8 <Long_Pressed_Button+0x280>)
 8002730:	e9c1 2302 	strd	r2, r3, [r1, #8]
			Lcd_Sytem_State_Print(mode);
 8002734:	4b63      	ldr	r3, [pc, #396]	; (80028c4 <Long_Pressed_Button+0x27c>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f7ff fced 	bl	8002118 <Lcd_Sytem_State_Print>
	while(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_HIGH))
 800273e:	2108      	movs	r1, #8
 8002740:	485f      	ldr	r0, [pc, #380]	; (80028c0 <Long_Pressed_Button+0x278>)
 8002742:	f001 f877 	bl	8003834 <HAL_GPIO_ReadPin>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d124      	bne.n	8002796 <Long_Pressed_Button+0x14e>
 800274c:	4b5d      	ldr	r3, [pc, #372]	; (80028c4 <Long_Pressed_Button+0x27c>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	2b02      	cmp	r3, #2
 8002752:	d0d4      	beq.n	80026fe <Long_Pressed_Button+0xb6>
		}
	}
	while(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_HIGH))
 8002754:	e01f      	b.n	8002796 <Long_Pressed_Button+0x14e>
	{
		Delay_Ms(150);
 8002756:	2096      	movs	r0, #150	; 0x96
 8002758:	f7ff fb6e 	bl	8001e38 <Delay_Ms>
		if(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_HIGH))
 800275c:	2104      	movs	r1, #4
 800275e:	4858      	ldr	r0, [pc, #352]	; (80028c0 <Long_Pressed_Button+0x278>)
 8002760:	f001 f868 	bl	8003834 <HAL_GPIO_ReadPin>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d115      	bne.n	8002796 <Long_Pressed_Button+0x14e>
 800276a:	4b56      	ldr	r3, [pc, #344]	; (80028c4 <Long_Pressed_Button+0x27c>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d111      	bne.n	8002796 <Long_Pressed_Button+0x14e>
		{
			temp_setpoint[1] = temp_setpoint[1] + 0.1;
 8002772:	4b55      	ldr	r3, [pc, #340]	; (80028c8 <Long_Pressed_Button+0x280>)
 8002774:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002778:	a34f      	add	r3, pc, #316	; (adr r3, 80028b8 <Long_Pressed_Button+0x270>)
 800277a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277e:	f7fd fcff 	bl	8000180 <__adddf3>
 8002782:	4602      	mov	r2, r0
 8002784:	460b      	mov	r3, r1
 8002786:	4950      	ldr	r1, [pc, #320]	; (80028c8 <Long_Pressed_Button+0x280>)
 8002788:	e9c1 2302 	strd	r2, r3, [r1, #8]
			Lcd_Sytem_State_Print(mode);
 800278c:	4b4d      	ldr	r3, [pc, #308]	; (80028c4 <Long_Pressed_Button+0x27c>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff fcc1 	bl	8002118 <Lcd_Sytem_State_Print>
	while(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == TEMPERATURE_SETPOINT_HIGH))
 8002796:	2104      	movs	r1, #4
 8002798:	4849      	ldr	r0, [pc, #292]	; (80028c0 <Long_Pressed_Button+0x278>)
 800279a:	f001 f84b 	bl	8003834 <HAL_GPIO_ReadPin>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d124      	bne.n	80027ee <Long_Pressed_Button+0x1a6>
 80027a4:	4b47      	ldr	r3, [pc, #284]	; (80028c4 <Long_Pressed_Button+0x27c>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d0d4      	beq.n	8002756 <Long_Pressed_Button+0x10e>
		}

	}

	// Humidity set point increase/decrease when the button is pressed a long time
	while(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_LOW))
 80027ac:	e01f      	b.n	80027ee <Long_Pressed_Button+0x1a6>
	{
		Delay_Ms(150);
 80027ae:	2096      	movs	r0, #150	; 0x96
 80027b0:	f7ff fb42 	bl	8001e38 <Delay_Ms>
		if(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_LOW))
 80027b4:	2108      	movs	r1, #8
 80027b6:	4842      	ldr	r0, [pc, #264]	; (80028c0 <Long_Pressed_Button+0x278>)
 80027b8:	f001 f83c 	bl	8003834 <HAL_GPIO_ReadPin>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d115      	bne.n	80027ee <Long_Pressed_Button+0x1a6>
 80027c2:	4b40      	ldr	r3, [pc, #256]	; (80028c4 <Long_Pressed_Button+0x27c>)
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	2b03      	cmp	r3, #3
 80027c8:	d111      	bne.n	80027ee <Long_Pressed_Button+0x1a6>
		{
			humid_setpoint[0] = humid_setpoint[0] - 0.1;
 80027ca:	4b40      	ldr	r3, [pc, #256]	; (80028cc <Long_Pressed_Button+0x284>)
 80027cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027d0:	a339      	add	r3, pc, #228	; (adr r3, 80028b8 <Long_Pressed_Button+0x270>)
 80027d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d6:	f7fd fcd1 	bl	800017c <__aeabi_dsub>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	493b      	ldr	r1, [pc, #236]	; (80028cc <Long_Pressed_Button+0x284>)
 80027e0:	e9c1 2300 	strd	r2, r3, [r1]
			Lcd_Sytem_State_Print(mode);
 80027e4:	4b37      	ldr	r3, [pc, #220]	; (80028c4 <Long_Pressed_Button+0x27c>)
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff fc95 	bl	8002118 <Lcd_Sytem_State_Print>
	while(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_LOW))
 80027ee:	2108      	movs	r1, #8
 80027f0:	4833      	ldr	r0, [pc, #204]	; (80028c0 <Long_Pressed_Button+0x278>)
 80027f2:	f001 f81f 	bl	8003834 <HAL_GPIO_ReadPin>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d124      	bne.n	8002846 <Long_Pressed_Button+0x1fe>
 80027fc:	4b31      	ldr	r3, [pc, #196]	; (80028c4 <Long_Pressed_Button+0x27c>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b03      	cmp	r3, #3
 8002802:	d0d4      	beq.n	80027ae <Long_Pressed_Button+0x166>
		}
	}
	while(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_LOW))
 8002804:	e01f      	b.n	8002846 <Long_Pressed_Button+0x1fe>
	{
		Delay_Ms(150);
 8002806:	2096      	movs	r0, #150	; 0x96
 8002808:	f7ff fb16 	bl	8001e38 <Delay_Ms>
		if(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_LOW))
 800280c:	2104      	movs	r1, #4
 800280e:	482c      	ldr	r0, [pc, #176]	; (80028c0 <Long_Pressed_Button+0x278>)
 8002810:	f001 f810 	bl	8003834 <HAL_GPIO_ReadPin>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d115      	bne.n	8002846 <Long_Pressed_Button+0x1fe>
 800281a:	4b2a      	ldr	r3, [pc, #168]	; (80028c4 <Long_Pressed_Button+0x27c>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	2b03      	cmp	r3, #3
 8002820:	d111      	bne.n	8002846 <Long_Pressed_Button+0x1fe>
		{
			humid_setpoint[0] = humid_setpoint[0] + 0.1;
 8002822:	4b2a      	ldr	r3, [pc, #168]	; (80028cc <Long_Pressed_Button+0x284>)
 8002824:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002828:	a323      	add	r3, pc, #140	; (adr r3, 80028b8 <Long_Pressed_Button+0x270>)
 800282a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800282e:	f7fd fca7 	bl	8000180 <__adddf3>
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	4925      	ldr	r1, [pc, #148]	; (80028cc <Long_Pressed_Button+0x284>)
 8002838:	e9c1 2300 	strd	r2, r3, [r1]
			Lcd_Sytem_State_Print(mode);
 800283c:	4b21      	ldr	r3, [pc, #132]	; (80028c4 <Long_Pressed_Button+0x27c>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff fc69 	bl	8002118 <Lcd_Sytem_State_Print>
	while(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_LOW))
 8002846:	2104      	movs	r1, #4
 8002848:	481d      	ldr	r0, [pc, #116]	; (80028c0 <Long_Pressed_Button+0x278>)
 800284a:	f000 fff3 	bl	8003834 <HAL_GPIO_ReadPin>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d124      	bne.n	800289e <Long_Pressed_Button+0x256>
 8002854:	4b1b      	ldr	r3, [pc, #108]	; (80028c4 <Long_Pressed_Button+0x27c>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b03      	cmp	r3, #3
 800285a:	d0d4      	beq.n	8002806 <Long_Pressed_Button+0x1be>
		}
	}
	while(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_HIGH))
 800285c:	e01f      	b.n	800289e <Long_Pressed_Button+0x256>
	{
		Delay_Ms(150);
 800285e:	2096      	movs	r0, #150	; 0x96
 8002860:	f7ff faea 	bl	8001e38 <Delay_Ms>
		if(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_HIGH))
 8002864:	2108      	movs	r1, #8
 8002866:	4816      	ldr	r0, [pc, #88]	; (80028c0 <Long_Pressed_Button+0x278>)
 8002868:	f000 ffe4 	bl	8003834 <HAL_GPIO_ReadPin>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d115      	bne.n	800289e <Long_Pressed_Button+0x256>
 8002872:	4b14      	ldr	r3, [pc, #80]	; (80028c4 <Long_Pressed_Button+0x27c>)
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	2b04      	cmp	r3, #4
 8002878:	d111      	bne.n	800289e <Long_Pressed_Button+0x256>
		{
			humid_setpoint[1] = humid_setpoint[1] - 0.1;
 800287a:	4b14      	ldr	r3, [pc, #80]	; (80028cc <Long_Pressed_Button+0x284>)
 800287c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002880:	a30d      	add	r3, pc, #52	; (adr r3, 80028b8 <Long_Pressed_Button+0x270>)
 8002882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002886:	f7fd fc79 	bl	800017c <__aeabi_dsub>
 800288a:	4602      	mov	r2, r0
 800288c:	460b      	mov	r3, r1
 800288e:	490f      	ldr	r1, [pc, #60]	; (80028cc <Long_Pressed_Button+0x284>)
 8002890:	e9c1 2302 	strd	r2, r3, [r1, #8]
			Lcd_Sytem_State_Print(mode);
 8002894:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <Long_Pressed_Button+0x27c>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff fc3d 	bl	8002118 <Lcd_Sytem_State_Print>
	while(!HAL_GPIO_ReadPin(DES_BUTTON_GPIO_Port, DES_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_HIGH))
 800289e:	2108      	movs	r1, #8
 80028a0:	4807      	ldr	r0, [pc, #28]	; (80028c0 <Long_Pressed_Button+0x278>)
 80028a2:	f000 ffc7 	bl	8003834 <HAL_GPIO_ReadPin>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d131      	bne.n	8002910 <Long_Pressed_Button+0x2c8>
 80028ac:	4b05      	ldr	r3, [pc, #20]	; (80028c4 <Long_Pressed_Button+0x27c>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	2b04      	cmp	r3, #4
 80028b2:	d0d4      	beq.n	800285e <Long_Pressed_Button+0x216>
		}
	}
	while(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_HIGH))
 80028b4:	e02c      	b.n	8002910 <Long_Pressed_Button+0x2c8>
 80028b6:	bf00      	nop
 80028b8:	9999999a 	.word	0x9999999a
 80028bc:	3fb99999 	.word	0x3fb99999
 80028c0:	40010800 	.word	0x40010800
 80028c4:	2000049c 	.word	0x2000049c
 80028c8:	20000008 	.word	0x20000008
 80028cc:	20000018 	.word	0x20000018
	{
		Delay_Ms(150);
 80028d0:	2096      	movs	r0, #150	; 0x96
 80028d2:	f7ff fab1 	bl	8001e38 <Delay_Ms>
		if(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_HIGH))
 80028d6:	2104      	movs	r1, #4
 80028d8:	4817      	ldr	r0, [pc, #92]	; (8002938 <Long_Pressed_Button+0x2f0>)
 80028da:	f000 ffab 	bl	8003834 <HAL_GPIO_ReadPin>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d115      	bne.n	8002910 <Long_Pressed_Button+0x2c8>
 80028e4:	4b15      	ldr	r3, [pc, #84]	; (800293c <Long_Pressed_Button+0x2f4>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	2b04      	cmp	r3, #4
 80028ea:	d111      	bne.n	8002910 <Long_Pressed_Button+0x2c8>
		{
			humid_setpoint[1] = humid_setpoint[1] + 0.1;
 80028ec:	4b14      	ldr	r3, [pc, #80]	; (8002940 <Long_Pressed_Button+0x2f8>)
 80028ee:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80028f2:	a30f      	add	r3, pc, #60	; (adr r3, 8002930 <Long_Pressed_Button+0x2e8>)
 80028f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f8:	f7fd fc42 	bl	8000180 <__adddf3>
 80028fc:	4602      	mov	r2, r0
 80028fe:	460b      	mov	r3, r1
 8002900:	490f      	ldr	r1, [pc, #60]	; (8002940 <Long_Pressed_Button+0x2f8>)
 8002902:	e9c1 2302 	strd	r2, r3, [r1, #8]
			Lcd_Sytem_State_Print(mode);
 8002906:	4b0d      	ldr	r3, [pc, #52]	; (800293c <Long_Pressed_Button+0x2f4>)
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff fc04 	bl	8002118 <Lcd_Sytem_State_Print>
	while(!HAL_GPIO_ReadPin(INC_BUTTON_GPIO_Port, INC_BUTTON_Pin) && (mode == HUMIDITY_SETPOINT_HIGH))
 8002910:	2104      	movs	r1, #4
 8002912:	4809      	ldr	r0, [pc, #36]	; (8002938 <Long_Pressed_Button+0x2f0>)
 8002914:	f000 ff8e 	bl	8003834 <HAL_GPIO_ReadPin>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d103      	bne.n	8002926 <Long_Pressed_Button+0x2de>
 800291e:	4b07      	ldr	r3, [pc, #28]	; (800293c <Long_Pressed_Button+0x2f4>)
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b04      	cmp	r3, #4
 8002924:	d0d4      	beq.n	80028d0 <Long_Pressed_Button+0x288>
		}
	}
}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	f3af 8000 	nop.w
 8002930:	9999999a 	.word	0x9999999a
 8002934:	3fb99999 	.word	0x3fb99999
 8002938:	40010800 	.word	0x40010800
 800293c:	2000049c 	.word	0x2000049c
 8002940:	20000018 	.word	0x20000018

08002944 <Alarm_Check>:

// Alarm checking
void Alarm_Check(double temp, double humid)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800294e:	e9c7 2300 	strd	r2, r3, [r7]
	// Check if the alarm is turned ON
	if(!HAL_GPIO_ReadPin(LED_GPIO_Port, LED_Pin))
 8002952:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002956:	4843      	ldr	r0, [pc, #268]	; (8002a64 <Alarm_Check+0x120>)
 8002958:	f000 ff6c 	bl	8003834 <HAL_GPIO_ReadPin>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d17c      	bne.n	8002a5c <Alarm_Check+0x118>
	{
		// Check the temperature value
		if(temp > temp_setpoint[1])
 8002962:	4b41      	ldr	r3, [pc, #260]	; (8002a68 <Alarm_Check+0x124>)
 8002964:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002968:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800296c:	f7fe f84e 	bl	8000a0c <__aeabi_dcmpgt>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d014      	beq.n	80029a0 <Alarm_Check+0x5c>
		{
			// The temperature is too HIGH
			Buzzer_Trigger();
 8002976:	f7ff fa77 	bl	8001e68 <Buzzer_Trigger>
			lcd_clear();
 800297a:	f7fe fb27 	bl	8000fcc <lcd_clear>
			lcd_put_cursor(0, 4);
 800297e:	2104      	movs	r1, #4
 8002980:	2000      	movs	r0, #0
 8002982:	f7fe fb3a 	bl	8000ffa <lcd_put_cursor>
			lcd_send_string("Too high");
 8002986:	4839      	ldr	r0, [pc, #228]	; (8002a6c <Alarm_Check+0x128>)
 8002988:	f7fe fb0b 	bl	8000fa2 <lcd_send_string>
			lcd_put_cursor(1, 2);
 800298c:	2102      	movs	r1, #2
 800298e:	2001      	movs	r0, #1
 8002990:	f7fe fb33 	bl	8000ffa <lcd_put_cursor>
			lcd_send_string("Temperature");
 8002994:	4836      	ldr	r0, [pc, #216]	; (8002a70 <Alarm_Check+0x12c>)
 8002996:	f7fe fb04 	bl	8000fa2 <lcd_send_string>
			Delay_Ms(200);
 800299a:	20c8      	movs	r0, #200	; 0xc8
 800299c:	f7ff fa4c 	bl	8001e38 <Delay_Ms>
		}
		if(temp < temp_setpoint[0])
 80029a0:	4b31      	ldr	r3, [pc, #196]	; (8002a68 <Alarm_Check+0x124>)
 80029a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80029aa:	f7fe f811 	bl	80009d0 <__aeabi_dcmplt>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d014      	beq.n	80029de <Alarm_Check+0x9a>
		{
			// The temperature is too LOW
			Buzzer_Trigger();
 80029b4:	f7ff fa58 	bl	8001e68 <Buzzer_Trigger>
			lcd_clear();
 80029b8:	f7fe fb08 	bl	8000fcc <lcd_clear>
			lcd_put_cursor(0, 4);
 80029bc:	2104      	movs	r1, #4
 80029be:	2000      	movs	r0, #0
 80029c0:	f7fe fb1b 	bl	8000ffa <lcd_put_cursor>
			lcd_send_string("Too low");
 80029c4:	482b      	ldr	r0, [pc, #172]	; (8002a74 <Alarm_Check+0x130>)
 80029c6:	f7fe faec 	bl	8000fa2 <lcd_send_string>
			lcd_put_cursor(1, 2);
 80029ca:	2102      	movs	r1, #2
 80029cc:	2001      	movs	r0, #1
 80029ce:	f7fe fb14 	bl	8000ffa <lcd_put_cursor>
			lcd_send_string("Temperature");
 80029d2:	4827      	ldr	r0, [pc, #156]	; (8002a70 <Alarm_Check+0x12c>)
 80029d4:	f7fe fae5 	bl	8000fa2 <lcd_send_string>
			Delay_Ms(200);
 80029d8:	20c8      	movs	r0, #200	; 0xc8
 80029da:	f7ff fa2d 	bl	8001e38 <Delay_Ms>
		}

		// Check the humidity value
		if(humid > humid_setpoint[1])
 80029de:	4b26      	ldr	r3, [pc, #152]	; (8002a78 <Alarm_Check+0x134>)
 80029e0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80029e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80029e8:	f7fe f810 	bl	8000a0c <__aeabi_dcmpgt>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d014      	beq.n	8002a1c <Alarm_Check+0xd8>
		{
			// The humidity is too HIGH
			Buzzer_Trigger();
 80029f2:	f7ff fa39 	bl	8001e68 <Buzzer_Trigger>
			lcd_clear();
 80029f6:	f7fe fae9 	bl	8000fcc <lcd_clear>
			lcd_put_cursor(0, 4);
 80029fa:	2104      	movs	r1, #4
 80029fc:	2000      	movs	r0, #0
 80029fe:	f7fe fafc 	bl	8000ffa <lcd_put_cursor>
			lcd_send_string("Too high");
 8002a02:	481a      	ldr	r0, [pc, #104]	; (8002a6c <Alarm_Check+0x128>)
 8002a04:	f7fe facd 	bl	8000fa2 <lcd_send_string>
			lcd_put_cursor(1, 4);
 8002a08:	2104      	movs	r1, #4
 8002a0a:	2001      	movs	r0, #1
 8002a0c:	f7fe faf5 	bl	8000ffa <lcd_put_cursor>
			lcd_send_string("Humidity");
 8002a10:	481a      	ldr	r0, [pc, #104]	; (8002a7c <Alarm_Check+0x138>)
 8002a12:	f7fe fac6 	bl	8000fa2 <lcd_send_string>
			Delay_Ms(200);
 8002a16:	20c8      	movs	r0, #200	; 0xc8
 8002a18:	f7ff fa0e 	bl	8001e38 <Delay_Ms>
		}
		if(humid < humid_setpoint[0])
 8002a1c:	4b16      	ldr	r3, [pc, #88]	; (8002a78 <Alarm_Check+0x134>)
 8002a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002a26:	f7fd ffd3 	bl	80009d0 <__aeabi_dcmplt>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d100      	bne.n	8002a32 <Alarm_Check+0xee>
			lcd_put_cursor(1, 4);
			lcd_send_string("Humidity");
			Delay_Ms(200);
		}
	}
}
 8002a30:	e014      	b.n	8002a5c <Alarm_Check+0x118>
			Buzzer_Trigger();
 8002a32:	f7ff fa19 	bl	8001e68 <Buzzer_Trigger>
			lcd_clear();
 8002a36:	f7fe fac9 	bl	8000fcc <lcd_clear>
			lcd_put_cursor(0, 4);
 8002a3a:	2104      	movs	r1, #4
 8002a3c:	2000      	movs	r0, #0
 8002a3e:	f7fe fadc 	bl	8000ffa <lcd_put_cursor>
			lcd_send_string("Too low");
 8002a42:	480c      	ldr	r0, [pc, #48]	; (8002a74 <Alarm_Check+0x130>)
 8002a44:	f7fe faad 	bl	8000fa2 <lcd_send_string>
			lcd_put_cursor(1, 4);
 8002a48:	2104      	movs	r1, #4
 8002a4a:	2001      	movs	r0, #1
 8002a4c:	f7fe fad5 	bl	8000ffa <lcd_put_cursor>
			lcd_send_string("Humidity");
 8002a50:	480a      	ldr	r0, [pc, #40]	; (8002a7c <Alarm_Check+0x138>)
 8002a52:	f7fe faa6 	bl	8000fa2 <lcd_send_string>
			Delay_Ms(200);
 8002a56:	20c8      	movs	r0, #200	; 0xc8
 8002a58:	f7ff f9ee 	bl	8001e38 <Delay_Ms>
}
 8002a5c:	bf00      	nop
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40011000 	.word	0x40011000
 8002a68:	20000008 	.word	0x20000008
 8002a6c:	0800b198 	.word	0x0800b198
 8002a70:	0800b1a4 	.word	0x0800b1a4
 8002a74:	0800b1b0 	.word	0x0800b1b0
 8002a78:	20000018 	.word	0x20000018
 8002a7c:	0800b1b8 	.word	0x0800b1b8

08002a80 <LoRa_Receive_Handle>:

// LoRa receive data handle
void LoRa_Receive_Handle()
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08c      	sub	sp, #48	; 0x30
 8002a84:	af00      	add	r7, sp, #0
	char *rcvSrcId;		// pointer to source ID
	char *rcvDesId;		// pointer to destination ID
	char *cmdType;			// pointer to received message

	rcvSrcId = strtok(received_data, ",");            	// return the pointer to the source_id
 8002a86:	4954      	ldr	r1, [pc, #336]	; (8002bd8 <LoRa_Receive_Handle+0x158>)
 8002a88:	4854      	ldr	r0, [pc, #336]	; (8002bdc <LoRa_Receive_Handle+0x15c>)
 8002a8a:	f004 fa5b 	bl	8006f44 <strtok>
 8002a8e:	62f8      	str	r0, [r7, #44]	; 0x2c
	rcvDesId = strtok(NULL, ",");                     	// continue to return the pointer to the destination_id
 8002a90:	4951      	ldr	r1, [pc, #324]	; (8002bd8 <LoRa_Receive_Handle+0x158>)
 8002a92:	2000      	movs	r0, #0
 8002a94:	f004 fa56 	bl	8006f44 <strtok>
 8002a98:	62b8      	str	r0, [r7, #40]	; 0x28
	cmdType = strtok(NULL, ","); 						// continue to return the pointer to the received command type
 8002a9a:	494f      	ldr	r1, [pc, #316]	; (8002bd8 <LoRa_Receive_Handle+0x158>)
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	f004 fa51 	bl	8006f44 <strtok>
 8002aa2:	6278      	str	r0, [r7, #36]	; 0x24

	// Check if the destination ID is correct
	if(!strcmp(rcvDesId, srcId))
 8002aa4:	4b4e      	ldr	r3, [pc, #312]	; (8002be0 <LoRa_Receive_Handle+0x160>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002aac:	f7fd fb50 	bl	8000150 <strcmp>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f040 808b 	bne.w	8002bce <LoRa_Receive_Handle+0x14e>
	{
		if (!strcmp(cmdType,"1"))
 8002ab8:	494a      	ldr	r1, [pc, #296]	; (8002be4 <LoRa_Receive_Handle+0x164>)
 8002aba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002abc:	f7fd fb48 	bl	8000150 <strcmp>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d12c      	bne.n	8002b20 <LoRa_Receive_Handle+0xa0>
		{
			char *status; // pointer to the received buzzer status
			status = strtok(NULL, ","); // continue to return the pointer to the received buzzer status
 8002ac6:	4944      	ldr	r1, [pc, #272]	; (8002bd8 <LoRa_Receive_Handle+0x158>)
 8002ac8:	2000      	movs	r0, #0
 8002aca:	f004 fa3b 	bl	8006f44 <strtok>
 8002ace:	6138      	str	r0, [r7, #16]
			if (!strcmp(status, "ON"))
 8002ad0:	4945      	ldr	r1, [pc, #276]	; (8002be8 <LoRa_Receive_Handle+0x168>)
 8002ad2:	6938      	ldr	r0, [r7, #16]
 8002ad4:	f7fd fb3c 	bl	8000150 <strcmp>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d10c      	bne.n	8002af8 <LoRa_Receive_Handle+0x78>
			{
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ae4:	4841      	ldr	r0, [pc, #260]	; (8002bec <LoRa_Receive_Handle+0x16c>)
 8002ae6:	f000 febc 	bl	8003862 <HAL_GPIO_WritePin>
				cmdStatus = 1;
 8002aea:	4b41      	ldr	r3, [pc, #260]	; (8002bf0 <LoRa_Receive_Handle+0x170>)
 8002aec:	2201      	movs	r2, #1
 8002aee:	601a      	str	r2, [r3, #0]
				alarmStatus = 1;
 8002af0:	4b40      	ldr	r3, [pc, #256]	; (8002bf4 <LoRa_Receive_Handle+0x174>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	601a      	str	r2, [r3, #0]
			sscanf(humidHighest, "%lf", &d);
			humid_setpoint[1] = d;
			cmdStatus = 1;
		}
	}
}
 8002af6:	e06a      	b.n	8002bce <LoRa_Receive_Handle+0x14e>
			else if (!strcmp(status, "OFF"))
 8002af8:	493f      	ldr	r1, [pc, #252]	; (8002bf8 <LoRa_Receive_Handle+0x178>)
 8002afa:	6938      	ldr	r0, [r7, #16]
 8002afc:	f7fd fb28 	bl	8000150 <strcmp>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d163      	bne.n	8002bce <LoRa_Receive_Handle+0x14e>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002b06:	2201      	movs	r2, #1
 8002b08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b0c:	4837      	ldr	r0, [pc, #220]	; (8002bec <LoRa_Receive_Handle+0x16c>)
 8002b0e:	f000 fea8 	bl	8003862 <HAL_GPIO_WritePin>
				cmdStatus = 1;
 8002b12:	4b37      	ldr	r3, [pc, #220]	; (8002bf0 <LoRa_Receive_Handle+0x170>)
 8002b14:	2201      	movs	r2, #1
 8002b16:	601a      	str	r2, [r3, #0]
				alarmStatus = 0;
 8002b18:	4b36      	ldr	r3, [pc, #216]	; (8002bf4 <LoRa_Receive_Handle+0x174>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
}
 8002b1e:	e056      	b.n	8002bce <LoRa_Receive_Handle+0x14e>
		else if (!strcmp(cmdType, "2"))
 8002b20:	4936      	ldr	r1, [pc, #216]	; (8002bfc <LoRa_Receive_Handle+0x17c>)
 8002b22:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b24:	f7fd fb14 	bl	8000150 <strcmp>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d125      	bne.n	8002b7a <LoRa_Receive_Handle+0xfa>
			tempLowest = strtok(NULL, ","); // continue to return the pointer to the received lowest temperature level
 8002b2e:	492a      	ldr	r1, [pc, #168]	; (8002bd8 <LoRa_Receive_Handle+0x158>)
 8002b30:	2000      	movs	r0, #0
 8002b32:	f004 fa07 	bl	8006f44 <strtok>
 8002b36:	61b8      	str	r0, [r7, #24]
			tempHighest = strtok(NULL, ","); // continue to return the pointer to the received highest temperature level
 8002b38:	4927      	ldr	r1, [pc, #156]	; (8002bd8 <LoRa_Receive_Handle+0x158>)
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	f004 fa02 	bl	8006f44 <strtok>
 8002b40:	6178      	str	r0, [r7, #20]
			sscanf(tempLowest, "%lf", &d);
 8002b42:	f107 0308 	add.w	r3, r7, #8
 8002b46:	461a      	mov	r2, r3
 8002b48:	492d      	ldr	r1, [pc, #180]	; (8002c00 <LoRa_Receive_Handle+0x180>)
 8002b4a:	69b8      	ldr	r0, [r7, #24]
 8002b4c:	f004 f982 	bl	8006e54 <siscanf>
			temp_setpoint[0] = d;
 8002b50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b54:	492b      	ldr	r1, [pc, #172]	; (8002c04 <LoRa_Receive_Handle+0x184>)
 8002b56:	e9c1 2300 	strd	r2, r3, [r1]
			sscanf(tempHighest, "%lf", &d);
 8002b5a:	f107 0308 	add.w	r3, r7, #8
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4927      	ldr	r1, [pc, #156]	; (8002c00 <LoRa_Receive_Handle+0x180>)
 8002b62:	6978      	ldr	r0, [r7, #20]
 8002b64:	f004 f976 	bl	8006e54 <siscanf>
			temp_setpoint[1] = d;
 8002b68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b6c:	4925      	ldr	r1, [pc, #148]	; (8002c04 <LoRa_Receive_Handle+0x184>)
 8002b6e:	e9c1 2302 	strd	r2, r3, [r1, #8]
			cmdStatus = 1;
 8002b72:	4b1f      	ldr	r3, [pc, #124]	; (8002bf0 <LoRa_Receive_Handle+0x170>)
 8002b74:	2201      	movs	r2, #1
 8002b76:	601a      	str	r2, [r3, #0]
}
 8002b78:	e029      	b.n	8002bce <LoRa_Receive_Handle+0x14e>
		else if (!strcmp(cmdType, "3"))
 8002b7a:	4923      	ldr	r1, [pc, #140]	; (8002c08 <LoRa_Receive_Handle+0x188>)
 8002b7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b7e:	f7fd fae7 	bl	8000150 <strcmp>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d122      	bne.n	8002bce <LoRa_Receive_Handle+0x14e>
			humidLowest = strtok(NULL, ","); // continue to return the pointer to the received lowest humidity level
 8002b88:	4913      	ldr	r1, [pc, #76]	; (8002bd8 <LoRa_Receive_Handle+0x158>)
 8002b8a:	2000      	movs	r0, #0
 8002b8c:	f004 f9da 	bl	8006f44 <strtok>
 8002b90:	6238      	str	r0, [r7, #32]
			humidHighest = strtok(NULL, ","); // continue to return the pointer to the received highest humdity level
 8002b92:	4911      	ldr	r1, [pc, #68]	; (8002bd8 <LoRa_Receive_Handle+0x158>)
 8002b94:	2000      	movs	r0, #0
 8002b96:	f004 f9d5 	bl	8006f44 <strtok>
 8002b9a:	61f8      	str	r0, [r7, #28]
			sscanf(humidLowest, "%lf", &d);
 8002b9c:	463b      	mov	r3, r7
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	4917      	ldr	r1, [pc, #92]	; (8002c00 <LoRa_Receive_Handle+0x180>)
 8002ba2:	6a38      	ldr	r0, [r7, #32]
 8002ba4:	f004 f956 	bl	8006e54 <siscanf>
			humid_setpoint[0] = d;
 8002ba8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bac:	4917      	ldr	r1, [pc, #92]	; (8002c0c <LoRa_Receive_Handle+0x18c>)
 8002bae:	e9c1 2300 	strd	r2, r3, [r1]
			sscanf(humidHighest, "%lf", &d);
 8002bb2:	463b      	mov	r3, r7
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	4912      	ldr	r1, [pc, #72]	; (8002c00 <LoRa_Receive_Handle+0x180>)
 8002bb8:	69f8      	ldr	r0, [r7, #28]
 8002bba:	f004 f94b 	bl	8006e54 <siscanf>
			humid_setpoint[1] = d;
 8002bbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bc2:	4912      	ldr	r1, [pc, #72]	; (8002c0c <LoRa_Receive_Handle+0x18c>)
 8002bc4:	e9c1 2302 	strd	r2, r3, [r1, #8]
			cmdStatus = 1;
 8002bc8:	4b09      	ldr	r3, [pc, #36]	; (8002bf0 <LoRa_Receive_Handle+0x170>)
 8002bca:	2201      	movs	r2, #1
 8002bcc:	601a      	str	r2, [r3, #0]
}
 8002bce:	bf00      	nop
 8002bd0:	3730      	adds	r7, #48	; 0x30
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	0800b1c4 	.word	0x0800b1c4
 8002bdc:	20000478 	.word	0x20000478
 8002be0:	20000000 	.word	0x20000000
 8002be4:	0800b1c8 	.word	0x0800b1c8
 8002be8:	0800b1cc 	.word	0x0800b1cc
 8002bec:	40011000 	.word	0x40011000
 8002bf0:	200004b4 	.word	0x200004b4
 8002bf4:	200004b8 	.word	0x200004b8
 8002bf8:	0800b1d0 	.word	0x0800b1d0
 8002bfc:	0800b1d4 	.word	0x0800b1d4
 8002c00:	0800b1d8 	.word	0x0800b1d8
 8002c04:	20000008 	.word	0x20000008
 8002c08:	0800b1dc 	.word	0x0800b1dc
 8002c0c:	20000018 	.word	0x20000018

08002c10 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c10:	b5b0      	push	{r4, r5, r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af06      	add	r7, sp, #24
 8002c16:	6078      	str	r0, [r7, #4]
	if (htim == &htim4)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4a25      	ldr	r2, [pc, #148]	; (8002cb0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d143      	bne.n	8002ca8 <HAL_TIM_PeriodElapsedCallback+0x98>
	{
		/* DHT22 get data */
		dht22Status = DHT22_Get_Data(&dht22Data);
 8002c20:	4824      	ldr	r0, [pc, #144]	; (8002cb4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002c22:	f7fe f8c5 	bl	8000db0 <DHT22_Get_Data>
 8002c26:	4603      	mov	r3, r0
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4b23      	ldr	r3, [pc, #140]	; (8002cb8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002c2c:	701a      	strb	r2, [r3, #0]
		/* LoRa sending */
		Packet_Encapsulation(lora_data, 10, 20, dht22Data.temperature, dht22Data.humidity, cmdStatus, alarmStatus);
 8002c2e:	4b21      	ldr	r3, [pc, #132]	; (8002cb4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c34:	491f      	ldr	r1, [pc, #124]	; (8002cb4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002c36:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 8002c3a:	4c20      	ldr	r4, [pc, #128]	; (8002cbc <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002c3c:	6824      	ldr	r4, [r4, #0]
 8002c3e:	4d20      	ldr	r5, [pc, #128]	; (8002cc0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002c40:	682d      	ldr	r5, [r5, #0]
 8002c42:	9505      	str	r5, [sp, #20]
 8002c44:	9404      	str	r4, [sp, #16]
 8002c46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c4a:	e9cd 2300 	strd	r2, r3, [sp]
 8002c4e:	2214      	movs	r2, #20
 8002c50:	210a      	movs	r1, #10
 8002c52:	481c      	ldr	r0, [pc, #112]	; (8002cc4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002c54:	f7ff fa42 	bl	80020dc <Packet_Encapsulation>

		/* LoRa sending data */
		loraStatus = LoRa_transmit(&myLoRa, (uint8_t*) lora_data, strlen(lora_data), 100);
 8002c58:	481a      	ldr	r0, [pc, #104]	; (8002cc4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002c5a:	f7fd fa83 	bl	8000164 <strlen>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	b2da      	uxtb	r2, r3
 8002c62:	2364      	movs	r3, #100	; 0x64
 8002c64:	4917      	ldr	r1, [pc, #92]	; (8002cc4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002c66:	4818      	ldr	r0, [pc, #96]	; (8002cc8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002c68:	f7fe fc3f 	bl	80014ea <LoRa_transmit>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	461a      	mov	r2, r3
 8002c70:	4b16      	ldr	r3, [pc, #88]	; (8002ccc <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002c72:	701a      	strb	r2, [r3, #0]

		/* Check if the command was processed successfully */
		if (loraStatus == 1 && cmdStatus == 1)
 8002c74:	4b15      	ldr	r3, [pc, #84]	; (8002ccc <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d106      	bne.n	8002c8a <HAL_TIM_PeriodElapsedCallback+0x7a>
 8002c7c:	4b0f      	ldr	r3, [pc, #60]	; (8002cbc <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d102      	bne.n	8002c8a <HAL_TIM_PeriodElapsedCallback+0x7a>
		{
			cmdStatus = 0;
 8002c84:	4b0d      	ldr	r3, [pc, #52]	; (8002cbc <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	601a      	str	r2, [r3, #0]
		}

		/* Check the temperature and humidity level */
		Alarm_Check(dht22Data.temperature, dht22Data.humidity);
 8002c8a:	4b0a      	ldr	r3, [pc, #40]	; (8002cb4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002c8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c90:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002c92:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002c96:	f7ff fe55 	bl	8002944 <Alarm_Check>

		/* Print DHT22 data onto LCD */
		Lcd_Sytem_State_Print(mode);
 8002c9a:	4b0d      	ldr	r3, [pc, #52]	; (8002cd0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff fa3a 	bl	8002118 <Lcd_Sytem_State_Print>

		/* Handle when the increase/decrease button is pressed a long time */
		Long_Pressed_Button();
 8002ca4:	f7ff fcd0 	bl	8002648 <Long_Pressed_Button>
	}
}
 8002ca8:	bf00      	nop
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bdb0      	pop	{r4, r5, r7, pc}
 8002cb0:	20000358 	.word	0x20000358
 8002cb4:	200004a0 	.word	0x200004a0
 8002cb8:	200004b0 	.word	0x200004b0
 8002cbc:	200004b4 	.word	0x200004b4
 8002cc0:	200004b8 	.word	0x200004b8
 8002cc4:	20000414 	.word	0x20000414
 8002cc8:	200003e8 	.word	0x200003e8
 8002ccc:	200004b1 	.word	0x200004b1
 8002cd0:	2000049c 	.word	0x2000049c

08002cd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002cd8:	b672      	cpsid	i
}
 8002cda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cdc:	e7fe      	b.n	8002cdc <Error_Handler+0x8>
	...

08002ce0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002ce6:	4b0e      	ldr	r3, [pc, #56]	; (8002d20 <HAL_MspInit+0x40>)
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	4a0d      	ldr	r2, [pc, #52]	; (8002d20 <HAL_MspInit+0x40>)
 8002cec:	f043 0301 	orr.w	r3, r3, #1
 8002cf0:	6193      	str	r3, [r2, #24]
 8002cf2:	4b0b      	ldr	r3, [pc, #44]	; (8002d20 <HAL_MspInit+0x40>)
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	607b      	str	r3, [r7, #4]
 8002cfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cfe:	4b08      	ldr	r3, [pc, #32]	; (8002d20 <HAL_MspInit+0x40>)
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	4a07      	ldr	r2, [pc, #28]	; (8002d20 <HAL_MspInit+0x40>)
 8002d04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d08:	61d3      	str	r3, [r2, #28]
 8002d0a:	4b05      	ldr	r3, [pc, #20]	; (8002d20 <HAL_MspInit+0x40>)
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d12:	603b      	str	r3, [r7, #0]
 8002d14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d16:	bf00      	nop
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bc80      	pop	{r7}
 8002d1e:	4770      	bx	lr
 8002d20:	40021000 	.word	0x40021000

08002d24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d2c:	f107 0310 	add.w	r3, r7, #16
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	605a      	str	r2, [r3, #4]
 8002d36:	609a      	str	r2, [r3, #8]
 8002d38:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a15      	ldr	r2, [pc, #84]	; (8002d94 <HAL_I2C_MspInit+0x70>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d123      	bne.n	8002d8c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d44:	4b14      	ldr	r3, [pc, #80]	; (8002d98 <HAL_I2C_MspInit+0x74>)
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	4a13      	ldr	r2, [pc, #76]	; (8002d98 <HAL_I2C_MspInit+0x74>)
 8002d4a:	f043 0308 	orr.w	r3, r3, #8
 8002d4e:	6193      	str	r3, [r2, #24]
 8002d50:	4b11      	ldr	r3, [pc, #68]	; (8002d98 <HAL_I2C_MspInit+0x74>)
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	f003 0308 	and.w	r3, r3, #8
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d5c:	23c0      	movs	r3, #192	; 0xc0
 8002d5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d60:	2312      	movs	r3, #18
 8002d62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d64:	2303      	movs	r3, #3
 8002d66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d68:	f107 0310 	add.w	r3, r7, #16
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	480b      	ldr	r0, [pc, #44]	; (8002d9c <HAL_I2C_MspInit+0x78>)
 8002d70:	f000 fbdc 	bl	800352c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d74:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <HAL_I2C_MspInit+0x74>)
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	4a07      	ldr	r2, [pc, #28]	; (8002d98 <HAL_I2C_MspInit+0x74>)
 8002d7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d7e:	61d3      	str	r3, [r2, #28]
 8002d80:	4b05      	ldr	r3, [pc, #20]	; (8002d98 <HAL_I2C_MspInit+0x74>)
 8002d82:	69db      	ldr	r3, [r3, #28]
 8002d84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d88:	60bb      	str	r3, [r7, #8]
 8002d8a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d8c:	bf00      	nop
 8002d8e:	3720      	adds	r7, #32
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	40005400 	.word	0x40005400
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	40010c00 	.word	0x40010c00

08002da0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b088      	sub	sp, #32
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da8:	f107 0310 	add.w	r3, r7, #16
 8002dac:	2200      	movs	r2, #0
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	605a      	str	r2, [r3, #4]
 8002db2:	609a      	str	r2, [r3, #8]
 8002db4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a1c      	ldr	r2, [pc, #112]	; (8002e2c <HAL_SPI_MspInit+0x8c>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d131      	bne.n	8002e24 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002dc0:	4b1b      	ldr	r3, [pc, #108]	; (8002e30 <HAL_SPI_MspInit+0x90>)
 8002dc2:	69db      	ldr	r3, [r3, #28]
 8002dc4:	4a1a      	ldr	r2, [pc, #104]	; (8002e30 <HAL_SPI_MspInit+0x90>)
 8002dc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dca:	61d3      	str	r3, [r2, #28]
 8002dcc:	4b18      	ldr	r3, [pc, #96]	; (8002e30 <HAL_SPI_MspInit+0x90>)
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dd8:	4b15      	ldr	r3, [pc, #84]	; (8002e30 <HAL_SPI_MspInit+0x90>)
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	4a14      	ldr	r2, [pc, #80]	; (8002e30 <HAL_SPI_MspInit+0x90>)
 8002dde:	f043 0308 	orr.w	r3, r3, #8
 8002de2:	6193      	str	r3, [r2, #24]
 8002de4:	4b12      	ldr	r3, [pc, #72]	; (8002e30 <HAL_SPI_MspInit+0x90>)
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f003 0308 	and.w	r3, r3, #8
 8002dec:	60bb      	str	r3, [r7, #8]
 8002dee:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002df0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002df4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df6:	2302      	movs	r3, #2
 8002df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dfe:	f107 0310 	add.w	r3, r7, #16
 8002e02:	4619      	mov	r1, r3
 8002e04:	480b      	ldr	r0, [pc, #44]	; (8002e34 <HAL_SPI_MspInit+0x94>)
 8002e06:	f000 fb91 	bl	800352c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002e0a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e10:	2300      	movs	r3, #0
 8002e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	2300      	movs	r3, #0
 8002e16:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e18:	f107 0310 	add.w	r3, r7, #16
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4805      	ldr	r0, [pc, #20]	; (8002e34 <HAL_SPI_MspInit+0x94>)
 8002e20:	f000 fb84 	bl	800352c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002e24:	bf00      	nop
 8002e26:	3720      	adds	r7, #32
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40003800 	.word	0x40003800
 8002e30:	40021000 	.word	0x40021000
 8002e34:	40010c00 	.word	0x40010c00

08002e38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e48:	d10c      	bne.n	8002e64 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e4a:	4b1e      	ldr	r3, [pc, #120]	; (8002ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	4a1d      	ldr	r2, [pc, #116]	; (8002ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8002e50:	f043 0301 	orr.w	r3, r3, #1
 8002e54:	61d3      	str	r3, [r2, #28]
 8002e56:	4b1b      	ldr	r3, [pc, #108]	; (8002ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	617b      	str	r3, [r7, #20]
 8002e60:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002e62:	e02a      	b.n	8002eba <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM3)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a17      	ldr	r2, [pc, #92]	; (8002ec8 <HAL_TIM_Base_MspInit+0x90>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d10c      	bne.n	8002e88 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e6e:	4b15      	ldr	r3, [pc, #84]	; (8002ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	4a14      	ldr	r2, [pc, #80]	; (8002ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8002e74:	f043 0302 	orr.w	r3, r3, #2
 8002e78:	61d3      	str	r3, [r2, #28]
 8002e7a:	4b12      	ldr	r3, [pc, #72]	; (8002ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8002e7c:	69db      	ldr	r3, [r3, #28]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	613b      	str	r3, [r7, #16]
 8002e84:	693b      	ldr	r3, [r7, #16]
}
 8002e86:	e018      	b.n	8002eba <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a0f      	ldr	r2, [pc, #60]	; (8002ecc <HAL_TIM_Base_MspInit+0x94>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d113      	bne.n	8002eba <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e92:	4b0c      	ldr	r3, [pc, #48]	; (8002ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	4a0b      	ldr	r2, [pc, #44]	; (8002ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8002e98:	f043 0304 	orr.w	r3, r3, #4
 8002e9c:	61d3      	str	r3, [r2, #28]
 8002e9e:	4b09      	ldr	r3, [pc, #36]	; (8002ec4 <HAL_TIM_Base_MspInit+0x8c>)
 8002ea0:	69db      	ldr	r3, [r3, #28]
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 8, 0);
 8002eaa:	2200      	movs	r2, #0
 8002eac:	2108      	movs	r1, #8
 8002eae:	201e      	movs	r0, #30
 8002eb0:	f000 fb05 	bl	80034be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002eb4:	201e      	movs	r0, #30
 8002eb6:	f000 fb1e 	bl	80034f6 <HAL_NVIC_EnableIRQ>
}
 8002eba:	bf00      	nop
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40021000 	.word	0x40021000
 8002ec8:	40000400 	.word	0x40000400
 8002ecc:	40000800 	.word	0x40000800

08002ed0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b088      	sub	sp, #32
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed8:	f107 0310 	add.w	r3, r7, #16
 8002edc:	2200      	movs	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	605a      	str	r2, [r3, #4]
 8002ee2:	609a      	str	r2, [r3, #8]
 8002ee4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a1c      	ldr	r2, [pc, #112]	; (8002f5c <HAL_UART_MspInit+0x8c>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d131      	bne.n	8002f54 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ef0:	4b1b      	ldr	r3, [pc, #108]	; (8002f60 <HAL_UART_MspInit+0x90>)
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	4a1a      	ldr	r2, [pc, #104]	; (8002f60 <HAL_UART_MspInit+0x90>)
 8002ef6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002efa:	6193      	str	r3, [r2, #24]
 8002efc:	4b18      	ldr	r3, [pc, #96]	; (8002f60 <HAL_UART_MspInit+0x90>)
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f04:	60fb      	str	r3, [r7, #12]
 8002f06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f08:	4b15      	ldr	r3, [pc, #84]	; (8002f60 <HAL_UART_MspInit+0x90>)
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	4a14      	ldr	r2, [pc, #80]	; (8002f60 <HAL_UART_MspInit+0x90>)
 8002f0e:	f043 0304 	orr.w	r3, r3, #4
 8002f12:	6193      	str	r3, [r2, #24]
 8002f14:	4b12      	ldr	r3, [pc, #72]	; (8002f60 <HAL_UART_MspInit+0x90>)
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	f003 0304 	and.w	r3, r3, #4
 8002f1c:	60bb      	str	r3, [r7, #8]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f26:	2302      	movs	r3, #2
 8002f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f2e:	f107 0310 	add.w	r3, r7, #16
 8002f32:	4619      	mov	r1, r3
 8002f34:	480b      	ldr	r0, [pc, #44]	; (8002f64 <HAL_UART_MspInit+0x94>)
 8002f36:	f000 faf9 	bl	800352c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f44:	2300      	movs	r3, #0
 8002f46:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f48:	f107 0310 	add.w	r3, r7, #16
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	4805      	ldr	r0, [pc, #20]	; (8002f64 <HAL_UART_MspInit+0x94>)
 8002f50:	f000 faec 	bl	800352c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002f54:	bf00      	nop
 8002f56:	3720      	adds	r7, #32
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	40013800 	.word	0x40013800
 8002f60:	40021000 	.word	0x40021000
 8002f64:	40010800 	.word	0x40010800

08002f68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f6c:	e7fe      	b.n	8002f6c <NMI_Handler+0x4>

08002f6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f72:	e7fe      	b.n	8002f72 <HardFault_Handler+0x4>

08002f74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f78:	e7fe      	b.n	8002f78 <MemManage_Handler+0x4>

08002f7a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f7e:	e7fe      	b.n	8002f7e <BusFault_Handler+0x4>

08002f80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f84:	e7fe      	b.n	8002f84 <UsageFault_Handler+0x4>

08002f86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f86:	b480      	push	{r7}
 8002f88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f8a:	bf00      	nop
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bc80      	pop	{r7}
 8002f90:	4770      	bx	lr

08002f92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f92:	b480      	push	{r7}
 8002f94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f96:	bf00      	nop
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bc80      	pop	{r7}
 8002f9c:	4770      	bx	lr

08002f9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fa2:	bf00      	nop
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bc80      	pop	{r7}
 8002fa8:	4770      	bx	lr

08002faa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fae:	f000 f96f 	bl	8003290 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	Delay_Ms(100);
 8002fba:	2064      	movs	r0, #100	; 0x64
 8002fbc:	f7fe ff3c 	bl	8001e38 <Delay_Ms>
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUZZER_BUTTON_Pin);
 8002fc0:	2002      	movs	r0, #2
 8002fc2:	f000 fc7f 	bl	80038c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	Delay_Ms(100);
 8002fce:	2064      	movs	r0, #100	; 0x64
 8002fd0:	f7fe ff32 	bl	8001e38 <Delay_Ms>
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INC_BUTTON_Pin);
 8002fd4:	2004      	movs	r0, #4
 8002fd6:	f000 fc75 	bl	80038c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002fda:	bf00      	nop
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	Delay_Ms(100);
 8002fe2:	2064      	movs	r0, #100	; 0x64
 8002fe4:	f7fe ff28 	bl	8001e38 <Delay_Ms>
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DES_BUTTON_Pin);
 8002fe8:	2008      	movs	r0, #8
 8002fea:	f000 fc6b 	bl	80038c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002fee:	bf00      	nop
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	Delay_Ms(100);
 8002ff6:	2064      	movs	r0, #100	; 0x64
 8002ff8:	f7fe ff1e 	bl	8001e38 <Delay_Ms>
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MODE_BUTTON_Pin);
 8002ffc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003000:	f000 fc60 	bl	80038c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003004:	bf00      	nop
 8003006:	bd80      	pop	{r7, pc}

08003008 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800300c:	4802      	ldr	r0, [pc, #8]	; (8003018 <TIM4_IRQHandler+0x10>)
 800300e:	f002 fbab 	bl	8005768 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003012:	bf00      	nop
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	20000358 	.word	0x20000358

0800301c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8003020:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003024:	f000 fc4e 	bl	80038c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003028:	bf00      	nop
 800302a:	bd80      	pop	{r7, pc}

0800302c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  return 1;
 8003030:	2301      	movs	r3, #1
}
 8003032:	4618      	mov	r0, r3
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr

0800303a <_kill>:

int _kill(int pid, int sig)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b082      	sub	sp, #8
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003044:	f004 f824 	bl	8007090 <__errno>
 8003048:	4603      	mov	r3, r0
 800304a:	2216      	movs	r2, #22
 800304c:	601a      	str	r2, [r3, #0]
  return -1;
 800304e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003052:	4618      	mov	r0, r3
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <_exit>:

void _exit (int status)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b082      	sub	sp, #8
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003062:	f04f 31ff 	mov.w	r1, #4294967295
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f7ff ffe7 	bl	800303a <_kill>
  while (1) {}    /* Make sure we hang here */
 800306c:	e7fe      	b.n	800306c <_exit+0x12>

0800306e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b086      	sub	sp, #24
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800307a:	2300      	movs	r3, #0
 800307c:	617b      	str	r3, [r7, #20]
 800307e:	e00a      	b.n	8003096 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003080:	f3af 8000 	nop.w
 8003084:	4601      	mov	r1, r0
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	1c5a      	adds	r2, r3, #1
 800308a:	60ba      	str	r2, [r7, #8]
 800308c:	b2ca      	uxtb	r2, r1
 800308e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	3301      	adds	r3, #1
 8003094:	617b      	str	r3, [r7, #20]
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	429a      	cmp	r2, r3
 800309c:	dbf0      	blt.n	8003080 <_read+0x12>
  }

  return len;
 800309e:	687b      	ldr	r3, [r7, #4]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3718      	adds	r7, #24
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030b4:	2300      	movs	r3, #0
 80030b6:	617b      	str	r3, [r7, #20]
 80030b8:	e009      	b.n	80030ce <_write+0x26>
  {
    __io_putchar(*ptr++);
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	1c5a      	adds	r2, r3, #1
 80030be:	60ba      	str	r2, [r7, #8]
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	3301      	adds	r3, #1
 80030cc:	617b      	str	r3, [r7, #20]
 80030ce:	697a      	ldr	r2, [r7, #20]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	dbf1      	blt.n	80030ba <_write+0x12>
  }
  return len;
 80030d6:	687b      	ldr	r3, [r7, #4]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <_close>:

int _close(int file)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr

080030f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003106:	605a      	str	r2, [r3, #4]
  return 0;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr

08003114 <_isatty>:

int _isatty(int file)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800311c:	2301      	movs	r3, #1
}
 800311e:	4618      	mov	r0, r3
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3714      	adds	r7, #20
 800313a:	46bd      	mov	sp, r7
 800313c:	bc80      	pop	{r7}
 800313e:	4770      	bx	lr

08003140 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003148:	4a14      	ldr	r2, [pc, #80]	; (800319c <_sbrk+0x5c>)
 800314a:	4b15      	ldr	r3, [pc, #84]	; (80031a0 <_sbrk+0x60>)
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003154:	4b13      	ldr	r3, [pc, #76]	; (80031a4 <_sbrk+0x64>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d102      	bne.n	8003162 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800315c:	4b11      	ldr	r3, [pc, #68]	; (80031a4 <_sbrk+0x64>)
 800315e:	4a12      	ldr	r2, [pc, #72]	; (80031a8 <_sbrk+0x68>)
 8003160:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003162:	4b10      	ldr	r3, [pc, #64]	; (80031a4 <_sbrk+0x64>)
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4413      	add	r3, r2
 800316a:	693a      	ldr	r2, [r7, #16]
 800316c:	429a      	cmp	r2, r3
 800316e:	d207      	bcs.n	8003180 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003170:	f003 ff8e 	bl	8007090 <__errno>
 8003174:	4603      	mov	r3, r0
 8003176:	220c      	movs	r2, #12
 8003178:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800317a:	f04f 33ff 	mov.w	r3, #4294967295
 800317e:	e009      	b.n	8003194 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003180:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <_sbrk+0x64>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003186:	4b07      	ldr	r3, [pc, #28]	; (80031a4 <_sbrk+0x64>)
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4413      	add	r3, r2
 800318e:	4a05      	ldr	r2, [pc, #20]	; (80031a4 <_sbrk+0x64>)
 8003190:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003192:	68fb      	ldr	r3, [r7, #12]
}
 8003194:	4618      	mov	r0, r3
 8003196:	3718      	adds	r7, #24
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	20005000 	.word	0x20005000
 80031a0:	00000400 	.word	0x00000400
 80031a4:	200004bc 	.word	0x200004bc
 80031a8:	20000610 	.word	0x20000610

080031ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031b0:	bf00      	nop
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr

080031b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80031b8:	f7ff fff8 	bl	80031ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031bc:	480b      	ldr	r0, [pc, #44]	; (80031ec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80031be:	490c      	ldr	r1, [pc, #48]	; (80031f0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80031c0:	4a0c      	ldr	r2, [pc, #48]	; (80031f4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80031c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031c4:	e002      	b.n	80031cc <LoopCopyDataInit>

080031c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031ca:	3304      	adds	r3, #4

080031cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031d0:	d3f9      	bcc.n	80031c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031d2:	4a09      	ldr	r2, [pc, #36]	; (80031f8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80031d4:	4c09      	ldr	r4, [pc, #36]	; (80031fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031d8:	e001      	b.n	80031de <LoopFillZerobss>

080031da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031dc:	3204      	adds	r2, #4

080031de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031e0:	d3fb      	bcc.n	80031da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031e2:	f003 ff5b 	bl	800709c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031e6:	f7fe fae9 	bl	80017bc <main>
  bx lr
 80031ea:	4770      	bx	lr
  ldr r0, =_sdata
 80031ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031f0:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80031f4:	0800b6c0 	.word	0x0800b6c0
  ldr r2, =_sbss
 80031f8:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80031fc:	20000610 	.word	0x20000610

08003200 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003200:	e7fe      	b.n	8003200 <ADC1_2_IRQHandler>
	...

08003204 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003208:	4b08      	ldr	r3, [pc, #32]	; (800322c <HAL_Init+0x28>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a07      	ldr	r2, [pc, #28]	; (800322c <HAL_Init+0x28>)
 800320e:	f043 0310 	orr.w	r3, r3, #16
 8003212:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003214:	2003      	movs	r0, #3
 8003216:	f000 f947 	bl	80034a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800321a:	200f      	movs	r0, #15
 800321c:	f000 f808 	bl	8003230 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003220:	f7ff fd5e 	bl	8002ce0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	40022000 	.word	0x40022000

08003230 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003238:	4b12      	ldr	r3, [pc, #72]	; (8003284 <HAL_InitTick+0x54>)
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	4b12      	ldr	r3, [pc, #72]	; (8003288 <HAL_InitTick+0x58>)
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	4619      	mov	r1, r3
 8003242:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003246:	fbb3 f3f1 	udiv	r3, r3, r1
 800324a:	fbb2 f3f3 	udiv	r3, r2, r3
 800324e:	4618      	mov	r0, r3
 8003250:	f000 f95f 	bl	8003512 <HAL_SYSTICK_Config>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e00e      	b.n	800327c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b0f      	cmp	r3, #15
 8003262:	d80a      	bhi.n	800327a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003264:	2200      	movs	r2, #0
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	f04f 30ff 	mov.w	r0, #4294967295
 800326c:	f000 f927 	bl	80034be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003270:	4a06      	ldr	r2, [pc, #24]	; (800328c <HAL_InitTick+0x5c>)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003276:	2300      	movs	r3, #0
 8003278:	e000      	b.n	800327c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
}
 800327c:	4618      	mov	r0, r3
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	20000028 	.word	0x20000028
 8003288:	20000030 	.word	0x20000030
 800328c:	2000002c 	.word	0x2000002c

08003290 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003294:	4b05      	ldr	r3, [pc, #20]	; (80032ac <HAL_IncTick+0x1c>)
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	461a      	mov	r2, r3
 800329a:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <HAL_IncTick+0x20>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4413      	add	r3, r2
 80032a0:	4a03      	ldr	r2, [pc, #12]	; (80032b0 <HAL_IncTick+0x20>)
 80032a2:	6013      	str	r3, [r2, #0]
}
 80032a4:	bf00      	nop
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bc80      	pop	{r7}
 80032aa:	4770      	bx	lr
 80032ac:	20000030 	.word	0x20000030
 80032b0:	200004c0 	.word	0x200004c0

080032b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0
  return uwTick;
 80032b8:	4b02      	ldr	r3, [pc, #8]	; (80032c4 <HAL_GetTick+0x10>)
 80032ba:	681b      	ldr	r3, [r3, #0]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	46bd      	mov	sp, r7
 80032c0:	bc80      	pop	{r7}
 80032c2:	4770      	bx	lr
 80032c4:	200004c0 	.word	0x200004c0

080032c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032d0:	f7ff fff0 	bl	80032b4 <HAL_GetTick>
 80032d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e0:	d005      	beq.n	80032ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032e2:	4b0a      	ldr	r3, [pc, #40]	; (800330c <HAL_Delay+0x44>)
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	4413      	add	r3, r2
 80032ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032ee:	bf00      	nop
 80032f0:	f7ff ffe0 	bl	80032b4 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d8f7      	bhi.n	80032f0 <HAL_Delay+0x28>
  {
  }
}
 8003300:	bf00      	nop
 8003302:	bf00      	nop
 8003304:	3710      	adds	r7, #16
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	20000030 	.word	0x20000030

08003310 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003320:	4b0c      	ldr	r3, [pc, #48]	; (8003354 <__NVIC_SetPriorityGrouping+0x44>)
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003326:	68ba      	ldr	r2, [r7, #8]
 8003328:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800332c:	4013      	ands	r3, r2
 800332e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003338:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800333c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003340:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003342:	4a04      	ldr	r2, [pc, #16]	; (8003354 <__NVIC_SetPriorityGrouping+0x44>)
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	60d3      	str	r3, [r2, #12]
}
 8003348:	bf00      	nop
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	bc80      	pop	{r7}
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	e000ed00 	.word	0xe000ed00

08003358 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800335c:	4b04      	ldr	r3, [pc, #16]	; (8003370 <__NVIC_GetPriorityGrouping+0x18>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	0a1b      	lsrs	r3, r3, #8
 8003362:	f003 0307 	and.w	r3, r3, #7
}
 8003366:	4618      	mov	r0, r3
 8003368:	46bd      	mov	sp, r7
 800336a:	bc80      	pop	{r7}
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	e000ed00 	.word	0xe000ed00

08003374 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	4603      	mov	r3, r0
 800337c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800337e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003382:	2b00      	cmp	r3, #0
 8003384:	db0b      	blt.n	800339e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003386:	79fb      	ldrb	r3, [r7, #7]
 8003388:	f003 021f 	and.w	r2, r3, #31
 800338c:	4906      	ldr	r1, [pc, #24]	; (80033a8 <__NVIC_EnableIRQ+0x34>)
 800338e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003392:	095b      	lsrs	r3, r3, #5
 8003394:	2001      	movs	r0, #1
 8003396:	fa00 f202 	lsl.w	r2, r0, r2
 800339a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800339e:	bf00      	nop
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr
 80033a8:	e000e100 	.word	0xe000e100

080033ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	4603      	mov	r3, r0
 80033b4:	6039      	str	r1, [r7, #0]
 80033b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	db0a      	blt.n	80033d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	b2da      	uxtb	r2, r3
 80033c4:	490c      	ldr	r1, [pc, #48]	; (80033f8 <__NVIC_SetPriority+0x4c>)
 80033c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ca:	0112      	lsls	r2, r2, #4
 80033cc:	b2d2      	uxtb	r2, r2
 80033ce:	440b      	add	r3, r1
 80033d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033d4:	e00a      	b.n	80033ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	b2da      	uxtb	r2, r3
 80033da:	4908      	ldr	r1, [pc, #32]	; (80033fc <__NVIC_SetPriority+0x50>)
 80033dc:	79fb      	ldrb	r3, [r7, #7]
 80033de:	f003 030f 	and.w	r3, r3, #15
 80033e2:	3b04      	subs	r3, #4
 80033e4:	0112      	lsls	r2, r2, #4
 80033e6:	b2d2      	uxtb	r2, r2
 80033e8:	440b      	add	r3, r1
 80033ea:	761a      	strb	r2, [r3, #24]
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bc80      	pop	{r7}
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	e000e100 	.word	0xe000e100
 80033fc:	e000ed00 	.word	0xe000ed00

08003400 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003400:	b480      	push	{r7}
 8003402:	b089      	sub	sp, #36	; 0x24
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	f1c3 0307 	rsb	r3, r3, #7
 800341a:	2b04      	cmp	r3, #4
 800341c:	bf28      	it	cs
 800341e:	2304      	movcs	r3, #4
 8003420:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	3304      	adds	r3, #4
 8003426:	2b06      	cmp	r3, #6
 8003428:	d902      	bls.n	8003430 <NVIC_EncodePriority+0x30>
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	3b03      	subs	r3, #3
 800342e:	e000      	b.n	8003432 <NVIC_EncodePriority+0x32>
 8003430:	2300      	movs	r3, #0
 8003432:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003434:	f04f 32ff 	mov.w	r2, #4294967295
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	fa02 f303 	lsl.w	r3, r2, r3
 800343e:	43da      	mvns	r2, r3
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	401a      	ands	r2, r3
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003448:	f04f 31ff 	mov.w	r1, #4294967295
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	fa01 f303 	lsl.w	r3, r1, r3
 8003452:	43d9      	mvns	r1, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003458:	4313      	orrs	r3, r2
         );
}
 800345a:	4618      	mov	r0, r3
 800345c:	3724      	adds	r7, #36	; 0x24
 800345e:	46bd      	mov	sp, r7
 8003460:	bc80      	pop	{r7}
 8003462:	4770      	bx	lr

08003464 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	3b01      	subs	r3, #1
 8003470:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003474:	d301      	bcc.n	800347a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003476:	2301      	movs	r3, #1
 8003478:	e00f      	b.n	800349a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800347a:	4a0a      	ldr	r2, [pc, #40]	; (80034a4 <SysTick_Config+0x40>)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	3b01      	subs	r3, #1
 8003480:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003482:	210f      	movs	r1, #15
 8003484:	f04f 30ff 	mov.w	r0, #4294967295
 8003488:	f7ff ff90 	bl	80033ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800348c:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <SysTick_Config+0x40>)
 800348e:	2200      	movs	r2, #0
 8003490:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003492:	4b04      	ldr	r3, [pc, #16]	; (80034a4 <SysTick_Config+0x40>)
 8003494:	2207      	movs	r2, #7
 8003496:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	e000e010 	.word	0xe000e010

080034a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f7ff ff2d 	bl	8003310 <__NVIC_SetPriorityGrouping>
}
 80034b6:	bf00      	nop
 80034b8:	3708      	adds	r7, #8
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}

080034be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034be:	b580      	push	{r7, lr}
 80034c0:	b086      	sub	sp, #24
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	4603      	mov	r3, r0
 80034c6:	60b9      	str	r1, [r7, #8]
 80034c8:	607a      	str	r2, [r7, #4]
 80034ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034cc:	2300      	movs	r3, #0
 80034ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034d0:	f7ff ff42 	bl	8003358 <__NVIC_GetPriorityGrouping>
 80034d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	68b9      	ldr	r1, [r7, #8]
 80034da:	6978      	ldr	r0, [r7, #20]
 80034dc:	f7ff ff90 	bl	8003400 <NVIC_EncodePriority>
 80034e0:	4602      	mov	r2, r0
 80034e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034e6:	4611      	mov	r1, r2
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff ff5f 	bl	80033ac <__NVIC_SetPriority>
}
 80034ee:	bf00      	nop
 80034f0:	3718      	adds	r7, #24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}

080034f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034f6:	b580      	push	{r7, lr}
 80034f8:	b082      	sub	sp, #8
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	4603      	mov	r3, r0
 80034fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff ff35 	bl	8003374 <__NVIC_EnableIRQ>
}
 800350a:	bf00      	nop
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b082      	sub	sp, #8
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7ff ffa2 	bl	8003464 <SysTick_Config>
 8003520:	4603      	mov	r3, r0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
	...

0800352c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800352c:	b480      	push	{r7}
 800352e:	b08b      	sub	sp, #44	; 0x2c
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003536:	2300      	movs	r3, #0
 8003538:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800353a:	2300      	movs	r3, #0
 800353c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800353e:	e169      	b.n	8003814 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003540:	2201      	movs	r2, #1
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	69fa      	ldr	r2, [r7, #28]
 8003550:	4013      	ands	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	429a      	cmp	r2, r3
 800355a:	f040 8158 	bne.w	800380e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	4a9a      	ldr	r2, [pc, #616]	; (80037cc <HAL_GPIO_Init+0x2a0>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d05e      	beq.n	8003626 <HAL_GPIO_Init+0xfa>
 8003568:	4a98      	ldr	r2, [pc, #608]	; (80037cc <HAL_GPIO_Init+0x2a0>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d875      	bhi.n	800365a <HAL_GPIO_Init+0x12e>
 800356e:	4a98      	ldr	r2, [pc, #608]	; (80037d0 <HAL_GPIO_Init+0x2a4>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d058      	beq.n	8003626 <HAL_GPIO_Init+0xfa>
 8003574:	4a96      	ldr	r2, [pc, #600]	; (80037d0 <HAL_GPIO_Init+0x2a4>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d86f      	bhi.n	800365a <HAL_GPIO_Init+0x12e>
 800357a:	4a96      	ldr	r2, [pc, #600]	; (80037d4 <HAL_GPIO_Init+0x2a8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d052      	beq.n	8003626 <HAL_GPIO_Init+0xfa>
 8003580:	4a94      	ldr	r2, [pc, #592]	; (80037d4 <HAL_GPIO_Init+0x2a8>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d869      	bhi.n	800365a <HAL_GPIO_Init+0x12e>
 8003586:	4a94      	ldr	r2, [pc, #592]	; (80037d8 <HAL_GPIO_Init+0x2ac>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d04c      	beq.n	8003626 <HAL_GPIO_Init+0xfa>
 800358c:	4a92      	ldr	r2, [pc, #584]	; (80037d8 <HAL_GPIO_Init+0x2ac>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d863      	bhi.n	800365a <HAL_GPIO_Init+0x12e>
 8003592:	4a92      	ldr	r2, [pc, #584]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d046      	beq.n	8003626 <HAL_GPIO_Init+0xfa>
 8003598:	4a90      	ldr	r2, [pc, #576]	; (80037dc <HAL_GPIO_Init+0x2b0>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d85d      	bhi.n	800365a <HAL_GPIO_Init+0x12e>
 800359e:	2b12      	cmp	r3, #18
 80035a0:	d82a      	bhi.n	80035f8 <HAL_GPIO_Init+0xcc>
 80035a2:	2b12      	cmp	r3, #18
 80035a4:	d859      	bhi.n	800365a <HAL_GPIO_Init+0x12e>
 80035a6:	a201      	add	r2, pc, #4	; (adr r2, 80035ac <HAL_GPIO_Init+0x80>)
 80035a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ac:	08003627 	.word	0x08003627
 80035b0:	08003601 	.word	0x08003601
 80035b4:	08003613 	.word	0x08003613
 80035b8:	08003655 	.word	0x08003655
 80035bc:	0800365b 	.word	0x0800365b
 80035c0:	0800365b 	.word	0x0800365b
 80035c4:	0800365b 	.word	0x0800365b
 80035c8:	0800365b 	.word	0x0800365b
 80035cc:	0800365b 	.word	0x0800365b
 80035d0:	0800365b 	.word	0x0800365b
 80035d4:	0800365b 	.word	0x0800365b
 80035d8:	0800365b 	.word	0x0800365b
 80035dc:	0800365b 	.word	0x0800365b
 80035e0:	0800365b 	.word	0x0800365b
 80035e4:	0800365b 	.word	0x0800365b
 80035e8:	0800365b 	.word	0x0800365b
 80035ec:	0800365b 	.word	0x0800365b
 80035f0:	08003609 	.word	0x08003609
 80035f4:	0800361d 	.word	0x0800361d
 80035f8:	4a79      	ldr	r2, [pc, #484]	; (80037e0 <HAL_GPIO_Init+0x2b4>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d013      	beq.n	8003626 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80035fe:	e02c      	b.n	800365a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	623b      	str	r3, [r7, #32]
          break;
 8003606:	e029      	b.n	800365c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	3304      	adds	r3, #4
 800360e:	623b      	str	r3, [r7, #32]
          break;
 8003610:	e024      	b.n	800365c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	3308      	adds	r3, #8
 8003618:	623b      	str	r3, [r7, #32]
          break;
 800361a:	e01f      	b.n	800365c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	330c      	adds	r3, #12
 8003622:	623b      	str	r3, [r7, #32]
          break;
 8003624:	e01a      	b.n	800365c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d102      	bne.n	8003634 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800362e:	2304      	movs	r3, #4
 8003630:	623b      	str	r3, [r7, #32]
          break;
 8003632:	e013      	b.n	800365c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d105      	bne.n	8003648 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800363c:	2308      	movs	r3, #8
 800363e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	69fa      	ldr	r2, [r7, #28]
 8003644:	611a      	str	r2, [r3, #16]
          break;
 8003646:	e009      	b.n	800365c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003648:	2308      	movs	r3, #8
 800364a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	69fa      	ldr	r2, [r7, #28]
 8003650:	615a      	str	r2, [r3, #20]
          break;
 8003652:	e003      	b.n	800365c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003654:	2300      	movs	r3, #0
 8003656:	623b      	str	r3, [r7, #32]
          break;
 8003658:	e000      	b.n	800365c <HAL_GPIO_Init+0x130>
          break;
 800365a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	2bff      	cmp	r3, #255	; 0xff
 8003660:	d801      	bhi.n	8003666 <HAL_GPIO_Init+0x13a>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	e001      	b.n	800366a <HAL_GPIO_Init+0x13e>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	3304      	adds	r3, #4
 800366a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800366c:	69bb      	ldr	r3, [r7, #24]
 800366e:	2bff      	cmp	r3, #255	; 0xff
 8003670:	d802      	bhi.n	8003678 <HAL_GPIO_Init+0x14c>
 8003672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	e002      	b.n	800367e <HAL_GPIO_Init+0x152>
 8003678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367a:	3b08      	subs	r3, #8
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	210f      	movs	r1, #15
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	fa01 f303 	lsl.w	r3, r1, r3
 800368c:	43db      	mvns	r3, r3
 800368e:	401a      	ands	r2, r3
 8003690:	6a39      	ldr	r1, [r7, #32]
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	fa01 f303 	lsl.w	r3, r1, r3
 8003698:	431a      	orrs	r2, r3
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	f000 80b1 	beq.w	800380e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80036ac:	4b4d      	ldr	r3, [pc, #308]	; (80037e4 <HAL_GPIO_Init+0x2b8>)
 80036ae:	699b      	ldr	r3, [r3, #24]
 80036b0:	4a4c      	ldr	r2, [pc, #304]	; (80037e4 <HAL_GPIO_Init+0x2b8>)
 80036b2:	f043 0301 	orr.w	r3, r3, #1
 80036b6:	6193      	str	r3, [r2, #24]
 80036b8:	4b4a      	ldr	r3, [pc, #296]	; (80037e4 <HAL_GPIO_Init+0x2b8>)
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	60bb      	str	r3, [r7, #8]
 80036c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80036c4:	4a48      	ldr	r2, [pc, #288]	; (80037e8 <HAL_GPIO_Init+0x2bc>)
 80036c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c8:	089b      	lsrs	r3, r3, #2
 80036ca:	3302      	adds	r3, #2
 80036cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80036d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	220f      	movs	r2, #15
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	43db      	mvns	r3, r3
 80036e2:	68fa      	ldr	r2, [r7, #12]
 80036e4:	4013      	ands	r3, r2
 80036e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4a40      	ldr	r2, [pc, #256]	; (80037ec <HAL_GPIO_Init+0x2c0>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d013      	beq.n	8003718 <HAL_GPIO_Init+0x1ec>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a3f      	ldr	r2, [pc, #252]	; (80037f0 <HAL_GPIO_Init+0x2c4>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d00d      	beq.n	8003714 <HAL_GPIO_Init+0x1e8>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a3e      	ldr	r2, [pc, #248]	; (80037f4 <HAL_GPIO_Init+0x2c8>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d007      	beq.n	8003710 <HAL_GPIO_Init+0x1e4>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a3d      	ldr	r2, [pc, #244]	; (80037f8 <HAL_GPIO_Init+0x2cc>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d101      	bne.n	800370c <HAL_GPIO_Init+0x1e0>
 8003708:	2303      	movs	r3, #3
 800370a:	e006      	b.n	800371a <HAL_GPIO_Init+0x1ee>
 800370c:	2304      	movs	r3, #4
 800370e:	e004      	b.n	800371a <HAL_GPIO_Init+0x1ee>
 8003710:	2302      	movs	r3, #2
 8003712:	e002      	b.n	800371a <HAL_GPIO_Init+0x1ee>
 8003714:	2301      	movs	r3, #1
 8003716:	e000      	b.n	800371a <HAL_GPIO_Init+0x1ee>
 8003718:	2300      	movs	r3, #0
 800371a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800371c:	f002 0203 	and.w	r2, r2, #3
 8003720:	0092      	lsls	r2, r2, #2
 8003722:	4093      	lsls	r3, r2
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800372a:	492f      	ldr	r1, [pc, #188]	; (80037e8 <HAL_GPIO_Init+0x2bc>)
 800372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372e:	089b      	lsrs	r3, r3, #2
 8003730:	3302      	adds	r3, #2
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d006      	beq.n	8003752 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003744:	4b2d      	ldr	r3, [pc, #180]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 8003746:	689a      	ldr	r2, [r3, #8]
 8003748:	492c      	ldr	r1, [pc, #176]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	4313      	orrs	r3, r2
 800374e:	608b      	str	r3, [r1, #8]
 8003750:	e006      	b.n	8003760 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003752:	4b2a      	ldr	r3, [pc, #168]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 8003754:	689a      	ldr	r2, [r3, #8]
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	43db      	mvns	r3, r3
 800375a:	4928      	ldr	r1, [pc, #160]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 800375c:	4013      	ands	r3, r2
 800375e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d006      	beq.n	800377a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800376c:	4b23      	ldr	r3, [pc, #140]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 800376e:	68da      	ldr	r2, [r3, #12]
 8003770:	4922      	ldr	r1, [pc, #136]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	4313      	orrs	r3, r2
 8003776:	60cb      	str	r3, [r1, #12]
 8003778:	e006      	b.n	8003788 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800377a:	4b20      	ldr	r3, [pc, #128]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	43db      	mvns	r3, r3
 8003782:	491e      	ldr	r1, [pc, #120]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 8003784:	4013      	ands	r3, r2
 8003786:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d006      	beq.n	80037a2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003794:	4b19      	ldr	r3, [pc, #100]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 8003796:	685a      	ldr	r2, [r3, #4]
 8003798:	4918      	ldr	r1, [pc, #96]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	4313      	orrs	r3, r2
 800379e:	604b      	str	r3, [r1, #4]
 80037a0:	e006      	b.n	80037b0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80037a2:	4b16      	ldr	r3, [pc, #88]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 80037a4:	685a      	ldr	r2, [r3, #4]
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	43db      	mvns	r3, r3
 80037aa:	4914      	ldr	r1, [pc, #80]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 80037ac:	4013      	ands	r3, r2
 80037ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d021      	beq.n	8003800 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80037bc:	4b0f      	ldr	r3, [pc, #60]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	490e      	ldr	r1, [pc, #56]	; (80037fc <HAL_GPIO_Init+0x2d0>)
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	600b      	str	r3, [r1, #0]
 80037c8:	e021      	b.n	800380e <HAL_GPIO_Init+0x2e2>
 80037ca:	bf00      	nop
 80037cc:	10320000 	.word	0x10320000
 80037d0:	10310000 	.word	0x10310000
 80037d4:	10220000 	.word	0x10220000
 80037d8:	10210000 	.word	0x10210000
 80037dc:	10120000 	.word	0x10120000
 80037e0:	10110000 	.word	0x10110000
 80037e4:	40021000 	.word	0x40021000
 80037e8:	40010000 	.word	0x40010000
 80037ec:	40010800 	.word	0x40010800
 80037f0:	40010c00 	.word	0x40010c00
 80037f4:	40011000 	.word	0x40011000
 80037f8:	40011400 	.word	0x40011400
 80037fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003800:	4b0b      	ldr	r3, [pc, #44]	; (8003830 <HAL_GPIO_Init+0x304>)
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	43db      	mvns	r3, r3
 8003808:	4909      	ldr	r1, [pc, #36]	; (8003830 <HAL_GPIO_Init+0x304>)
 800380a:	4013      	ands	r3, r2
 800380c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800380e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003810:	3301      	adds	r3, #1
 8003812:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381a:	fa22 f303 	lsr.w	r3, r2, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	f47f ae8e 	bne.w	8003540 <HAL_GPIO_Init+0x14>
  }
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	372c      	adds	r7, #44	; 0x2c
 800382a:	46bd      	mov	sp, r7
 800382c:	bc80      	pop	{r7}
 800382e:	4770      	bx	lr
 8003830:	40010400 	.word	0x40010400

08003834 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	460b      	mov	r3, r1
 800383e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	887b      	ldrh	r3, [r7, #2]
 8003846:	4013      	ands	r3, r2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d002      	beq.n	8003852 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800384c:	2301      	movs	r3, #1
 800384e:	73fb      	strb	r3, [r7, #15]
 8003850:	e001      	b.n	8003856 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003852:	2300      	movs	r3, #0
 8003854:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003856:	7bfb      	ldrb	r3, [r7, #15]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3714      	adds	r7, #20
 800385c:	46bd      	mov	sp, r7
 800385e:	bc80      	pop	{r7}
 8003860:	4770      	bx	lr

08003862 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003862:	b480      	push	{r7}
 8003864:	b083      	sub	sp, #12
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
 800386a:	460b      	mov	r3, r1
 800386c:	807b      	strh	r3, [r7, #2]
 800386e:	4613      	mov	r3, r2
 8003870:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003872:	787b      	ldrb	r3, [r7, #1]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d003      	beq.n	8003880 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003878:	887a      	ldrh	r2, [r7, #2]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800387e:	e003      	b.n	8003888 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003880:	887b      	ldrh	r3, [r7, #2]
 8003882:	041a      	lsls	r2, r3, #16
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	611a      	str	r2, [r3, #16]
}
 8003888:	bf00      	nop
 800388a:	370c      	adds	r7, #12
 800388c:	46bd      	mov	sp, r7
 800388e:	bc80      	pop	{r7}
 8003890:	4770      	bx	lr

08003892 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003892:	b480      	push	{r7}
 8003894:	b085      	sub	sp, #20
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
 800389a:	460b      	mov	r3, r1
 800389c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038a4:	887a      	ldrh	r2, [r7, #2]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	4013      	ands	r3, r2
 80038aa:	041a      	lsls	r2, r3, #16
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	43d9      	mvns	r1, r3
 80038b0:	887b      	ldrh	r3, [r7, #2]
 80038b2:	400b      	ands	r3, r1
 80038b4:	431a      	orrs	r2, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	611a      	str	r2, [r3, #16]
}
 80038ba:	bf00      	nop
 80038bc:	3714      	adds	r7, #20
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr

080038c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4603      	mov	r3, r0
 80038cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80038ce:	4b08      	ldr	r3, [pc, #32]	; (80038f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038d0:	695a      	ldr	r2, [r3, #20]
 80038d2:	88fb      	ldrh	r3, [r7, #6]
 80038d4:	4013      	ands	r3, r2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d006      	beq.n	80038e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038da:	4a05      	ldr	r2, [pc, #20]	; (80038f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038dc:	88fb      	ldrh	r3, [r7, #6]
 80038de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038e0:	88fb      	ldrh	r3, [r7, #6]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fe fad8 	bl	8001e98 <HAL_GPIO_EXTI_Callback>
  }
}
 80038e8:	bf00      	nop
 80038ea:	3708      	adds	r7, #8
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40010400 	.word	0x40010400

080038f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e12b      	b.n	8003b5e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	d106      	bne.n	8003920 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7ff fa02 	bl	8002d24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2224      	movs	r2, #36	; 0x24
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0201 	bic.w	r2, r2, #1
 8003936:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003946:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003956:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003958:	f001 f840 	bl	80049dc <HAL_RCC_GetPCLK1Freq>
 800395c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	4a81      	ldr	r2, [pc, #516]	; (8003b68 <HAL_I2C_Init+0x274>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d807      	bhi.n	8003978 <HAL_I2C_Init+0x84>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	4a80      	ldr	r2, [pc, #512]	; (8003b6c <HAL_I2C_Init+0x278>)
 800396c:	4293      	cmp	r3, r2
 800396e:	bf94      	ite	ls
 8003970:	2301      	movls	r3, #1
 8003972:	2300      	movhi	r3, #0
 8003974:	b2db      	uxtb	r3, r3
 8003976:	e006      	b.n	8003986 <HAL_I2C_Init+0x92>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	4a7d      	ldr	r2, [pc, #500]	; (8003b70 <HAL_I2C_Init+0x27c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	bf94      	ite	ls
 8003980:	2301      	movls	r3, #1
 8003982:	2300      	movhi	r3, #0
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d001      	beq.n	800398e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e0e7      	b.n	8003b5e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	4a78      	ldr	r2, [pc, #480]	; (8003b74 <HAL_I2C_Init+0x280>)
 8003992:	fba2 2303 	umull	r2, r3, r2, r3
 8003996:	0c9b      	lsrs	r3, r3, #18
 8003998:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68ba      	ldr	r2, [r7, #8]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	6a1b      	ldr	r3, [r3, #32]
 80039b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	4a6a      	ldr	r2, [pc, #424]	; (8003b68 <HAL_I2C_Init+0x274>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d802      	bhi.n	80039c8 <HAL_I2C_Init+0xd4>
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	3301      	adds	r3, #1
 80039c6:	e009      	b.n	80039dc <HAL_I2C_Init+0xe8>
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80039ce:	fb02 f303 	mul.w	r3, r2, r3
 80039d2:	4a69      	ldr	r2, [pc, #420]	; (8003b78 <HAL_I2C_Init+0x284>)
 80039d4:	fba2 2303 	umull	r2, r3, r2, r3
 80039d8:	099b      	lsrs	r3, r3, #6
 80039da:	3301      	adds	r3, #1
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6812      	ldr	r2, [r2, #0]
 80039e0:	430b      	orrs	r3, r1
 80039e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80039ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	495c      	ldr	r1, [pc, #368]	; (8003b68 <HAL_I2C_Init+0x274>)
 80039f8:	428b      	cmp	r3, r1
 80039fa:	d819      	bhi.n	8003a30 <HAL_I2C_Init+0x13c>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	1e59      	subs	r1, r3, #1
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a0a:	1c59      	adds	r1, r3, #1
 8003a0c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003a10:	400b      	ands	r3, r1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00a      	beq.n	8003a2c <HAL_I2C_Init+0x138>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	1e59      	subs	r1, r3, #1
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a24:	3301      	adds	r3, #1
 8003a26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a2a:	e051      	b.n	8003ad0 <HAL_I2C_Init+0x1dc>
 8003a2c:	2304      	movs	r3, #4
 8003a2e:	e04f      	b.n	8003ad0 <HAL_I2C_Init+0x1dc>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d111      	bne.n	8003a5c <HAL_I2C_Init+0x168>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	1e58      	subs	r0, r3, #1
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6859      	ldr	r1, [r3, #4]
 8003a40:	460b      	mov	r3, r1
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	440b      	add	r3, r1
 8003a46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	bf0c      	ite	eq
 8003a54:	2301      	moveq	r3, #1
 8003a56:	2300      	movne	r3, #0
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	e012      	b.n	8003a82 <HAL_I2C_Init+0x18e>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	1e58      	subs	r0, r3, #1
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6859      	ldr	r1, [r3, #4]
 8003a64:	460b      	mov	r3, r1
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	440b      	add	r3, r1
 8003a6a:	0099      	lsls	r1, r3, #2
 8003a6c:	440b      	add	r3, r1
 8003a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a72:	3301      	adds	r3, #1
 8003a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	bf0c      	ite	eq
 8003a7c:	2301      	moveq	r3, #1
 8003a7e:	2300      	movne	r3, #0
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d001      	beq.n	8003a8a <HAL_I2C_Init+0x196>
 8003a86:	2301      	movs	r3, #1
 8003a88:	e022      	b.n	8003ad0 <HAL_I2C_Init+0x1dc>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10e      	bne.n	8003ab0 <HAL_I2C_Init+0x1bc>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	1e58      	subs	r0, r3, #1
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6859      	ldr	r1, [r3, #4]
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	440b      	add	r3, r1
 8003aa0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003aae:	e00f      	b.n	8003ad0 <HAL_I2C_Init+0x1dc>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	1e58      	subs	r0, r3, #1
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6859      	ldr	r1, [r3, #4]
 8003ab8:	460b      	mov	r3, r1
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	440b      	add	r3, r1
 8003abe:	0099      	lsls	r1, r3, #2
 8003ac0:	440b      	add	r3, r1
 8003ac2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003acc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ad0:	6879      	ldr	r1, [r7, #4]
 8003ad2:	6809      	ldr	r1, [r1, #0]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69da      	ldr	r2, [r3, #28]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003afe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	6911      	ldr	r1, [r2, #16]
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	68d2      	ldr	r2, [r2, #12]
 8003b0a:	4311      	orrs	r1, r2
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	6812      	ldr	r2, [r2, #0]
 8003b10:	430b      	orrs	r3, r1
 8003b12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	695a      	ldr	r2, [r3, #20]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	431a      	orrs	r2, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f042 0201 	orr.w	r2, r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	000186a0 	.word	0x000186a0
 8003b6c:	001e847f 	.word	0x001e847f
 8003b70:	003d08ff 	.word	0x003d08ff
 8003b74:	431bde83 	.word	0x431bde83
 8003b78:	10624dd3 	.word	0x10624dd3

08003b7c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b088      	sub	sp, #32
 8003b80:	af02      	add	r7, sp, #8
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	607a      	str	r2, [r7, #4]
 8003b86:	461a      	mov	r2, r3
 8003b88:	460b      	mov	r3, r1
 8003b8a:	817b      	strh	r3, [r7, #10]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b90:	f7ff fb90 	bl	80032b4 <HAL_GetTick>
 8003b94:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b20      	cmp	r3, #32
 8003ba0:	f040 80e0 	bne.w	8003d64 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	2319      	movs	r3, #25
 8003baa:	2201      	movs	r2, #1
 8003bac:	4970      	ldr	r1, [pc, #448]	; (8003d70 <HAL_I2C_Master_Transmit+0x1f4>)
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f000 f964 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003bba:	2302      	movs	r3, #2
 8003bbc:	e0d3      	b.n	8003d66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d101      	bne.n	8003bcc <HAL_I2C_Master_Transmit+0x50>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	e0cc      	b.n	8003d66 <HAL_I2C_Master_Transmit+0x1ea>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d007      	beq.n	8003bf2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f042 0201 	orr.w	r2, r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c00:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2221      	movs	r2, #33	; 0x21
 8003c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2210      	movs	r2, #16
 8003c0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	893a      	ldrh	r2, [r7, #8]
 8003c22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c28:	b29a      	uxth	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	4a50      	ldr	r2, [pc, #320]	; (8003d74 <HAL_I2C_Master_Transmit+0x1f8>)
 8003c32:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003c34:	8979      	ldrh	r1, [r7, #10]
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	6a3a      	ldr	r2, [r7, #32]
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f000 f89c 	bl	8003d78 <I2C_MasterRequestWrite>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e08d      	b.n	8003d66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	613b      	str	r3, [r7, #16]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	695b      	ldr	r3, [r3, #20]
 8003c54:	613b      	str	r3, [r7, #16]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	613b      	str	r3, [r7, #16]
 8003c5e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003c60:	e066      	b.n	8003d30 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	6a39      	ldr	r1, [r7, #32]
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 fa22 	bl	80040b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00d      	beq.n	8003c8e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d107      	bne.n	8003c8a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c88:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e06b      	b.n	8003d66 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c92:	781a      	ldrb	r2, [r3, #0]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	1c5a      	adds	r2, r3, #1
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	3b01      	subs	r3, #1
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	2b04      	cmp	r3, #4
 8003cca:	d11b      	bne.n	8003d04 <HAL_I2C_Master_Transmit+0x188>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d017      	beq.n	8003d04 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	781a      	ldrb	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d04:	697a      	ldr	r2, [r7, #20]
 8003d06:	6a39      	ldr	r1, [r7, #32]
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 fa19 	bl	8004140 <I2C_WaitOnBTFFlagUntilTimeout>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00d      	beq.n	8003d30 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d18:	2b04      	cmp	r3, #4
 8003d1a:	d107      	bne.n	8003d2c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d2a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e01a      	b.n	8003d66 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d194      	bne.n	8003c62 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003d60:	2300      	movs	r3, #0
 8003d62:	e000      	b.n	8003d66 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003d64:	2302      	movs	r3, #2
  }
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	00100002 	.word	0x00100002
 8003d74:	ffff0000 	.word	0xffff0000

08003d78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b088      	sub	sp, #32
 8003d7c:	af02      	add	r7, sp, #8
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	607a      	str	r2, [r7, #4]
 8003d82:	603b      	str	r3, [r7, #0]
 8003d84:	460b      	mov	r3, r1
 8003d86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d006      	beq.n	8003da2 <I2C_MasterRequestWrite+0x2a>
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d003      	beq.n	8003da2 <I2C_MasterRequestWrite+0x2a>
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003da0:	d108      	bne.n	8003db4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003db0:	601a      	str	r2, [r3, #0]
 8003db2:	e00b      	b.n	8003dcc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db8:	2b12      	cmp	r3, #18
 8003dba:	d107      	bne.n	8003dcc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003dca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	9300      	str	r3, [sp, #0]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 f84f 	bl	8003e7c <I2C_WaitOnFlagUntilTimeout>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00d      	beq.n	8003e00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003df2:	d103      	bne.n	8003dfc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dfa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e035      	b.n	8003e6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e08:	d108      	bne.n	8003e1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e0a:	897b      	ldrh	r3, [r7, #10]
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	461a      	mov	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e18:	611a      	str	r2, [r3, #16]
 8003e1a:	e01b      	b.n	8003e54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e1c:	897b      	ldrh	r3, [r7, #10]
 8003e1e:	11db      	asrs	r3, r3, #7
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	f003 0306 	and.w	r3, r3, #6
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	f063 030f 	orn	r3, r3, #15
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	490e      	ldr	r1, [pc, #56]	; (8003e74 <I2C_MasterRequestWrite+0xfc>)
 8003e3a:	68f8      	ldr	r0, [r7, #12]
 8003e3c:	f000 f898 	bl	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d001      	beq.n	8003e4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e010      	b.n	8003e6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e4a:	897b      	ldrh	r3, [r7, #10]
 8003e4c:	b2da      	uxtb	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	4907      	ldr	r1, [pc, #28]	; (8003e78 <I2C_MasterRequestWrite+0x100>)
 8003e5a:	68f8      	ldr	r0, [r7, #12]
 8003e5c:	f000 f888 	bl	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d001      	beq.n	8003e6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e000      	b.n	8003e6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3718      	adds	r7, #24
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	00010008 	.word	0x00010008
 8003e78:	00010002 	.word	0x00010002

08003e7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	603b      	str	r3, [r7, #0]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e8c:	e048      	b.n	8003f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e94:	d044      	beq.n	8003f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e96:	f7ff fa0d 	bl	80032b4 <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d302      	bcc.n	8003eac <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d139      	bne.n	8003f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	0c1b      	lsrs	r3, r3, #16
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d10d      	bne.n	8003ed2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	43da      	mvns	r2, r3
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	bf0c      	ite	eq
 8003ec8:	2301      	moveq	r3, #1
 8003eca:	2300      	movne	r3, #0
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	461a      	mov	r2, r3
 8003ed0:	e00c      	b.n	8003eec <I2C_WaitOnFlagUntilTimeout+0x70>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	43da      	mvns	r2, r3
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	4013      	ands	r3, r2
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	bf0c      	ite	eq
 8003ee4:	2301      	moveq	r3, #1
 8003ee6:	2300      	movne	r3, #0
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	461a      	mov	r2, r3
 8003eec:	79fb      	ldrb	r3, [r7, #7]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d116      	bne.n	8003f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	f043 0220 	orr.w	r2, r3, #32
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e023      	b.n	8003f68 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	0c1b      	lsrs	r3, r3, #16
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d10d      	bne.n	8003f46 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	43da      	mvns	r2, r3
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	4013      	ands	r3, r2
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	bf0c      	ite	eq
 8003f3c:	2301      	moveq	r3, #1
 8003f3e:	2300      	movne	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	461a      	mov	r2, r3
 8003f44:	e00c      	b.n	8003f60 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	43da      	mvns	r2, r3
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	4013      	ands	r3, r2
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	bf0c      	ite	eq
 8003f58:	2301      	moveq	r3, #1
 8003f5a:	2300      	movne	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	461a      	mov	r2, r3
 8003f60:	79fb      	ldrb	r3, [r7, #7]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d093      	beq.n	8003e8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
 8003f7c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f7e:	e071      	b.n	8004064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f8e:	d123      	bne.n	8003fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f9e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fa8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc4:	f043 0204 	orr.w	r2, r3, #4
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e067      	b.n	80040a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fde:	d041      	beq.n	8004064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe0:	f7ff f968 	bl	80032b4 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d302      	bcc.n	8003ff6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d136      	bne.n	8004064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	0c1b      	lsrs	r3, r3, #16
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d10c      	bne.n	800401a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	43da      	mvns	r2, r3
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	4013      	ands	r3, r2
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	bf14      	ite	ne
 8004012:	2301      	movne	r3, #1
 8004014:	2300      	moveq	r3, #0
 8004016:	b2db      	uxtb	r3, r3
 8004018:	e00b      	b.n	8004032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	43da      	mvns	r2, r3
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	4013      	ands	r3, r2
 8004026:	b29b      	uxth	r3, r3
 8004028:	2b00      	cmp	r3, #0
 800402a:	bf14      	ite	ne
 800402c:	2301      	movne	r3, #1
 800402e:	2300      	moveq	r3, #0
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d016      	beq.n	8004064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004050:	f043 0220 	orr.w	r2, r3, #32
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e021      	b.n	80040a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	0c1b      	lsrs	r3, r3, #16
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b01      	cmp	r3, #1
 800406c:	d10c      	bne.n	8004088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	43da      	mvns	r2, r3
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	4013      	ands	r3, r2
 800407a:	b29b      	uxth	r3, r3
 800407c:	2b00      	cmp	r3, #0
 800407e:	bf14      	ite	ne
 8004080:	2301      	movne	r3, #1
 8004082:	2300      	moveq	r3, #0
 8004084:	b2db      	uxtb	r3, r3
 8004086:	e00b      	b.n	80040a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	43da      	mvns	r2, r3
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	4013      	ands	r3, r2
 8004094:	b29b      	uxth	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	bf14      	ite	ne
 800409a:	2301      	movne	r3, #1
 800409c:	2300      	moveq	r3, #0
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f47f af6d 	bne.w	8003f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3710      	adds	r7, #16
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040bc:	e034      	b.n	8004128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 f886 	bl	80041d0 <I2C_IsAcknowledgeFailed>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d001      	beq.n	80040ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e034      	b.n	8004138 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d4:	d028      	beq.n	8004128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040d6:	f7ff f8ed 	bl	80032b4 <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	1ad3      	subs	r3, r2, r3
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d302      	bcc.n	80040ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d11d      	bne.n	8004128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040f6:	2b80      	cmp	r3, #128	; 0x80
 80040f8:	d016      	beq.n	8004128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004114:	f043 0220 	orr.w	r2, r3, #32
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e007      	b.n	8004138 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004132:	2b80      	cmp	r3, #128	; 0x80
 8004134:	d1c3      	bne.n	80040be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800414c:	e034      	b.n	80041b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 f83e 	bl	80041d0 <I2C_IsAcknowledgeFailed>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e034      	b.n	80041c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004164:	d028      	beq.n	80041b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004166:	f7ff f8a5 	bl	80032b4 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	429a      	cmp	r2, r3
 8004174:	d302      	bcc.n	800417c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d11d      	bne.n	80041b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	f003 0304 	and.w	r3, r3, #4
 8004186:	2b04      	cmp	r3, #4
 8004188:	d016      	beq.n	80041b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a4:	f043 0220 	orr.w	r2, r3, #32
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e007      	b.n	80041c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	f003 0304 	and.w	r3, r3, #4
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d1c3      	bne.n	800414e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041e6:	d11b      	bne.n	8004220 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80041f0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2220      	movs	r2, #32
 80041fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420c:	f043 0204 	orr.w	r2, r3, #4
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e000      	b.n	8004222 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr

0800422c <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8004230:	4b04      	ldr	r3, [pc, #16]	; (8004244 <HAL_PWR_EnableSleepOnExit+0x18>)
 8004232:	691b      	ldr	r3, [r3, #16]
 8004234:	4a03      	ldr	r2, [pc, #12]	; (8004244 <HAL_PWR_EnableSleepOnExit+0x18>)
 8004236:	f043 0302 	orr.w	r3, r3, #2
 800423a:	6113      	str	r3, [r2, #16]
}
 800423c:	bf00      	nop
 800423e:	46bd      	mov	sp, r7
 8004240:	bc80      	pop	{r7}
 8004242:	4770      	bx	lr
 8004244:	e000ed00 	.word	0xe000ed00

08004248 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e272      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 8087 	beq.w	8004376 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004268:	4b92      	ldr	r3, [pc, #584]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f003 030c 	and.w	r3, r3, #12
 8004270:	2b04      	cmp	r3, #4
 8004272:	d00c      	beq.n	800428e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004274:	4b8f      	ldr	r3, [pc, #572]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f003 030c 	and.w	r3, r3, #12
 800427c:	2b08      	cmp	r3, #8
 800427e:	d112      	bne.n	80042a6 <HAL_RCC_OscConfig+0x5e>
 8004280:	4b8c      	ldr	r3, [pc, #560]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800428c:	d10b      	bne.n	80042a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800428e:	4b89      	ldr	r3, [pc, #548]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d06c      	beq.n	8004374 <HAL_RCC_OscConfig+0x12c>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d168      	bne.n	8004374 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e24c      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ae:	d106      	bne.n	80042be <HAL_RCC_OscConfig+0x76>
 80042b0:	4b80      	ldr	r3, [pc, #512]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a7f      	ldr	r2, [pc, #508]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80042b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ba:	6013      	str	r3, [r2, #0]
 80042bc:	e02e      	b.n	800431c <HAL_RCC_OscConfig+0xd4>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10c      	bne.n	80042e0 <HAL_RCC_OscConfig+0x98>
 80042c6:	4b7b      	ldr	r3, [pc, #492]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a7a      	ldr	r2, [pc, #488]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80042cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042d0:	6013      	str	r3, [r2, #0]
 80042d2:	4b78      	ldr	r3, [pc, #480]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a77      	ldr	r2, [pc, #476]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80042d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042dc:	6013      	str	r3, [r2, #0]
 80042de:	e01d      	b.n	800431c <HAL_RCC_OscConfig+0xd4>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042e8:	d10c      	bne.n	8004304 <HAL_RCC_OscConfig+0xbc>
 80042ea:	4b72      	ldr	r3, [pc, #456]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a71      	ldr	r2, [pc, #452]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80042f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042f4:	6013      	str	r3, [r2, #0]
 80042f6:	4b6f      	ldr	r3, [pc, #444]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a6e      	ldr	r2, [pc, #440]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80042fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004300:	6013      	str	r3, [r2, #0]
 8004302:	e00b      	b.n	800431c <HAL_RCC_OscConfig+0xd4>
 8004304:	4b6b      	ldr	r3, [pc, #428]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a6a      	ldr	r2, [pc, #424]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 800430a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800430e:	6013      	str	r3, [r2, #0]
 8004310:	4b68      	ldr	r3, [pc, #416]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a67      	ldr	r2, [pc, #412]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004316:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800431a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d013      	beq.n	800434c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004324:	f7fe ffc6 	bl	80032b4 <HAL_GetTick>
 8004328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800432c:	f7fe ffc2 	bl	80032b4 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b64      	cmp	r3, #100	; 0x64
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e200      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433e:	4b5d      	ldr	r3, [pc, #372]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d0f0      	beq.n	800432c <HAL_RCC_OscConfig+0xe4>
 800434a:	e014      	b.n	8004376 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800434c:	f7fe ffb2 	bl	80032b4 <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004354:	f7fe ffae 	bl	80032b4 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b64      	cmp	r3, #100	; 0x64
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e1ec      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004366:	4b53      	ldr	r3, [pc, #332]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1f0      	bne.n	8004354 <HAL_RCC_OscConfig+0x10c>
 8004372:	e000      	b.n	8004376 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d063      	beq.n	800444a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004382:	4b4c      	ldr	r3, [pc, #304]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f003 030c 	and.w	r3, r3, #12
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00b      	beq.n	80043a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800438e:	4b49      	ldr	r3, [pc, #292]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f003 030c 	and.w	r3, r3, #12
 8004396:	2b08      	cmp	r3, #8
 8004398:	d11c      	bne.n	80043d4 <HAL_RCC_OscConfig+0x18c>
 800439a:	4b46      	ldr	r3, [pc, #280]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d116      	bne.n	80043d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043a6:	4b43      	ldr	r3, [pc, #268]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d005      	beq.n	80043be <HAL_RCC_OscConfig+0x176>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d001      	beq.n	80043be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e1c0      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043be:	4b3d      	ldr	r3, [pc, #244]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	00db      	lsls	r3, r3, #3
 80043cc:	4939      	ldr	r1, [pc, #228]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043d2:	e03a      	b.n	800444a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d020      	beq.n	800441e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043dc:	4b36      	ldr	r3, [pc, #216]	; (80044b8 <HAL_RCC_OscConfig+0x270>)
 80043de:	2201      	movs	r2, #1
 80043e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e2:	f7fe ff67 	bl	80032b4 <HAL_GetTick>
 80043e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043e8:	e008      	b.n	80043fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043ea:	f7fe ff63 	bl	80032b4 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d901      	bls.n	80043fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e1a1      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043fc:	4b2d      	ldr	r3, [pc, #180]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d0f0      	beq.n	80043ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004408:	4b2a      	ldr	r3, [pc, #168]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	695b      	ldr	r3, [r3, #20]
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	4927      	ldr	r1, [pc, #156]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004418:	4313      	orrs	r3, r2
 800441a:	600b      	str	r3, [r1, #0]
 800441c:	e015      	b.n	800444a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800441e:	4b26      	ldr	r3, [pc, #152]	; (80044b8 <HAL_RCC_OscConfig+0x270>)
 8004420:	2200      	movs	r2, #0
 8004422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004424:	f7fe ff46 	bl	80032b4 <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800442a:	e008      	b.n	800443e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800442c:	f7fe ff42 	bl	80032b4 <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e180      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800443e:	4b1d      	ldr	r3, [pc, #116]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1f0      	bne.n	800442c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0308 	and.w	r3, r3, #8
 8004452:	2b00      	cmp	r3, #0
 8004454:	d03a      	beq.n	80044cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d019      	beq.n	8004492 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800445e:	4b17      	ldr	r3, [pc, #92]	; (80044bc <HAL_RCC_OscConfig+0x274>)
 8004460:	2201      	movs	r2, #1
 8004462:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004464:	f7fe ff26 	bl	80032b4 <HAL_GetTick>
 8004468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800446a:	e008      	b.n	800447e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800446c:	f7fe ff22 	bl	80032b4 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d901      	bls.n	800447e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e160      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447e:	4b0d      	ldr	r3, [pc, #52]	; (80044b4 <HAL_RCC_OscConfig+0x26c>)
 8004480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d0f0      	beq.n	800446c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800448a:	2001      	movs	r0, #1
 800448c:	f000 face 	bl	8004a2c <RCC_Delay>
 8004490:	e01c      	b.n	80044cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004492:	4b0a      	ldr	r3, [pc, #40]	; (80044bc <HAL_RCC_OscConfig+0x274>)
 8004494:	2200      	movs	r2, #0
 8004496:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004498:	f7fe ff0c 	bl	80032b4 <HAL_GetTick>
 800449c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800449e:	e00f      	b.n	80044c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044a0:	f7fe ff08 	bl	80032b4 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d908      	bls.n	80044c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e146      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
 80044b2:	bf00      	nop
 80044b4:	40021000 	.word	0x40021000
 80044b8:	42420000 	.word	0x42420000
 80044bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c0:	4b92      	ldr	r3, [pc, #584]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80044c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1e9      	bne.n	80044a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 80a6 	beq.w	8004626 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044da:	2300      	movs	r3, #0
 80044dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044de:	4b8b      	ldr	r3, [pc, #556]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80044e0:	69db      	ldr	r3, [r3, #28]
 80044e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10d      	bne.n	8004506 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ea:	4b88      	ldr	r3, [pc, #544]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80044ec:	69db      	ldr	r3, [r3, #28]
 80044ee:	4a87      	ldr	r2, [pc, #540]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80044f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044f4:	61d3      	str	r3, [r2, #28]
 80044f6:	4b85      	ldr	r3, [pc, #532]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044fe:	60bb      	str	r3, [r7, #8]
 8004500:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004502:	2301      	movs	r3, #1
 8004504:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004506:	4b82      	ldr	r3, [pc, #520]	; (8004710 <HAL_RCC_OscConfig+0x4c8>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800450e:	2b00      	cmp	r3, #0
 8004510:	d118      	bne.n	8004544 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004512:	4b7f      	ldr	r3, [pc, #508]	; (8004710 <HAL_RCC_OscConfig+0x4c8>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a7e      	ldr	r2, [pc, #504]	; (8004710 <HAL_RCC_OscConfig+0x4c8>)
 8004518:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800451c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800451e:	f7fe fec9 	bl	80032b4 <HAL_GetTick>
 8004522:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004524:	e008      	b.n	8004538 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004526:	f7fe fec5 	bl	80032b4 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b64      	cmp	r3, #100	; 0x64
 8004532:	d901      	bls.n	8004538 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e103      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004538:	4b75      	ldr	r3, [pc, #468]	; (8004710 <HAL_RCC_OscConfig+0x4c8>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004540:	2b00      	cmp	r3, #0
 8004542:	d0f0      	beq.n	8004526 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d106      	bne.n	800455a <HAL_RCC_OscConfig+0x312>
 800454c:	4b6f      	ldr	r3, [pc, #444]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	4a6e      	ldr	r2, [pc, #440]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004552:	f043 0301 	orr.w	r3, r3, #1
 8004556:	6213      	str	r3, [r2, #32]
 8004558:	e02d      	b.n	80045b6 <HAL_RCC_OscConfig+0x36e>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10c      	bne.n	800457c <HAL_RCC_OscConfig+0x334>
 8004562:	4b6a      	ldr	r3, [pc, #424]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	4a69      	ldr	r2, [pc, #420]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004568:	f023 0301 	bic.w	r3, r3, #1
 800456c:	6213      	str	r3, [r2, #32]
 800456e:	4b67      	ldr	r3, [pc, #412]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004570:	6a1b      	ldr	r3, [r3, #32]
 8004572:	4a66      	ldr	r2, [pc, #408]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004574:	f023 0304 	bic.w	r3, r3, #4
 8004578:	6213      	str	r3, [r2, #32]
 800457a:	e01c      	b.n	80045b6 <HAL_RCC_OscConfig+0x36e>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	2b05      	cmp	r3, #5
 8004582:	d10c      	bne.n	800459e <HAL_RCC_OscConfig+0x356>
 8004584:	4b61      	ldr	r3, [pc, #388]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004586:	6a1b      	ldr	r3, [r3, #32]
 8004588:	4a60      	ldr	r2, [pc, #384]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 800458a:	f043 0304 	orr.w	r3, r3, #4
 800458e:	6213      	str	r3, [r2, #32]
 8004590:	4b5e      	ldr	r3, [pc, #376]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004592:	6a1b      	ldr	r3, [r3, #32]
 8004594:	4a5d      	ldr	r2, [pc, #372]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004596:	f043 0301 	orr.w	r3, r3, #1
 800459a:	6213      	str	r3, [r2, #32]
 800459c:	e00b      	b.n	80045b6 <HAL_RCC_OscConfig+0x36e>
 800459e:	4b5b      	ldr	r3, [pc, #364]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	4a5a      	ldr	r2, [pc, #360]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80045a4:	f023 0301 	bic.w	r3, r3, #1
 80045a8:	6213      	str	r3, [r2, #32]
 80045aa:	4b58      	ldr	r3, [pc, #352]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	4a57      	ldr	r2, [pc, #348]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80045b0:	f023 0304 	bic.w	r3, r3, #4
 80045b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d015      	beq.n	80045ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045be:	f7fe fe79 	bl	80032b4 <HAL_GetTick>
 80045c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c4:	e00a      	b.n	80045dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045c6:	f7fe fe75 	bl	80032b4 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e0b1      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045dc:	4b4b      	ldr	r3, [pc, #300]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d0ee      	beq.n	80045c6 <HAL_RCC_OscConfig+0x37e>
 80045e8:	e014      	b.n	8004614 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045ea:	f7fe fe63 	bl	80032b4 <HAL_GetTick>
 80045ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045f0:	e00a      	b.n	8004608 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045f2:	f7fe fe5f 	bl	80032b4 <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004600:	4293      	cmp	r3, r2
 8004602:	d901      	bls.n	8004608 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e09b      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004608:	4b40      	ldr	r3, [pc, #256]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 800460a:	6a1b      	ldr	r3, [r3, #32]
 800460c:	f003 0302 	and.w	r3, r3, #2
 8004610:	2b00      	cmp	r3, #0
 8004612:	d1ee      	bne.n	80045f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004614:	7dfb      	ldrb	r3, [r7, #23]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d105      	bne.n	8004626 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800461a:	4b3c      	ldr	r3, [pc, #240]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	4a3b      	ldr	r2, [pc, #236]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004624:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	2b00      	cmp	r3, #0
 800462c:	f000 8087 	beq.w	800473e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004630:	4b36      	ldr	r3, [pc, #216]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f003 030c 	and.w	r3, r3, #12
 8004638:	2b08      	cmp	r3, #8
 800463a:	d061      	beq.n	8004700 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	69db      	ldr	r3, [r3, #28]
 8004640:	2b02      	cmp	r3, #2
 8004642:	d146      	bne.n	80046d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004644:	4b33      	ldr	r3, [pc, #204]	; (8004714 <HAL_RCC_OscConfig+0x4cc>)
 8004646:	2200      	movs	r2, #0
 8004648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464a:	f7fe fe33 	bl	80032b4 <HAL_GetTick>
 800464e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004650:	e008      	b.n	8004664 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004652:	f7fe fe2f 	bl	80032b4 <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d901      	bls.n	8004664 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e06d      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004664:	4b29      	ldr	r3, [pc, #164]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d1f0      	bne.n	8004652 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004678:	d108      	bne.n	800468c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800467a:	4b24      	ldr	r3, [pc, #144]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	4921      	ldr	r1, [pc, #132]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 8004688:	4313      	orrs	r3, r2
 800468a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800468c:	4b1f      	ldr	r3, [pc, #124]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a19      	ldr	r1, [r3, #32]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469c:	430b      	orrs	r3, r1
 800469e:	491b      	ldr	r1, [pc, #108]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046a4:	4b1b      	ldr	r3, [pc, #108]	; (8004714 <HAL_RCC_OscConfig+0x4cc>)
 80046a6:	2201      	movs	r2, #1
 80046a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046aa:	f7fe fe03 	bl	80032b4 <HAL_GetTick>
 80046ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046b0:	e008      	b.n	80046c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046b2:	f7fe fdff 	bl	80032b4 <HAL_GetTick>
 80046b6:	4602      	mov	r2, r0
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d901      	bls.n	80046c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e03d      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046c4:	4b11      	ldr	r3, [pc, #68]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d0f0      	beq.n	80046b2 <HAL_RCC_OscConfig+0x46a>
 80046d0:	e035      	b.n	800473e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046d2:	4b10      	ldr	r3, [pc, #64]	; (8004714 <HAL_RCC_OscConfig+0x4cc>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d8:	f7fe fdec 	bl	80032b4 <HAL_GetTick>
 80046dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046de:	e008      	b.n	80046f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046e0:	f7fe fde8 	bl	80032b4 <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d901      	bls.n	80046f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	e026      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046f2:	4b06      	ldr	r3, [pc, #24]	; (800470c <HAL_RCC_OscConfig+0x4c4>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d1f0      	bne.n	80046e0 <HAL_RCC_OscConfig+0x498>
 80046fe:	e01e      	b.n	800473e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	69db      	ldr	r3, [r3, #28]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d107      	bne.n	8004718 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e019      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
 800470c:	40021000 	.word	0x40021000
 8004710:	40007000 	.word	0x40007000
 8004714:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004718:	4b0b      	ldr	r3, [pc, #44]	; (8004748 <HAL_RCC_OscConfig+0x500>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	429a      	cmp	r2, r3
 800472a:	d106      	bne.n	800473a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004736:	429a      	cmp	r2, r3
 8004738:	d001      	beq.n	800473e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e000      	b.n	8004740 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	3718      	adds	r7, #24
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	40021000 	.word	0x40021000

0800474c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d101      	bne.n	8004760 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e0d0      	b.n	8004902 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004760:	4b6a      	ldr	r3, [pc, #424]	; (800490c <HAL_RCC_ClockConfig+0x1c0>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0307 	and.w	r3, r3, #7
 8004768:	683a      	ldr	r2, [r7, #0]
 800476a:	429a      	cmp	r2, r3
 800476c:	d910      	bls.n	8004790 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800476e:	4b67      	ldr	r3, [pc, #412]	; (800490c <HAL_RCC_ClockConfig+0x1c0>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f023 0207 	bic.w	r2, r3, #7
 8004776:	4965      	ldr	r1, [pc, #404]	; (800490c <HAL_RCC_ClockConfig+0x1c0>)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	4313      	orrs	r3, r2
 800477c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800477e:	4b63      	ldr	r3, [pc, #396]	; (800490c <HAL_RCC_ClockConfig+0x1c0>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0307 	and.w	r3, r3, #7
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	429a      	cmp	r2, r3
 800478a:	d001      	beq.n	8004790 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e0b8      	b.n	8004902 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0302 	and.w	r3, r3, #2
 8004798:	2b00      	cmp	r3, #0
 800479a:	d020      	beq.n	80047de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0304 	and.w	r3, r3, #4
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d005      	beq.n	80047b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047a8:	4b59      	ldr	r3, [pc, #356]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	4a58      	ldr	r2, [pc, #352]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80047ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80047b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0308 	and.w	r3, r3, #8
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d005      	beq.n	80047cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047c0:	4b53      	ldr	r3, [pc, #332]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	4a52      	ldr	r2, [pc, #328]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80047c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80047ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047cc:	4b50      	ldr	r3, [pc, #320]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	494d      	ldr	r1, [pc, #308]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0301 	and.w	r3, r3, #1
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d040      	beq.n	800486c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d107      	bne.n	8004802 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047f2:	4b47      	ldr	r3, [pc, #284]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d115      	bne.n	800482a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e07f      	b.n	8004902 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2b02      	cmp	r3, #2
 8004808:	d107      	bne.n	800481a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800480a:	4b41      	ldr	r3, [pc, #260]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d109      	bne.n	800482a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e073      	b.n	8004902 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800481a:	4b3d      	ldr	r3, [pc, #244]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0302 	and.w	r3, r3, #2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d101      	bne.n	800482a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e06b      	b.n	8004902 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800482a:	4b39      	ldr	r3, [pc, #228]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f023 0203 	bic.w	r2, r3, #3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	4936      	ldr	r1, [pc, #216]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 8004838:	4313      	orrs	r3, r2
 800483a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800483c:	f7fe fd3a 	bl	80032b4 <HAL_GetTick>
 8004840:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004842:	e00a      	b.n	800485a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004844:	f7fe fd36 	bl	80032b4 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004852:	4293      	cmp	r3, r2
 8004854:	d901      	bls.n	800485a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e053      	b.n	8004902 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800485a:	4b2d      	ldr	r3, [pc, #180]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f003 020c 	and.w	r2, r3, #12
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	429a      	cmp	r2, r3
 800486a:	d1eb      	bne.n	8004844 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800486c:	4b27      	ldr	r3, [pc, #156]	; (800490c <HAL_RCC_ClockConfig+0x1c0>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0307 	and.w	r3, r3, #7
 8004874:	683a      	ldr	r2, [r7, #0]
 8004876:	429a      	cmp	r2, r3
 8004878:	d210      	bcs.n	800489c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800487a:	4b24      	ldr	r3, [pc, #144]	; (800490c <HAL_RCC_ClockConfig+0x1c0>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f023 0207 	bic.w	r2, r3, #7
 8004882:	4922      	ldr	r1, [pc, #136]	; (800490c <HAL_RCC_ClockConfig+0x1c0>)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	4313      	orrs	r3, r2
 8004888:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800488a:	4b20      	ldr	r3, [pc, #128]	; (800490c <HAL_RCC_ClockConfig+0x1c0>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0307 	and.w	r3, r3, #7
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	429a      	cmp	r2, r3
 8004896:	d001      	beq.n	800489c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e032      	b.n	8004902 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d008      	beq.n	80048ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048a8:	4b19      	ldr	r3, [pc, #100]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	4916      	ldr	r1, [pc, #88]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0308 	and.w	r3, r3, #8
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d009      	beq.n	80048da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048c6:	4b12      	ldr	r3, [pc, #72]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	00db      	lsls	r3, r3, #3
 80048d4:	490e      	ldr	r1, [pc, #56]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048da:	f000 f821 	bl	8004920 <HAL_RCC_GetSysClockFreq>
 80048de:	4602      	mov	r2, r0
 80048e0:	4b0b      	ldr	r3, [pc, #44]	; (8004910 <HAL_RCC_ClockConfig+0x1c4>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	091b      	lsrs	r3, r3, #4
 80048e6:	f003 030f 	and.w	r3, r3, #15
 80048ea:	490a      	ldr	r1, [pc, #40]	; (8004914 <HAL_RCC_ClockConfig+0x1c8>)
 80048ec:	5ccb      	ldrb	r3, [r1, r3]
 80048ee:	fa22 f303 	lsr.w	r3, r2, r3
 80048f2:	4a09      	ldr	r2, [pc, #36]	; (8004918 <HAL_RCC_ClockConfig+0x1cc>)
 80048f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80048f6:	4b09      	ldr	r3, [pc, #36]	; (800491c <HAL_RCC_ClockConfig+0x1d0>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7fe fc98 	bl	8003230 <HAL_InitTick>

  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	40022000 	.word	0x40022000
 8004910:	40021000 	.word	0x40021000
 8004914:	0800b1ec 	.word	0x0800b1ec
 8004918:	20000028 	.word	0x20000028
 800491c:	2000002c 	.word	0x2000002c

08004920 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004920:	b480      	push	{r7}
 8004922:	b087      	sub	sp, #28
 8004924:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	2300      	movs	r3, #0
 800492c:	60bb      	str	r3, [r7, #8]
 800492e:	2300      	movs	r3, #0
 8004930:	617b      	str	r3, [r7, #20]
 8004932:	2300      	movs	r3, #0
 8004934:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004936:	2300      	movs	r3, #0
 8004938:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800493a:	4b1e      	ldr	r3, [pc, #120]	; (80049b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f003 030c 	and.w	r3, r3, #12
 8004946:	2b04      	cmp	r3, #4
 8004948:	d002      	beq.n	8004950 <HAL_RCC_GetSysClockFreq+0x30>
 800494a:	2b08      	cmp	r3, #8
 800494c:	d003      	beq.n	8004956 <HAL_RCC_GetSysClockFreq+0x36>
 800494e:	e027      	b.n	80049a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004950:	4b19      	ldr	r3, [pc, #100]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004952:	613b      	str	r3, [r7, #16]
      break;
 8004954:	e027      	b.n	80049a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	0c9b      	lsrs	r3, r3, #18
 800495a:	f003 030f 	and.w	r3, r3, #15
 800495e:	4a17      	ldr	r2, [pc, #92]	; (80049bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004960:	5cd3      	ldrb	r3, [r2, r3]
 8004962:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d010      	beq.n	8004990 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800496e:	4b11      	ldr	r3, [pc, #68]	; (80049b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	0c5b      	lsrs	r3, r3, #17
 8004974:	f003 0301 	and.w	r3, r3, #1
 8004978:	4a11      	ldr	r2, [pc, #68]	; (80049c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800497a:	5cd3      	ldrb	r3, [r2, r3]
 800497c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a0d      	ldr	r2, [pc, #52]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004982:	fb03 f202 	mul.w	r2, r3, r2
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	fbb2 f3f3 	udiv	r3, r2, r3
 800498c:	617b      	str	r3, [r7, #20]
 800498e:	e004      	b.n	800499a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a0c      	ldr	r2, [pc, #48]	; (80049c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004994:	fb02 f303 	mul.w	r3, r2, r3
 8004998:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	613b      	str	r3, [r7, #16]
      break;
 800499e:	e002      	b.n	80049a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049a0:	4b05      	ldr	r3, [pc, #20]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80049a2:	613b      	str	r3, [r7, #16]
      break;
 80049a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049a6:	693b      	ldr	r3, [r7, #16]
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	371c      	adds	r7, #28
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bc80      	pop	{r7}
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	40021000 	.word	0x40021000
 80049b8:	007a1200 	.word	0x007a1200
 80049bc:	0800b204 	.word	0x0800b204
 80049c0:	0800b214 	.word	0x0800b214
 80049c4:	003d0900 	.word	0x003d0900

080049c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049cc:	4b02      	ldr	r3, [pc, #8]	; (80049d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80049ce:	681b      	ldr	r3, [r3, #0]
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bc80      	pop	{r7}
 80049d6:	4770      	bx	lr
 80049d8:	20000028 	.word	0x20000028

080049dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049e0:	f7ff fff2 	bl	80049c8 <HAL_RCC_GetHCLKFreq>
 80049e4:	4602      	mov	r2, r0
 80049e6:	4b05      	ldr	r3, [pc, #20]	; (80049fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	0a1b      	lsrs	r3, r3, #8
 80049ec:	f003 0307 	and.w	r3, r3, #7
 80049f0:	4903      	ldr	r1, [pc, #12]	; (8004a00 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049f2:	5ccb      	ldrb	r3, [r1, r3]
 80049f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	40021000 	.word	0x40021000
 8004a00:	0800b1fc 	.word	0x0800b1fc

08004a04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a08:	f7ff ffde 	bl	80049c8 <HAL_RCC_GetHCLKFreq>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	4b05      	ldr	r3, [pc, #20]	; (8004a24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	0adb      	lsrs	r3, r3, #11
 8004a14:	f003 0307 	and.w	r3, r3, #7
 8004a18:	4903      	ldr	r1, [pc, #12]	; (8004a28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a1a:	5ccb      	ldrb	r3, [r1, r3]
 8004a1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	40021000 	.word	0x40021000
 8004a28:	0800b1fc 	.word	0x0800b1fc

08004a2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b085      	sub	sp, #20
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a34:	4b0a      	ldr	r3, [pc, #40]	; (8004a60 <RCC_Delay+0x34>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a0a      	ldr	r2, [pc, #40]	; (8004a64 <RCC_Delay+0x38>)
 8004a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a3e:	0a5b      	lsrs	r3, r3, #9
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	fb02 f303 	mul.w	r3, r2, r3
 8004a46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a48:	bf00      	nop
  }
  while (Delay --);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	1e5a      	subs	r2, r3, #1
 8004a4e:	60fa      	str	r2, [r7, #12]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d1f9      	bne.n	8004a48 <RCC_Delay+0x1c>
}
 8004a54:	bf00      	nop
 8004a56:	bf00      	nop
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bc80      	pop	{r7}
 8004a5e:	4770      	bx	lr
 8004a60:	20000028 	.word	0x20000028
 8004a64:	10624dd3 	.word	0x10624dd3

08004a68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e076      	b.n	8004b68 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d108      	bne.n	8004a94 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a8a:	d009      	beq.n	8004aa0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	61da      	str	r2, [r3, #28]
 8004a92:	e005      	b.n	8004aa0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d106      	bne.n	8004ac0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7fe f970 	bl	8002da0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ad6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004ae8:	431a      	orrs	r2, r3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004af2:	431a      	orrs	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	431a      	orrs	r2, r3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	431a      	orrs	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	699b      	ldr	r3, [r3, #24]
 8004b0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b10:	431a      	orrs	r2, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	69db      	ldr	r3, [r3, #28]
 8004b16:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b1a:	431a      	orrs	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a1b      	ldr	r3, [r3, #32]
 8004b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b24:	ea42 0103 	orr.w	r1, r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b2c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	0c1a      	lsrs	r2, r3, #16
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f002 0204 	and.w	r2, r2, #4
 8004b46:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	69da      	ldr	r2, [r3, #28]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b56:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b088      	sub	sp, #32
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	603b      	str	r3, [r7, #0]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b80:	2300      	movs	r3, #0
 8004b82:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d101      	bne.n	8004b92 <HAL_SPI_Transmit+0x22>
 8004b8e:	2302      	movs	r3, #2
 8004b90:	e12d      	b.n	8004dee <HAL_SPI_Transmit+0x27e>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b9a:	f7fe fb8b 	bl	80032b4 <HAL_GetTick>
 8004b9e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004ba0:	88fb      	ldrh	r3, [r7, #6]
 8004ba2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d002      	beq.n	8004bb6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004bb4:	e116      	b.n	8004de4 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d002      	beq.n	8004bc2 <HAL_SPI_Transmit+0x52>
 8004bbc:	88fb      	ldrh	r3, [r7, #6]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d102      	bne.n	8004bc8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004bc6:	e10d      	b.n	8004de4 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2203      	movs	r2, #3
 8004bcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	68ba      	ldr	r2, [r7, #8]
 8004bda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	88fa      	ldrh	r2, [r7, #6]
 8004be0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	88fa      	ldrh	r2, [r7, #6]
 8004be6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c0e:	d10f      	bne.n	8004c30 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c1e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c2e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c3a:	2b40      	cmp	r3, #64	; 0x40
 8004c3c:	d007      	beq.n	8004c4e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c4c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c56:	d14f      	bne.n	8004cf8 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d002      	beq.n	8004c66 <HAL_SPI_Transmit+0xf6>
 8004c60:	8afb      	ldrh	r3, [r7, #22]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d142      	bne.n	8004cec <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6a:	881a      	ldrh	r2, [r3, #0]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c76:	1c9a      	adds	r2, r3, #2
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	3b01      	subs	r3, #1
 8004c84:	b29a      	uxth	r2, r3
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c8a:	e02f      	b.n	8004cec <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d112      	bne.n	8004cc0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9e:	881a      	ldrh	r2, [r3, #0]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004caa:	1c9a      	adds	r2, r3, #2
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	86da      	strh	r2, [r3, #54]	; 0x36
 8004cbe:	e015      	b.n	8004cec <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cc0:	f7fe faf8 	bl	80032b4 <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	683a      	ldr	r2, [r7, #0]
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d803      	bhi.n	8004cd8 <HAL_SPI_Transmit+0x168>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd6:	d102      	bne.n	8004cde <HAL_SPI_Transmit+0x16e>
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d106      	bne.n	8004cec <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004cea:	e07b      	b.n	8004de4 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1ca      	bne.n	8004c8c <HAL_SPI_Transmit+0x11c>
 8004cf6:	e050      	b.n	8004d9a <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d002      	beq.n	8004d06 <HAL_SPI_Transmit+0x196>
 8004d00:	8afb      	ldrh	r3, [r7, #22]
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d144      	bne.n	8004d90 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	330c      	adds	r3, #12
 8004d10:	7812      	ldrb	r2, [r2, #0]
 8004d12:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d18:	1c5a      	adds	r2, r3, #1
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	3b01      	subs	r3, #1
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d2c:	e030      	b.n	8004d90 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d113      	bne.n	8004d64 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	330c      	adds	r3, #12
 8004d46:	7812      	ldrb	r2, [r2, #0]
 8004d48:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4e:	1c5a      	adds	r2, r3, #1
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d62:	e015      	b.n	8004d90 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d64:	f7fe faa6 	bl	80032b4 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d803      	bhi.n	8004d7c <HAL_SPI_Transmit+0x20c>
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7a:	d102      	bne.n	8004d82 <HAL_SPI_Transmit+0x212>
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d106      	bne.n	8004d90 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004d8e:	e029      	b.n	8004de4 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1c9      	bne.n	8004d2e <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d9a:	69ba      	ldr	r2, [r7, #24]
 8004d9c:	6839      	ldr	r1, [r7, #0]
 8004d9e:	68f8      	ldr	r0, [r7, #12]
 8004da0:	f000 fbd8 	bl	8005554 <SPI_EndRxTxTransaction>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d002      	beq.n	8004db0 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2220      	movs	r2, #32
 8004dae:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d10a      	bne.n	8004dce <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004db8:	2300      	movs	r3, #0
 8004dba:	613b      	str	r3, [r7, #16]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	613b      	str	r3, [r7, #16]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	613b      	str	r3, [r7, #16]
 8004dcc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d002      	beq.n	8004ddc <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	77fb      	strb	r3, [r7, #31]
 8004dda:	e003      	b.n	8004de4 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004dec:	7ffb      	ldrb	r3, [r7, #31]
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3720      	adds	r7, #32
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}

08004df6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004df6:	b580      	push	{r7, lr}
 8004df8:	b088      	sub	sp, #32
 8004dfa:	af02      	add	r7, sp, #8
 8004dfc:	60f8      	str	r0, [r7, #12]
 8004dfe:	60b9      	str	r1, [r7, #8]
 8004e00:	603b      	str	r3, [r7, #0]
 8004e02:	4613      	mov	r3, r2
 8004e04:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e06:	2300      	movs	r3, #0
 8004e08:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d002      	beq.n	8004e1c <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004e16:	2302      	movs	r3, #2
 8004e18:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e1a:	e0fb      	b.n	8005014 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e24:	d112      	bne.n	8004e4c <HAL_SPI_Receive+0x56>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d10e      	bne.n	8004e4c <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2204      	movs	r2, #4
 8004e32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004e36:	88fa      	ldrh	r2, [r7, #6]
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	9300      	str	r3, [sp, #0]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 f8ef 	bl	8005026 <HAL_SPI_TransmitReceive>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	e0e8      	b.n	800501e <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d101      	bne.n	8004e5a <HAL_SPI_Receive+0x64>
 8004e56:	2302      	movs	r3, #2
 8004e58:	e0e1      	b.n	800501e <HAL_SPI_Receive+0x228>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e62:	f7fe fa27 	bl	80032b4 <HAL_GetTick>
 8004e66:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d002      	beq.n	8004e74 <HAL_SPI_Receive+0x7e>
 8004e6e:	88fb      	ldrh	r3, [r7, #6]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d102      	bne.n	8004e7a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e78:	e0cc      	b.n	8005014 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2204      	movs	r2, #4
 8004e7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	68ba      	ldr	r2, [r7, #8]
 8004e8c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	88fa      	ldrh	r2, [r7, #6]
 8004e92:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	88fa      	ldrh	r2, [r7, #6]
 8004e98:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ec0:	d10f      	bne.n	8004ee2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ed0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ee0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eec:	2b40      	cmp	r3, #64	; 0x40
 8004eee:	d007      	beq.n	8004f00 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004efe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d16a      	bne.n	8004fde <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004f08:	e032      	b.n	8004f70 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f003 0301 	and.w	r3, r3, #1
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d115      	bne.n	8004f44 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f103 020c 	add.w	r2, r3, #12
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f24:	7812      	ldrb	r2, [r2, #0]
 8004f26:	b2d2      	uxtb	r2, r2
 8004f28:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f2e:	1c5a      	adds	r2, r3, #1
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	3b01      	subs	r3, #1
 8004f3c:	b29a      	uxth	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f42:	e015      	b.n	8004f70 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f44:	f7fe f9b6 	bl	80032b4 <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d803      	bhi.n	8004f5c <HAL_SPI_Receive+0x166>
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f5a:	d102      	bne.n	8004f62 <HAL_SPI_Receive+0x16c>
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d106      	bne.n	8004f70 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004f6e:	e051      	b.n	8005014 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1c7      	bne.n	8004f0a <HAL_SPI_Receive+0x114>
 8004f7a:	e035      	b.n	8004fe8 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d113      	bne.n	8004fb2 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f94:	b292      	uxth	r2, r2
 8004f96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f9c:	1c9a      	adds	r2, r3, #2
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	b29a      	uxth	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fb0:	e015      	b.n	8004fde <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fb2:	f7fe f97f 	bl	80032b4 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	683a      	ldr	r2, [r7, #0]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d803      	bhi.n	8004fca <HAL_SPI_Receive+0x1d4>
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc8:	d102      	bne.n	8004fd0 <HAL_SPI_Receive+0x1da>
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d106      	bne.n	8004fde <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004fdc:	e01a      	b.n	8005014 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d1c9      	bne.n	8004f7c <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fe8:	693a      	ldr	r2, [r7, #16]
 8004fea:	6839      	ldr	r1, [r7, #0]
 8004fec:	68f8      	ldr	r0, [r7, #12]
 8004fee:	f000 fa5f 	bl	80054b0 <SPI_EndRxTransaction>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d002      	beq.n	8004ffe <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005002:	2b00      	cmp	r3, #0
 8005004:	d002      	beq.n	800500c <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	75fb      	strb	r3, [r7, #23]
 800500a:	e003      	b.n	8005014 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800501c:	7dfb      	ldrb	r3, [r7, #23]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3718      	adds	r7, #24
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}

08005026 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005026:	b580      	push	{r7, lr}
 8005028:	b08c      	sub	sp, #48	; 0x30
 800502a:	af00      	add	r7, sp, #0
 800502c:	60f8      	str	r0, [r7, #12]
 800502e:	60b9      	str	r1, [r7, #8]
 8005030:	607a      	str	r2, [r7, #4]
 8005032:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005034:	2301      	movs	r3, #1
 8005036:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005038:	2300      	movs	r3, #0
 800503a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005044:	2b01      	cmp	r3, #1
 8005046:	d101      	bne.n	800504c <HAL_SPI_TransmitReceive+0x26>
 8005048:	2302      	movs	r3, #2
 800504a:	e198      	b.n	800537e <HAL_SPI_TransmitReceive+0x358>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005054:	f7fe f92e 	bl	80032b4 <HAL_GetTick>
 8005058:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005060:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800506a:	887b      	ldrh	r3, [r7, #2]
 800506c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800506e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005072:	2b01      	cmp	r3, #1
 8005074:	d00f      	beq.n	8005096 <HAL_SPI_TransmitReceive+0x70>
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800507c:	d107      	bne.n	800508e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d103      	bne.n	800508e <HAL_SPI_TransmitReceive+0x68>
 8005086:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800508a:	2b04      	cmp	r3, #4
 800508c:	d003      	beq.n	8005096 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800508e:	2302      	movs	r3, #2
 8005090:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005094:	e16d      	b.n	8005372 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d005      	beq.n	80050a8 <HAL_SPI_TransmitReceive+0x82>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d002      	beq.n	80050a8 <HAL_SPI_TransmitReceive+0x82>
 80050a2:	887b      	ldrh	r3, [r7, #2]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d103      	bne.n	80050b0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80050ae:	e160      	b.n	8005372 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	2b04      	cmp	r3, #4
 80050ba:	d003      	beq.n	80050c4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2205      	movs	r2, #5
 80050c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	887a      	ldrh	r2, [r7, #2]
 80050d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	887a      	ldrh	r2, [r7, #2]
 80050da:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	887a      	ldrh	r2, [r7, #2]
 80050e6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	887a      	ldrh	r2, [r7, #2]
 80050ec:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2200      	movs	r2, #0
 80050f8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005104:	2b40      	cmp	r3, #64	; 0x40
 8005106:	d007      	beq.n	8005118 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005116:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005120:	d17c      	bne.n	800521c <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d002      	beq.n	8005130 <HAL_SPI_TransmitReceive+0x10a>
 800512a:	8b7b      	ldrh	r3, [r7, #26]
 800512c:	2b01      	cmp	r3, #1
 800512e:	d16a      	bne.n	8005206 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005134:	881a      	ldrh	r2, [r3, #0]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005140:	1c9a      	adds	r2, r3, #2
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800514a:	b29b      	uxth	r3, r3
 800514c:	3b01      	subs	r3, #1
 800514e:	b29a      	uxth	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005154:	e057      	b.n	8005206 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	f003 0302 	and.w	r3, r3, #2
 8005160:	2b02      	cmp	r3, #2
 8005162:	d11b      	bne.n	800519c <HAL_SPI_TransmitReceive+0x176>
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005168:	b29b      	uxth	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d016      	beq.n	800519c <HAL_SPI_TransmitReceive+0x176>
 800516e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005170:	2b01      	cmp	r3, #1
 8005172:	d113      	bne.n	800519c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005178:	881a      	ldrh	r2, [r3, #0]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005184:	1c9a      	adds	r2, r3, #2
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800518e:	b29b      	uxth	r3, r3
 8005190:	3b01      	subs	r3, #1
 8005192:	b29a      	uxth	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005198:	2300      	movs	r3, #0
 800519a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d119      	bne.n	80051de <HAL_SPI_TransmitReceive+0x1b8>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d014      	beq.n	80051de <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68da      	ldr	r2, [r3, #12]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051be:	b292      	uxth	r2, r2
 80051c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c6:	1c9a      	adds	r2, r3, #2
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	3b01      	subs	r3, #1
 80051d4:	b29a      	uxth	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051da:	2301      	movs	r3, #1
 80051dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051de:	f7fe f869 	bl	80032b4 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d80b      	bhi.n	8005206 <HAL_SPI_TransmitReceive+0x1e0>
 80051ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f4:	d007      	beq.n	8005206 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005204:	e0b5      	b.n	8005372 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800520a:	b29b      	uxth	r3, r3
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1a2      	bne.n	8005156 <HAL_SPI_TransmitReceive+0x130>
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005214:	b29b      	uxth	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d19d      	bne.n	8005156 <HAL_SPI_TransmitReceive+0x130>
 800521a:	e080      	b.n	800531e <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d002      	beq.n	800522a <HAL_SPI_TransmitReceive+0x204>
 8005224:	8b7b      	ldrh	r3, [r7, #26]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d16f      	bne.n	800530a <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	330c      	adds	r3, #12
 8005234:	7812      	ldrb	r2, [r2, #0]
 8005236:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523c:	1c5a      	adds	r2, r3, #1
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005246:	b29b      	uxth	r3, r3
 8005248:	3b01      	subs	r3, #1
 800524a:	b29a      	uxth	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005250:	e05b      	b.n	800530a <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b02      	cmp	r3, #2
 800525e:	d11c      	bne.n	800529a <HAL_SPI_TransmitReceive+0x274>
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d017      	beq.n	800529a <HAL_SPI_TransmitReceive+0x274>
 800526a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800526c:	2b01      	cmp	r3, #1
 800526e:	d114      	bne.n	800529a <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	330c      	adds	r3, #12
 800527a:	7812      	ldrb	r2, [r2, #0]
 800527c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005282:	1c5a      	adds	r2, r3, #1
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800528c:	b29b      	uxth	r3, r3
 800528e:	3b01      	subs	r3, #1
 8005290:	b29a      	uxth	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005296:	2300      	movs	r3, #0
 8005298:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f003 0301 	and.w	r3, r3, #1
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d119      	bne.n	80052dc <HAL_SPI_TransmitReceive+0x2b6>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d014      	beq.n	80052dc <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052bc:	b2d2      	uxtb	r2, r2
 80052be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c4:	1c5a      	adds	r2, r3, #1
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	3b01      	subs	r3, #1
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052d8:	2301      	movs	r3, #1
 80052da:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80052dc:	f7fd ffea 	bl	80032b4 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d803      	bhi.n	80052f4 <HAL_SPI_TransmitReceive+0x2ce>
 80052ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f2:	d102      	bne.n	80052fa <HAL_SPI_TransmitReceive+0x2d4>
 80052f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d107      	bne.n	800530a <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005308:	e033      	b.n	8005372 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800530e:	b29b      	uxth	r3, r3
 8005310:	2b00      	cmp	r3, #0
 8005312:	d19e      	bne.n	8005252 <HAL_SPI_TransmitReceive+0x22c>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005318:	b29b      	uxth	r3, r3
 800531a:	2b00      	cmp	r3, #0
 800531c:	d199      	bne.n	8005252 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800531e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005320:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005322:	68f8      	ldr	r0, [r7, #12]
 8005324:	f000 f916 	bl	8005554 <SPI_EndRxTxTransaction>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d006      	beq.n	800533c <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2220      	movs	r2, #32
 8005338:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800533a:	e01a      	b.n	8005372 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d10a      	bne.n	800535a <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005344:	2300      	movs	r3, #0
 8005346:	617b      	str	r3, [r7, #20]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	617b      	str	r3, [r7, #20]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	617b      	str	r3, [r7, #20]
 8005358:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800535e:	2b00      	cmp	r3, #0
 8005360:	d003      	beq.n	800536a <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005368:	e003      	b.n	8005372 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2201      	movs	r2, #1
 800536e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800537a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800537e:	4618      	mov	r0, r3
 8005380:	3730      	adds	r7, #48	; 0x30
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}

08005386 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005386:	b480      	push	{r7}
 8005388:	b083      	sub	sp, #12
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005394:	b2db      	uxtb	r3, r3
}
 8005396:	4618      	mov	r0, r3
 8005398:	370c      	adds	r7, #12
 800539a:	46bd      	mov	sp, r7
 800539c:	bc80      	pop	{r7}
 800539e:	4770      	bx	lr

080053a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b088      	sub	sp, #32
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	4613      	mov	r3, r2
 80053ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80053b0:	f7fd ff80 	bl	80032b4 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b8:	1a9b      	subs	r3, r3, r2
 80053ba:	683a      	ldr	r2, [r7, #0]
 80053bc:	4413      	add	r3, r2
 80053be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80053c0:	f7fd ff78 	bl	80032b4 <HAL_GetTick>
 80053c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80053c6:	4b39      	ldr	r3, [pc, #228]	; (80054ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	015b      	lsls	r3, r3, #5
 80053cc:	0d1b      	lsrs	r3, r3, #20
 80053ce:	69fa      	ldr	r2, [r7, #28]
 80053d0:	fb02 f303 	mul.w	r3, r2, r3
 80053d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053d6:	e054      	b.n	8005482 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053de:	d050      	beq.n	8005482 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80053e0:	f7fd ff68 	bl	80032b4 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	69fa      	ldr	r2, [r7, #28]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d902      	bls.n	80053f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d13d      	bne.n	8005472 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005404:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800540e:	d111      	bne.n	8005434 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005418:	d004      	beq.n	8005424 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005422:	d107      	bne.n	8005434 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005432:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005438:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800543c:	d10f      	bne.n	800545e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800545c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e017      	b.n	80054a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005478:	2300      	movs	r3, #0
 800547a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	3b01      	subs	r3, #1
 8005480:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689a      	ldr	r2, [r3, #8]
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	4013      	ands	r3, r2
 800548c:	68ba      	ldr	r2, [r7, #8]
 800548e:	429a      	cmp	r2, r3
 8005490:	bf0c      	ite	eq
 8005492:	2301      	moveq	r3, #1
 8005494:	2300      	movne	r3, #0
 8005496:	b2db      	uxtb	r3, r3
 8005498:	461a      	mov	r2, r3
 800549a:	79fb      	ldrb	r3, [r7, #7]
 800549c:	429a      	cmp	r2, r3
 800549e:	d19b      	bne.n	80053d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3720      	adds	r7, #32
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	20000028 	.word	0x20000028

080054b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b086      	sub	sp, #24
 80054b4:	af02      	add	r7, sp, #8
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	60b9      	str	r1, [r7, #8]
 80054ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054c4:	d111      	bne.n	80054ea <SPI_EndRxTransaction+0x3a>
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054ce:	d004      	beq.n	80054da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054d8:	d107      	bne.n	80054ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054e8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054f2:	d117      	bne.n	8005524 <SPI_EndRxTransaction+0x74>
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054fc:	d112      	bne.n	8005524 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	9300      	str	r3, [sp, #0]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	2200      	movs	r2, #0
 8005506:	2101      	movs	r1, #1
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f7ff ff49 	bl	80053a0 <SPI_WaitFlagStateUntilTimeout>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d01a      	beq.n	800554a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005518:	f043 0220 	orr.w	r2, r3, #32
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e013      	b.n	800554c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	9300      	str	r3, [sp, #0]
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	2200      	movs	r2, #0
 800552c:	2180      	movs	r1, #128	; 0x80
 800552e:	68f8      	ldr	r0, [r7, #12]
 8005530:	f7ff ff36 	bl	80053a0 <SPI_WaitFlagStateUntilTimeout>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d007      	beq.n	800554a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800553e:	f043 0220 	orr.w	r2, r3, #32
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e000      	b.n	800554c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af02      	add	r7, sp, #8
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	9300      	str	r3, [sp, #0]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	2200      	movs	r2, #0
 8005568:	2180      	movs	r1, #128	; 0x80
 800556a:	68f8      	ldr	r0, [r7, #12]
 800556c:	f7ff ff18 	bl	80053a0 <SPI_WaitFlagStateUntilTimeout>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d007      	beq.n	8005586 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800557a:	f043 0220 	orr.w	r2, r3, #32
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e000      	b.n	8005588 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005586:	2300      	movs	r3, #0
}
 8005588:	4618      	mov	r0, r3
 800558a:	3710      	adds	r7, #16
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d101      	bne.n	80055a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e041      	b.n	8005626 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d106      	bne.n	80055bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f7fd fc3e 	bl	8002e38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2202      	movs	r2, #2
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	3304      	adds	r3, #4
 80055cc:	4619      	mov	r1, r3
 80055ce:	4610      	mov	r0, r2
 80055d0:	f000 fabe 	bl	8005b50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3708      	adds	r7, #8
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
	...

08005630 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800563e:	b2db      	uxtb	r3, r3
 8005640:	2b01      	cmp	r3, #1
 8005642:	d001      	beq.n	8005648 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e032      	b.n	80056ae <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a18      	ldr	r2, [pc, #96]	; (80056b8 <HAL_TIM_Base_Start+0x88>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d00e      	beq.n	8005678 <HAL_TIM_Base_Start+0x48>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005662:	d009      	beq.n	8005678 <HAL_TIM_Base_Start+0x48>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a14      	ldr	r2, [pc, #80]	; (80056bc <HAL_TIM_Base_Start+0x8c>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d004      	beq.n	8005678 <HAL_TIM_Base_Start+0x48>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a13      	ldr	r2, [pc, #76]	; (80056c0 <HAL_TIM_Base_Start+0x90>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d111      	bne.n	800569c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f003 0307 	and.w	r3, r3, #7
 8005682:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2b06      	cmp	r3, #6
 8005688:	d010      	beq.n	80056ac <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f042 0201 	orr.w	r2, r2, #1
 8005698:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800569a:	e007      	b.n	80056ac <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f042 0201 	orr.w	r2, r2, #1
 80056aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056ac:	2300      	movs	r3, #0
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3714      	adds	r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bc80      	pop	{r7}
 80056b6:	4770      	bx	lr
 80056b8:	40012c00 	.word	0x40012c00
 80056bc:	40000400 	.word	0x40000400
 80056c0:	40000800 	.word	0x40000800

080056c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d001      	beq.n	80056dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e03a      	b.n	8005752 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2202      	movs	r2, #2
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68da      	ldr	r2, [r3, #12]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f042 0201 	orr.w	r2, r2, #1
 80056f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a18      	ldr	r2, [pc, #96]	; (800575c <HAL_TIM_Base_Start_IT+0x98>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00e      	beq.n	800571c <HAL_TIM_Base_Start_IT+0x58>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005706:	d009      	beq.n	800571c <HAL_TIM_Base_Start_IT+0x58>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a14      	ldr	r2, [pc, #80]	; (8005760 <HAL_TIM_Base_Start_IT+0x9c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d004      	beq.n	800571c <HAL_TIM_Base_Start_IT+0x58>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a13      	ldr	r2, [pc, #76]	; (8005764 <HAL_TIM_Base_Start_IT+0xa0>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d111      	bne.n	8005740 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f003 0307 	and.w	r3, r3, #7
 8005726:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2b06      	cmp	r3, #6
 800572c:	d010      	beq.n	8005750 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f042 0201 	orr.w	r2, r2, #1
 800573c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800573e:	e007      	b.n	8005750 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f042 0201 	orr.w	r2, r2, #1
 800574e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	bc80      	pop	{r7}
 800575a:	4770      	bx	lr
 800575c:	40012c00 	.word	0x40012c00
 8005760:	40000400 	.word	0x40000400
 8005764:	40000800 	.word	0x40000800

08005768 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	f003 0302 	and.w	r3, r3, #2
 800577a:	2b02      	cmp	r3, #2
 800577c:	d122      	bne.n	80057c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b02      	cmp	r3, #2
 800578a:	d11b      	bne.n	80057c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f06f 0202 	mvn.w	r2, #2
 8005794:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2201      	movs	r2, #1
 800579a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	f003 0303 	and.w	r3, r3, #3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d003      	beq.n	80057b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f9b4 	bl	8005b18 <HAL_TIM_IC_CaptureCallback>
 80057b0:	e005      	b.n	80057be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f9a7 	bl	8005b06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f000 f9b6 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	f003 0304 	and.w	r3, r3, #4
 80057ce:	2b04      	cmp	r3, #4
 80057d0:	d122      	bne.n	8005818 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	2b04      	cmp	r3, #4
 80057de:	d11b      	bne.n	8005818 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f06f 0204 	mvn.w	r2, #4
 80057e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2202      	movs	r2, #2
 80057ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f98a 	bl	8005b18 <HAL_TIM_IC_CaptureCallback>
 8005804:	e005      	b.n	8005812 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f97d 	bl	8005b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 f98c 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	f003 0308 	and.w	r3, r3, #8
 8005822:	2b08      	cmp	r3, #8
 8005824:	d122      	bne.n	800586c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	f003 0308 	and.w	r3, r3, #8
 8005830:	2b08      	cmp	r3, #8
 8005832:	d11b      	bne.n	800586c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f06f 0208 	mvn.w	r2, #8
 800583c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2204      	movs	r2, #4
 8005842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	f003 0303 	and.w	r3, r3, #3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d003      	beq.n	800585a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 f960 	bl	8005b18 <HAL_TIM_IC_CaptureCallback>
 8005858:	e005      	b.n	8005866 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 f953 	bl	8005b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 f962 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	f003 0310 	and.w	r3, r3, #16
 8005876:	2b10      	cmp	r3, #16
 8005878:	d122      	bne.n	80058c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	f003 0310 	and.w	r3, r3, #16
 8005884:	2b10      	cmp	r3, #16
 8005886:	d11b      	bne.n	80058c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f06f 0210 	mvn.w	r2, #16
 8005890:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2208      	movs	r2, #8
 8005896:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	69db      	ldr	r3, [r3, #28]
 800589e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d003      	beq.n	80058ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 f936 	bl	8005b18 <HAL_TIM_IC_CaptureCallback>
 80058ac:	e005      	b.n	80058ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 f929 	bl	8005b06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f000 f938 	bl	8005b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d10e      	bne.n	80058ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d107      	bne.n	80058ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f06f 0201 	mvn.w	r2, #1
 80058e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7fd f992 	bl	8002c10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058f6:	2b80      	cmp	r3, #128	; 0x80
 80058f8:	d10e      	bne.n	8005918 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005904:	2b80      	cmp	r3, #128	; 0x80
 8005906:	d107      	bne.n	8005918 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 fa7b 	bl	8005e0e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005922:	2b40      	cmp	r3, #64	; 0x40
 8005924:	d10e      	bne.n	8005944 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005930:	2b40      	cmp	r3, #64	; 0x40
 8005932:	d107      	bne.n	8005944 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800593c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 f8fc 	bl	8005b3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	f003 0320 	and.w	r3, r3, #32
 800594e:	2b20      	cmp	r3, #32
 8005950:	d10e      	bne.n	8005970 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	f003 0320 	and.w	r3, r3, #32
 800595c:	2b20      	cmp	r3, #32
 800595e:	d107      	bne.n	8005970 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f06f 0220 	mvn.w	r2, #32
 8005968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 fa46 	bl	8005dfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005970:	bf00      	nop
 8005972:	3708      	adds	r7, #8
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005982:	2300      	movs	r3, #0
 8005984:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800598c:	2b01      	cmp	r3, #1
 800598e:	d101      	bne.n	8005994 <HAL_TIM_ConfigClockSource+0x1c>
 8005990:	2302      	movs	r3, #2
 8005992:	e0b4      	b.n	8005afe <HAL_TIM_ConfigClockSource+0x186>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2202      	movs	r2, #2
 80059a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80059b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68ba      	ldr	r2, [r7, #8]
 80059c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059cc:	d03e      	beq.n	8005a4c <HAL_TIM_ConfigClockSource+0xd4>
 80059ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059d2:	f200 8087 	bhi.w	8005ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80059d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059da:	f000 8086 	beq.w	8005aea <HAL_TIM_ConfigClockSource+0x172>
 80059de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059e2:	d87f      	bhi.n	8005ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80059e4:	2b70      	cmp	r3, #112	; 0x70
 80059e6:	d01a      	beq.n	8005a1e <HAL_TIM_ConfigClockSource+0xa6>
 80059e8:	2b70      	cmp	r3, #112	; 0x70
 80059ea:	d87b      	bhi.n	8005ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80059ec:	2b60      	cmp	r3, #96	; 0x60
 80059ee:	d050      	beq.n	8005a92 <HAL_TIM_ConfigClockSource+0x11a>
 80059f0:	2b60      	cmp	r3, #96	; 0x60
 80059f2:	d877      	bhi.n	8005ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80059f4:	2b50      	cmp	r3, #80	; 0x50
 80059f6:	d03c      	beq.n	8005a72 <HAL_TIM_ConfigClockSource+0xfa>
 80059f8:	2b50      	cmp	r3, #80	; 0x50
 80059fa:	d873      	bhi.n	8005ae4 <HAL_TIM_ConfigClockSource+0x16c>
 80059fc:	2b40      	cmp	r3, #64	; 0x40
 80059fe:	d058      	beq.n	8005ab2 <HAL_TIM_ConfigClockSource+0x13a>
 8005a00:	2b40      	cmp	r3, #64	; 0x40
 8005a02:	d86f      	bhi.n	8005ae4 <HAL_TIM_ConfigClockSource+0x16c>
 8005a04:	2b30      	cmp	r3, #48	; 0x30
 8005a06:	d064      	beq.n	8005ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8005a08:	2b30      	cmp	r3, #48	; 0x30
 8005a0a:	d86b      	bhi.n	8005ae4 <HAL_TIM_ConfigClockSource+0x16c>
 8005a0c:	2b20      	cmp	r3, #32
 8005a0e:	d060      	beq.n	8005ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8005a10:	2b20      	cmp	r3, #32
 8005a12:	d867      	bhi.n	8005ae4 <HAL_TIM_ConfigClockSource+0x16c>
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d05c      	beq.n	8005ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8005a18:	2b10      	cmp	r3, #16
 8005a1a:	d05a      	beq.n	8005ad2 <HAL_TIM_ConfigClockSource+0x15a>
 8005a1c:	e062      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a2e:	f000 f968 	bl	8005d02 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	609a      	str	r2, [r3, #8]
      break;
 8005a4a:	e04f      	b.n	8005aec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a5c:	f000 f951 	bl	8005d02 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689a      	ldr	r2, [r3, #8]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a6e:	609a      	str	r2, [r3, #8]
      break;
 8005a70:	e03c      	b.n	8005aec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a7e:	461a      	mov	r2, r3
 8005a80:	f000 f8c8 	bl	8005c14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2150      	movs	r1, #80	; 0x50
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f000 f91f 	bl	8005cce <TIM_ITRx_SetConfig>
      break;
 8005a90:	e02c      	b.n	8005aec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	f000 f8e6 	bl	8005c70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2160      	movs	r1, #96	; 0x60
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f000 f90f 	bl	8005cce <TIM_ITRx_SetConfig>
      break;
 8005ab0:	e01c      	b.n	8005aec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005abe:	461a      	mov	r2, r3
 8005ac0:	f000 f8a8 	bl	8005c14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2140      	movs	r1, #64	; 0x40
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 f8ff 	bl	8005cce <TIM_ITRx_SetConfig>
      break;
 8005ad0:	e00c      	b.n	8005aec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4619      	mov	r1, r3
 8005adc:	4610      	mov	r0, r2
 8005ade:	f000 f8f6 	bl	8005cce <TIM_ITRx_SetConfig>
      break;
 8005ae2:	e003      	b.n	8005aec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ae8:	e000      	b.n	8005aec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005aea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b083      	sub	sp, #12
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b0e:	bf00      	nop
 8005b10:	370c      	adds	r7, #12
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bc80      	pop	{r7}
 8005b16:	4770      	bx	lr

08005b18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bc80      	pop	{r7}
 8005b28:	4770      	bx	lr

08005b2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b083      	sub	sp, #12
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b32:	bf00      	nop
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bc80      	pop	{r7}
 8005b3a:	4770      	bx	lr

08005b3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bc80      	pop	{r7}
 8005b4c:	4770      	bx	lr
	...

08005b50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a29      	ldr	r2, [pc, #164]	; (8005c08 <TIM_Base_SetConfig+0xb8>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d00b      	beq.n	8005b80 <TIM_Base_SetConfig+0x30>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b6e:	d007      	beq.n	8005b80 <TIM_Base_SetConfig+0x30>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a26      	ldr	r2, [pc, #152]	; (8005c0c <TIM_Base_SetConfig+0xbc>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d003      	beq.n	8005b80 <TIM_Base_SetConfig+0x30>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a25      	ldr	r2, [pc, #148]	; (8005c10 <TIM_Base_SetConfig+0xc0>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d108      	bne.n	8005b92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a1c      	ldr	r2, [pc, #112]	; (8005c08 <TIM_Base_SetConfig+0xb8>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00b      	beq.n	8005bb2 <TIM_Base_SetConfig+0x62>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ba0:	d007      	beq.n	8005bb2 <TIM_Base_SetConfig+0x62>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a19      	ldr	r2, [pc, #100]	; (8005c0c <TIM_Base_SetConfig+0xbc>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d003      	beq.n	8005bb2 <TIM_Base_SetConfig+0x62>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a18      	ldr	r2, [pc, #96]	; (8005c10 <TIM_Base_SetConfig+0xc0>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d108      	bne.n	8005bc4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	689a      	ldr	r2, [r3, #8]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a07      	ldr	r2, [pc, #28]	; (8005c08 <TIM_Base_SetConfig+0xb8>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d103      	bne.n	8005bf8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	691a      	ldr	r2, [r3, #16]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	615a      	str	r2, [r3, #20]
}
 8005bfe:	bf00      	nop
 8005c00:	3714      	adds	r7, #20
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bc80      	pop	{r7}
 8005c06:	4770      	bx	lr
 8005c08:	40012c00 	.word	0x40012c00
 8005c0c:	40000400 	.word	0x40000400
 8005c10:	40000800 	.word	0x40000800

08005c14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b087      	sub	sp, #28
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6a1b      	ldr	r3, [r3, #32]
 8005c24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	f023 0201 	bic.w	r2, r3, #1
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	699b      	ldr	r3, [r3, #24]
 8005c36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	011b      	lsls	r3, r3, #4
 8005c44:	693a      	ldr	r2, [r7, #16]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	f023 030a 	bic.w	r3, r3, #10
 8005c50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	697a      	ldr	r2, [r7, #20]
 8005c64:	621a      	str	r2, [r3, #32]
}
 8005c66:	bf00      	nop
 8005c68:	371c      	adds	r7, #28
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bc80      	pop	{r7}
 8005c6e:	4770      	bx	lr

08005c70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b087      	sub	sp, #28
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6a1b      	ldr	r3, [r3, #32]
 8005c80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6a1b      	ldr	r3, [r3, #32]
 8005c86:	f023 0210 	bic.w	r2, r3, #16
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	699b      	ldr	r3, [r3, #24]
 8005c92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	031b      	lsls	r3, r3, #12
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005cac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	011b      	lsls	r3, r3, #4
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	697a      	ldr	r2, [r7, #20]
 8005cc2:	621a      	str	r2, [r3, #32]
}
 8005cc4:	bf00      	nop
 8005cc6:	371c      	adds	r7, #28
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bc80      	pop	{r7}
 8005ccc:	4770      	bx	lr

08005cce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cce:	b480      	push	{r7}
 8005cd0:	b085      	sub	sp, #20
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
 8005cd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ce4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ce6:	683a      	ldr	r2, [r7, #0]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	f043 0307 	orr.w	r3, r3, #7
 8005cf0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	609a      	str	r2, [r3, #8]
}
 8005cf8:	bf00      	nop
 8005cfa:	3714      	adds	r7, #20
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bc80      	pop	{r7}
 8005d00:	4770      	bx	lr

08005d02 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b087      	sub	sp, #28
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	60f8      	str	r0, [r7, #12]
 8005d0a:	60b9      	str	r1, [r7, #8]
 8005d0c:	607a      	str	r2, [r7, #4]
 8005d0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d1c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	021a      	lsls	r2, r3, #8
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	431a      	orrs	r2, r3
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	609a      	str	r2, [r3, #8]
}
 8005d36:	bf00      	nop
 8005d38:	371c      	adds	r7, #28
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bc80      	pop	{r7}
 8005d3e:	4770      	bx	lr

08005d40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d101      	bne.n	8005d58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d54:	2302      	movs	r3, #2
 8005d56:	e046      	b.n	8005de6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2202      	movs	r2, #2
 8005d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a16      	ldr	r2, [pc, #88]	; (8005df0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d00e      	beq.n	8005dba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005da4:	d009      	beq.n	8005dba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a12      	ldr	r2, [pc, #72]	; (8005df4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d004      	beq.n	8005dba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a10      	ldr	r2, [pc, #64]	; (8005df8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d10c      	bne.n	8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	68ba      	ldr	r2, [r7, #8]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68ba      	ldr	r2, [r7, #8]
 8005dd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3714      	adds	r7, #20
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bc80      	pop	{r7}
 8005dee:	4770      	bx	lr
 8005df0:	40012c00 	.word	0x40012c00
 8005df4:	40000400 	.word	0x40000400
 8005df8:	40000800 	.word	0x40000800

08005dfc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e04:	bf00      	nop
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bc80      	pop	{r7}
 8005e0c:	4770      	bx	lr

08005e0e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e0e:	b480      	push	{r7}
 8005e10:	b083      	sub	sp, #12
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e16:	bf00      	nop
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bc80      	pop	{r7}
 8005e1e:	4770      	bx	lr

08005e20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d101      	bne.n	8005e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e042      	b.n	8005eb8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d106      	bne.n	8005e4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7fd f842 	bl	8002ed0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2224      	movs	r2, #36	; 0x24
 8005e50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	68da      	ldr	r2, [r3, #12]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 f82b 	bl	8005ec0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	691a      	ldr	r2, [r3, #16]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	695a      	ldr	r2, [r3, #20]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68da      	ldr	r2, [r3, #12]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2220      	movs	r2, #32
 8005ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2220      	movs	r2, #32
 8005eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	68da      	ldr	r2, [r3, #12]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	689a      	ldr	r2, [r3, #8]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	431a      	orrs	r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	4313      	orrs	r3, r2
 8005eee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005efa:	f023 030c 	bic.w	r3, r3, #12
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	6812      	ldr	r2, [r2, #0]
 8005f02:	68b9      	ldr	r1, [r7, #8]
 8005f04:	430b      	orrs	r3, r1
 8005f06:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	695b      	ldr	r3, [r3, #20]
 8005f0e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	699a      	ldr	r2, [r3, #24]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a2c      	ldr	r2, [pc, #176]	; (8005fd4 <UART_SetConfig+0x114>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d103      	bne.n	8005f30 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005f28:	f7fe fd6c 	bl	8004a04 <HAL_RCC_GetPCLK2Freq>
 8005f2c:	60f8      	str	r0, [r7, #12]
 8005f2e:	e002      	b.n	8005f36 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005f30:	f7fe fd54 	bl	80049dc <HAL_RCC_GetPCLK1Freq>
 8005f34:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	4613      	mov	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	4413      	add	r3, r2
 8005f3e:	009a      	lsls	r2, r3, #2
 8005f40:	441a      	add	r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f4c:	4a22      	ldr	r2, [pc, #136]	; (8005fd8 <UART_SetConfig+0x118>)
 8005f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f52:	095b      	lsrs	r3, r3, #5
 8005f54:	0119      	lsls	r1, r3, #4
 8005f56:	68fa      	ldr	r2, [r7, #12]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	4413      	add	r3, r2
 8005f5e:	009a      	lsls	r2, r3, #2
 8005f60:	441a      	add	r2, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	009b      	lsls	r3, r3, #2
 8005f68:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f6c:	4b1a      	ldr	r3, [pc, #104]	; (8005fd8 <UART_SetConfig+0x118>)
 8005f6e:	fba3 0302 	umull	r0, r3, r3, r2
 8005f72:	095b      	lsrs	r3, r3, #5
 8005f74:	2064      	movs	r0, #100	; 0x64
 8005f76:	fb00 f303 	mul.w	r3, r0, r3
 8005f7a:	1ad3      	subs	r3, r2, r3
 8005f7c:	011b      	lsls	r3, r3, #4
 8005f7e:	3332      	adds	r3, #50	; 0x32
 8005f80:	4a15      	ldr	r2, [pc, #84]	; (8005fd8 <UART_SetConfig+0x118>)
 8005f82:	fba2 2303 	umull	r2, r3, r2, r3
 8005f86:	095b      	lsrs	r3, r3, #5
 8005f88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f8c:	4419      	add	r1, r3
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	4613      	mov	r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	4413      	add	r3, r2
 8005f96:	009a      	lsls	r2, r3, #2
 8005f98:	441a      	add	r2, r3
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fa4:	4b0c      	ldr	r3, [pc, #48]	; (8005fd8 <UART_SetConfig+0x118>)
 8005fa6:	fba3 0302 	umull	r0, r3, r3, r2
 8005faa:	095b      	lsrs	r3, r3, #5
 8005fac:	2064      	movs	r0, #100	; 0x64
 8005fae:	fb00 f303 	mul.w	r3, r0, r3
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	011b      	lsls	r3, r3, #4
 8005fb6:	3332      	adds	r3, #50	; 0x32
 8005fb8:	4a07      	ldr	r2, [pc, #28]	; (8005fd8 <UART_SetConfig+0x118>)
 8005fba:	fba2 2303 	umull	r2, r3, r2, r3
 8005fbe:	095b      	lsrs	r3, r3, #5
 8005fc0:	f003 020f 	and.w	r2, r3, #15
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	440a      	add	r2, r1
 8005fca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005fcc:	bf00      	nop
 8005fce:	3710      	adds	r7, #16
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	40013800 	.word	0x40013800
 8005fd8:	51eb851f 	.word	0x51eb851f

08005fdc <__cvt>:
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe2:	461f      	mov	r7, r3
 8005fe4:	bfbb      	ittet	lt
 8005fe6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005fea:	461f      	movlt	r7, r3
 8005fec:	2300      	movge	r3, #0
 8005fee:	232d      	movlt	r3, #45	; 0x2d
 8005ff0:	b088      	sub	sp, #32
 8005ff2:	4614      	mov	r4, r2
 8005ff4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ff6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005ff8:	7013      	strb	r3, [r2, #0]
 8005ffa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005ffc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006000:	f023 0820 	bic.w	r8, r3, #32
 8006004:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006008:	d005      	beq.n	8006016 <__cvt+0x3a>
 800600a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800600e:	d100      	bne.n	8006012 <__cvt+0x36>
 8006010:	3501      	adds	r5, #1
 8006012:	2302      	movs	r3, #2
 8006014:	e000      	b.n	8006018 <__cvt+0x3c>
 8006016:	2303      	movs	r3, #3
 8006018:	aa07      	add	r2, sp, #28
 800601a:	9204      	str	r2, [sp, #16]
 800601c:	aa06      	add	r2, sp, #24
 800601e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006022:	e9cd 3500 	strd	r3, r5, [sp]
 8006026:	4622      	mov	r2, r4
 8006028:	463b      	mov	r3, r7
 800602a:	f001 f919 	bl	8007260 <_dtoa_r>
 800602e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006032:	4606      	mov	r6, r0
 8006034:	d102      	bne.n	800603c <__cvt+0x60>
 8006036:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006038:	07db      	lsls	r3, r3, #31
 800603a:	d522      	bpl.n	8006082 <__cvt+0xa6>
 800603c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006040:	eb06 0905 	add.w	r9, r6, r5
 8006044:	d110      	bne.n	8006068 <__cvt+0x8c>
 8006046:	7833      	ldrb	r3, [r6, #0]
 8006048:	2b30      	cmp	r3, #48	; 0x30
 800604a:	d10a      	bne.n	8006062 <__cvt+0x86>
 800604c:	2200      	movs	r2, #0
 800604e:	2300      	movs	r3, #0
 8006050:	4620      	mov	r0, r4
 8006052:	4639      	mov	r1, r7
 8006054:	f7fa fcb2 	bl	80009bc <__aeabi_dcmpeq>
 8006058:	b918      	cbnz	r0, 8006062 <__cvt+0x86>
 800605a:	f1c5 0501 	rsb	r5, r5, #1
 800605e:	f8ca 5000 	str.w	r5, [sl]
 8006062:	f8da 3000 	ldr.w	r3, [sl]
 8006066:	4499      	add	r9, r3
 8006068:	2200      	movs	r2, #0
 800606a:	2300      	movs	r3, #0
 800606c:	4620      	mov	r0, r4
 800606e:	4639      	mov	r1, r7
 8006070:	f7fa fca4 	bl	80009bc <__aeabi_dcmpeq>
 8006074:	b108      	cbz	r0, 800607a <__cvt+0x9e>
 8006076:	f8cd 901c 	str.w	r9, [sp, #28]
 800607a:	2230      	movs	r2, #48	; 0x30
 800607c:	9b07      	ldr	r3, [sp, #28]
 800607e:	454b      	cmp	r3, r9
 8006080:	d307      	bcc.n	8006092 <__cvt+0xb6>
 8006082:	4630      	mov	r0, r6
 8006084:	9b07      	ldr	r3, [sp, #28]
 8006086:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006088:	1b9b      	subs	r3, r3, r6
 800608a:	6013      	str	r3, [r2, #0]
 800608c:	b008      	add	sp, #32
 800608e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006092:	1c59      	adds	r1, r3, #1
 8006094:	9107      	str	r1, [sp, #28]
 8006096:	701a      	strb	r2, [r3, #0]
 8006098:	e7f0      	b.n	800607c <__cvt+0xa0>

0800609a <__exponent>:
 800609a:	4603      	mov	r3, r0
 800609c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800609e:	2900      	cmp	r1, #0
 80060a0:	f803 2b02 	strb.w	r2, [r3], #2
 80060a4:	bfb6      	itet	lt
 80060a6:	222d      	movlt	r2, #45	; 0x2d
 80060a8:	222b      	movge	r2, #43	; 0x2b
 80060aa:	4249      	neglt	r1, r1
 80060ac:	2909      	cmp	r1, #9
 80060ae:	7042      	strb	r2, [r0, #1]
 80060b0:	dd2a      	ble.n	8006108 <__exponent+0x6e>
 80060b2:	f10d 0207 	add.w	r2, sp, #7
 80060b6:	4617      	mov	r7, r2
 80060b8:	260a      	movs	r6, #10
 80060ba:	fb91 f5f6 	sdiv	r5, r1, r6
 80060be:	4694      	mov	ip, r2
 80060c0:	fb06 1415 	mls	r4, r6, r5, r1
 80060c4:	3430      	adds	r4, #48	; 0x30
 80060c6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80060ca:	460c      	mov	r4, r1
 80060cc:	2c63      	cmp	r4, #99	; 0x63
 80060ce:	4629      	mov	r1, r5
 80060d0:	f102 32ff 	add.w	r2, r2, #4294967295
 80060d4:	dcf1      	bgt.n	80060ba <__exponent+0x20>
 80060d6:	3130      	adds	r1, #48	; 0x30
 80060d8:	f1ac 0402 	sub.w	r4, ip, #2
 80060dc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80060e0:	4622      	mov	r2, r4
 80060e2:	1c41      	adds	r1, r0, #1
 80060e4:	42ba      	cmp	r2, r7
 80060e6:	d30a      	bcc.n	80060fe <__exponent+0x64>
 80060e8:	f10d 0209 	add.w	r2, sp, #9
 80060ec:	eba2 020c 	sub.w	r2, r2, ip
 80060f0:	42bc      	cmp	r4, r7
 80060f2:	bf88      	it	hi
 80060f4:	2200      	movhi	r2, #0
 80060f6:	4413      	add	r3, r2
 80060f8:	1a18      	subs	r0, r3, r0
 80060fa:	b003      	add	sp, #12
 80060fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060fe:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006102:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006106:	e7ed      	b.n	80060e4 <__exponent+0x4a>
 8006108:	2330      	movs	r3, #48	; 0x30
 800610a:	3130      	adds	r1, #48	; 0x30
 800610c:	7083      	strb	r3, [r0, #2]
 800610e:	70c1      	strb	r1, [r0, #3]
 8006110:	1d03      	adds	r3, r0, #4
 8006112:	e7f1      	b.n	80060f8 <__exponent+0x5e>

08006114 <_printf_float>:
 8006114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006118:	b091      	sub	sp, #68	; 0x44
 800611a:	460c      	mov	r4, r1
 800611c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006120:	4616      	mov	r6, r2
 8006122:	461f      	mov	r7, r3
 8006124:	4605      	mov	r5, r0
 8006126:	f000 ff69 	bl	8006ffc <_localeconv_r>
 800612a:	6803      	ldr	r3, [r0, #0]
 800612c:	4618      	mov	r0, r3
 800612e:	9309      	str	r3, [sp, #36]	; 0x24
 8006130:	f7fa f818 	bl	8000164 <strlen>
 8006134:	2300      	movs	r3, #0
 8006136:	930e      	str	r3, [sp, #56]	; 0x38
 8006138:	f8d8 3000 	ldr.w	r3, [r8]
 800613c:	900a      	str	r0, [sp, #40]	; 0x28
 800613e:	3307      	adds	r3, #7
 8006140:	f023 0307 	bic.w	r3, r3, #7
 8006144:	f103 0208 	add.w	r2, r3, #8
 8006148:	f894 9018 	ldrb.w	r9, [r4, #24]
 800614c:	f8d4 b000 	ldr.w	fp, [r4]
 8006150:	f8c8 2000 	str.w	r2, [r8]
 8006154:	e9d3 a800 	ldrd	sl, r8, [r3]
 8006158:	4652      	mov	r2, sl
 800615a:	4643      	mov	r3, r8
 800615c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006160:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8006164:	930b      	str	r3, [sp, #44]	; 0x2c
 8006166:	f04f 32ff 	mov.w	r2, #4294967295
 800616a:	4650      	mov	r0, sl
 800616c:	4b9c      	ldr	r3, [pc, #624]	; (80063e0 <_printf_float+0x2cc>)
 800616e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006170:	f7fa fc56 	bl	8000a20 <__aeabi_dcmpun>
 8006174:	bb70      	cbnz	r0, 80061d4 <_printf_float+0xc0>
 8006176:	f04f 32ff 	mov.w	r2, #4294967295
 800617a:	4650      	mov	r0, sl
 800617c:	4b98      	ldr	r3, [pc, #608]	; (80063e0 <_printf_float+0x2cc>)
 800617e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006180:	f7fa fc30 	bl	80009e4 <__aeabi_dcmple>
 8006184:	bb30      	cbnz	r0, 80061d4 <_printf_float+0xc0>
 8006186:	2200      	movs	r2, #0
 8006188:	2300      	movs	r3, #0
 800618a:	4650      	mov	r0, sl
 800618c:	4641      	mov	r1, r8
 800618e:	f7fa fc1f 	bl	80009d0 <__aeabi_dcmplt>
 8006192:	b110      	cbz	r0, 800619a <_printf_float+0x86>
 8006194:	232d      	movs	r3, #45	; 0x2d
 8006196:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800619a:	4a92      	ldr	r2, [pc, #584]	; (80063e4 <_printf_float+0x2d0>)
 800619c:	4b92      	ldr	r3, [pc, #584]	; (80063e8 <_printf_float+0x2d4>)
 800619e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80061a2:	bf94      	ite	ls
 80061a4:	4690      	movls	r8, r2
 80061a6:	4698      	movhi	r8, r3
 80061a8:	2303      	movs	r3, #3
 80061aa:	f04f 0a00 	mov.w	sl, #0
 80061ae:	6123      	str	r3, [r4, #16]
 80061b0:	f02b 0304 	bic.w	r3, fp, #4
 80061b4:	6023      	str	r3, [r4, #0]
 80061b6:	4633      	mov	r3, r6
 80061b8:	4621      	mov	r1, r4
 80061ba:	4628      	mov	r0, r5
 80061bc:	9700      	str	r7, [sp, #0]
 80061be:	aa0f      	add	r2, sp, #60	; 0x3c
 80061c0:	f000 f9d6 	bl	8006570 <_printf_common>
 80061c4:	3001      	adds	r0, #1
 80061c6:	f040 8090 	bne.w	80062ea <_printf_float+0x1d6>
 80061ca:	f04f 30ff 	mov.w	r0, #4294967295
 80061ce:	b011      	add	sp, #68	; 0x44
 80061d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061d4:	4652      	mov	r2, sl
 80061d6:	4643      	mov	r3, r8
 80061d8:	4650      	mov	r0, sl
 80061da:	4641      	mov	r1, r8
 80061dc:	f7fa fc20 	bl	8000a20 <__aeabi_dcmpun>
 80061e0:	b148      	cbz	r0, 80061f6 <_printf_float+0xe2>
 80061e2:	f1b8 0f00 	cmp.w	r8, #0
 80061e6:	bfb8      	it	lt
 80061e8:	232d      	movlt	r3, #45	; 0x2d
 80061ea:	4a80      	ldr	r2, [pc, #512]	; (80063ec <_printf_float+0x2d8>)
 80061ec:	bfb8      	it	lt
 80061ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80061f2:	4b7f      	ldr	r3, [pc, #508]	; (80063f0 <_printf_float+0x2dc>)
 80061f4:	e7d3      	b.n	800619e <_printf_float+0x8a>
 80061f6:	6863      	ldr	r3, [r4, #4]
 80061f8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80061fc:	1c5a      	adds	r2, r3, #1
 80061fe:	d142      	bne.n	8006286 <_printf_float+0x172>
 8006200:	2306      	movs	r3, #6
 8006202:	6063      	str	r3, [r4, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	9206      	str	r2, [sp, #24]
 8006208:	aa0e      	add	r2, sp, #56	; 0x38
 800620a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800620e:	aa0d      	add	r2, sp, #52	; 0x34
 8006210:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006214:	9203      	str	r2, [sp, #12]
 8006216:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800621a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800621e:	6023      	str	r3, [r4, #0]
 8006220:	6863      	ldr	r3, [r4, #4]
 8006222:	4652      	mov	r2, sl
 8006224:	9300      	str	r3, [sp, #0]
 8006226:	4628      	mov	r0, r5
 8006228:	4643      	mov	r3, r8
 800622a:	910b      	str	r1, [sp, #44]	; 0x2c
 800622c:	f7ff fed6 	bl	8005fdc <__cvt>
 8006230:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006232:	4680      	mov	r8, r0
 8006234:	2947      	cmp	r1, #71	; 0x47
 8006236:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006238:	d108      	bne.n	800624c <_printf_float+0x138>
 800623a:	1cc8      	adds	r0, r1, #3
 800623c:	db02      	blt.n	8006244 <_printf_float+0x130>
 800623e:	6863      	ldr	r3, [r4, #4]
 8006240:	4299      	cmp	r1, r3
 8006242:	dd40      	ble.n	80062c6 <_printf_float+0x1b2>
 8006244:	f1a9 0902 	sub.w	r9, r9, #2
 8006248:	fa5f f989 	uxtb.w	r9, r9
 800624c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006250:	d81f      	bhi.n	8006292 <_printf_float+0x17e>
 8006252:	464a      	mov	r2, r9
 8006254:	3901      	subs	r1, #1
 8006256:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800625a:	910d      	str	r1, [sp, #52]	; 0x34
 800625c:	f7ff ff1d 	bl	800609a <__exponent>
 8006260:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006262:	4682      	mov	sl, r0
 8006264:	1813      	adds	r3, r2, r0
 8006266:	2a01      	cmp	r2, #1
 8006268:	6123      	str	r3, [r4, #16]
 800626a:	dc02      	bgt.n	8006272 <_printf_float+0x15e>
 800626c:	6822      	ldr	r2, [r4, #0]
 800626e:	07d2      	lsls	r2, r2, #31
 8006270:	d501      	bpl.n	8006276 <_printf_float+0x162>
 8006272:	3301      	adds	r3, #1
 8006274:	6123      	str	r3, [r4, #16]
 8006276:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800627a:	2b00      	cmp	r3, #0
 800627c:	d09b      	beq.n	80061b6 <_printf_float+0xa2>
 800627e:	232d      	movs	r3, #45	; 0x2d
 8006280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006284:	e797      	b.n	80061b6 <_printf_float+0xa2>
 8006286:	2947      	cmp	r1, #71	; 0x47
 8006288:	d1bc      	bne.n	8006204 <_printf_float+0xf0>
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1ba      	bne.n	8006204 <_printf_float+0xf0>
 800628e:	2301      	movs	r3, #1
 8006290:	e7b7      	b.n	8006202 <_printf_float+0xee>
 8006292:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006296:	d118      	bne.n	80062ca <_printf_float+0x1b6>
 8006298:	2900      	cmp	r1, #0
 800629a:	6863      	ldr	r3, [r4, #4]
 800629c:	dd0b      	ble.n	80062b6 <_printf_float+0x1a2>
 800629e:	6121      	str	r1, [r4, #16]
 80062a0:	b913      	cbnz	r3, 80062a8 <_printf_float+0x194>
 80062a2:	6822      	ldr	r2, [r4, #0]
 80062a4:	07d0      	lsls	r0, r2, #31
 80062a6:	d502      	bpl.n	80062ae <_printf_float+0x19a>
 80062a8:	3301      	adds	r3, #1
 80062aa:	440b      	add	r3, r1
 80062ac:	6123      	str	r3, [r4, #16]
 80062ae:	f04f 0a00 	mov.w	sl, #0
 80062b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80062b4:	e7df      	b.n	8006276 <_printf_float+0x162>
 80062b6:	b913      	cbnz	r3, 80062be <_printf_float+0x1aa>
 80062b8:	6822      	ldr	r2, [r4, #0]
 80062ba:	07d2      	lsls	r2, r2, #31
 80062bc:	d501      	bpl.n	80062c2 <_printf_float+0x1ae>
 80062be:	3302      	adds	r3, #2
 80062c0:	e7f4      	b.n	80062ac <_printf_float+0x198>
 80062c2:	2301      	movs	r3, #1
 80062c4:	e7f2      	b.n	80062ac <_printf_float+0x198>
 80062c6:	f04f 0967 	mov.w	r9, #103	; 0x67
 80062ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062cc:	4299      	cmp	r1, r3
 80062ce:	db05      	blt.n	80062dc <_printf_float+0x1c8>
 80062d0:	6823      	ldr	r3, [r4, #0]
 80062d2:	6121      	str	r1, [r4, #16]
 80062d4:	07d8      	lsls	r0, r3, #31
 80062d6:	d5ea      	bpl.n	80062ae <_printf_float+0x19a>
 80062d8:	1c4b      	adds	r3, r1, #1
 80062da:	e7e7      	b.n	80062ac <_printf_float+0x198>
 80062dc:	2900      	cmp	r1, #0
 80062de:	bfcc      	ite	gt
 80062e0:	2201      	movgt	r2, #1
 80062e2:	f1c1 0202 	rsble	r2, r1, #2
 80062e6:	4413      	add	r3, r2
 80062e8:	e7e0      	b.n	80062ac <_printf_float+0x198>
 80062ea:	6823      	ldr	r3, [r4, #0]
 80062ec:	055a      	lsls	r2, r3, #21
 80062ee:	d407      	bmi.n	8006300 <_printf_float+0x1ec>
 80062f0:	6923      	ldr	r3, [r4, #16]
 80062f2:	4642      	mov	r2, r8
 80062f4:	4631      	mov	r1, r6
 80062f6:	4628      	mov	r0, r5
 80062f8:	47b8      	blx	r7
 80062fa:	3001      	adds	r0, #1
 80062fc:	d12b      	bne.n	8006356 <_printf_float+0x242>
 80062fe:	e764      	b.n	80061ca <_printf_float+0xb6>
 8006300:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006304:	f240 80dd 	bls.w	80064c2 <_printf_float+0x3ae>
 8006308:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800630c:	2200      	movs	r2, #0
 800630e:	2300      	movs	r3, #0
 8006310:	f7fa fb54 	bl	80009bc <__aeabi_dcmpeq>
 8006314:	2800      	cmp	r0, #0
 8006316:	d033      	beq.n	8006380 <_printf_float+0x26c>
 8006318:	2301      	movs	r3, #1
 800631a:	4631      	mov	r1, r6
 800631c:	4628      	mov	r0, r5
 800631e:	4a35      	ldr	r2, [pc, #212]	; (80063f4 <_printf_float+0x2e0>)
 8006320:	47b8      	blx	r7
 8006322:	3001      	adds	r0, #1
 8006324:	f43f af51 	beq.w	80061ca <_printf_float+0xb6>
 8006328:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800632c:	429a      	cmp	r2, r3
 800632e:	db02      	blt.n	8006336 <_printf_float+0x222>
 8006330:	6823      	ldr	r3, [r4, #0]
 8006332:	07d8      	lsls	r0, r3, #31
 8006334:	d50f      	bpl.n	8006356 <_printf_float+0x242>
 8006336:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800633a:	4631      	mov	r1, r6
 800633c:	4628      	mov	r0, r5
 800633e:	47b8      	blx	r7
 8006340:	3001      	adds	r0, #1
 8006342:	f43f af42 	beq.w	80061ca <_printf_float+0xb6>
 8006346:	f04f 0800 	mov.w	r8, #0
 800634a:	f104 091a 	add.w	r9, r4, #26
 800634e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006350:	3b01      	subs	r3, #1
 8006352:	4543      	cmp	r3, r8
 8006354:	dc09      	bgt.n	800636a <_printf_float+0x256>
 8006356:	6823      	ldr	r3, [r4, #0]
 8006358:	079b      	lsls	r3, r3, #30
 800635a:	f100 8104 	bmi.w	8006566 <_printf_float+0x452>
 800635e:	68e0      	ldr	r0, [r4, #12]
 8006360:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006362:	4298      	cmp	r0, r3
 8006364:	bfb8      	it	lt
 8006366:	4618      	movlt	r0, r3
 8006368:	e731      	b.n	80061ce <_printf_float+0xba>
 800636a:	2301      	movs	r3, #1
 800636c:	464a      	mov	r2, r9
 800636e:	4631      	mov	r1, r6
 8006370:	4628      	mov	r0, r5
 8006372:	47b8      	blx	r7
 8006374:	3001      	adds	r0, #1
 8006376:	f43f af28 	beq.w	80061ca <_printf_float+0xb6>
 800637a:	f108 0801 	add.w	r8, r8, #1
 800637e:	e7e6      	b.n	800634e <_printf_float+0x23a>
 8006380:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006382:	2b00      	cmp	r3, #0
 8006384:	dc38      	bgt.n	80063f8 <_printf_float+0x2e4>
 8006386:	2301      	movs	r3, #1
 8006388:	4631      	mov	r1, r6
 800638a:	4628      	mov	r0, r5
 800638c:	4a19      	ldr	r2, [pc, #100]	; (80063f4 <_printf_float+0x2e0>)
 800638e:	47b8      	blx	r7
 8006390:	3001      	adds	r0, #1
 8006392:	f43f af1a 	beq.w	80061ca <_printf_float+0xb6>
 8006396:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800639a:	4313      	orrs	r3, r2
 800639c:	d102      	bne.n	80063a4 <_printf_float+0x290>
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	07d9      	lsls	r1, r3, #31
 80063a2:	d5d8      	bpl.n	8006356 <_printf_float+0x242>
 80063a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063a8:	4631      	mov	r1, r6
 80063aa:	4628      	mov	r0, r5
 80063ac:	47b8      	blx	r7
 80063ae:	3001      	adds	r0, #1
 80063b0:	f43f af0b 	beq.w	80061ca <_printf_float+0xb6>
 80063b4:	f04f 0900 	mov.w	r9, #0
 80063b8:	f104 0a1a 	add.w	sl, r4, #26
 80063bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063be:	425b      	negs	r3, r3
 80063c0:	454b      	cmp	r3, r9
 80063c2:	dc01      	bgt.n	80063c8 <_printf_float+0x2b4>
 80063c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063c6:	e794      	b.n	80062f2 <_printf_float+0x1de>
 80063c8:	2301      	movs	r3, #1
 80063ca:	4652      	mov	r2, sl
 80063cc:	4631      	mov	r1, r6
 80063ce:	4628      	mov	r0, r5
 80063d0:	47b8      	blx	r7
 80063d2:	3001      	adds	r0, #1
 80063d4:	f43f aef9 	beq.w	80061ca <_printf_float+0xb6>
 80063d8:	f109 0901 	add.w	r9, r9, #1
 80063dc:	e7ee      	b.n	80063bc <_printf_float+0x2a8>
 80063de:	bf00      	nop
 80063e0:	7fefffff 	.word	0x7fefffff
 80063e4:	0800b216 	.word	0x0800b216
 80063e8:	0800b21a 	.word	0x0800b21a
 80063ec:	0800b21e 	.word	0x0800b21e
 80063f0:	0800b222 	.word	0x0800b222
 80063f4:	0800b648 	.word	0x0800b648
 80063f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80063fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80063fc:	429a      	cmp	r2, r3
 80063fe:	bfa8      	it	ge
 8006400:	461a      	movge	r2, r3
 8006402:	2a00      	cmp	r2, #0
 8006404:	4691      	mov	r9, r2
 8006406:	dc37      	bgt.n	8006478 <_printf_float+0x364>
 8006408:	f04f 0b00 	mov.w	fp, #0
 800640c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006410:	f104 021a 	add.w	r2, r4, #26
 8006414:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006418:	ebaa 0309 	sub.w	r3, sl, r9
 800641c:	455b      	cmp	r3, fp
 800641e:	dc33      	bgt.n	8006488 <_printf_float+0x374>
 8006420:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006424:	429a      	cmp	r2, r3
 8006426:	db3b      	blt.n	80064a0 <_printf_float+0x38c>
 8006428:	6823      	ldr	r3, [r4, #0]
 800642a:	07da      	lsls	r2, r3, #31
 800642c:	d438      	bmi.n	80064a0 <_printf_float+0x38c>
 800642e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006432:	eba2 0903 	sub.w	r9, r2, r3
 8006436:	eba2 020a 	sub.w	r2, r2, sl
 800643a:	4591      	cmp	r9, r2
 800643c:	bfa8      	it	ge
 800643e:	4691      	movge	r9, r2
 8006440:	f1b9 0f00 	cmp.w	r9, #0
 8006444:	dc34      	bgt.n	80064b0 <_printf_float+0x39c>
 8006446:	f04f 0800 	mov.w	r8, #0
 800644a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800644e:	f104 0a1a 	add.w	sl, r4, #26
 8006452:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006456:	1a9b      	subs	r3, r3, r2
 8006458:	eba3 0309 	sub.w	r3, r3, r9
 800645c:	4543      	cmp	r3, r8
 800645e:	f77f af7a 	ble.w	8006356 <_printf_float+0x242>
 8006462:	2301      	movs	r3, #1
 8006464:	4652      	mov	r2, sl
 8006466:	4631      	mov	r1, r6
 8006468:	4628      	mov	r0, r5
 800646a:	47b8      	blx	r7
 800646c:	3001      	adds	r0, #1
 800646e:	f43f aeac 	beq.w	80061ca <_printf_float+0xb6>
 8006472:	f108 0801 	add.w	r8, r8, #1
 8006476:	e7ec      	b.n	8006452 <_printf_float+0x33e>
 8006478:	4613      	mov	r3, r2
 800647a:	4631      	mov	r1, r6
 800647c:	4642      	mov	r2, r8
 800647e:	4628      	mov	r0, r5
 8006480:	47b8      	blx	r7
 8006482:	3001      	adds	r0, #1
 8006484:	d1c0      	bne.n	8006408 <_printf_float+0x2f4>
 8006486:	e6a0      	b.n	80061ca <_printf_float+0xb6>
 8006488:	2301      	movs	r3, #1
 800648a:	4631      	mov	r1, r6
 800648c:	4628      	mov	r0, r5
 800648e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006490:	47b8      	blx	r7
 8006492:	3001      	adds	r0, #1
 8006494:	f43f ae99 	beq.w	80061ca <_printf_float+0xb6>
 8006498:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800649a:	f10b 0b01 	add.w	fp, fp, #1
 800649e:	e7b9      	b.n	8006414 <_printf_float+0x300>
 80064a0:	4631      	mov	r1, r6
 80064a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064a6:	4628      	mov	r0, r5
 80064a8:	47b8      	blx	r7
 80064aa:	3001      	adds	r0, #1
 80064ac:	d1bf      	bne.n	800642e <_printf_float+0x31a>
 80064ae:	e68c      	b.n	80061ca <_printf_float+0xb6>
 80064b0:	464b      	mov	r3, r9
 80064b2:	4631      	mov	r1, r6
 80064b4:	4628      	mov	r0, r5
 80064b6:	eb08 020a 	add.w	r2, r8, sl
 80064ba:	47b8      	blx	r7
 80064bc:	3001      	adds	r0, #1
 80064be:	d1c2      	bne.n	8006446 <_printf_float+0x332>
 80064c0:	e683      	b.n	80061ca <_printf_float+0xb6>
 80064c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064c4:	2a01      	cmp	r2, #1
 80064c6:	dc01      	bgt.n	80064cc <_printf_float+0x3b8>
 80064c8:	07db      	lsls	r3, r3, #31
 80064ca:	d539      	bpl.n	8006540 <_printf_float+0x42c>
 80064cc:	2301      	movs	r3, #1
 80064ce:	4642      	mov	r2, r8
 80064d0:	4631      	mov	r1, r6
 80064d2:	4628      	mov	r0, r5
 80064d4:	47b8      	blx	r7
 80064d6:	3001      	adds	r0, #1
 80064d8:	f43f ae77 	beq.w	80061ca <_printf_float+0xb6>
 80064dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064e0:	4631      	mov	r1, r6
 80064e2:	4628      	mov	r0, r5
 80064e4:	47b8      	blx	r7
 80064e6:	3001      	adds	r0, #1
 80064e8:	f43f ae6f 	beq.w	80061ca <_printf_float+0xb6>
 80064ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80064f0:	2200      	movs	r2, #0
 80064f2:	2300      	movs	r3, #0
 80064f4:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80064f8:	f7fa fa60 	bl	80009bc <__aeabi_dcmpeq>
 80064fc:	b9d8      	cbnz	r0, 8006536 <_printf_float+0x422>
 80064fe:	f109 33ff 	add.w	r3, r9, #4294967295
 8006502:	f108 0201 	add.w	r2, r8, #1
 8006506:	4631      	mov	r1, r6
 8006508:	4628      	mov	r0, r5
 800650a:	47b8      	blx	r7
 800650c:	3001      	adds	r0, #1
 800650e:	d10e      	bne.n	800652e <_printf_float+0x41a>
 8006510:	e65b      	b.n	80061ca <_printf_float+0xb6>
 8006512:	2301      	movs	r3, #1
 8006514:	464a      	mov	r2, r9
 8006516:	4631      	mov	r1, r6
 8006518:	4628      	mov	r0, r5
 800651a:	47b8      	blx	r7
 800651c:	3001      	adds	r0, #1
 800651e:	f43f ae54 	beq.w	80061ca <_printf_float+0xb6>
 8006522:	f108 0801 	add.w	r8, r8, #1
 8006526:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006528:	3b01      	subs	r3, #1
 800652a:	4543      	cmp	r3, r8
 800652c:	dcf1      	bgt.n	8006512 <_printf_float+0x3fe>
 800652e:	4653      	mov	r3, sl
 8006530:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006534:	e6de      	b.n	80062f4 <_printf_float+0x1e0>
 8006536:	f04f 0800 	mov.w	r8, #0
 800653a:	f104 091a 	add.w	r9, r4, #26
 800653e:	e7f2      	b.n	8006526 <_printf_float+0x412>
 8006540:	2301      	movs	r3, #1
 8006542:	4642      	mov	r2, r8
 8006544:	e7df      	b.n	8006506 <_printf_float+0x3f2>
 8006546:	2301      	movs	r3, #1
 8006548:	464a      	mov	r2, r9
 800654a:	4631      	mov	r1, r6
 800654c:	4628      	mov	r0, r5
 800654e:	47b8      	blx	r7
 8006550:	3001      	adds	r0, #1
 8006552:	f43f ae3a 	beq.w	80061ca <_printf_float+0xb6>
 8006556:	f108 0801 	add.w	r8, r8, #1
 800655a:	68e3      	ldr	r3, [r4, #12]
 800655c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800655e:	1a5b      	subs	r3, r3, r1
 8006560:	4543      	cmp	r3, r8
 8006562:	dcf0      	bgt.n	8006546 <_printf_float+0x432>
 8006564:	e6fb      	b.n	800635e <_printf_float+0x24a>
 8006566:	f04f 0800 	mov.w	r8, #0
 800656a:	f104 0919 	add.w	r9, r4, #25
 800656e:	e7f4      	b.n	800655a <_printf_float+0x446>

08006570 <_printf_common>:
 8006570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006574:	4616      	mov	r6, r2
 8006576:	4699      	mov	r9, r3
 8006578:	688a      	ldr	r2, [r1, #8]
 800657a:	690b      	ldr	r3, [r1, #16]
 800657c:	4607      	mov	r7, r0
 800657e:	4293      	cmp	r3, r2
 8006580:	bfb8      	it	lt
 8006582:	4613      	movlt	r3, r2
 8006584:	6033      	str	r3, [r6, #0]
 8006586:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800658a:	460c      	mov	r4, r1
 800658c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006590:	b10a      	cbz	r2, 8006596 <_printf_common+0x26>
 8006592:	3301      	adds	r3, #1
 8006594:	6033      	str	r3, [r6, #0]
 8006596:	6823      	ldr	r3, [r4, #0]
 8006598:	0699      	lsls	r1, r3, #26
 800659a:	bf42      	ittt	mi
 800659c:	6833      	ldrmi	r3, [r6, #0]
 800659e:	3302      	addmi	r3, #2
 80065a0:	6033      	strmi	r3, [r6, #0]
 80065a2:	6825      	ldr	r5, [r4, #0]
 80065a4:	f015 0506 	ands.w	r5, r5, #6
 80065a8:	d106      	bne.n	80065b8 <_printf_common+0x48>
 80065aa:	f104 0a19 	add.w	sl, r4, #25
 80065ae:	68e3      	ldr	r3, [r4, #12]
 80065b0:	6832      	ldr	r2, [r6, #0]
 80065b2:	1a9b      	subs	r3, r3, r2
 80065b4:	42ab      	cmp	r3, r5
 80065b6:	dc2b      	bgt.n	8006610 <_printf_common+0xa0>
 80065b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065bc:	1e13      	subs	r3, r2, #0
 80065be:	6822      	ldr	r2, [r4, #0]
 80065c0:	bf18      	it	ne
 80065c2:	2301      	movne	r3, #1
 80065c4:	0692      	lsls	r2, r2, #26
 80065c6:	d430      	bmi.n	800662a <_printf_common+0xba>
 80065c8:	4649      	mov	r1, r9
 80065ca:	4638      	mov	r0, r7
 80065cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065d0:	47c0      	blx	r8
 80065d2:	3001      	adds	r0, #1
 80065d4:	d023      	beq.n	800661e <_printf_common+0xae>
 80065d6:	6823      	ldr	r3, [r4, #0]
 80065d8:	6922      	ldr	r2, [r4, #16]
 80065da:	f003 0306 	and.w	r3, r3, #6
 80065de:	2b04      	cmp	r3, #4
 80065e0:	bf14      	ite	ne
 80065e2:	2500      	movne	r5, #0
 80065e4:	6833      	ldreq	r3, [r6, #0]
 80065e6:	f04f 0600 	mov.w	r6, #0
 80065ea:	bf08      	it	eq
 80065ec:	68e5      	ldreq	r5, [r4, #12]
 80065ee:	f104 041a 	add.w	r4, r4, #26
 80065f2:	bf08      	it	eq
 80065f4:	1aed      	subeq	r5, r5, r3
 80065f6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80065fa:	bf08      	it	eq
 80065fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006600:	4293      	cmp	r3, r2
 8006602:	bfc4      	itt	gt
 8006604:	1a9b      	subgt	r3, r3, r2
 8006606:	18ed      	addgt	r5, r5, r3
 8006608:	42b5      	cmp	r5, r6
 800660a:	d11a      	bne.n	8006642 <_printf_common+0xd2>
 800660c:	2000      	movs	r0, #0
 800660e:	e008      	b.n	8006622 <_printf_common+0xb2>
 8006610:	2301      	movs	r3, #1
 8006612:	4652      	mov	r2, sl
 8006614:	4649      	mov	r1, r9
 8006616:	4638      	mov	r0, r7
 8006618:	47c0      	blx	r8
 800661a:	3001      	adds	r0, #1
 800661c:	d103      	bne.n	8006626 <_printf_common+0xb6>
 800661e:	f04f 30ff 	mov.w	r0, #4294967295
 8006622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006626:	3501      	adds	r5, #1
 8006628:	e7c1      	b.n	80065ae <_printf_common+0x3e>
 800662a:	2030      	movs	r0, #48	; 0x30
 800662c:	18e1      	adds	r1, r4, r3
 800662e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006632:	1c5a      	adds	r2, r3, #1
 8006634:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006638:	4422      	add	r2, r4
 800663a:	3302      	adds	r3, #2
 800663c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006640:	e7c2      	b.n	80065c8 <_printf_common+0x58>
 8006642:	2301      	movs	r3, #1
 8006644:	4622      	mov	r2, r4
 8006646:	4649      	mov	r1, r9
 8006648:	4638      	mov	r0, r7
 800664a:	47c0      	blx	r8
 800664c:	3001      	adds	r0, #1
 800664e:	d0e6      	beq.n	800661e <_printf_common+0xae>
 8006650:	3601      	adds	r6, #1
 8006652:	e7d9      	b.n	8006608 <_printf_common+0x98>

08006654 <_printf_i>:
 8006654:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006658:	7e0f      	ldrb	r7, [r1, #24]
 800665a:	4691      	mov	r9, r2
 800665c:	2f78      	cmp	r7, #120	; 0x78
 800665e:	4680      	mov	r8, r0
 8006660:	460c      	mov	r4, r1
 8006662:	469a      	mov	sl, r3
 8006664:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006666:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800666a:	d807      	bhi.n	800667c <_printf_i+0x28>
 800666c:	2f62      	cmp	r7, #98	; 0x62
 800666e:	d80a      	bhi.n	8006686 <_printf_i+0x32>
 8006670:	2f00      	cmp	r7, #0
 8006672:	f000 80d5 	beq.w	8006820 <_printf_i+0x1cc>
 8006676:	2f58      	cmp	r7, #88	; 0x58
 8006678:	f000 80c1 	beq.w	80067fe <_printf_i+0x1aa>
 800667c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006680:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006684:	e03a      	b.n	80066fc <_printf_i+0xa8>
 8006686:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800668a:	2b15      	cmp	r3, #21
 800668c:	d8f6      	bhi.n	800667c <_printf_i+0x28>
 800668e:	a101      	add	r1, pc, #4	; (adr r1, 8006694 <_printf_i+0x40>)
 8006690:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006694:	080066ed 	.word	0x080066ed
 8006698:	08006701 	.word	0x08006701
 800669c:	0800667d 	.word	0x0800667d
 80066a0:	0800667d 	.word	0x0800667d
 80066a4:	0800667d 	.word	0x0800667d
 80066a8:	0800667d 	.word	0x0800667d
 80066ac:	08006701 	.word	0x08006701
 80066b0:	0800667d 	.word	0x0800667d
 80066b4:	0800667d 	.word	0x0800667d
 80066b8:	0800667d 	.word	0x0800667d
 80066bc:	0800667d 	.word	0x0800667d
 80066c0:	08006807 	.word	0x08006807
 80066c4:	0800672d 	.word	0x0800672d
 80066c8:	080067c1 	.word	0x080067c1
 80066cc:	0800667d 	.word	0x0800667d
 80066d0:	0800667d 	.word	0x0800667d
 80066d4:	08006829 	.word	0x08006829
 80066d8:	0800667d 	.word	0x0800667d
 80066dc:	0800672d 	.word	0x0800672d
 80066e0:	0800667d 	.word	0x0800667d
 80066e4:	0800667d 	.word	0x0800667d
 80066e8:	080067c9 	.word	0x080067c9
 80066ec:	682b      	ldr	r3, [r5, #0]
 80066ee:	1d1a      	adds	r2, r3, #4
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	602a      	str	r2, [r5, #0]
 80066f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066fc:	2301      	movs	r3, #1
 80066fe:	e0a0      	b.n	8006842 <_printf_i+0x1ee>
 8006700:	6820      	ldr	r0, [r4, #0]
 8006702:	682b      	ldr	r3, [r5, #0]
 8006704:	0607      	lsls	r7, r0, #24
 8006706:	f103 0104 	add.w	r1, r3, #4
 800670a:	6029      	str	r1, [r5, #0]
 800670c:	d501      	bpl.n	8006712 <_printf_i+0xbe>
 800670e:	681e      	ldr	r6, [r3, #0]
 8006710:	e003      	b.n	800671a <_printf_i+0xc6>
 8006712:	0646      	lsls	r6, r0, #25
 8006714:	d5fb      	bpl.n	800670e <_printf_i+0xba>
 8006716:	f9b3 6000 	ldrsh.w	r6, [r3]
 800671a:	2e00      	cmp	r6, #0
 800671c:	da03      	bge.n	8006726 <_printf_i+0xd2>
 800671e:	232d      	movs	r3, #45	; 0x2d
 8006720:	4276      	negs	r6, r6
 8006722:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006726:	230a      	movs	r3, #10
 8006728:	4859      	ldr	r0, [pc, #356]	; (8006890 <_printf_i+0x23c>)
 800672a:	e012      	b.n	8006752 <_printf_i+0xfe>
 800672c:	682b      	ldr	r3, [r5, #0]
 800672e:	6820      	ldr	r0, [r4, #0]
 8006730:	1d19      	adds	r1, r3, #4
 8006732:	6029      	str	r1, [r5, #0]
 8006734:	0605      	lsls	r5, r0, #24
 8006736:	d501      	bpl.n	800673c <_printf_i+0xe8>
 8006738:	681e      	ldr	r6, [r3, #0]
 800673a:	e002      	b.n	8006742 <_printf_i+0xee>
 800673c:	0641      	lsls	r1, r0, #25
 800673e:	d5fb      	bpl.n	8006738 <_printf_i+0xe4>
 8006740:	881e      	ldrh	r6, [r3, #0]
 8006742:	2f6f      	cmp	r7, #111	; 0x6f
 8006744:	bf0c      	ite	eq
 8006746:	2308      	moveq	r3, #8
 8006748:	230a      	movne	r3, #10
 800674a:	4851      	ldr	r0, [pc, #324]	; (8006890 <_printf_i+0x23c>)
 800674c:	2100      	movs	r1, #0
 800674e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006752:	6865      	ldr	r5, [r4, #4]
 8006754:	2d00      	cmp	r5, #0
 8006756:	bfa8      	it	ge
 8006758:	6821      	ldrge	r1, [r4, #0]
 800675a:	60a5      	str	r5, [r4, #8]
 800675c:	bfa4      	itt	ge
 800675e:	f021 0104 	bicge.w	r1, r1, #4
 8006762:	6021      	strge	r1, [r4, #0]
 8006764:	b90e      	cbnz	r6, 800676a <_printf_i+0x116>
 8006766:	2d00      	cmp	r5, #0
 8006768:	d04b      	beq.n	8006802 <_printf_i+0x1ae>
 800676a:	4615      	mov	r5, r2
 800676c:	fbb6 f1f3 	udiv	r1, r6, r3
 8006770:	fb03 6711 	mls	r7, r3, r1, r6
 8006774:	5dc7      	ldrb	r7, [r0, r7]
 8006776:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800677a:	4637      	mov	r7, r6
 800677c:	42bb      	cmp	r3, r7
 800677e:	460e      	mov	r6, r1
 8006780:	d9f4      	bls.n	800676c <_printf_i+0x118>
 8006782:	2b08      	cmp	r3, #8
 8006784:	d10b      	bne.n	800679e <_printf_i+0x14a>
 8006786:	6823      	ldr	r3, [r4, #0]
 8006788:	07de      	lsls	r6, r3, #31
 800678a:	d508      	bpl.n	800679e <_printf_i+0x14a>
 800678c:	6923      	ldr	r3, [r4, #16]
 800678e:	6861      	ldr	r1, [r4, #4]
 8006790:	4299      	cmp	r1, r3
 8006792:	bfde      	ittt	le
 8006794:	2330      	movle	r3, #48	; 0x30
 8006796:	f805 3c01 	strble.w	r3, [r5, #-1]
 800679a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800679e:	1b52      	subs	r2, r2, r5
 80067a0:	6122      	str	r2, [r4, #16]
 80067a2:	464b      	mov	r3, r9
 80067a4:	4621      	mov	r1, r4
 80067a6:	4640      	mov	r0, r8
 80067a8:	f8cd a000 	str.w	sl, [sp]
 80067ac:	aa03      	add	r2, sp, #12
 80067ae:	f7ff fedf 	bl	8006570 <_printf_common>
 80067b2:	3001      	adds	r0, #1
 80067b4:	d14a      	bne.n	800684c <_printf_i+0x1f8>
 80067b6:	f04f 30ff 	mov.w	r0, #4294967295
 80067ba:	b004      	add	sp, #16
 80067bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067c0:	6823      	ldr	r3, [r4, #0]
 80067c2:	f043 0320 	orr.w	r3, r3, #32
 80067c6:	6023      	str	r3, [r4, #0]
 80067c8:	2778      	movs	r7, #120	; 0x78
 80067ca:	4832      	ldr	r0, [pc, #200]	; (8006894 <_printf_i+0x240>)
 80067cc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	6829      	ldr	r1, [r5, #0]
 80067d4:	061f      	lsls	r7, r3, #24
 80067d6:	f851 6b04 	ldr.w	r6, [r1], #4
 80067da:	d402      	bmi.n	80067e2 <_printf_i+0x18e>
 80067dc:	065f      	lsls	r7, r3, #25
 80067de:	bf48      	it	mi
 80067e0:	b2b6      	uxthmi	r6, r6
 80067e2:	07df      	lsls	r7, r3, #31
 80067e4:	bf48      	it	mi
 80067e6:	f043 0320 	orrmi.w	r3, r3, #32
 80067ea:	6029      	str	r1, [r5, #0]
 80067ec:	bf48      	it	mi
 80067ee:	6023      	strmi	r3, [r4, #0]
 80067f0:	b91e      	cbnz	r6, 80067fa <_printf_i+0x1a6>
 80067f2:	6823      	ldr	r3, [r4, #0]
 80067f4:	f023 0320 	bic.w	r3, r3, #32
 80067f8:	6023      	str	r3, [r4, #0]
 80067fa:	2310      	movs	r3, #16
 80067fc:	e7a6      	b.n	800674c <_printf_i+0xf8>
 80067fe:	4824      	ldr	r0, [pc, #144]	; (8006890 <_printf_i+0x23c>)
 8006800:	e7e4      	b.n	80067cc <_printf_i+0x178>
 8006802:	4615      	mov	r5, r2
 8006804:	e7bd      	b.n	8006782 <_printf_i+0x12e>
 8006806:	682b      	ldr	r3, [r5, #0]
 8006808:	6826      	ldr	r6, [r4, #0]
 800680a:	1d18      	adds	r0, r3, #4
 800680c:	6961      	ldr	r1, [r4, #20]
 800680e:	6028      	str	r0, [r5, #0]
 8006810:	0635      	lsls	r5, r6, #24
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	d501      	bpl.n	800681a <_printf_i+0x1c6>
 8006816:	6019      	str	r1, [r3, #0]
 8006818:	e002      	b.n	8006820 <_printf_i+0x1cc>
 800681a:	0670      	lsls	r0, r6, #25
 800681c:	d5fb      	bpl.n	8006816 <_printf_i+0x1c2>
 800681e:	8019      	strh	r1, [r3, #0]
 8006820:	2300      	movs	r3, #0
 8006822:	4615      	mov	r5, r2
 8006824:	6123      	str	r3, [r4, #16]
 8006826:	e7bc      	b.n	80067a2 <_printf_i+0x14e>
 8006828:	682b      	ldr	r3, [r5, #0]
 800682a:	2100      	movs	r1, #0
 800682c:	1d1a      	adds	r2, r3, #4
 800682e:	602a      	str	r2, [r5, #0]
 8006830:	681d      	ldr	r5, [r3, #0]
 8006832:	6862      	ldr	r2, [r4, #4]
 8006834:	4628      	mov	r0, r5
 8006836:	f000 fc57 	bl	80070e8 <memchr>
 800683a:	b108      	cbz	r0, 8006840 <_printf_i+0x1ec>
 800683c:	1b40      	subs	r0, r0, r5
 800683e:	6060      	str	r0, [r4, #4]
 8006840:	6863      	ldr	r3, [r4, #4]
 8006842:	6123      	str	r3, [r4, #16]
 8006844:	2300      	movs	r3, #0
 8006846:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800684a:	e7aa      	b.n	80067a2 <_printf_i+0x14e>
 800684c:	462a      	mov	r2, r5
 800684e:	4649      	mov	r1, r9
 8006850:	4640      	mov	r0, r8
 8006852:	6923      	ldr	r3, [r4, #16]
 8006854:	47d0      	blx	sl
 8006856:	3001      	adds	r0, #1
 8006858:	d0ad      	beq.n	80067b6 <_printf_i+0x162>
 800685a:	6823      	ldr	r3, [r4, #0]
 800685c:	079b      	lsls	r3, r3, #30
 800685e:	d413      	bmi.n	8006888 <_printf_i+0x234>
 8006860:	68e0      	ldr	r0, [r4, #12]
 8006862:	9b03      	ldr	r3, [sp, #12]
 8006864:	4298      	cmp	r0, r3
 8006866:	bfb8      	it	lt
 8006868:	4618      	movlt	r0, r3
 800686a:	e7a6      	b.n	80067ba <_printf_i+0x166>
 800686c:	2301      	movs	r3, #1
 800686e:	4632      	mov	r2, r6
 8006870:	4649      	mov	r1, r9
 8006872:	4640      	mov	r0, r8
 8006874:	47d0      	blx	sl
 8006876:	3001      	adds	r0, #1
 8006878:	d09d      	beq.n	80067b6 <_printf_i+0x162>
 800687a:	3501      	adds	r5, #1
 800687c:	68e3      	ldr	r3, [r4, #12]
 800687e:	9903      	ldr	r1, [sp, #12]
 8006880:	1a5b      	subs	r3, r3, r1
 8006882:	42ab      	cmp	r3, r5
 8006884:	dcf2      	bgt.n	800686c <_printf_i+0x218>
 8006886:	e7eb      	b.n	8006860 <_printf_i+0x20c>
 8006888:	2500      	movs	r5, #0
 800688a:	f104 0619 	add.w	r6, r4, #25
 800688e:	e7f5      	b.n	800687c <_printf_i+0x228>
 8006890:	0800b226 	.word	0x0800b226
 8006894:	0800b237 	.word	0x0800b237

08006898 <_scanf_float>:
 8006898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800689c:	b087      	sub	sp, #28
 800689e:	9303      	str	r3, [sp, #12]
 80068a0:	688b      	ldr	r3, [r1, #8]
 80068a2:	4617      	mov	r7, r2
 80068a4:	1e5a      	subs	r2, r3, #1
 80068a6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80068aa:	bf85      	ittet	hi
 80068ac:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80068b0:	195b      	addhi	r3, r3, r5
 80068b2:	2300      	movls	r3, #0
 80068b4:	9302      	strhi	r3, [sp, #8]
 80068b6:	bf88      	it	hi
 80068b8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80068bc:	468b      	mov	fp, r1
 80068be:	f04f 0500 	mov.w	r5, #0
 80068c2:	bf8c      	ite	hi
 80068c4:	608b      	strhi	r3, [r1, #8]
 80068c6:	9302      	strls	r3, [sp, #8]
 80068c8:	680b      	ldr	r3, [r1, #0]
 80068ca:	4680      	mov	r8, r0
 80068cc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80068d0:	f84b 3b1c 	str.w	r3, [fp], #28
 80068d4:	460c      	mov	r4, r1
 80068d6:	465e      	mov	r6, fp
 80068d8:	46aa      	mov	sl, r5
 80068da:	46a9      	mov	r9, r5
 80068dc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80068e0:	9501      	str	r5, [sp, #4]
 80068e2:	68a2      	ldr	r2, [r4, #8]
 80068e4:	b152      	cbz	r2, 80068fc <_scanf_float+0x64>
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	781b      	ldrb	r3, [r3, #0]
 80068ea:	2b4e      	cmp	r3, #78	; 0x4e
 80068ec:	d864      	bhi.n	80069b8 <_scanf_float+0x120>
 80068ee:	2b40      	cmp	r3, #64	; 0x40
 80068f0:	d83c      	bhi.n	800696c <_scanf_float+0xd4>
 80068f2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80068f6:	b2c8      	uxtb	r0, r1
 80068f8:	280e      	cmp	r0, #14
 80068fa:	d93a      	bls.n	8006972 <_scanf_float+0xda>
 80068fc:	f1b9 0f00 	cmp.w	r9, #0
 8006900:	d003      	beq.n	800690a <_scanf_float+0x72>
 8006902:	6823      	ldr	r3, [r4, #0]
 8006904:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006908:	6023      	str	r3, [r4, #0]
 800690a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800690e:	f1ba 0f01 	cmp.w	sl, #1
 8006912:	f200 8113 	bhi.w	8006b3c <_scanf_float+0x2a4>
 8006916:	455e      	cmp	r6, fp
 8006918:	f200 8105 	bhi.w	8006b26 <_scanf_float+0x28e>
 800691c:	2501      	movs	r5, #1
 800691e:	4628      	mov	r0, r5
 8006920:	b007      	add	sp, #28
 8006922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006926:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800692a:	2a0d      	cmp	r2, #13
 800692c:	d8e6      	bhi.n	80068fc <_scanf_float+0x64>
 800692e:	a101      	add	r1, pc, #4	; (adr r1, 8006934 <_scanf_float+0x9c>)
 8006930:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006934:	08006a73 	.word	0x08006a73
 8006938:	080068fd 	.word	0x080068fd
 800693c:	080068fd 	.word	0x080068fd
 8006940:	080068fd 	.word	0x080068fd
 8006944:	08006ad3 	.word	0x08006ad3
 8006948:	08006aab 	.word	0x08006aab
 800694c:	080068fd 	.word	0x080068fd
 8006950:	080068fd 	.word	0x080068fd
 8006954:	08006a81 	.word	0x08006a81
 8006958:	080068fd 	.word	0x080068fd
 800695c:	080068fd 	.word	0x080068fd
 8006960:	080068fd 	.word	0x080068fd
 8006964:	080068fd 	.word	0x080068fd
 8006968:	08006a39 	.word	0x08006a39
 800696c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006970:	e7db      	b.n	800692a <_scanf_float+0x92>
 8006972:	290e      	cmp	r1, #14
 8006974:	d8c2      	bhi.n	80068fc <_scanf_float+0x64>
 8006976:	a001      	add	r0, pc, #4	; (adr r0, 800697c <_scanf_float+0xe4>)
 8006978:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800697c:	08006a2b 	.word	0x08006a2b
 8006980:	080068fd 	.word	0x080068fd
 8006984:	08006a2b 	.word	0x08006a2b
 8006988:	08006abf 	.word	0x08006abf
 800698c:	080068fd 	.word	0x080068fd
 8006990:	080069d9 	.word	0x080069d9
 8006994:	08006a15 	.word	0x08006a15
 8006998:	08006a15 	.word	0x08006a15
 800699c:	08006a15 	.word	0x08006a15
 80069a0:	08006a15 	.word	0x08006a15
 80069a4:	08006a15 	.word	0x08006a15
 80069a8:	08006a15 	.word	0x08006a15
 80069ac:	08006a15 	.word	0x08006a15
 80069b0:	08006a15 	.word	0x08006a15
 80069b4:	08006a15 	.word	0x08006a15
 80069b8:	2b6e      	cmp	r3, #110	; 0x6e
 80069ba:	d809      	bhi.n	80069d0 <_scanf_float+0x138>
 80069bc:	2b60      	cmp	r3, #96	; 0x60
 80069be:	d8b2      	bhi.n	8006926 <_scanf_float+0x8e>
 80069c0:	2b54      	cmp	r3, #84	; 0x54
 80069c2:	d077      	beq.n	8006ab4 <_scanf_float+0x21c>
 80069c4:	2b59      	cmp	r3, #89	; 0x59
 80069c6:	d199      	bne.n	80068fc <_scanf_float+0x64>
 80069c8:	2d07      	cmp	r5, #7
 80069ca:	d197      	bne.n	80068fc <_scanf_float+0x64>
 80069cc:	2508      	movs	r5, #8
 80069ce:	e029      	b.n	8006a24 <_scanf_float+0x18c>
 80069d0:	2b74      	cmp	r3, #116	; 0x74
 80069d2:	d06f      	beq.n	8006ab4 <_scanf_float+0x21c>
 80069d4:	2b79      	cmp	r3, #121	; 0x79
 80069d6:	e7f6      	b.n	80069c6 <_scanf_float+0x12e>
 80069d8:	6821      	ldr	r1, [r4, #0]
 80069da:	05c8      	lsls	r0, r1, #23
 80069dc:	d51a      	bpl.n	8006a14 <_scanf_float+0x17c>
 80069de:	9b02      	ldr	r3, [sp, #8]
 80069e0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80069e4:	6021      	str	r1, [r4, #0]
 80069e6:	f109 0901 	add.w	r9, r9, #1
 80069ea:	b11b      	cbz	r3, 80069f4 <_scanf_float+0x15c>
 80069ec:	3b01      	subs	r3, #1
 80069ee:	3201      	adds	r2, #1
 80069f0:	9302      	str	r3, [sp, #8]
 80069f2:	60a2      	str	r2, [r4, #8]
 80069f4:	68a3      	ldr	r3, [r4, #8]
 80069f6:	3b01      	subs	r3, #1
 80069f8:	60a3      	str	r3, [r4, #8]
 80069fa:	6923      	ldr	r3, [r4, #16]
 80069fc:	3301      	adds	r3, #1
 80069fe:	6123      	str	r3, [r4, #16]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	3b01      	subs	r3, #1
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	607b      	str	r3, [r7, #4]
 8006a08:	f340 8084 	ble.w	8006b14 <_scanf_float+0x27c>
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	3301      	adds	r3, #1
 8006a10:	603b      	str	r3, [r7, #0]
 8006a12:	e766      	b.n	80068e2 <_scanf_float+0x4a>
 8006a14:	eb1a 0f05 	cmn.w	sl, r5
 8006a18:	f47f af70 	bne.w	80068fc <_scanf_float+0x64>
 8006a1c:	6822      	ldr	r2, [r4, #0]
 8006a1e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006a22:	6022      	str	r2, [r4, #0]
 8006a24:	f806 3b01 	strb.w	r3, [r6], #1
 8006a28:	e7e4      	b.n	80069f4 <_scanf_float+0x15c>
 8006a2a:	6822      	ldr	r2, [r4, #0]
 8006a2c:	0610      	lsls	r0, r2, #24
 8006a2e:	f57f af65 	bpl.w	80068fc <_scanf_float+0x64>
 8006a32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a36:	e7f4      	b.n	8006a22 <_scanf_float+0x18a>
 8006a38:	f1ba 0f00 	cmp.w	sl, #0
 8006a3c:	d10e      	bne.n	8006a5c <_scanf_float+0x1c4>
 8006a3e:	f1b9 0f00 	cmp.w	r9, #0
 8006a42:	d10e      	bne.n	8006a62 <_scanf_float+0x1ca>
 8006a44:	6822      	ldr	r2, [r4, #0]
 8006a46:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006a4a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006a4e:	d108      	bne.n	8006a62 <_scanf_float+0x1ca>
 8006a50:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006a54:	f04f 0a01 	mov.w	sl, #1
 8006a58:	6022      	str	r2, [r4, #0]
 8006a5a:	e7e3      	b.n	8006a24 <_scanf_float+0x18c>
 8006a5c:	f1ba 0f02 	cmp.w	sl, #2
 8006a60:	d055      	beq.n	8006b0e <_scanf_float+0x276>
 8006a62:	2d01      	cmp	r5, #1
 8006a64:	d002      	beq.n	8006a6c <_scanf_float+0x1d4>
 8006a66:	2d04      	cmp	r5, #4
 8006a68:	f47f af48 	bne.w	80068fc <_scanf_float+0x64>
 8006a6c:	3501      	adds	r5, #1
 8006a6e:	b2ed      	uxtb	r5, r5
 8006a70:	e7d8      	b.n	8006a24 <_scanf_float+0x18c>
 8006a72:	f1ba 0f01 	cmp.w	sl, #1
 8006a76:	f47f af41 	bne.w	80068fc <_scanf_float+0x64>
 8006a7a:	f04f 0a02 	mov.w	sl, #2
 8006a7e:	e7d1      	b.n	8006a24 <_scanf_float+0x18c>
 8006a80:	b97d      	cbnz	r5, 8006aa2 <_scanf_float+0x20a>
 8006a82:	f1b9 0f00 	cmp.w	r9, #0
 8006a86:	f47f af3c 	bne.w	8006902 <_scanf_float+0x6a>
 8006a8a:	6822      	ldr	r2, [r4, #0]
 8006a8c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006a90:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006a94:	f47f af39 	bne.w	800690a <_scanf_float+0x72>
 8006a98:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006a9c:	2501      	movs	r5, #1
 8006a9e:	6022      	str	r2, [r4, #0]
 8006aa0:	e7c0      	b.n	8006a24 <_scanf_float+0x18c>
 8006aa2:	2d03      	cmp	r5, #3
 8006aa4:	d0e2      	beq.n	8006a6c <_scanf_float+0x1d4>
 8006aa6:	2d05      	cmp	r5, #5
 8006aa8:	e7de      	b.n	8006a68 <_scanf_float+0x1d0>
 8006aaa:	2d02      	cmp	r5, #2
 8006aac:	f47f af26 	bne.w	80068fc <_scanf_float+0x64>
 8006ab0:	2503      	movs	r5, #3
 8006ab2:	e7b7      	b.n	8006a24 <_scanf_float+0x18c>
 8006ab4:	2d06      	cmp	r5, #6
 8006ab6:	f47f af21 	bne.w	80068fc <_scanf_float+0x64>
 8006aba:	2507      	movs	r5, #7
 8006abc:	e7b2      	b.n	8006a24 <_scanf_float+0x18c>
 8006abe:	6822      	ldr	r2, [r4, #0]
 8006ac0:	0591      	lsls	r1, r2, #22
 8006ac2:	f57f af1b 	bpl.w	80068fc <_scanf_float+0x64>
 8006ac6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006aca:	6022      	str	r2, [r4, #0]
 8006acc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ad0:	e7a8      	b.n	8006a24 <_scanf_float+0x18c>
 8006ad2:	6822      	ldr	r2, [r4, #0]
 8006ad4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006ad8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006adc:	d006      	beq.n	8006aec <_scanf_float+0x254>
 8006ade:	0550      	lsls	r0, r2, #21
 8006ae0:	f57f af0c 	bpl.w	80068fc <_scanf_float+0x64>
 8006ae4:	f1b9 0f00 	cmp.w	r9, #0
 8006ae8:	f43f af0f 	beq.w	800690a <_scanf_float+0x72>
 8006aec:	0591      	lsls	r1, r2, #22
 8006aee:	bf58      	it	pl
 8006af0:	9901      	ldrpl	r1, [sp, #4]
 8006af2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006af6:	bf58      	it	pl
 8006af8:	eba9 0101 	subpl.w	r1, r9, r1
 8006afc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006b00:	f04f 0900 	mov.w	r9, #0
 8006b04:	bf58      	it	pl
 8006b06:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006b0a:	6022      	str	r2, [r4, #0]
 8006b0c:	e78a      	b.n	8006a24 <_scanf_float+0x18c>
 8006b0e:	f04f 0a03 	mov.w	sl, #3
 8006b12:	e787      	b.n	8006a24 <_scanf_float+0x18c>
 8006b14:	4639      	mov	r1, r7
 8006b16:	4640      	mov	r0, r8
 8006b18:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b1c:	4798      	blx	r3
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	f43f aedf 	beq.w	80068e2 <_scanf_float+0x4a>
 8006b24:	e6ea      	b.n	80068fc <_scanf_float+0x64>
 8006b26:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b2a:	463a      	mov	r2, r7
 8006b2c:	4640      	mov	r0, r8
 8006b2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b32:	4798      	blx	r3
 8006b34:	6923      	ldr	r3, [r4, #16]
 8006b36:	3b01      	subs	r3, #1
 8006b38:	6123      	str	r3, [r4, #16]
 8006b3a:	e6ec      	b.n	8006916 <_scanf_float+0x7e>
 8006b3c:	1e6b      	subs	r3, r5, #1
 8006b3e:	2b06      	cmp	r3, #6
 8006b40:	d825      	bhi.n	8006b8e <_scanf_float+0x2f6>
 8006b42:	2d02      	cmp	r5, #2
 8006b44:	d836      	bhi.n	8006bb4 <_scanf_float+0x31c>
 8006b46:	455e      	cmp	r6, fp
 8006b48:	f67f aee8 	bls.w	800691c <_scanf_float+0x84>
 8006b4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b50:	463a      	mov	r2, r7
 8006b52:	4640      	mov	r0, r8
 8006b54:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b58:	4798      	blx	r3
 8006b5a:	6923      	ldr	r3, [r4, #16]
 8006b5c:	3b01      	subs	r3, #1
 8006b5e:	6123      	str	r3, [r4, #16]
 8006b60:	e7f1      	b.n	8006b46 <_scanf_float+0x2ae>
 8006b62:	9802      	ldr	r0, [sp, #8]
 8006b64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b68:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006b6c:	463a      	mov	r2, r7
 8006b6e:	9002      	str	r0, [sp, #8]
 8006b70:	4640      	mov	r0, r8
 8006b72:	4798      	blx	r3
 8006b74:	6923      	ldr	r3, [r4, #16]
 8006b76:	3b01      	subs	r3, #1
 8006b78:	6123      	str	r3, [r4, #16]
 8006b7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b7e:	fa5f fa8a 	uxtb.w	sl, sl
 8006b82:	f1ba 0f02 	cmp.w	sl, #2
 8006b86:	d1ec      	bne.n	8006b62 <_scanf_float+0x2ca>
 8006b88:	3d03      	subs	r5, #3
 8006b8a:	b2ed      	uxtb	r5, r5
 8006b8c:	1b76      	subs	r6, r6, r5
 8006b8e:	6823      	ldr	r3, [r4, #0]
 8006b90:	05da      	lsls	r2, r3, #23
 8006b92:	d52f      	bpl.n	8006bf4 <_scanf_float+0x35c>
 8006b94:	055b      	lsls	r3, r3, #21
 8006b96:	d510      	bpl.n	8006bba <_scanf_float+0x322>
 8006b98:	455e      	cmp	r6, fp
 8006b9a:	f67f aebf 	bls.w	800691c <_scanf_float+0x84>
 8006b9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ba2:	463a      	mov	r2, r7
 8006ba4:	4640      	mov	r0, r8
 8006ba6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006baa:	4798      	blx	r3
 8006bac:	6923      	ldr	r3, [r4, #16]
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	6123      	str	r3, [r4, #16]
 8006bb2:	e7f1      	b.n	8006b98 <_scanf_float+0x300>
 8006bb4:	46aa      	mov	sl, r5
 8006bb6:	9602      	str	r6, [sp, #8]
 8006bb8:	e7df      	b.n	8006b7a <_scanf_float+0x2e2>
 8006bba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006bbe:	6923      	ldr	r3, [r4, #16]
 8006bc0:	2965      	cmp	r1, #101	; 0x65
 8006bc2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006bc6:	f106 35ff 	add.w	r5, r6, #4294967295
 8006bca:	6123      	str	r3, [r4, #16]
 8006bcc:	d00c      	beq.n	8006be8 <_scanf_float+0x350>
 8006bce:	2945      	cmp	r1, #69	; 0x45
 8006bd0:	d00a      	beq.n	8006be8 <_scanf_float+0x350>
 8006bd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bd6:	463a      	mov	r2, r7
 8006bd8:	4640      	mov	r0, r8
 8006bda:	4798      	blx	r3
 8006bdc:	6923      	ldr	r3, [r4, #16]
 8006bde:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006be2:	3b01      	subs	r3, #1
 8006be4:	1eb5      	subs	r5, r6, #2
 8006be6:	6123      	str	r3, [r4, #16]
 8006be8:	463a      	mov	r2, r7
 8006bea:	4640      	mov	r0, r8
 8006bec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bf0:	4798      	blx	r3
 8006bf2:	462e      	mov	r6, r5
 8006bf4:	6825      	ldr	r5, [r4, #0]
 8006bf6:	f015 0510 	ands.w	r5, r5, #16
 8006bfa:	d155      	bne.n	8006ca8 <_scanf_float+0x410>
 8006bfc:	7035      	strb	r5, [r6, #0]
 8006bfe:	6823      	ldr	r3, [r4, #0]
 8006c00:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c08:	d11d      	bne.n	8006c46 <_scanf_float+0x3ae>
 8006c0a:	9b01      	ldr	r3, [sp, #4]
 8006c0c:	454b      	cmp	r3, r9
 8006c0e:	eba3 0209 	sub.w	r2, r3, r9
 8006c12:	d125      	bne.n	8006c60 <_scanf_float+0x3c8>
 8006c14:	2200      	movs	r2, #0
 8006c16:	4659      	mov	r1, fp
 8006c18:	4640      	mov	r0, r8
 8006c1a:	f002 fcb5 	bl	8009588 <_strtod_r>
 8006c1e:	9b03      	ldr	r3, [sp, #12]
 8006c20:	f8d4 c000 	ldr.w	ip, [r4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f01c 0f02 	tst.w	ip, #2
 8006c2a:	4606      	mov	r6, r0
 8006c2c:	460f      	mov	r7, r1
 8006c2e:	f103 0204 	add.w	r2, r3, #4
 8006c32:	d020      	beq.n	8006c76 <_scanf_float+0x3de>
 8006c34:	9903      	ldr	r1, [sp, #12]
 8006c36:	600a      	str	r2, [r1, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	e9c3 6700 	strd	r6, r7, [r3]
 8006c3e:	68e3      	ldr	r3, [r4, #12]
 8006c40:	3301      	adds	r3, #1
 8006c42:	60e3      	str	r3, [r4, #12]
 8006c44:	e66b      	b.n	800691e <_scanf_float+0x86>
 8006c46:	9b04      	ldr	r3, [sp, #16]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d0e3      	beq.n	8006c14 <_scanf_float+0x37c>
 8006c4c:	9905      	ldr	r1, [sp, #20]
 8006c4e:	230a      	movs	r3, #10
 8006c50:	462a      	mov	r2, r5
 8006c52:	4640      	mov	r0, r8
 8006c54:	3101      	adds	r1, #1
 8006c56:	f002 fd1b 	bl	8009690 <_strtol_r>
 8006c5a:	9b04      	ldr	r3, [sp, #16]
 8006c5c:	9e05      	ldr	r6, [sp, #20]
 8006c5e:	1ac2      	subs	r2, r0, r3
 8006c60:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006c64:	429e      	cmp	r6, r3
 8006c66:	bf28      	it	cs
 8006c68:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006c6c:	4630      	mov	r0, r6
 8006c6e:	490f      	ldr	r1, [pc, #60]	; (8006cac <_scanf_float+0x414>)
 8006c70:	f000 f8d0 	bl	8006e14 <siprintf>
 8006c74:	e7ce      	b.n	8006c14 <_scanf_float+0x37c>
 8006c76:	f01c 0f04 	tst.w	ip, #4
 8006c7a:	d1db      	bne.n	8006c34 <_scanf_float+0x39c>
 8006c7c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006c80:	f8cc 2000 	str.w	r2, [ip]
 8006c84:	f8d3 8000 	ldr.w	r8, [r3]
 8006c88:	4602      	mov	r2, r0
 8006c8a:	460b      	mov	r3, r1
 8006c8c:	f7f9 fec8 	bl	8000a20 <__aeabi_dcmpun>
 8006c90:	b128      	cbz	r0, 8006c9e <_scanf_float+0x406>
 8006c92:	4807      	ldr	r0, [pc, #28]	; (8006cb0 <_scanf_float+0x418>)
 8006c94:	f000 fa36 	bl	8007104 <nanf>
 8006c98:	f8c8 0000 	str.w	r0, [r8]
 8006c9c:	e7cf      	b.n	8006c3e <_scanf_float+0x3a6>
 8006c9e:	4630      	mov	r0, r6
 8006ca0:	4639      	mov	r1, r7
 8006ca2:	f7f9 ff1b 	bl	8000adc <__aeabi_d2f>
 8006ca6:	e7f7      	b.n	8006c98 <_scanf_float+0x400>
 8006ca8:	2500      	movs	r5, #0
 8006caa:	e638      	b.n	800691e <_scanf_float+0x86>
 8006cac:	0800b248 	.word	0x0800b248
 8006cb0:	0800b2f9 	.word	0x0800b2f9

08006cb4 <std>:
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	b510      	push	{r4, lr}
 8006cb8:	4604      	mov	r4, r0
 8006cba:	e9c0 3300 	strd	r3, r3, [r0]
 8006cbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006cc2:	6083      	str	r3, [r0, #8]
 8006cc4:	8181      	strh	r1, [r0, #12]
 8006cc6:	6643      	str	r3, [r0, #100]	; 0x64
 8006cc8:	81c2      	strh	r2, [r0, #14]
 8006cca:	6183      	str	r3, [r0, #24]
 8006ccc:	4619      	mov	r1, r3
 8006cce:	2208      	movs	r2, #8
 8006cd0:	305c      	adds	r0, #92	; 0x5c
 8006cd2:	f000 f92e 	bl	8006f32 <memset>
 8006cd6:	4b05      	ldr	r3, [pc, #20]	; (8006cec <std+0x38>)
 8006cd8:	6224      	str	r4, [r4, #32]
 8006cda:	6263      	str	r3, [r4, #36]	; 0x24
 8006cdc:	4b04      	ldr	r3, [pc, #16]	; (8006cf0 <std+0x3c>)
 8006cde:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ce0:	4b04      	ldr	r3, [pc, #16]	; (8006cf4 <std+0x40>)
 8006ce2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ce4:	4b04      	ldr	r3, [pc, #16]	; (8006cf8 <std+0x44>)
 8006ce6:	6323      	str	r3, [r4, #48]	; 0x30
 8006ce8:	bd10      	pop	{r4, pc}
 8006cea:	bf00      	nop
 8006cec:	08006ea9 	.word	0x08006ea9
 8006cf0:	08006ecf 	.word	0x08006ecf
 8006cf4:	08006f07 	.word	0x08006f07
 8006cf8:	08006f2b 	.word	0x08006f2b

08006cfc <stdio_exit_handler>:
 8006cfc:	4a02      	ldr	r2, [pc, #8]	; (8006d08 <stdio_exit_handler+0xc>)
 8006cfe:	4903      	ldr	r1, [pc, #12]	; (8006d0c <stdio_exit_handler+0x10>)
 8006d00:	4803      	ldr	r0, [pc, #12]	; (8006d10 <stdio_exit_handler+0x14>)
 8006d02:	f000 b869 	b.w	8006dd8 <_fwalk_sglue>
 8006d06:	bf00      	nop
 8006d08:	20000034 	.word	0x20000034
 8006d0c:	0800a085 	.word	0x0800a085
 8006d10:	20000040 	.word	0x20000040

08006d14 <cleanup_stdio>:
 8006d14:	6841      	ldr	r1, [r0, #4]
 8006d16:	4b0c      	ldr	r3, [pc, #48]	; (8006d48 <cleanup_stdio+0x34>)
 8006d18:	b510      	push	{r4, lr}
 8006d1a:	4299      	cmp	r1, r3
 8006d1c:	4604      	mov	r4, r0
 8006d1e:	d001      	beq.n	8006d24 <cleanup_stdio+0x10>
 8006d20:	f003 f9b0 	bl	800a084 <_fflush_r>
 8006d24:	68a1      	ldr	r1, [r4, #8]
 8006d26:	4b09      	ldr	r3, [pc, #36]	; (8006d4c <cleanup_stdio+0x38>)
 8006d28:	4299      	cmp	r1, r3
 8006d2a:	d002      	beq.n	8006d32 <cleanup_stdio+0x1e>
 8006d2c:	4620      	mov	r0, r4
 8006d2e:	f003 f9a9 	bl	800a084 <_fflush_r>
 8006d32:	68e1      	ldr	r1, [r4, #12]
 8006d34:	4b06      	ldr	r3, [pc, #24]	; (8006d50 <cleanup_stdio+0x3c>)
 8006d36:	4299      	cmp	r1, r3
 8006d38:	d004      	beq.n	8006d44 <cleanup_stdio+0x30>
 8006d3a:	4620      	mov	r0, r4
 8006d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d40:	f003 b9a0 	b.w	800a084 <_fflush_r>
 8006d44:	bd10      	pop	{r4, pc}
 8006d46:	bf00      	nop
 8006d48:	200004c4 	.word	0x200004c4
 8006d4c:	2000052c 	.word	0x2000052c
 8006d50:	20000594 	.word	0x20000594

08006d54 <global_stdio_init.part.0>:
 8006d54:	b510      	push	{r4, lr}
 8006d56:	4b0b      	ldr	r3, [pc, #44]	; (8006d84 <global_stdio_init.part.0+0x30>)
 8006d58:	4c0b      	ldr	r4, [pc, #44]	; (8006d88 <global_stdio_init.part.0+0x34>)
 8006d5a:	4a0c      	ldr	r2, [pc, #48]	; (8006d8c <global_stdio_init.part.0+0x38>)
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	601a      	str	r2, [r3, #0]
 8006d60:	2104      	movs	r1, #4
 8006d62:	2200      	movs	r2, #0
 8006d64:	f7ff ffa6 	bl	8006cb4 <std>
 8006d68:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	2109      	movs	r1, #9
 8006d70:	f7ff ffa0 	bl	8006cb4 <std>
 8006d74:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006d78:	2202      	movs	r2, #2
 8006d7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d7e:	2112      	movs	r1, #18
 8006d80:	f7ff bf98 	b.w	8006cb4 <std>
 8006d84:	200005fc 	.word	0x200005fc
 8006d88:	200004c4 	.word	0x200004c4
 8006d8c:	08006cfd 	.word	0x08006cfd

08006d90 <__sfp_lock_acquire>:
 8006d90:	4801      	ldr	r0, [pc, #4]	; (8006d98 <__sfp_lock_acquire+0x8>)
 8006d92:	f000 b9a7 	b.w	80070e4 <__retarget_lock_acquire_recursive>
 8006d96:	bf00      	nop
 8006d98:	20000605 	.word	0x20000605

08006d9c <__sfp_lock_release>:
 8006d9c:	4801      	ldr	r0, [pc, #4]	; (8006da4 <__sfp_lock_release+0x8>)
 8006d9e:	f000 b9a2 	b.w	80070e6 <__retarget_lock_release_recursive>
 8006da2:	bf00      	nop
 8006da4:	20000605 	.word	0x20000605

08006da8 <__sinit>:
 8006da8:	b510      	push	{r4, lr}
 8006daa:	4604      	mov	r4, r0
 8006dac:	f7ff fff0 	bl	8006d90 <__sfp_lock_acquire>
 8006db0:	6a23      	ldr	r3, [r4, #32]
 8006db2:	b11b      	cbz	r3, 8006dbc <__sinit+0x14>
 8006db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006db8:	f7ff bff0 	b.w	8006d9c <__sfp_lock_release>
 8006dbc:	4b04      	ldr	r3, [pc, #16]	; (8006dd0 <__sinit+0x28>)
 8006dbe:	6223      	str	r3, [r4, #32]
 8006dc0:	4b04      	ldr	r3, [pc, #16]	; (8006dd4 <__sinit+0x2c>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d1f5      	bne.n	8006db4 <__sinit+0xc>
 8006dc8:	f7ff ffc4 	bl	8006d54 <global_stdio_init.part.0>
 8006dcc:	e7f2      	b.n	8006db4 <__sinit+0xc>
 8006dce:	bf00      	nop
 8006dd0:	08006d15 	.word	0x08006d15
 8006dd4:	200005fc 	.word	0x200005fc

08006dd8 <_fwalk_sglue>:
 8006dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ddc:	4607      	mov	r7, r0
 8006dde:	4688      	mov	r8, r1
 8006de0:	4614      	mov	r4, r2
 8006de2:	2600      	movs	r6, #0
 8006de4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006de8:	f1b9 0901 	subs.w	r9, r9, #1
 8006dec:	d505      	bpl.n	8006dfa <_fwalk_sglue+0x22>
 8006dee:	6824      	ldr	r4, [r4, #0]
 8006df0:	2c00      	cmp	r4, #0
 8006df2:	d1f7      	bne.n	8006de4 <_fwalk_sglue+0xc>
 8006df4:	4630      	mov	r0, r6
 8006df6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dfa:	89ab      	ldrh	r3, [r5, #12]
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d907      	bls.n	8006e10 <_fwalk_sglue+0x38>
 8006e00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e04:	3301      	adds	r3, #1
 8006e06:	d003      	beq.n	8006e10 <_fwalk_sglue+0x38>
 8006e08:	4629      	mov	r1, r5
 8006e0a:	4638      	mov	r0, r7
 8006e0c:	47c0      	blx	r8
 8006e0e:	4306      	orrs	r6, r0
 8006e10:	3568      	adds	r5, #104	; 0x68
 8006e12:	e7e9      	b.n	8006de8 <_fwalk_sglue+0x10>

08006e14 <siprintf>:
 8006e14:	b40e      	push	{r1, r2, r3}
 8006e16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e1a:	b500      	push	{lr}
 8006e1c:	b09c      	sub	sp, #112	; 0x70
 8006e1e:	ab1d      	add	r3, sp, #116	; 0x74
 8006e20:	9002      	str	r0, [sp, #8]
 8006e22:	9006      	str	r0, [sp, #24]
 8006e24:	9107      	str	r1, [sp, #28]
 8006e26:	9104      	str	r1, [sp, #16]
 8006e28:	4808      	ldr	r0, [pc, #32]	; (8006e4c <siprintf+0x38>)
 8006e2a:	4909      	ldr	r1, [pc, #36]	; (8006e50 <siprintf+0x3c>)
 8006e2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e30:	9105      	str	r1, [sp, #20]
 8006e32:	6800      	ldr	r0, [r0, #0]
 8006e34:	a902      	add	r1, sp, #8
 8006e36:	9301      	str	r3, [sp, #4]
 8006e38:	f002 fc86 	bl	8009748 <_svfiprintf_r>
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	9b02      	ldr	r3, [sp, #8]
 8006e40:	701a      	strb	r2, [r3, #0]
 8006e42:	b01c      	add	sp, #112	; 0x70
 8006e44:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e48:	b003      	add	sp, #12
 8006e4a:	4770      	bx	lr
 8006e4c:	2000008c 	.word	0x2000008c
 8006e50:	ffff0208 	.word	0xffff0208

08006e54 <siscanf>:
 8006e54:	b40e      	push	{r1, r2, r3}
 8006e56:	f44f 7201 	mov.w	r2, #516	; 0x204
 8006e5a:	b530      	push	{r4, r5, lr}
 8006e5c:	b09c      	sub	sp, #112	; 0x70
 8006e5e:	ac1f      	add	r4, sp, #124	; 0x7c
 8006e60:	f854 5b04 	ldr.w	r5, [r4], #4
 8006e64:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006e68:	9002      	str	r0, [sp, #8]
 8006e6a:	9006      	str	r0, [sp, #24]
 8006e6c:	f7f9 f97a 	bl	8000164 <strlen>
 8006e70:	4b0b      	ldr	r3, [pc, #44]	; (8006ea0 <siscanf+0x4c>)
 8006e72:	9003      	str	r0, [sp, #12]
 8006e74:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e76:	2300      	movs	r3, #0
 8006e78:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e7a:	9314      	str	r3, [sp, #80]	; 0x50
 8006e7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006e80:	9007      	str	r0, [sp, #28]
 8006e82:	4808      	ldr	r0, [pc, #32]	; (8006ea4 <siscanf+0x50>)
 8006e84:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006e88:	462a      	mov	r2, r5
 8006e8a:	4623      	mov	r3, r4
 8006e8c:	a902      	add	r1, sp, #8
 8006e8e:	6800      	ldr	r0, [r0, #0]
 8006e90:	9401      	str	r4, [sp, #4]
 8006e92:	f002 fdb1 	bl	80099f8 <__ssvfiscanf_r>
 8006e96:	b01c      	add	sp, #112	; 0x70
 8006e98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e9c:	b003      	add	sp, #12
 8006e9e:	4770      	bx	lr
 8006ea0:	08006ecb 	.word	0x08006ecb
 8006ea4:	2000008c 	.word	0x2000008c

08006ea8 <__sread>:
 8006ea8:	b510      	push	{r4, lr}
 8006eaa:	460c      	mov	r4, r1
 8006eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb0:	f000 f8ca 	bl	8007048 <_read_r>
 8006eb4:	2800      	cmp	r0, #0
 8006eb6:	bfab      	itete	ge
 8006eb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006eba:	89a3      	ldrhlt	r3, [r4, #12]
 8006ebc:	181b      	addge	r3, r3, r0
 8006ebe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006ec2:	bfac      	ite	ge
 8006ec4:	6563      	strge	r3, [r4, #84]	; 0x54
 8006ec6:	81a3      	strhlt	r3, [r4, #12]
 8006ec8:	bd10      	pop	{r4, pc}

08006eca <__seofread>:
 8006eca:	2000      	movs	r0, #0
 8006ecc:	4770      	bx	lr

08006ece <__swrite>:
 8006ece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ed2:	461f      	mov	r7, r3
 8006ed4:	898b      	ldrh	r3, [r1, #12]
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	05db      	lsls	r3, r3, #23
 8006eda:	460c      	mov	r4, r1
 8006edc:	4616      	mov	r6, r2
 8006ede:	d505      	bpl.n	8006eec <__swrite+0x1e>
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ee8:	f000 f89c 	bl	8007024 <_lseek_r>
 8006eec:	89a3      	ldrh	r3, [r4, #12]
 8006eee:	4632      	mov	r2, r6
 8006ef0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ef4:	81a3      	strh	r3, [r4, #12]
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	463b      	mov	r3, r7
 8006efa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006efe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f02:	f000 b8b3 	b.w	800706c <_write_r>

08006f06 <__sseek>:
 8006f06:	b510      	push	{r4, lr}
 8006f08:	460c      	mov	r4, r1
 8006f0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f0e:	f000 f889 	bl	8007024 <_lseek_r>
 8006f12:	1c43      	adds	r3, r0, #1
 8006f14:	89a3      	ldrh	r3, [r4, #12]
 8006f16:	bf15      	itete	ne
 8006f18:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f22:	81a3      	strheq	r3, [r4, #12]
 8006f24:	bf18      	it	ne
 8006f26:	81a3      	strhne	r3, [r4, #12]
 8006f28:	bd10      	pop	{r4, pc}

08006f2a <__sclose>:
 8006f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f2e:	f000 b869 	b.w	8007004 <_close_r>

08006f32 <memset>:
 8006f32:	4603      	mov	r3, r0
 8006f34:	4402      	add	r2, r0
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d100      	bne.n	8006f3c <memset+0xa>
 8006f3a:	4770      	bx	lr
 8006f3c:	f803 1b01 	strb.w	r1, [r3], #1
 8006f40:	e7f9      	b.n	8006f36 <memset+0x4>
	...

08006f44 <strtok>:
 8006f44:	4b16      	ldr	r3, [pc, #88]	; (8006fa0 <strtok+0x5c>)
 8006f46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f4a:	681f      	ldr	r7, [r3, #0]
 8006f4c:	4605      	mov	r5, r0
 8006f4e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8006f50:	460e      	mov	r6, r1
 8006f52:	b9ec      	cbnz	r4, 8006f90 <strtok+0x4c>
 8006f54:	2050      	movs	r0, #80	; 0x50
 8006f56:	f000 ffaf 	bl	8007eb8 <malloc>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	6478      	str	r0, [r7, #68]	; 0x44
 8006f5e:	b920      	cbnz	r0, 8006f6a <strtok+0x26>
 8006f60:	215b      	movs	r1, #91	; 0x5b
 8006f62:	4b10      	ldr	r3, [pc, #64]	; (8006fa4 <strtok+0x60>)
 8006f64:	4810      	ldr	r0, [pc, #64]	; (8006fa8 <strtok+0x64>)
 8006f66:	f000 f8d1 	bl	800710c <__assert_func>
 8006f6a:	e9c0 4400 	strd	r4, r4, [r0]
 8006f6e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006f72:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006f76:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8006f7a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8006f7e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8006f82:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8006f86:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8006f8a:	6184      	str	r4, [r0, #24]
 8006f8c:	7704      	strb	r4, [r0, #28]
 8006f8e:	6244      	str	r4, [r0, #36]	; 0x24
 8006f90:	4631      	mov	r1, r6
 8006f92:	4628      	mov	r0, r5
 8006f94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f96:	2301      	movs	r3, #1
 8006f98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f9c:	f000 b806 	b.w	8006fac <__strtok_r>
 8006fa0:	2000008c 	.word	0x2000008c
 8006fa4:	0800b24d 	.word	0x0800b24d
 8006fa8:	0800b264 	.word	0x0800b264

08006fac <__strtok_r>:
 8006fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fae:	b908      	cbnz	r0, 8006fb4 <__strtok_r+0x8>
 8006fb0:	6810      	ldr	r0, [r2, #0]
 8006fb2:	b188      	cbz	r0, 8006fd8 <__strtok_r+0x2c>
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	460f      	mov	r7, r1
 8006fb8:	4620      	mov	r0, r4
 8006fba:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006fbe:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006fc2:	b91e      	cbnz	r6, 8006fcc <__strtok_r+0x20>
 8006fc4:	b965      	cbnz	r5, 8006fe0 <__strtok_r+0x34>
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	6015      	str	r5, [r2, #0]
 8006fca:	e005      	b.n	8006fd8 <__strtok_r+0x2c>
 8006fcc:	42b5      	cmp	r5, r6
 8006fce:	d1f6      	bne.n	8006fbe <__strtok_r+0x12>
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d1f0      	bne.n	8006fb6 <__strtok_r+0xa>
 8006fd4:	6014      	str	r4, [r2, #0]
 8006fd6:	7003      	strb	r3, [r0, #0]
 8006fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fda:	461c      	mov	r4, r3
 8006fdc:	e00c      	b.n	8006ff8 <__strtok_r+0x4c>
 8006fde:	b915      	cbnz	r5, 8006fe6 <__strtok_r+0x3a>
 8006fe0:	460e      	mov	r6, r1
 8006fe2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006fe6:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006fea:	42ab      	cmp	r3, r5
 8006fec:	d1f7      	bne.n	8006fde <__strtok_r+0x32>
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d0f3      	beq.n	8006fda <__strtok_r+0x2e>
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006ff8:	6014      	str	r4, [r2, #0]
 8006ffa:	e7ed      	b.n	8006fd8 <__strtok_r+0x2c>

08006ffc <_localeconv_r>:
 8006ffc:	4800      	ldr	r0, [pc, #0]	; (8007000 <_localeconv_r+0x4>)
 8006ffe:	4770      	bx	lr
 8007000:	20000180 	.word	0x20000180

08007004 <_close_r>:
 8007004:	b538      	push	{r3, r4, r5, lr}
 8007006:	2300      	movs	r3, #0
 8007008:	4d05      	ldr	r5, [pc, #20]	; (8007020 <_close_r+0x1c>)
 800700a:	4604      	mov	r4, r0
 800700c:	4608      	mov	r0, r1
 800700e:	602b      	str	r3, [r5, #0]
 8007010:	f7fc f866 	bl	80030e0 <_close>
 8007014:	1c43      	adds	r3, r0, #1
 8007016:	d102      	bne.n	800701e <_close_r+0x1a>
 8007018:	682b      	ldr	r3, [r5, #0]
 800701a:	b103      	cbz	r3, 800701e <_close_r+0x1a>
 800701c:	6023      	str	r3, [r4, #0]
 800701e:	bd38      	pop	{r3, r4, r5, pc}
 8007020:	20000600 	.word	0x20000600

08007024 <_lseek_r>:
 8007024:	b538      	push	{r3, r4, r5, lr}
 8007026:	4604      	mov	r4, r0
 8007028:	4608      	mov	r0, r1
 800702a:	4611      	mov	r1, r2
 800702c:	2200      	movs	r2, #0
 800702e:	4d05      	ldr	r5, [pc, #20]	; (8007044 <_lseek_r+0x20>)
 8007030:	602a      	str	r2, [r5, #0]
 8007032:	461a      	mov	r2, r3
 8007034:	f7fc f878 	bl	8003128 <_lseek>
 8007038:	1c43      	adds	r3, r0, #1
 800703a:	d102      	bne.n	8007042 <_lseek_r+0x1e>
 800703c:	682b      	ldr	r3, [r5, #0]
 800703e:	b103      	cbz	r3, 8007042 <_lseek_r+0x1e>
 8007040:	6023      	str	r3, [r4, #0]
 8007042:	bd38      	pop	{r3, r4, r5, pc}
 8007044:	20000600 	.word	0x20000600

08007048 <_read_r>:
 8007048:	b538      	push	{r3, r4, r5, lr}
 800704a:	4604      	mov	r4, r0
 800704c:	4608      	mov	r0, r1
 800704e:	4611      	mov	r1, r2
 8007050:	2200      	movs	r2, #0
 8007052:	4d05      	ldr	r5, [pc, #20]	; (8007068 <_read_r+0x20>)
 8007054:	602a      	str	r2, [r5, #0]
 8007056:	461a      	mov	r2, r3
 8007058:	f7fc f809 	bl	800306e <_read>
 800705c:	1c43      	adds	r3, r0, #1
 800705e:	d102      	bne.n	8007066 <_read_r+0x1e>
 8007060:	682b      	ldr	r3, [r5, #0]
 8007062:	b103      	cbz	r3, 8007066 <_read_r+0x1e>
 8007064:	6023      	str	r3, [r4, #0]
 8007066:	bd38      	pop	{r3, r4, r5, pc}
 8007068:	20000600 	.word	0x20000600

0800706c <_write_r>:
 800706c:	b538      	push	{r3, r4, r5, lr}
 800706e:	4604      	mov	r4, r0
 8007070:	4608      	mov	r0, r1
 8007072:	4611      	mov	r1, r2
 8007074:	2200      	movs	r2, #0
 8007076:	4d05      	ldr	r5, [pc, #20]	; (800708c <_write_r+0x20>)
 8007078:	602a      	str	r2, [r5, #0]
 800707a:	461a      	mov	r2, r3
 800707c:	f7fc f814 	bl	80030a8 <_write>
 8007080:	1c43      	adds	r3, r0, #1
 8007082:	d102      	bne.n	800708a <_write_r+0x1e>
 8007084:	682b      	ldr	r3, [r5, #0]
 8007086:	b103      	cbz	r3, 800708a <_write_r+0x1e>
 8007088:	6023      	str	r3, [r4, #0]
 800708a:	bd38      	pop	{r3, r4, r5, pc}
 800708c:	20000600 	.word	0x20000600

08007090 <__errno>:
 8007090:	4b01      	ldr	r3, [pc, #4]	; (8007098 <__errno+0x8>)
 8007092:	6818      	ldr	r0, [r3, #0]
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	2000008c 	.word	0x2000008c

0800709c <__libc_init_array>:
 800709c:	b570      	push	{r4, r5, r6, lr}
 800709e:	2600      	movs	r6, #0
 80070a0:	4d0c      	ldr	r5, [pc, #48]	; (80070d4 <__libc_init_array+0x38>)
 80070a2:	4c0d      	ldr	r4, [pc, #52]	; (80070d8 <__libc_init_array+0x3c>)
 80070a4:	1b64      	subs	r4, r4, r5
 80070a6:	10a4      	asrs	r4, r4, #2
 80070a8:	42a6      	cmp	r6, r4
 80070aa:	d109      	bne.n	80070c0 <__libc_init_array+0x24>
 80070ac:	f003 ffc4 	bl	800b038 <_init>
 80070b0:	2600      	movs	r6, #0
 80070b2:	4d0a      	ldr	r5, [pc, #40]	; (80070dc <__libc_init_array+0x40>)
 80070b4:	4c0a      	ldr	r4, [pc, #40]	; (80070e0 <__libc_init_array+0x44>)
 80070b6:	1b64      	subs	r4, r4, r5
 80070b8:	10a4      	asrs	r4, r4, #2
 80070ba:	42a6      	cmp	r6, r4
 80070bc:	d105      	bne.n	80070ca <__libc_init_array+0x2e>
 80070be:	bd70      	pop	{r4, r5, r6, pc}
 80070c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80070c4:	4798      	blx	r3
 80070c6:	3601      	adds	r6, #1
 80070c8:	e7ee      	b.n	80070a8 <__libc_init_array+0xc>
 80070ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80070ce:	4798      	blx	r3
 80070d0:	3601      	adds	r6, #1
 80070d2:	e7f2      	b.n	80070ba <__libc_init_array+0x1e>
 80070d4:	0800b6b8 	.word	0x0800b6b8
 80070d8:	0800b6b8 	.word	0x0800b6b8
 80070dc:	0800b6b8 	.word	0x0800b6b8
 80070e0:	0800b6bc 	.word	0x0800b6bc

080070e4 <__retarget_lock_acquire_recursive>:
 80070e4:	4770      	bx	lr

080070e6 <__retarget_lock_release_recursive>:
 80070e6:	4770      	bx	lr

080070e8 <memchr>:
 80070e8:	4603      	mov	r3, r0
 80070ea:	b510      	push	{r4, lr}
 80070ec:	b2c9      	uxtb	r1, r1
 80070ee:	4402      	add	r2, r0
 80070f0:	4293      	cmp	r3, r2
 80070f2:	4618      	mov	r0, r3
 80070f4:	d101      	bne.n	80070fa <memchr+0x12>
 80070f6:	2000      	movs	r0, #0
 80070f8:	e003      	b.n	8007102 <memchr+0x1a>
 80070fa:	7804      	ldrb	r4, [r0, #0]
 80070fc:	3301      	adds	r3, #1
 80070fe:	428c      	cmp	r4, r1
 8007100:	d1f6      	bne.n	80070f0 <memchr+0x8>
 8007102:	bd10      	pop	{r4, pc}

08007104 <nanf>:
 8007104:	4800      	ldr	r0, [pc, #0]	; (8007108 <nanf+0x4>)
 8007106:	4770      	bx	lr
 8007108:	7fc00000 	.word	0x7fc00000

0800710c <__assert_func>:
 800710c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800710e:	4614      	mov	r4, r2
 8007110:	461a      	mov	r2, r3
 8007112:	4b09      	ldr	r3, [pc, #36]	; (8007138 <__assert_func+0x2c>)
 8007114:	4605      	mov	r5, r0
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68d8      	ldr	r0, [r3, #12]
 800711a:	b14c      	cbz	r4, 8007130 <__assert_func+0x24>
 800711c:	4b07      	ldr	r3, [pc, #28]	; (800713c <__assert_func+0x30>)
 800711e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007122:	9100      	str	r1, [sp, #0]
 8007124:	462b      	mov	r3, r5
 8007126:	4906      	ldr	r1, [pc, #24]	; (8007140 <__assert_func+0x34>)
 8007128:	f002 ffd4 	bl	800a0d4 <fiprintf>
 800712c:	f003 f8a6 	bl	800a27c <abort>
 8007130:	4b04      	ldr	r3, [pc, #16]	; (8007144 <__assert_func+0x38>)
 8007132:	461c      	mov	r4, r3
 8007134:	e7f3      	b.n	800711e <__assert_func+0x12>
 8007136:	bf00      	nop
 8007138:	2000008c 	.word	0x2000008c
 800713c:	0800b2be 	.word	0x0800b2be
 8007140:	0800b2cb 	.word	0x0800b2cb
 8007144:	0800b2f9 	.word	0x0800b2f9

08007148 <quorem>:
 8007148:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800714c:	6903      	ldr	r3, [r0, #16]
 800714e:	690c      	ldr	r4, [r1, #16]
 8007150:	4607      	mov	r7, r0
 8007152:	42a3      	cmp	r3, r4
 8007154:	db7f      	blt.n	8007256 <quorem+0x10e>
 8007156:	3c01      	subs	r4, #1
 8007158:	f100 0514 	add.w	r5, r0, #20
 800715c:	f101 0814 	add.w	r8, r1, #20
 8007160:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007164:	9301      	str	r3, [sp, #4]
 8007166:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800716a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800716e:	3301      	adds	r3, #1
 8007170:	429a      	cmp	r2, r3
 8007172:	fbb2 f6f3 	udiv	r6, r2, r3
 8007176:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800717a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800717e:	d331      	bcc.n	80071e4 <quorem+0x9c>
 8007180:	f04f 0e00 	mov.w	lr, #0
 8007184:	4640      	mov	r0, r8
 8007186:	46ac      	mov	ip, r5
 8007188:	46f2      	mov	sl, lr
 800718a:	f850 2b04 	ldr.w	r2, [r0], #4
 800718e:	b293      	uxth	r3, r2
 8007190:	fb06 e303 	mla	r3, r6, r3, lr
 8007194:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007198:	0c1a      	lsrs	r2, r3, #16
 800719a:	b29b      	uxth	r3, r3
 800719c:	fb06 220e 	mla	r2, r6, lr, r2
 80071a0:	ebaa 0303 	sub.w	r3, sl, r3
 80071a4:	f8dc a000 	ldr.w	sl, [ip]
 80071a8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80071ac:	fa1f fa8a 	uxth.w	sl, sl
 80071b0:	4453      	add	r3, sl
 80071b2:	f8dc a000 	ldr.w	sl, [ip]
 80071b6:	b292      	uxth	r2, r2
 80071b8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80071bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071c6:	4581      	cmp	r9, r0
 80071c8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80071cc:	f84c 3b04 	str.w	r3, [ip], #4
 80071d0:	d2db      	bcs.n	800718a <quorem+0x42>
 80071d2:	f855 300b 	ldr.w	r3, [r5, fp]
 80071d6:	b92b      	cbnz	r3, 80071e4 <quorem+0x9c>
 80071d8:	9b01      	ldr	r3, [sp, #4]
 80071da:	3b04      	subs	r3, #4
 80071dc:	429d      	cmp	r5, r3
 80071de:	461a      	mov	r2, r3
 80071e0:	d32d      	bcc.n	800723e <quorem+0xf6>
 80071e2:	613c      	str	r4, [r7, #16]
 80071e4:	4638      	mov	r0, r7
 80071e6:	f001 f9df 	bl	80085a8 <__mcmp>
 80071ea:	2800      	cmp	r0, #0
 80071ec:	db23      	blt.n	8007236 <quorem+0xee>
 80071ee:	4629      	mov	r1, r5
 80071f0:	2000      	movs	r0, #0
 80071f2:	3601      	adds	r6, #1
 80071f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80071f8:	f8d1 c000 	ldr.w	ip, [r1]
 80071fc:	b293      	uxth	r3, r2
 80071fe:	1ac3      	subs	r3, r0, r3
 8007200:	0c12      	lsrs	r2, r2, #16
 8007202:	fa1f f08c 	uxth.w	r0, ip
 8007206:	4403      	add	r3, r0
 8007208:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800720c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007210:	b29b      	uxth	r3, r3
 8007212:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007216:	45c1      	cmp	r9, r8
 8007218:	ea4f 4022 	mov.w	r0, r2, asr #16
 800721c:	f841 3b04 	str.w	r3, [r1], #4
 8007220:	d2e8      	bcs.n	80071f4 <quorem+0xac>
 8007222:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007226:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800722a:	b922      	cbnz	r2, 8007236 <quorem+0xee>
 800722c:	3b04      	subs	r3, #4
 800722e:	429d      	cmp	r5, r3
 8007230:	461a      	mov	r2, r3
 8007232:	d30a      	bcc.n	800724a <quorem+0x102>
 8007234:	613c      	str	r4, [r7, #16]
 8007236:	4630      	mov	r0, r6
 8007238:	b003      	add	sp, #12
 800723a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800723e:	6812      	ldr	r2, [r2, #0]
 8007240:	3b04      	subs	r3, #4
 8007242:	2a00      	cmp	r2, #0
 8007244:	d1cd      	bne.n	80071e2 <quorem+0x9a>
 8007246:	3c01      	subs	r4, #1
 8007248:	e7c8      	b.n	80071dc <quorem+0x94>
 800724a:	6812      	ldr	r2, [r2, #0]
 800724c:	3b04      	subs	r3, #4
 800724e:	2a00      	cmp	r2, #0
 8007250:	d1f0      	bne.n	8007234 <quorem+0xec>
 8007252:	3c01      	subs	r4, #1
 8007254:	e7eb      	b.n	800722e <quorem+0xe6>
 8007256:	2000      	movs	r0, #0
 8007258:	e7ee      	b.n	8007238 <quorem+0xf0>
 800725a:	0000      	movs	r0, r0
 800725c:	0000      	movs	r0, r0
	...

08007260 <_dtoa_r>:
 8007260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007264:	4616      	mov	r6, r2
 8007266:	461f      	mov	r7, r3
 8007268:	69c4      	ldr	r4, [r0, #28]
 800726a:	b099      	sub	sp, #100	; 0x64
 800726c:	4605      	mov	r5, r0
 800726e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007272:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007276:	b974      	cbnz	r4, 8007296 <_dtoa_r+0x36>
 8007278:	2010      	movs	r0, #16
 800727a:	f000 fe1d 	bl	8007eb8 <malloc>
 800727e:	4602      	mov	r2, r0
 8007280:	61e8      	str	r0, [r5, #28]
 8007282:	b920      	cbnz	r0, 800728e <_dtoa_r+0x2e>
 8007284:	21ef      	movs	r1, #239	; 0xef
 8007286:	4bac      	ldr	r3, [pc, #688]	; (8007538 <_dtoa_r+0x2d8>)
 8007288:	48ac      	ldr	r0, [pc, #688]	; (800753c <_dtoa_r+0x2dc>)
 800728a:	f7ff ff3f 	bl	800710c <__assert_func>
 800728e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007292:	6004      	str	r4, [r0, #0]
 8007294:	60c4      	str	r4, [r0, #12]
 8007296:	69eb      	ldr	r3, [r5, #28]
 8007298:	6819      	ldr	r1, [r3, #0]
 800729a:	b151      	cbz	r1, 80072b2 <_dtoa_r+0x52>
 800729c:	685a      	ldr	r2, [r3, #4]
 800729e:	2301      	movs	r3, #1
 80072a0:	4093      	lsls	r3, r2
 80072a2:	604a      	str	r2, [r1, #4]
 80072a4:	608b      	str	r3, [r1, #8]
 80072a6:	4628      	mov	r0, r5
 80072a8:	f000 fefa 	bl	80080a0 <_Bfree>
 80072ac:	2200      	movs	r2, #0
 80072ae:	69eb      	ldr	r3, [r5, #28]
 80072b0:	601a      	str	r2, [r3, #0]
 80072b2:	1e3b      	subs	r3, r7, #0
 80072b4:	bfaf      	iteee	ge
 80072b6:	2300      	movge	r3, #0
 80072b8:	2201      	movlt	r2, #1
 80072ba:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80072be:	9305      	strlt	r3, [sp, #20]
 80072c0:	bfa8      	it	ge
 80072c2:	f8c8 3000 	strge.w	r3, [r8]
 80072c6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80072ca:	4b9d      	ldr	r3, [pc, #628]	; (8007540 <_dtoa_r+0x2e0>)
 80072cc:	bfb8      	it	lt
 80072ce:	f8c8 2000 	strlt.w	r2, [r8]
 80072d2:	ea33 0309 	bics.w	r3, r3, r9
 80072d6:	d119      	bne.n	800730c <_dtoa_r+0xac>
 80072d8:	f242 730f 	movw	r3, #9999	; 0x270f
 80072dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80072de:	6013      	str	r3, [r2, #0]
 80072e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072e4:	4333      	orrs	r3, r6
 80072e6:	f000 8589 	beq.w	8007dfc <_dtoa_r+0xb9c>
 80072ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80072ec:	b953      	cbnz	r3, 8007304 <_dtoa_r+0xa4>
 80072ee:	4b95      	ldr	r3, [pc, #596]	; (8007544 <_dtoa_r+0x2e4>)
 80072f0:	e023      	b.n	800733a <_dtoa_r+0xda>
 80072f2:	4b95      	ldr	r3, [pc, #596]	; (8007548 <_dtoa_r+0x2e8>)
 80072f4:	9303      	str	r3, [sp, #12]
 80072f6:	3308      	adds	r3, #8
 80072f8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	9803      	ldr	r0, [sp, #12]
 80072fe:	b019      	add	sp, #100	; 0x64
 8007300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007304:	4b8f      	ldr	r3, [pc, #572]	; (8007544 <_dtoa_r+0x2e4>)
 8007306:	9303      	str	r3, [sp, #12]
 8007308:	3303      	adds	r3, #3
 800730a:	e7f5      	b.n	80072f8 <_dtoa_r+0x98>
 800730c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007310:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007314:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007318:	2200      	movs	r2, #0
 800731a:	2300      	movs	r3, #0
 800731c:	f7f9 fb4e 	bl	80009bc <__aeabi_dcmpeq>
 8007320:	4680      	mov	r8, r0
 8007322:	b160      	cbz	r0, 800733e <_dtoa_r+0xde>
 8007324:	2301      	movs	r3, #1
 8007326:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007328:	6013      	str	r3, [r2, #0]
 800732a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800732c:	2b00      	cmp	r3, #0
 800732e:	f000 8562 	beq.w	8007df6 <_dtoa_r+0xb96>
 8007332:	4b86      	ldr	r3, [pc, #536]	; (800754c <_dtoa_r+0x2ec>)
 8007334:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007336:	6013      	str	r3, [r2, #0]
 8007338:	3b01      	subs	r3, #1
 800733a:	9303      	str	r3, [sp, #12]
 800733c:	e7de      	b.n	80072fc <_dtoa_r+0x9c>
 800733e:	ab16      	add	r3, sp, #88	; 0x58
 8007340:	9301      	str	r3, [sp, #4]
 8007342:	ab17      	add	r3, sp, #92	; 0x5c
 8007344:	9300      	str	r3, [sp, #0]
 8007346:	4628      	mov	r0, r5
 8007348:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800734c:	f001 fa3c 	bl	80087c8 <__d2b>
 8007350:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007354:	4682      	mov	sl, r0
 8007356:	2c00      	cmp	r4, #0
 8007358:	d07e      	beq.n	8007458 <_dtoa_r+0x1f8>
 800735a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800735e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007360:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007368:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800736c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007370:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007374:	4619      	mov	r1, r3
 8007376:	2200      	movs	r2, #0
 8007378:	4b75      	ldr	r3, [pc, #468]	; (8007550 <_dtoa_r+0x2f0>)
 800737a:	f7f8 feff 	bl	800017c <__aeabi_dsub>
 800737e:	a368      	add	r3, pc, #416	; (adr r3, 8007520 <_dtoa_r+0x2c0>)
 8007380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007384:	f7f9 f8b2 	bl	80004ec <__aeabi_dmul>
 8007388:	a367      	add	r3, pc, #412	; (adr r3, 8007528 <_dtoa_r+0x2c8>)
 800738a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800738e:	f7f8 fef7 	bl	8000180 <__adddf3>
 8007392:	4606      	mov	r6, r0
 8007394:	4620      	mov	r0, r4
 8007396:	460f      	mov	r7, r1
 8007398:	f7f9 f83e 	bl	8000418 <__aeabi_i2d>
 800739c:	a364      	add	r3, pc, #400	; (adr r3, 8007530 <_dtoa_r+0x2d0>)
 800739e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a2:	f7f9 f8a3 	bl	80004ec <__aeabi_dmul>
 80073a6:	4602      	mov	r2, r0
 80073a8:	460b      	mov	r3, r1
 80073aa:	4630      	mov	r0, r6
 80073ac:	4639      	mov	r1, r7
 80073ae:	f7f8 fee7 	bl	8000180 <__adddf3>
 80073b2:	4606      	mov	r6, r0
 80073b4:	460f      	mov	r7, r1
 80073b6:	f7f9 fb49 	bl	8000a4c <__aeabi_d2iz>
 80073ba:	2200      	movs	r2, #0
 80073bc:	4683      	mov	fp, r0
 80073be:	2300      	movs	r3, #0
 80073c0:	4630      	mov	r0, r6
 80073c2:	4639      	mov	r1, r7
 80073c4:	f7f9 fb04 	bl	80009d0 <__aeabi_dcmplt>
 80073c8:	b148      	cbz	r0, 80073de <_dtoa_r+0x17e>
 80073ca:	4658      	mov	r0, fp
 80073cc:	f7f9 f824 	bl	8000418 <__aeabi_i2d>
 80073d0:	4632      	mov	r2, r6
 80073d2:	463b      	mov	r3, r7
 80073d4:	f7f9 faf2 	bl	80009bc <__aeabi_dcmpeq>
 80073d8:	b908      	cbnz	r0, 80073de <_dtoa_r+0x17e>
 80073da:	f10b 3bff 	add.w	fp, fp, #4294967295
 80073de:	f1bb 0f16 	cmp.w	fp, #22
 80073e2:	d857      	bhi.n	8007494 <_dtoa_r+0x234>
 80073e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80073e8:	4b5a      	ldr	r3, [pc, #360]	; (8007554 <_dtoa_r+0x2f4>)
 80073ea:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80073ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f2:	f7f9 faed 	bl	80009d0 <__aeabi_dcmplt>
 80073f6:	2800      	cmp	r0, #0
 80073f8:	d04e      	beq.n	8007498 <_dtoa_r+0x238>
 80073fa:	2300      	movs	r3, #0
 80073fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007400:	930f      	str	r3, [sp, #60]	; 0x3c
 8007402:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007404:	1b1b      	subs	r3, r3, r4
 8007406:	1e5a      	subs	r2, r3, #1
 8007408:	bf46      	itte	mi
 800740a:	f1c3 0901 	rsbmi	r9, r3, #1
 800740e:	2300      	movmi	r3, #0
 8007410:	f04f 0900 	movpl.w	r9, #0
 8007414:	9209      	str	r2, [sp, #36]	; 0x24
 8007416:	bf48      	it	mi
 8007418:	9309      	strmi	r3, [sp, #36]	; 0x24
 800741a:	f1bb 0f00 	cmp.w	fp, #0
 800741e:	db3d      	blt.n	800749c <_dtoa_r+0x23c>
 8007420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007422:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007426:	445b      	add	r3, fp
 8007428:	9309      	str	r3, [sp, #36]	; 0x24
 800742a:	2300      	movs	r3, #0
 800742c:	930a      	str	r3, [sp, #40]	; 0x28
 800742e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007430:	2b09      	cmp	r3, #9
 8007432:	d867      	bhi.n	8007504 <_dtoa_r+0x2a4>
 8007434:	2b05      	cmp	r3, #5
 8007436:	bfc4      	itt	gt
 8007438:	3b04      	subgt	r3, #4
 800743a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800743c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800743e:	bfc8      	it	gt
 8007440:	2400      	movgt	r4, #0
 8007442:	f1a3 0302 	sub.w	r3, r3, #2
 8007446:	bfd8      	it	le
 8007448:	2401      	movle	r4, #1
 800744a:	2b03      	cmp	r3, #3
 800744c:	f200 8086 	bhi.w	800755c <_dtoa_r+0x2fc>
 8007450:	e8df f003 	tbb	[pc, r3]
 8007454:	5637392c 	.word	0x5637392c
 8007458:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800745c:	441c      	add	r4, r3
 800745e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007462:	2b20      	cmp	r3, #32
 8007464:	bfc1      	itttt	gt
 8007466:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800746a:	fa09 f903 	lslgt.w	r9, r9, r3
 800746e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8007472:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007476:	bfd6      	itet	le
 8007478:	f1c3 0320 	rsble	r3, r3, #32
 800747c:	ea49 0003 	orrgt.w	r0, r9, r3
 8007480:	fa06 f003 	lslle.w	r0, r6, r3
 8007484:	f7f8 ffb8 	bl	80003f8 <__aeabi_ui2d>
 8007488:	2201      	movs	r2, #1
 800748a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800748e:	3c01      	subs	r4, #1
 8007490:	9213      	str	r2, [sp, #76]	; 0x4c
 8007492:	e76f      	b.n	8007374 <_dtoa_r+0x114>
 8007494:	2301      	movs	r3, #1
 8007496:	e7b3      	b.n	8007400 <_dtoa_r+0x1a0>
 8007498:	900f      	str	r0, [sp, #60]	; 0x3c
 800749a:	e7b2      	b.n	8007402 <_dtoa_r+0x1a2>
 800749c:	f1cb 0300 	rsb	r3, fp, #0
 80074a0:	930a      	str	r3, [sp, #40]	; 0x28
 80074a2:	2300      	movs	r3, #0
 80074a4:	eba9 090b 	sub.w	r9, r9, fp
 80074a8:	930e      	str	r3, [sp, #56]	; 0x38
 80074aa:	e7c0      	b.n	800742e <_dtoa_r+0x1ce>
 80074ac:	2300      	movs	r3, #0
 80074ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80074b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	dc55      	bgt.n	8007562 <_dtoa_r+0x302>
 80074b6:	2301      	movs	r3, #1
 80074b8:	461a      	mov	r2, r3
 80074ba:	9306      	str	r3, [sp, #24]
 80074bc:	9308      	str	r3, [sp, #32]
 80074be:	9223      	str	r2, [sp, #140]	; 0x8c
 80074c0:	e00b      	b.n	80074da <_dtoa_r+0x27a>
 80074c2:	2301      	movs	r3, #1
 80074c4:	e7f3      	b.n	80074ae <_dtoa_r+0x24e>
 80074c6:	2300      	movs	r3, #0
 80074c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80074ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074cc:	445b      	add	r3, fp
 80074ce:	9306      	str	r3, [sp, #24]
 80074d0:	3301      	adds	r3, #1
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	9308      	str	r3, [sp, #32]
 80074d6:	bfb8      	it	lt
 80074d8:	2301      	movlt	r3, #1
 80074da:	2100      	movs	r1, #0
 80074dc:	2204      	movs	r2, #4
 80074de:	69e8      	ldr	r0, [r5, #28]
 80074e0:	f102 0614 	add.w	r6, r2, #20
 80074e4:	429e      	cmp	r6, r3
 80074e6:	d940      	bls.n	800756a <_dtoa_r+0x30a>
 80074e8:	6041      	str	r1, [r0, #4]
 80074ea:	4628      	mov	r0, r5
 80074ec:	f000 fd98 	bl	8008020 <_Balloc>
 80074f0:	9003      	str	r0, [sp, #12]
 80074f2:	2800      	cmp	r0, #0
 80074f4:	d13c      	bne.n	8007570 <_dtoa_r+0x310>
 80074f6:	4602      	mov	r2, r0
 80074f8:	f240 11af 	movw	r1, #431	; 0x1af
 80074fc:	4b16      	ldr	r3, [pc, #88]	; (8007558 <_dtoa_r+0x2f8>)
 80074fe:	e6c3      	b.n	8007288 <_dtoa_r+0x28>
 8007500:	2301      	movs	r3, #1
 8007502:	e7e1      	b.n	80074c8 <_dtoa_r+0x268>
 8007504:	2401      	movs	r4, #1
 8007506:	2300      	movs	r3, #0
 8007508:	940b      	str	r4, [sp, #44]	; 0x2c
 800750a:	9322      	str	r3, [sp, #136]	; 0x88
 800750c:	f04f 33ff 	mov.w	r3, #4294967295
 8007510:	2200      	movs	r2, #0
 8007512:	9306      	str	r3, [sp, #24]
 8007514:	9308      	str	r3, [sp, #32]
 8007516:	2312      	movs	r3, #18
 8007518:	e7d1      	b.n	80074be <_dtoa_r+0x25e>
 800751a:	bf00      	nop
 800751c:	f3af 8000 	nop.w
 8007520:	636f4361 	.word	0x636f4361
 8007524:	3fd287a7 	.word	0x3fd287a7
 8007528:	8b60c8b3 	.word	0x8b60c8b3
 800752c:	3fc68a28 	.word	0x3fc68a28
 8007530:	509f79fb 	.word	0x509f79fb
 8007534:	3fd34413 	.word	0x3fd34413
 8007538:	0800b24d 	.word	0x0800b24d
 800753c:	0800b307 	.word	0x0800b307
 8007540:	7ff00000 	.word	0x7ff00000
 8007544:	0800b303 	.word	0x0800b303
 8007548:	0800b2fa 	.word	0x0800b2fa
 800754c:	0800b649 	.word	0x0800b649
 8007550:	3ff80000 	.word	0x3ff80000
 8007554:	0800b3f8 	.word	0x0800b3f8
 8007558:	0800b35f 	.word	0x0800b35f
 800755c:	2301      	movs	r3, #1
 800755e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007560:	e7d4      	b.n	800750c <_dtoa_r+0x2ac>
 8007562:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007564:	9306      	str	r3, [sp, #24]
 8007566:	9308      	str	r3, [sp, #32]
 8007568:	e7b7      	b.n	80074da <_dtoa_r+0x27a>
 800756a:	3101      	adds	r1, #1
 800756c:	0052      	lsls	r2, r2, #1
 800756e:	e7b7      	b.n	80074e0 <_dtoa_r+0x280>
 8007570:	69eb      	ldr	r3, [r5, #28]
 8007572:	9a03      	ldr	r2, [sp, #12]
 8007574:	601a      	str	r2, [r3, #0]
 8007576:	9b08      	ldr	r3, [sp, #32]
 8007578:	2b0e      	cmp	r3, #14
 800757a:	f200 80a8 	bhi.w	80076ce <_dtoa_r+0x46e>
 800757e:	2c00      	cmp	r4, #0
 8007580:	f000 80a5 	beq.w	80076ce <_dtoa_r+0x46e>
 8007584:	f1bb 0f00 	cmp.w	fp, #0
 8007588:	dd34      	ble.n	80075f4 <_dtoa_r+0x394>
 800758a:	4b9a      	ldr	r3, [pc, #616]	; (80077f4 <_dtoa_r+0x594>)
 800758c:	f00b 020f 	and.w	r2, fp, #15
 8007590:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007594:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007598:	e9d3 3400 	ldrd	r3, r4, [r3]
 800759c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80075a0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80075a4:	d016      	beq.n	80075d4 <_dtoa_r+0x374>
 80075a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075aa:	4b93      	ldr	r3, [pc, #588]	; (80077f8 <_dtoa_r+0x598>)
 80075ac:	2703      	movs	r7, #3
 80075ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075b2:	f7f9 f8c5 	bl	8000740 <__aeabi_ddiv>
 80075b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075ba:	f004 040f 	and.w	r4, r4, #15
 80075be:	4e8e      	ldr	r6, [pc, #568]	; (80077f8 <_dtoa_r+0x598>)
 80075c0:	b954      	cbnz	r4, 80075d8 <_dtoa_r+0x378>
 80075c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80075c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075ca:	f7f9 f8b9 	bl	8000740 <__aeabi_ddiv>
 80075ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075d2:	e029      	b.n	8007628 <_dtoa_r+0x3c8>
 80075d4:	2702      	movs	r7, #2
 80075d6:	e7f2      	b.n	80075be <_dtoa_r+0x35e>
 80075d8:	07e1      	lsls	r1, r4, #31
 80075da:	d508      	bpl.n	80075ee <_dtoa_r+0x38e>
 80075dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80075e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80075e4:	f7f8 ff82 	bl	80004ec <__aeabi_dmul>
 80075e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80075ec:	3701      	adds	r7, #1
 80075ee:	1064      	asrs	r4, r4, #1
 80075f0:	3608      	adds	r6, #8
 80075f2:	e7e5      	b.n	80075c0 <_dtoa_r+0x360>
 80075f4:	f000 80a5 	beq.w	8007742 <_dtoa_r+0x4e2>
 80075f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075fc:	f1cb 0400 	rsb	r4, fp, #0
 8007600:	4b7c      	ldr	r3, [pc, #496]	; (80077f4 <_dtoa_r+0x594>)
 8007602:	f004 020f 	and.w	r2, r4, #15
 8007606:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800760a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760e:	f7f8 ff6d 	bl	80004ec <__aeabi_dmul>
 8007612:	2702      	movs	r7, #2
 8007614:	2300      	movs	r3, #0
 8007616:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800761a:	4e77      	ldr	r6, [pc, #476]	; (80077f8 <_dtoa_r+0x598>)
 800761c:	1124      	asrs	r4, r4, #4
 800761e:	2c00      	cmp	r4, #0
 8007620:	f040 8084 	bne.w	800772c <_dtoa_r+0x4cc>
 8007624:	2b00      	cmp	r3, #0
 8007626:	d1d2      	bne.n	80075ce <_dtoa_r+0x36e>
 8007628:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800762c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007630:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007632:	2b00      	cmp	r3, #0
 8007634:	f000 8087 	beq.w	8007746 <_dtoa_r+0x4e6>
 8007638:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800763c:	2200      	movs	r2, #0
 800763e:	4b6f      	ldr	r3, [pc, #444]	; (80077fc <_dtoa_r+0x59c>)
 8007640:	f7f9 f9c6 	bl	80009d0 <__aeabi_dcmplt>
 8007644:	2800      	cmp	r0, #0
 8007646:	d07e      	beq.n	8007746 <_dtoa_r+0x4e6>
 8007648:	9b08      	ldr	r3, [sp, #32]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d07b      	beq.n	8007746 <_dtoa_r+0x4e6>
 800764e:	9b06      	ldr	r3, [sp, #24]
 8007650:	2b00      	cmp	r3, #0
 8007652:	dd38      	ble.n	80076c6 <_dtoa_r+0x466>
 8007654:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007658:	2200      	movs	r2, #0
 800765a:	4b69      	ldr	r3, [pc, #420]	; (8007800 <_dtoa_r+0x5a0>)
 800765c:	f7f8 ff46 	bl	80004ec <__aeabi_dmul>
 8007660:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007664:	9c06      	ldr	r4, [sp, #24]
 8007666:	f10b 38ff 	add.w	r8, fp, #4294967295
 800766a:	3701      	adds	r7, #1
 800766c:	4638      	mov	r0, r7
 800766e:	f7f8 fed3 	bl	8000418 <__aeabi_i2d>
 8007672:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007676:	f7f8 ff39 	bl	80004ec <__aeabi_dmul>
 800767a:	2200      	movs	r2, #0
 800767c:	4b61      	ldr	r3, [pc, #388]	; (8007804 <_dtoa_r+0x5a4>)
 800767e:	f7f8 fd7f 	bl	8000180 <__adddf3>
 8007682:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007686:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800768a:	9611      	str	r6, [sp, #68]	; 0x44
 800768c:	2c00      	cmp	r4, #0
 800768e:	d15d      	bne.n	800774c <_dtoa_r+0x4ec>
 8007690:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007694:	2200      	movs	r2, #0
 8007696:	4b5c      	ldr	r3, [pc, #368]	; (8007808 <_dtoa_r+0x5a8>)
 8007698:	f7f8 fd70 	bl	800017c <__aeabi_dsub>
 800769c:	4602      	mov	r2, r0
 800769e:	460b      	mov	r3, r1
 80076a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076a4:	4633      	mov	r3, r6
 80076a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80076a8:	f7f9 f9b0 	bl	8000a0c <__aeabi_dcmpgt>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	f040 8295 	bne.w	8007bdc <_dtoa_r+0x97c>
 80076b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80076b8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80076bc:	f7f9 f988 	bl	80009d0 <__aeabi_dcmplt>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	f040 8289 	bne.w	8007bd8 <_dtoa_r+0x978>
 80076c6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80076ca:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80076ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	f2c0 8151 	blt.w	8007978 <_dtoa_r+0x718>
 80076d6:	f1bb 0f0e 	cmp.w	fp, #14
 80076da:	f300 814d 	bgt.w	8007978 <_dtoa_r+0x718>
 80076de:	4b45      	ldr	r3, [pc, #276]	; (80077f4 <_dtoa_r+0x594>)
 80076e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80076e4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80076e8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80076ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	f280 80da 	bge.w	80078a8 <_dtoa_r+0x648>
 80076f4:	9b08      	ldr	r3, [sp, #32]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	f300 80d6 	bgt.w	80078a8 <_dtoa_r+0x648>
 80076fc:	f040 826b 	bne.w	8007bd6 <_dtoa_r+0x976>
 8007700:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007704:	2200      	movs	r2, #0
 8007706:	4b40      	ldr	r3, [pc, #256]	; (8007808 <_dtoa_r+0x5a8>)
 8007708:	f7f8 fef0 	bl	80004ec <__aeabi_dmul>
 800770c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007710:	f7f9 f972 	bl	80009f8 <__aeabi_dcmpge>
 8007714:	9c08      	ldr	r4, [sp, #32]
 8007716:	4626      	mov	r6, r4
 8007718:	2800      	cmp	r0, #0
 800771a:	f040 8241 	bne.w	8007ba0 <_dtoa_r+0x940>
 800771e:	2331      	movs	r3, #49	; 0x31
 8007720:	9f03      	ldr	r7, [sp, #12]
 8007722:	f10b 0b01 	add.w	fp, fp, #1
 8007726:	f807 3b01 	strb.w	r3, [r7], #1
 800772a:	e23d      	b.n	8007ba8 <_dtoa_r+0x948>
 800772c:	07e2      	lsls	r2, r4, #31
 800772e:	d505      	bpl.n	800773c <_dtoa_r+0x4dc>
 8007730:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007734:	f7f8 feda 	bl	80004ec <__aeabi_dmul>
 8007738:	2301      	movs	r3, #1
 800773a:	3701      	adds	r7, #1
 800773c:	1064      	asrs	r4, r4, #1
 800773e:	3608      	adds	r6, #8
 8007740:	e76d      	b.n	800761e <_dtoa_r+0x3be>
 8007742:	2702      	movs	r7, #2
 8007744:	e770      	b.n	8007628 <_dtoa_r+0x3c8>
 8007746:	46d8      	mov	r8, fp
 8007748:	9c08      	ldr	r4, [sp, #32]
 800774a:	e78f      	b.n	800766c <_dtoa_r+0x40c>
 800774c:	9903      	ldr	r1, [sp, #12]
 800774e:	4b29      	ldr	r3, [pc, #164]	; (80077f4 <_dtoa_r+0x594>)
 8007750:	4421      	add	r1, r4
 8007752:	9112      	str	r1, [sp, #72]	; 0x48
 8007754:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007756:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800775a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800775e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007762:	2900      	cmp	r1, #0
 8007764:	d054      	beq.n	8007810 <_dtoa_r+0x5b0>
 8007766:	2000      	movs	r0, #0
 8007768:	4928      	ldr	r1, [pc, #160]	; (800780c <_dtoa_r+0x5ac>)
 800776a:	f7f8 ffe9 	bl	8000740 <__aeabi_ddiv>
 800776e:	463b      	mov	r3, r7
 8007770:	4632      	mov	r2, r6
 8007772:	f7f8 fd03 	bl	800017c <__aeabi_dsub>
 8007776:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800777a:	9f03      	ldr	r7, [sp, #12]
 800777c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007780:	f7f9 f964 	bl	8000a4c <__aeabi_d2iz>
 8007784:	4604      	mov	r4, r0
 8007786:	f7f8 fe47 	bl	8000418 <__aeabi_i2d>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007792:	f7f8 fcf3 	bl	800017c <__aeabi_dsub>
 8007796:	4602      	mov	r2, r0
 8007798:	460b      	mov	r3, r1
 800779a:	3430      	adds	r4, #48	; 0x30
 800779c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077a4:	f807 4b01 	strb.w	r4, [r7], #1
 80077a8:	f7f9 f912 	bl	80009d0 <__aeabi_dcmplt>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	d173      	bne.n	8007898 <_dtoa_r+0x638>
 80077b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077b4:	2000      	movs	r0, #0
 80077b6:	4911      	ldr	r1, [pc, #68]	; (80077fc <_dtoa_r+0x59c>)
 80077b8:	f7f8 fce0 	bl	800017c <__aeabi_dsub>
 80077bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077c0:	f7f9 f906 	bl	80009d0 <__aeabi_dcmplt>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	f040 80b6 	bne.w	8007936 <_dtoa_r+0x6d6>
 80077ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077cc:	429f      	cmp	r7, r3
 80077ce:	f43f af7a 	beq.w	80076c6 <_dtoa_r+0x466>
 80077d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80077d6:	2200      	movs	r2, #0
 80077d8:	4b09      	ldr	r3, [pc, #36]	; (8007800 <_dtoa_r+0x5a0>)
 80077da:	f7f8 fe87 	bl	80004ec <__aeabi_dmul>
 80077de:	2200      	movs	r2, #0
 80077e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80077e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077e8:	4b05      	ldr	r3, [pc, #20]	; (8007800 <_dtoa_r+0x5a0>)
 80077ea:	f7f8 fe7f 	bl	80004ec <__aeabi_dmul>
 80077ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077f2:	e7c3      	b.n	800777c <_dtoa_r+0x51c>
 80077f4:	0800b3f8 	.word	0x0800b3f8
 80077f8:	0800b3d0 	.word	0x0800b3d0
 80077fc:	3ff00000 	.word	0x3ff00000
 8007800:	40240000 	.word	0x40240000
 8007804:	401c0000 	.word	0x401c0000
 8007808:	40140000 	.word	0x40140000
 800780c:	3fe00000 	.word	0x3fe00000
 8007810:	4630      	mov	r0, r6
 8007812:	4639      	mov	r1, r7
 8007814:	f7f8 fe6a 	bl	80004ec <__aeabi_dmul>
 8007818:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800781a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800781e:	9c03      	ldr	r4, [sp, #12]
 8007820:	9314      	str	r3, [sp, #80]	; 0x50
 8007822:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007826:	f7f9 f911 	bl	8000a4c <__aeabi_d2iz>
 800782a:	9015      	str	r0, [sp, #84]	; 0x54
 800782c:	f7f8 fdf4 	bl	8000418 <__aeabi_i2d>
 8007830:	4602      	mov	r2, r0
 8007832:	460b      	mov	r3, r1
 8007834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007838:	f7f8 fca0 	bl	800017c <__aeabi_dsub>
 800783c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800783e:	4606      	mov	r6, r0
 8007840:	3330      	adds	r3, #48	; 0x30
 8007842:	f804 3b01 	strb.w	r3, [r4], #1
 8007846:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007848:	460f      	mov	r7, r1
 800784a:	429c      	cmp	r4, r3
 800784c:	f04f 0200 	mov.w	r2, #0
 8007850:	d124      	bne.n	800789c <_dtoa_r+0x63c>
 8007852:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007856:	4baf      	ldr	r3, [pc, #700]	; (8007b14 <_dtoa_r+0x8b4>)
 8007858:	f7f8 fc92 	bl	8000180 <__adddf3>
 800785c:	4602      	mov	r2, r0
 800785e:	460b      	mov	r3, r1
 8007860:	4630      	mov	r0, r6
 8007862:	4639      	mov	r1, r7
 8007864:	f7f9 f8d2 	bl	8000a0c <__aeabi_dcmpgt>
 8007868:	2800      	cmp	r0, #0
 800786a:	d163      	bne.n	8007934 <_dtoa_r+0x6d4>
 800786c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007870:	2000      	movs	r0, #0
 8007872:	49a8      	ldr	r1, [pc, #672]	; (8007b14 <_dtoa_r+0x8b4>)
 8007874:	f7f8 fc82 	bl	800017c <__aeabi_dsub>
 8007878:	4602      	mov	r2, r0
 800787a:	460b      	mov	r3, r1
 800787c:	4630      	mov	r0, r6
 800787e:	4639      	mov	r1, r7
 8007880:	f7f9 f8a6 	bl	80009d0 <__aeabi_dcmplt>
 8007884:	2800      	cmp	r0, #0
 8007886:	f43f af1e 	beq.w	80076c6 <_dtoa_r+0x466>
 800788a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800788c:	1e7b      	subs	r3, r7, #1
 800788e:	9314      	str	r3, [sp, #80]	; 0x50
 8007890:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007894:	2b30      	cmp	r3, #48	; 0x30
 8007896:	d0f8      	beq.n	800788a <_dtoa_r+0x62a>
 8007898:	46c3      	mov	fp, r8
 800789a:	e03b      	b.n	8007914 <_dtoa_r+0x6b4>
 800789c:	4b9e      	ldr	r3, [pc, #632]	; (8007b18 <_dtoa_r+0x8b8>)
 800789e:	f7f8 fe25 	bl	80004ec <__aeabi_dmul>
 80078a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078a6:	e7bc      	b.n	8007822 <_dtoa_r+0x5c2>
 80078a8:	9f03      	ldr	r7, [sp, #12]
 80078aa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80078ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078b2:	4640      	mov	r0, r8
 80078b4:	4649      	mov	r1, r9
 80078b6:	f7f8 ff43 	bl	8000740 <__aeabi_ddiv>
 80078ba:	f7f9 f8c7 	bl	8000a4c <__aeabi_d2iz>
 80078be:	4604      	mov	r4, r0
 80078c0:	f7f8 fdaa 	bl	8000418 <__aeabi_i2d>
 80078c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078c8:	f7f8 fe10 	bl	80004ec <__aeabi_dmul>
 80078cc:	4602      	mov	r2, r0
 80078ce:	460b      	mov	r3, r1
 80078d0:	4640      	mov	r0, r8
 80078d2:	4649      	mov	r1, r9
 80078d4:	f7f8 fc52 	bl	800017c <__aeabi_dsub>
 80078d8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80078dc:	f807 6b01 	strb.w	r6, [r7], #1
 80078e0:	9e03      	ldr	r6, [sp, #12]
 80078e2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80078e6:	1bbe      	subs	r6, r7, r6
 80078e8:	45b4      	cmp	ip, r6
 80078ea:	4602      	mov	r2, r0
 80078ec:	460b      	mov	r3, r1
 80078ee:	d136      	bne.n	800795e <_dtoa_r+0x6fe>
 80078f0:	f7f8 fc46 	bl	8000180 <__adddf3>
 80078f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078f8:	4680      	mov	r8, r0
 80078fa:	4689      	mov	r9, r1
 80078fc:	f7f9 f886 	bl	8000a0c <__aeabi_dcmpgt>
 8007900:	bb58      	cbnz	r0, 800795a <_dtoa_r+0x6fa>
 8007902:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007906:	4640      	mov	r0, r8
 8007908:	4649      	mov	r1, r9
 800790a:	f7f9 f857 	bl	80009bc <__aeabi_dcmpeq>
 800790e:	b108      	cbz	r0, 8007914 <_dtoa_r+0x6b4>
 8007910:	07e3      	lsls	r3, r4, #31
 8007912:	d422      	bmi.n	800795a <_dtoa_r+0x6fa>
 8007914:	4651      	mov	r1, sl
 8007916:	4628      	mov	r0, r5
 8007918:	f000 fbc2 	bl	80080a0 <_Bfree>
 800791c:	2300      	movs	r3, #0
 800791e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007920:	703b      	strb	r3, [r7, #0]
 8007922:	f10b 0301 	add.w	r3, fp, #1
 8007926:	6013      	str	r3, [r2, #0]
 8007928:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800792a:	2b00      	cmp	r3, #0
 800792c:	f43f ace6 	beq.w	80072fc <_dtoa_r+0x9c>
 8007930:	601f      	str	r7, [r3, #0]
 8007932:	e4e3      	b.n	80072fc <_dtoa_r+0x9c>
 8007934:	4627      	mov	r7, r4
 8007936:	463b      	mov	r3, r7
 8007938:	461f      	mov	r7, r3
 800793a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800793e:	2a39      	cmp	r2, #57	; 0x39
 8007940:	d107      	bne.n	8007952 <_dtoa_r+0x6f2>
 8007942:	9a03      	ldr	r2, [sp, #12]
 8007944:	429a      	cmp	r2, r3
 8007946:	d1f7      	bne.n	8007938 <_dtoa_r+0x6d8>
 8007948:	2230      	movs	r2, #48	; 0x30
 800794a:	9903      	ldr	r1, [sp, #12]
 800794c:	f108 0801 	add.w	r8, r8, #1
 8007950:	700a      	strb	r2, [r1, #0]
 8007952:	781a      	ldrb	r2, [r3, #0]
 8007954:	3201      	adds	r2, #1
 8007956:	701a      	strb	r2, [r3, #0]
 8007958:	e79e      	b.n	8007898 <_dtoa_r+0x638>
 800795a:	46d8      	mov	r8, fp
 800795c:	e7eb      	b.n	8007936 <_dtoa_r+0x6d6>
 800795e:	2200      	movs	r2, #0
 8007960:	4b6d      	ldr	r3, [pc, #436]	; (8007b18 <_dtoa_r+0x8b8>)
 8007962:	f7f8 fdc3 	bl	80004ec <__aeabi_dmul>
 8007966:	2200      	movs	r2, #0
 8007968:	2300      	movs	r3, #0
 800796a:	4680      	mov	r8, r0
 800796c:	4689      	mov	r9, r1
 800796e:	f7f9 f825 	bl	80009bc <__aeabi_dcmpeq>
 8007972:	2800      	cmp	r0, #0
 8007974:	d09b      	beq.n	80078ae <_dtoa_r+0x64e>
 8007976:	e7cd      	b.n	8007914 <_dtoa_r+0x6b4>
 8007978:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800797a:	2a00      	cmp	r2, #0
 800797c:	f000 80c4 	beq.w	8007b08 <_dtoa_r+0x8a8>
 8007980:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007982:	2a01      	cmp	r2, #1
 8007984:	f300 80a8 	bgt.w	8007ad8 <_dtoa_r+0x878>
 8007988:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800798a:	2a00      	cmp	r2, #0
 800798c:	f000 80a0 	beq.w	8007ad0 <_dtoa_r+0x870>
 8007990:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007994:	464f      	mov	r7, r9
 8007996:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007998:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800799a:	2101      	movs	r1, #1
 800799c:	441a      	add	r2, r3
 800799e:	4628      	mov	r0, r5
 80079a0:	4499      	add	r9, r3
 80079a2:	9209      	str	r2, [sp, #36]	; 0x24
 80079a4:	f000 fc7c 	bl	80082a0 <__i2b>
 80079a8:	4606      	mov	r6, r0
 80079aa:	b15f      	cbz	r7, 80079c4 <_dtoa_r+0x764>
 80079ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	dd08      	ble.n	80079c4 <_dtoa_r+0x764>
 80079b2:	42bb      	cmp	r3, r7
 80079b4:	bfa8      	it	ge
 80079b6:	463b      	movge	r3, r7
 80079b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079ba:	eba9 0903 	sub.w	r9, r9, r3
 80079be:	1aff      	subs	r7, r7, r3
 80079c0:	1ad3      	subs	r3, r2, r3
 80079c2:	9309      	str	r3, [sp, #36]	; 0x24
 80079c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079c6:	b1f3      	cbz	r3, 8007a06 <_dtoa_r+0x7a6>
 80079c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f000 80a0 	beq.w	8007b10 <_dtoa_r+0x8b0>
 80079d0:	2c00      	cmp	r4, #0
 80079d2:	dd10      	ble.n	80079f6 <_dtoa_r+0x796>
 80079d4:	4631      	mov	r1, r6
 80079d6:	4622      	mov	r2, r4
 80079d8:	4628      	mov	r0, r5
 80079da:	f000 fd1f 	bl	800841c <__pow5mult>
 80079de:	4652      	mov	r2, sl
 80079e0:	4601      	mov	r1, r0
 80079e2:	4606      	mov	r6, r0
 80079e4:	4628      	mov	r0, r5
 80079e6:	f000 fc71 	bl	80082cc <__multiply>
 80079ea:	4680      	mov	r8, r0
 80079ec:	4651      	mov	r1, sl
 80079ee:	4628      	mov	r0, r5
 80079f0:	f000 fb56 	bl	80080a0 <_Bfree>
 80079f4:	46c2      	mov	sl, r8
 80079f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079f8:	1b1a      	subs	r2, r3, r4
 80079fa:	d004      	beq.n	8007a06 <_dtoa_r+0x7a6>
 80079fc:	4651      	mov	r1, sl
 80079fe:	4628      	mov	r0, r5
 8007a00:	f000 fd0c 	bl	800841c <__pow5mult>
 8007a04:	4682      	mov	sl, r0
 8007a06:	2101      	movs	r1, #1
 8007a08:	4628      	mov	r0, r5
 8007a0a:	f000 fc49 	bl	80082a0 <__i2b>
 8007a0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a10:	4604      	mov	r4, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f340 8082 	ble.w	8007b1c <_dtoa_r+0x8bc>
 8007a18:	461a      	mov	r2, r3
 8007a1a:	4601      	mov	r1, r0
 8007a1c:	4628      	mov	r0, r5
 8007a1e:	f000 fcfd 	bl	800841c <__pow5mult>
 8007a22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a24:	4604      	mov	r4, r0
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	dd7b      	ble.n	8007b22 <_dtoa_r+0x8c2>
 8007a2a:	f04f 0800 	mov.w	r8, #0
 8007a2e:	6923      	ldr	r3, [r4, #16]
 8007a30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007a34:	6918      	ldr	r0, [r3, #16]
 8007a36:	f000 fbe5 	bl	8008204 <__hi0bits>
 8007a3a:	f1c0 0020 	rsb	r0, r0, #32
 8007a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a40:	4418      	add	r0, r3
 8007a42:	f010 001f 	ands.w	r0, r0, #31
 8007a46:	f000 8092 	beq.w	8007b6e <_dtoa_r+0x90e>
 8007a4a:	f1c0 0320 	rsb	r3, r0, #32
 8007a4e:	2b04      	cmp	r3, #4
 8007a50:	f340 8085 	ble.w	8007b5e <_dtoa_r+0x8fe>
 8007a54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a56:	f1c0 001c 	rsb	r0, r0, #28
 8007a5a:	4403      	add	r3, r0
 8007a5c:	4481      	add	r9, r0
 8007a5e:	4407      	add	r7, r0
 8007a60:	9309      	str	r3, [sp, #36]	; 0x24
 8007a62:	f1b9 0f00 	cmp.w	r9, #0
 8007a66:	dd05      	ble.n	8007a74 <_dtoa_r+0x814>
 8007a68:	4651      	mov	r1, sl
 8007a6a:	464a      	mov	r2, r9
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	f000 fd2f 	bl	80084d0 <__lshift>
 8007a72:	4682      	mov	sl, r0
 8007a74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	dd05      	ble.n	8007a86 <_dtoa_r+0x826>
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	4628      	mov	r0, r5
 8007a80:	f000 fd26 	bl	80084d0 <__lshift>
 8007a84:	4604      	mov	r4, r0
 8007a86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d072      	beq.n	8007b72 <_dtoa_r+0x912>
 8007a8c:	4621      	mov	r1, r4
 8007a8e:	4650      	mov	r0, sl
 8007a90:	f000 fd8a 	bl	80085a8 <__mcmp>
 8007a94:	2800      	cmp	r0, #0
 8007a96:	da6c      	bge.n	8007b72 <_dtoa_r+0x912>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	4651      	mov	r1, sl
 8007a9c:	220a      	movs	r2, #10
 8007a9e:	4628      	mov	r0, r5
 8007aa0:	f000 fb20 	bl	80080e4 <__multadd>
 8007aa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aa6:	4682      	mov	sl, r0
 8007aa8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	f000 81ac 	beq.w	8007e0a <_dtoa_r+0xbaa>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	4631      	mov	r1, r6
 8007ab6:	220a      	movs	r2, #10
 8007ab8:	4628      	mov	r0, r5
 8007aba:	f000 fb13 	bl	80080e4 <__multadd>
 8007abe:	9b06      	ldr	r3, [sp, #24]
 8007ac0:	4606      	mov	r6, r0
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	f300 8093 	bgt.w	8007bee <_dtoa_r+0x98e>
 8007ac8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007aca:	2b02      	cmp	r3, #2
 8007acc:	dc59      	bgt.n	8007b82 <_dtoa_r+0x922>
 8007ace:	e08e      	b.n	8007bee <_dtoa_r+0x98e>
 8007ad0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007ad2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ad6:	e75d      	b.n	8007994 <_dtoa_r+0x734>
 8007ad8:	9b08      	ldr	r3, [sp, #32]
 8007ada:	1e5c      	subs	r4, r3, #1
 8007adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ade:	42a3      	cmp	r3, r4
 8007ae0:	bfbf      	itttt	lt
 8007ae2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007ae4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007ae6:	1ae3      	sublt	r3, r4, r3
 8007ae8:	18d2      	addlt	r2, r2, r3
 8007aea:	bfa8      	it	ge
 8007aec:	1b1c      	subge	r4, r3, r4
 8007aee:	9b08      	ldr	r3, [sp, #32]
 8007af0:	bfbe      	ittt	lt
 8007af2:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007af4:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007af6:	2400      	movlt	r4, #0
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	bfb5      	itete	lt
 8007afc:	eba9 0703 	sublt.w	r7, r9, r3
 8007b00:	464f      	movge	r7, r9
 8007b02:	2300      	movlt	r3, #0
 8007b04:	9b08      	ldrge	r3, [sp, #32]
 8007b06:	e747      	b.n	8007998 <_dtoa_r+0x738>
 8007b08:	464f      	mov	r7, r9
 8007b0a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007b0c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007b0e:	e74c      	b.n	80079aa <_dtoa_r+0x74a>
 8007b10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b12:	e773      	b.n	80079fc <_dtoa_r+0x79c>
 8007b14:	3fe00000 	.word	0x3fe00000
 8007b18:	40240000 	.word	0x40240000
 8007b1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	dc18      	bgt.n	8007b54 <_dtoa_r+0x8f4>
 8007b22:	9b04      	ldr	r3, [sp, #16]
 8007b24:	b9b3      	cbnz	r3, 8007b54 <_dtoa_r+0x8f4>
 8007b26:	9b05      	ldr	r3, [sp, #20]
 8007b28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b2c:	b993      	cbnz	r3, 8007b54 <_dtoa_r+0x8f4>
 8007b2e:	9b05      	ldr	r3, [sp, #20]
 8007b30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b34:	0d1b      	lsrs	r3, r3, #20
 8007b36:	051b      	lsls	r3, r3, #20
 8007b38:	b17b      	cbz	r3, 8007b5a <_dtoa_r+0x8fa>
 8007b3a:	f04f 0801 	mov.w	r8, #1
 8007b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b40:	f109 0901 	add.w	r9, r9, #1
 8007b44:	3301      	adds	r3, #1
 8007b46:	9309      	str	r3, [sp, #36]	; 0x24
 8007b48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	f47f af6f 	bne.w	8007a2e <_dtoa_r+0x7ce>
 8007b50:	2001      	movs	r0, #1
 8007b52:	e774      	b.n	8007a3e <_dtoa_r+0x7de>
 8007b54:	f04f 0800 	mov.w	r8, #0
 8007b58:	e7f6      	b.n	8007b48 <_dtoa_r+0x8e8>
 8007b5a:	4698      	mov	r8, r3
 8007b5c:	e7f4      	b.n	8007b48 <_dtoa_r+0x8e8>
 8007b5e:	d080      	beq.n	8007a62 <_dtoa_r+0x802>
 8007b60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b62:	331c      	adds	r3, #28
 8007b64:	441a      	add	r2, r3
 8007b66:	4499      	add	r9, r3
 8007b68:	441f      	add	r7, r3
 8007b6a:	9209      	str	r2, [sp, #36]	; 0x24
 8007b6c:	e779      	b.n	8007a62 <_dtoa_r+0x802>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	e7f6      	b.n	8007b60 <_dtoa_r+0x900>
 8007b72:	9b08      	ldr	r3, [sp, #32]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	dc34      	bgt.n	8007be2 <_dtoa_r+0x982>
 8007b78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	dd31      	ble.n	8007be2 <_dtoa_r+0x982>
 8007b7e:	9b08      	ldr	r3, [sp, #32]
 8007b80:	9306      	str	r3, [sp, #24]
 8007b82:	9b06      	ldr	r3, [sp, #24]
 8007b84:	b963      	cbnz	r3, 8007ba0 <_dtoa_r+0x940>
 8007b86:	4621      	mov	r1, r4
 8007b88:	2205      	movs	r2, #5
 8007b8a:	4628      	mov	r0, r5
 8007b8c:	f000 faaa 	bl	80080e4 <__multadd>
 8007b90:	4601      	mov	r1, r0
 8007b92:	4604      	mov	r4, r0
 8007b94:	4650      	mov	r0, sl
 8007b96:	f000 fd07 	bl	80085a8 <__mcmp>
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	f73f adbf 	bgt.w	800771e <_dtoa_r+0x4be>
 8007ba0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007ba2:	9f03      	ldr	r7, [sp, #12]
 8007ba4:	ea6f 0b03 	mvn.w	fp, r3
 8007ba8:	f04f 0800 	mov.w	r8, #0
 8007bac:	4621      	mov	r1, r4
 8007bae:	4628      	mov	r0, r5
 8007bb0:	f000 fa76 	bl	80080a0 <_Bfree>
 8007bb4:	2e00      	cmp	r6, #0
 8007bb6:	f43f aead 	beq.w	8007914 <_dtoa_r+0x6b4>
 8007bba:	f1b8 0f00 	cmp.w	r8, #0
 8007bbe:	d005      	beq.n	8007bcc <_dtoa_r+0x96c>
 8007bc0:	45b0      	cmp	r8, r6
 8007bc2:	d003      	beq.n	8007bcc <_dtoa_r+0x96c>
 8007bc4:	4641      	mov	r1, r8
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	f000 fa6a 	bl	80080a0 <_Bfree>
 8007bcc:	4631      	mov	r1, r6
 8007bce:	4628      	mov	r0, r5
 8007bd0:	f000 fa66 	bl	80080a0 <_Bfree>
 8007bd4:	e69e      	b.n	8007914 <_dtoa_r+0x6b4>
 8007bd6:	2400      	movs	r4, #0
 8007bd8:	4626      	mov	r6, r4
 8007bda:	e7e1      	b.n	8007ba0 <_dtoa_r+0x940>
 8007bdc:	46c3      	mov	fp, r8
 8007bde:	4626      	mov	r6, r4
 8007be0:	e59d      	b.n	800771e <_dtoa_r+0x4be>
 8007be2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f000 80c8 	beq.w	8007d7a <_dtoa_r+0xb1a>
 8007bea:	9b08      	ldr	r3, [sp, #32]
 8007bec:	9306      	str	r3, [sp, #24]
 8007bee:	2f00      	cmp	r7, #0
 8007bf0:	dd05      	ble.n	8007bfe <_dtoa_r+0x99e>
 8007bf2:	4631      	mov	r1, r6
 8007bf4:	463a      	mov	r2, r7
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	f000 fc6a 	bl	80084d0 <__lshift>
 8007bfc:	4606      	mov	r6, r0
 8007bfe:	f1b8 0f00 	cmp.w	r8, #0
 8007c02:	d05b      	beq.n	8007cbc <_dtoa_r+0xa5c>
 8007c04:	4628      	mov	r0, r5
 8007c06:	6871      	ldr	r1, [r6, #4]
 8007c08:	f000 fa0a 	bl	8008020 <_Balloc>
 8007c0c:	4607      	mov	r7, r0
 8007c0e:	b928      	cbnz	r0, 8007c1c <_dtoa_r+0x9bc>
 8007c10:	4602      	mov	r2, r0
 8007c12:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007c16:	4b81      	ldr	r3, [pc, #516]	; (8007e1c <_dtoa_r+0xbbc>)
 8007c18:	f7ff bb36 	b.w	8007288 <_dtoa_r+0x28>
 8007c1c:	6932      	ldr	r2, [r6, #16]
 8007c1e:	f106 010c 	add.w	r1, r6, #12
 8007c22:	3202      	adds	r2, #2
 8007c24:	0092      	lsls	r2, r2, #2
 8007c26:	300c      	adds	r0, #12
 8007c28:	f002 fb14 	bl	800a254 <memcpy>
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	4639      	mov	r1, r7
 8007c30:	4628      	mov	r0, r5
 8007c32:	f000 fc4d 	bl	80084d0 <__lshift>
 8007c36:	46b0      	mov	r8, r6
 8007c38:	4606      	mov	r6, r0
 8007c3a:	9b03      	ldr	r3, [sp, #12]
 8007c3c:	9a03      	ldr	r2, [sp, #12]
 8007c3e:	3301      	adds	r3, #1
 8007c40:	9308      	str	r3, [sp, #32]
 8007c42:	9b06      	ldr	r3, [sp, #24]
 8007c44:	4413      	add	r3, r2
 8007c46:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c48:	9b04      	ldr	r3, [sp, #16]
 8007c4a:	f003 0301 	and.w	r3, r3, #1
 8007c4e:	930a      	str	r3, [sp, #40]	; 0x28
 8007c50:	9b08      	ldr	r3, [sp, #32]
 8007c52:	4621      	mov	r1, r4
 8007c54:	3b01      	subs	r3, #1
 8007c56:	4650      	mov	r0, sl
 8007c58:	9304      	str	r3, [sp, #16]
 8007c5a:	f7ff fa75 	bl	8007148 <quorem>
 8007c5e:	4641      	mov	r1, r8
 8007c60:	9006      	str	r0, [sp, #24]
 8007c62:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007c66:	4650      	mov	r0, sl
 8007c68:	f000 fc9e 	bl	80085a8 <__mcmp>
 8007c6c:	4632      	mov	r2, r6
 8007c6e:	9009      	str	r0, [sp, #36]	; 0x24
 8007c70:	4621      	mov	r1, r4
 8007c72:	4628      	mov	r0, r5
 8007c74:	f000 fcb4 	bl	80085e0 <__mdiff>
 8007c78:	68c2      	ldr	r2, [r0, #12]
 8007c7a:	4607      	mov	r7, r0
 8007c7c:	bb02      	cbnz	r2, 8007cc0 <_dtoa_r+0xa60>
 8007c7e:	4601      	mov	r1, r0
 8007c80:	4650      	mov	r0, sl
 8007c82:	f000 fc91 	bl	80085a8 <__mcmp>
 8007c86:	4602      	mov	r2, r0
 8007c88:	4639      	mov	r1, r7
 8007c8a:	4628      	mov	r0, r5
 8007c8c:	920c      	str	r2, [sp, #48]	; 0x30
 8007c8e:	f000 fa07 	bl	80080a0 <_Bfree>
 8007c92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c96:	9f08      	ldr	r7, [sp, #32]
 8007c98:	ea43 0102 	orr.w	r1, r3, r2
 8007c9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c9e:	4319      	orrs	r1, r3
 8007ca0:	d110      	bne.n	8007cc4 <_dtoa_r+0xa64>
 8007ca2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ca6:	d029      	beq.n	8007cfc <_dtoa_r+0xa9c>
 8007ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	dd02      	ble.n	8007cb4 <_dtoa_r+0xa54>
 8007cae:	9b06      	ldr	r3, [sp, #24]
 8007cb0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007cb4:	9b04      	ldr	r3, [sp, #16]
 8007cb6:	f883 9000 	strb.w	r9, [r3]
 8007cba:	e777      	b.n	8007bac <_dtoa_r+0x94c>
 8007cbc:	4630      	mov	r0, r6
 8007cbe:	e7ba      	b.n	8007c36 <_dtoa_r+0x9d6>
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	e7e1      	b.n	8007c88 <_dtoa_r+0xa28>
 8007cc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	db04      	blt.n	8007cd4 <_dtoa_r+0xa74>
 8007cca:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007ccc:	430b      	orrs	r3, r1
 8007cce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007cd0:	430b      	orrs	r3, r1
 8007cd2:	d120      	bne.n	8007d16 <_dtoa_r+0xab6>
 8007cd4:	2a00      	cmp	r2, #0
 8007cd6:	dded      	ble.n	8007cb4 <_dtoa_r+0xa54>
 8007cd8:	4651      	mov	r1, sl
 8007cda:	2201      	movs	r2, #1
 8007cdc:	4628      	mov	r0, r5
 8007cde:	f000 fbf7 	bl	80084d0 <__lshift>
 8007ce2:	4621      	mov	r1, r4
 8007ce4:	4682      	mov	sl, r0
 8007ce6:	f000 fc5f 	bl	80085a8 <__mcmp>
 8007cea:	2800      	cmp	r0, #0
 8007cec:	dc03      	bgt.n	8007cf6 <_dtoa_r+0xa96>
 8007cee:	d1e1      	bne.n	8007cb4 <_dtoa_r+0xa54>
 8007cf0:	f019 0f01 	tst.w	r9, #1
 8007cf4:	d0de      	beq.n	8007cb4 <_dtoa_r+0xa54>
 8007cf6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007cfa:	d1d8      	bne.n	8007cae <_dtoa_r+0xa4e>
 8007cfc:	2339      	movs	r3, #57	; 0x39
 8007cfe:	9a04      	ldr	r2, [sp, #16]
 8007d00:	7013      	strb	r3, [r2, #0]
 8007d02:	463b      	mov	r3, r7
 8007d04:	461f      	mov	r7, r3
 8007d06:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	2a39      	cmp	r2, #57	; 0x39
 8007d0e:	d06b      	beq.n	8007de8 <_dtoa_r+0xb88>
 8007d10:	3201      	adds	r2, #1
 8007d12:	701a      	strb	r2, [r3, #0]
 8007d14:	e74a      	b.n	8007bac <_dtoa_r+0x94c>
 8007d16:	2a00      	cmp	r2, #0
 8007d18:	dd07      	ble.n	8007d2a <_dtoa_r+0xaca>
 8007d1a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007d1e:	d0ed      	beq.n	8007cfc <_dtoa_r+0xa9c>
 8007d20:	9a04      	ldr	r2, [sp, #16]
 8007d22:	f109 0301 	add.w	r3, r9, #1
 8007d26:	7013      	strb	r3, [r2, #0]
 8007d28:	e740      	b.n	8007bac <_dtoa_r+0x94c>
 8007d2a:	9b08      	ldr	r3, [sp, #32]
 8007d2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d2e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d042      	beq.n	8007dbc <_dtoa_r+0xb5c>
 8007d36:	4651      	mov	r1, sl
 8007d38:	2300      	movs	r3, #0
 8007d3a:	220a      	movs	r2, #10
 8007d3c:	4628      	mov	r0, r5
 8007d3e:	f000 f9d1 	bl	80080e4 <__multadd>
 8007d42:	45b0      	cmp	r8, r6
 8007d44:	4682      	mov	sl, r0
 8007d46:	f04f 0300 	mov.w	r3, #0
 8007d4a:	f04f 020a 	mov.w	r2, #10
 8007d4e:	4641      	mov	r1, r8
 8007d50:	4628      	mov	r0, r5
 8007d52:	d107      	bne.n	8007d64 <_dtoa_r+0xb04>
 8007d54:	f000 f9c6 	bl	80080e4 <__multadd>
 8007d58:	4680      	mov	r8, r0
 8007d5a:	4606      	mov	r6, r0
 8007d5c:	9b08      	ldr	r3, [sp, #32]
 8007d5e:	3301      	adds	r3, #1
 8007d60:	9308      	str	r3, [sp, #32]
 8007d62:	e775      	b.n	8007c50 <_dtoa_r+0x9f0>
 8007d64:	f000 f9be 	bl	80080e4 <__multadd>
 8007d68:	4631      	mov	r1, r6
 8007d6a:	4680      	mov	r8, r0
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	220a      	movs	r2, #10
 8007d70:	4628      	mov	r0, r5
 8007d72:	f000 f9b7 	bl	80080e4 <__multadd>
 8007d76:	4606      	mov	r6, r0
 8007d78:	e7f0      	b.n	8007d5c <_dtoa_r+0xafc>
 8007d7a:	9b08      	ldr	r3, [sp, #32]
 8007d7c:	9306      	str	r3, [sp, #24]
 8007d7e:	9f03      	ldr	r7, [sp, #12]
 8007d80:	4621      	mov	r1, r4
 8007d82:	4650      	mov	r0, sl
 8007d84:	f7ff f9e0 	bl	8007148 <quorem>
 8007d88:	9b03      	ldr	r3, [sp, #12]
 8007d8a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007d8e:	f807 9b01 	strb.w	r9, [r7], #1
 8007d92:	1afa      	subs	r2, r7, r3
 8007d94:	9b06      	ldr	r3, [sp, #24]
 8007d96:	4293      	cmp	r3, r2
 8007d98:	dd07      	ble.n	8007daa <_dtoa_r+0xb4a>
 8007d9a:	4651      	mov	r1, sl
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	220a      	movs	r2, #10
 8007da0:	4628      	mov	r0, r5
 8007da2:	f000 f99f 	bl	80080e4 <__multadd>
 8007da6:	4682      	mov	sl, r0
 8007da8:	e7ea      	b.n	8007d80 <_dtoa_r+0xb20>
 8007daa:	9b06      	ldr	r3, [sp, #24]
 8007dac:	f04f 0800 	mov.w	r8, #0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	bfcc      	ite	gt
 8007db4:	461f      	movgt	r7, r3
 8007db6:	2701      	movle	r7, #1
 8007db8:	9b03      	ldr	r3, [sp, #12]
 8007dba:	441f      	add	r7, r3
 8007dbc:	4651      	mov	r1, sl
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	4628      	mov	r0, r5
 8007dc2:	f000 fb85 	bl	80084d0 <__lshift>
 8007dc6:	4621      	mov	r1, r4
 8007dc8:	4682      	mov	sl, r0
 8007dca:	f000 fbed 	bl	80085a8 <__mcmp>
 8007dce:	2800      	cmp	r0, #0
 8007dd0:	dc97      	bgt.n	8007d02 <_dtoa_r+0xaa2>
 8007dd2:	d102      	bne.n	8007dda <_dtoa_r+0xb7a>
 8007dd4:	f019 0f01 	tst.w	r9, #1
 8007dd8:	d193      	bne.n	8007d02 <_dtoa_r+0xaa2>
 8007dda:	463b      	mov	r3, r7
 8007ddc:	461f      	mov	r7, r3
 8007dde:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007de2:	2a30      	cmp	r2, #48	; 0x30
 8007de4:	d0fa      	beq.n	8007ddc <_dtoa_r+0xb7c>
 8007de6:	e6e1      	b.n	8007bac <_dtoa_r+0x94c>
 8007de8:	9a03      	ldr	r2, [sp, #12]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d18a      	bne.n	8007d04 <_dtoa_r+0xaa4>
 8007dee:	2331      	movs	r3, #49	; 0x31
 8007df0:	f10b 0b01 	add.w	fp, fp, #1
 8007df4:	e797      	b.n	8007d26 <_dtoa_r+0xac6>
 8007df6:	4b0a      	ldr	r3, [pc, #40]	; (8007e20 <_dtoa_r+0xbc0>)
 8007df8:	f7ff ba9f 	b.w	800733a <_dtoa_r+0xda>
 8007dfc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	f47f aa77 	bne.w	80072f2 <_dtoa_r+0x92>
 8007e04:	4b07      	ldr	r3, [pc, #28]	; (8007e24 <_dtoa_r+0xbc4>)
 8007e06:	f7ff ba98 	b.w	800733a <_dtoa_r+0xda>
 8007e0a:	9b06      	ldr	r3, [sp, #24]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	dcb6      	bgt.n	8007d7e <_dtoa_r+0xb1e>
 8007e10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e12:	2b02      	cmp	r3, #2
 8007e14:	f73f aeb5 	bgt.w	8007b82 <_dtoa_r+0x922>
 8007e18:	e7b1      	b.n	8007d7e <_dtoa_r+0xb1e>
 8007e1a:	bf00      	nop
 8007e1c:	0800b35f 	.word	0x0800b35f
 8007e20:	0800b648 	.word	0x0800b648
 8007e24:	0800b2fa 	.word	0x0800b2fa

08007e28 <_free_r>:
 8007e28:	b538      	push	{r3, r4, r5, lr}
 8007e2a:	4605      	mov	r5, r0
 8007e2c:	2900      	cmp	r1, #0
 8007e2e:	d040      	beq.n	8007eb2 <_free_r+0x8a>
 8007e30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e34:	1f0c      	subs	r4, r1, #4
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	bfb8      	it	lt
 8007e3a:	18e4      	addlt	r4, r4, r3
 8007e3c:	f000 f8e4 	bl	8008008 <__malloc_lock>
 8007e40:	4a1c      	ldr	r2, [pc, #112]	; (8007eb4 <_free_r+0x8c>)
 8007e42:	6813      	ldr	r3, [r2, #0]
 8007e44:	b933      	cbnz	r3, 8007e54 <_free_r+0x2c>
 8007e46:	6063      	str	r3, [r4, #4]
 8007e48:	6014      	str	r4, [r2, #0]
 8007e4a:	4628      	mov	r0, r5
 8007e4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e50:	f000 b8e0 	b.w	8008014 <__malloc_unlock>
 8007e54:	42a3      	cmp	r3, r4
 8007e56:	d908      	bls.n	8007e6a <_free_r+0x42>
 8007e58:	6820      	ldr	r0, [r4, #0]
 8007e5a:	1821      	adds	r1, r4, r0
 8007e5c:	428b      	cmp	r3, r1
 8007e5e:	bf01      	itttt	eq
 8007e60:	6819      	ldreq	r1, [r3, #0]
 8007e62:	685b      	ldreq	r3, [r3, #4]
 8007e64:	1809      	addeq	r1, r1, r0
 8007e66:	6021      	streq	r1, [r4, #0]
 8007e68:	e7ed      	b.n	8007e46 <_free_r+0x1e>
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	b10b      	cbz	r3, 8007e74 <_free_r+0x4c>
 8007e70:	42a3      	cmp	r3, r4
 8007e72:	d9fa      	bls.n	8007e6a <_free_r+0x42>
 8007e74:	6811      	ldr	r1, [r2, #0]
 8007e76:	1850      	adds	r0, r2, r1
 8007e78:	42a0      	cmp	r0, r4
 8007e7a:	d10b      	bne.n	8007e94 <_free_r+0x6c>
 8007e7c:	6820      	ldr	r0, [r4, #0]
 8007e7e:	4401      	add	r1, r0
 8007e80:	1850      	adds	r0, r2, r1
 8007e82:	4283      	cmp	r3, r0
 8007e84:	6011      	str	r1, [r2, #0]
 8007e86:	d1e0      	bne.n	8007e4a <_free_r+0x22>
 8007e88:	6818      	ldr	r0, [r3, #0]
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	4408      	add	r0, r1
 8007e8e:	6010      	str	r0, [r2, #0]
 8007e90:	6053      	str	r3, [r2, #4]
 8007e92:	e7da      	b.n	8007e4a <_free_r+0x22>
 8007e94:	d902      	bls.n	8007e9c <_free_r+0x74>
 8007e96:	230c      	movs	r3, #12
 8007e98:	602b      	str	r3, [r5, #0]
 8007e9a:	e7d6      	b.n	8007e4a <_free_r+0x22>
 8007e9c:	6820      	ldr	r0, [r4, #0]
 8007e9e:	1821      	adds	r1, r4, r0
 8007ea0:	428b      	cmp	r3, r1
 8007ea2:	bf01      	itttt	eq
 8007ea4:	6819      	ldreq	r1, [r3, #0]
 8007ea6:	685b      	ldreq	r3, [r3, #4]
 8007ea8:	1809      	addeq	r1, r1, r0
 8007eaa:	6021      	streq	r1, [r4, #0]
 8007eac:	6063      	str	r3, [r4, #4]
 8007eae:	6054      	str	r4, [r2, #4]
 8007eb0:	e7cb      	b.n	8007e4a <_free_r+0x22>
 8007eb2:	bd38      	pop	{r3, r4, r5, pc}
 8007eb4:	20000608 	.word	0x20000608

08007eb8 <malloc>:
 8007eb8:	4b02      	ldr	r3, [pc, #8]	; (8007ec4 <malloc+0xc>)
 8007eba:	4601      	mov	r1, r0
 8007ebc:	6818      	ldr	r0, [r3, #0]
 8007ebe:	f000 b823 	b.w	8007f08 <_malloc_r>
 8007ec2:	bf00      	nop
 8007ec4:	2000008c 	.word	0x2000008c

08007ec8 <sbrk_aligned>:
 8007ec8:	b570      	push	{r4, r5, r6, lr}
 8007eca:	4e0e      	ldr	r6, [pc, #56]	; (8007f04 <sbrk_aligned+0x3c>)
 8007ecc:	460c      	mov	r4, r1
 8007ece:	6831      	ldr	r1, [r6, #0]
 8007ed0:	4605      	mov	r5, r0
 8007ed2:	b911      	cbnz	r1, 8007eda <sbrk_aligned+0x12>
 8007ed4:	f002 f9ae 	bl	800a234 <_sbrk_r>
 8007ed8:	6030      	str	r0, [r6, #0]
 8007eda:	4621      	mov	r1, r4
 8007edc:	4628      	mov	r0, r5
 8007ede:	f002 f9a9 	bl	800a234 <_sbrk_r>
 8007ee2:	1c43      	adds	r3, r0, #1
 8007ee4:	d00a      	beq.n	8007efc <sbrk_aligned+0x34>
 8007ee6:	1cc4      	adds	r4, r0, #3
 8007ee8:	f024 0403 	bic.w	r4, r4, #3
 8007eec:	42a0      	cmp	r0, r4
 8007eee:	d007      	beq.n	8007f00 <sbrk_aligned+0x38>
 8007ef0:	1a21      	subs	r1, r4, r0
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	f002 f99e 	bl	800a234 <_sbrk_r>
 8007ef8:	3001      	adds	r0, #1
 8007efa:	d101      	bne.n	8007f00 <sbrk_aligned+0x38>
 8007efc:	f04f 34ff 	mov.w	r4, #4294967295
 8007f00:	4620      	mov	r0, r4
 8007f02:	bd70      	pop	{r4, r5, r6, pc}
 8007f04:	2000060c 	.word	0x2000060c

08007f08 <_malloc_r>:
 8007f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f0c:	1ccd      	adds	r5, r1, #3
 8007f0e:	f025 0503 	bic.w	r5, r5, #3
 8007f12:	3508      	adds	r5, #8
 8007f14:	2d0c      	cmp	r5, #12
 8007f16:	bf38      	it	cc
 8007f18:	250c      	movcc	r5, #12
 8007f1a:	2d00      	cmp	r5, #0
 8007f1c:	4607      	mov	r7, r0
 8007f1e:	db01      	blt.n	8007f24 <_malloc_r+0x1c>
 8007f20:	42a9      	cmp	r1, r5
 8007f22:	d905      	bls.n	8007f30 <_malloc_r+0x28>
 8007f24:	230c      	movs	r3, #12
 8007f26:	2600      	movs	r6, #0
 8007f28:	603b      	str	r3, [r7, #0]
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f30:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008004 <_malloc_r+0xfc>
 8007f34:	f000 f868 	bl	8008008 <__malloc_lock>
 8007f38:	f8d8 3000 	ldr.w	r3, [r8]
 8007f3c:	461c      	mov	r4, r3
 8007f3e:	bb5c      	cbnz	r4, 8007f98 <_malloc_r+0x90>
 8007f40:	4629      	mov	r1, r5
 8007f42:	4638      	mov	r0, r7
 8007f44:	f7ff ffc0 	bl	8007ec8 <sbrk_aligned>
 8007f48:	1c43      	adds	r3, r0, #1
 8007f4a:	4604      	mov	r4, r0
 8007f4c:	d155      	bne.n	8007ffa <_malloc_r+0xf2>
 8007f4e:	f8d8 4000 	ldr.w	r4, [r8]
 8007f52:	4626      	mov	r6, r4
 8007f54:	2e00      	cmp	r6, #0
 8007f56:	d145      	bne.n	8007fe4 <_malloc_r+0xdc>
 8007f58:	2c00      	cmp	r4, #0
 8007f5a:	d048      	beq.n	8007fee <_malloc_r+0xe6>
 8007f5c:	6823      	ldr	r3, [r4, #0]
 8007f5e:	4631      	mov	r1, r6
 8007f60:	4638      	mov	r0, r7
 8007f62:	eb04 0903 	add.w	r9, r4, r3
 8007f66:	f002 f965 	bl	800a234 <_sbrk_r>
 8007f6a:	4581      	cmp	r9, r0
 8007f6c:	d13f      	bne.n	8007fee <_malloc_r+0xe6>
 8007f6e:	6821      	ldr	r1, [r4, #0]
 8007f70:	4638      	mov	r0, r7
 8007f72:	1a6d      	subs	r5, r5, r1
 8007f74:	4629      	mov	r1, r5
 8007f76:	f7ff ffa7 	bl	8007ec8 <sbrk_aligned>
 8007f7a:	3001      	adds	r0, #1
 8007f7c:	d037      	beq.n	8007fee <_malloc_r+0xe6>
 8007f7e:	6823      	ldr	r3, [r4, #0]
 8007f80:	442b      	add	r3, r5
 8007f82:	6023      	str	r3, [r4, #0]
 8007f84:	f8d8 3000 	ldr.w	r3, [r8]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d038      	beq.n	8007ffe <_malloc_r+0xf6>
 8007f8c:	685a      	ldr	r2, [r3, #4]
 8007f8e:	42a2      	cmp	r2, r4
 8007f90:	d12b      	bne.n	8007fea <_malloc_r+0xe2>
 8007f92:	2200      	movs	r2, #0
 8007f94:	605a      	str	r2, [r3, #4]
 8007f96:	e00f      	b.n	8007fb8 <_malloc_r+0xb0>
 8007f98:	6822      	ldr	r2, [r4, #0]
 8007f9a:	1b52      	subs	r2, r2, r5
 8007f9c:	d41f      	bmi.n	8007fde <_malloc_r+0xd6>
 8007f9e:	2a0b      	cmp	r2, #11
 8007fa0:	d917      	bls.n	8007fd2 <_malloc_r+0xca>
 8007fa2:	1961      	adds	r1, r4, r5
 8007fa4:	42a3      	cmp	r3, r4
 8007fa6:	6025      	str	r5, [r4, #0]
 8007fa8:	bf18      	it	ne
 8007faa:	6059      	strne	r1, [r3, #4]
 8007fac:	6863      	ldr	r3, [r4, #4]
 8007fae:	bf08      	it	eq
 8007fb0:	f8c8 1000 	streq.w	r1, [r8]
 8007fb4:	5162      	str	r2, [r4, r5]
 8007fb6:	604b      	str	r3, [r1, #4]
 8007fb8:	4638      	mov	r0, r7
 8007fba:	f104 060b 	add.w	r6, r4, #11
 8007fbe:	f000 f829 	bl	8008014 <__malloc_unlock>
 8007fc2:	f026 0607 	bic.w	r6, r6, #7
 8007fc6:	1d23      	adds	r3, r4, #4
 8007fc8:	1af2      	subs	r2, r6, r3
 8007fca:	d0ae      	beq.n	8007f2a <_malloc_r+0x22>
 8007fcc:	1b9b      	subs	r3, r3, r6
 8007fce:	50a3      	str	r3, [r4, r2]
 8007fd0:	e7ab      	b.n	8007f2a <_malloc_r+0x22>
 8007fd2:	42a3      	cmp	r3, r4
 8007fd4:	6862      	ldr	r2, [r4, #4]
 8007fd6:	d1dd      	bne.n	8007f94 <_malloc_r+0x8c>
 8007fd8:	f8c8 2000 	str.w	r2, [r8]
 8007fdc:	e7ec      	b.n	8007fb8 <_malloc_r+0xb0>
 8007fde:	4623      	mov	r3, r4
 8007fe0:	6864      	ldr	r4, [r4, #4]
 8007fe2:	e7ac      	b.n	8007f3e <_malloc_r+0x36>
 8007fe4:	4634      	mov	r4, r6
 8007fe6:	6876      	ldr	r6, [r6, #4]
 8007fe8:	e7b4      	b.n	8007f54 <_malloc_r+0x4c>
 8007fea:	4613      	mov	r3, r2
 8007fec:	e7cc      	b.n	8007f88 <_malloc_r+0x80>
 8007fee:	230c      	movs	r3, #12
 8007ff0:	4638      	mov	r0, r7
 8007ff2:	603b      	str	r3, [r7, #0]
 8007ff4:	f000 f80e 	bl	8008014 <__malloc_unlock>
 8007ff8:	e797      	b.n	8007f2a <_malloc_r+0x22>
 8007ffa:	6025      	str	r5, [r4, #0]
 8007ffc:	e7dc      	b.n	8007fb8 <_malloc_r+0xb0>
 8007ffe:	605b      	str	r3, [r3, #4]
 8008000:	deff      	udf	#255	; 0xff
 8008002:	bf00      	nop
 8008004:	20000608 	.word	0x20000608

08008008 <__malloc_lock>:
 8008008:	4801      	ldr	r0, [pc, #4]	; (8008010 <__malloc_lock+0x8>)
 800800a:	f7ff b86b 	b.w	80070e4 <__retarget_lock_acquire_recursive>
 800800e:	bf00      	nop
 8008010:	20000604 	.word	0x20000604

08008014 <__malloc_unlock>:
 8008014:	4801      	ldr	r0, [pc, #4]	; (800801c <__malloc_unlock+0x8>)
 8008016:	f7ff b866 	b.w	80070e6 <__retarget_lock_release_recursive>
 800801a:	bf00      	nop
 800801c:	20000604 	.word	0x20000604

08008020 <_Balloc>:
 8008020:	b570      	push	{r4, r5, r6, lr}
 8008022:	69c6      	ldr	r6, [r0, #28]
 8008024:	4604      	mov	r4, r0
 8008026:	460d      	mov	r5, r1
 8008028:	b976      	cbnz	r6, 8008048 <_Balloc+0x28>
 800802a:	2010      	movs	r0, #16
 800802c:	f7ff ff44 	bl	8007eb8 <malloc>
 8008030:	4602      	mov	r2, r0
 8008032:	61e0      	str	r0, [r4, #28]
 8008034:	b920      	cbnz	r0, 8008040 <_Balloc+0x20>
 8008036:	216b      	movs	r1, #107	; 0x6b
 8008038:	4b17      	ldr	r3, [pc, #92]	; (8008098 <_Balloc+0x78>)
 800803a:	4818      	ldr	r0, [pc, #96]	; (800809c <_Balloc+0x7c>)
 800803c:	f7ff f866 	bl	800710c <__assert_func>
 8008040:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008044:	6006      	str	r6, [r0, #0]
 8008046:	60c6      	str	r6, [r0, #12]
 8008048:	69e6      	ldr	r6, [r4, #28]
 800804a:	68f3      	ldr	r3, [r6, #12]
 800804c:	b183      	cbz	r3, 8008070 <_Balloc+0x50>
 800804e:	69e3      	ldr	r3, [r4, #28]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008056:	b9b8      	cbnz	r0, 8008088 <_Balloc+0x68>
 8008058:	2101      	movs	r1, #1
 800805a:	fa01 f605 	lsl.w	r6, r1, r5
 800805e:	1d72      	adds	r2, r6, #5
 8008060:	4620      	mov	r0, r4
 8008062:	0092      	lsls	r2, r2, #2
 8008064:	f002 f911 	bl	800a28a <_calloc_r>
 8008068:	b160      	cbz	r0, 8008084 <_Balloc+0x64>
 800806a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800806e:	e00e      	b.n	800808e <_Balloc+0x6e>
 8008070:	2221      	movs	r2, #33	; 0x21
 8008072:	2104      	movs	r1, #4
 8008074:	4620      	mov	r0, r4
 8008076:	f002 f908 	bl	800a28a <_calloc_r>
 800807a:	69e3      	ldr	r3, [r4, #28]
 800807c:	60f0      	str	r0, [r6, #12]
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d1e4      	bne.n	800804e <_Balloc+0x2e>
 8008084:	2000      	movs	r0, #0
 8008086:	bd70      	pop	{r4, r5, r6, pc}
 8008088:	6802      	ldr	r2, [r0, #0]
 800808a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800808e:	2300      	movs	r3, #0
 8008090:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008094:	e7f7      	b.n	8008086 <_Balloc+0x66>
 8008096:	bf00      	nop
 8008098:	0800b24d 	.word	0x0800b24d
 800809c:	0800b370 	.word	0x0800b370

080080a0 <_Bfree>:
 80080a0:	b570      	push	{r4, r5, r6, lr}
 80080a2:	69c6      	ldr	r6, [r0, #28]
 80080a4:	4605      	mov	r5, r0
 80080a6:	460c      	mov	r4, r1
 80080a8:	b976      	cbnz	r6, 80080c8 <_Bfree+0x28>
 80080aa:	2010      	movs	r0, #16
 80080ac:	f7ff ff04 	bl	8007eb8 <malloc>
 80080b0:	4602      	mov	r2, r0
 80080b2:	61e8      	str	r0, [r5, #28]
 80080b4:	b920      	cbnz	r0, 80080c0 <_Bfree+0x20>
 80080b6:	218f      	movs	r1, #143	; 0x8f
 80080b8:	4b08      	ldr	r3, [pc, #32]	; (80080dc <_Bfree+0x3c>)
 80080ba:	4809      	ldr	r0, [pc, #36]	; (80080e0 <_Bfree+0x40>)
 80080bc:	f7ff f826 	bl	800710c <__assert_func>
 80080c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080c4:	6006      	str	r6, [r0, #0]
 80080c6:	60c6      	str	r6, [r0, #12]
 80080c8:	b13c      	cbz	r4, 80080da <_Bfree+0x3a>
 80080ca:	69eb      	ldr	r3, [r5, #28]
 80080cc:	6862      	ldr	r2, [r4, #4]
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80080d4:	6021      	str	r1, [r4, #0]
 80080d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80080da:	bd70      	pop	{r4, r5, r6, pc}
 80080dc:	0800b24d 	.word	0x0800b24d
 80080e0:	0800b370 	.word	0x0800b370

080080e4 <__multadd>:
 80080e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080e8:	4607      	mov	r7, r0
 80080ea:	460c      	mov	r4, r1
 80080ec:	461e      	mov	r6, r3
 80080ee:	2000      	movs	r0, #0
 80080f0:	690d      	ldr	r5, [r1, #16]
 80080f2:	f101 0c14 	add.w	ip, r1, #20
 80080f6:	f8dc 3000 	ldr.w	r3, [ip]
 80080fa:	3001      	adds	r0, #1
 80080fc:	b299      	uxth	r1, r3
 80080fe:	fb02 6101 	mla	r1, r2, r1, r6
 8008102:	0c1e      	lsrs	r6, r3, #16
 8008104:	0c0b      	lsrs	r3, r1, #16
 8008106:	fb02 3306 	mla	r3, r2, r6, r3
 800810a:	b289      	uxth	r1, r1
 800810c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008110:	4285      	cmp	r5, r0
 8008112:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008116:	f84c 1b04 	str.w	r1, [ip], #4
 800811a:	dcec      	bgt.n	80080f6 <__multadd+0x12>
 800811c:	b30e      	cbz	r6, 8008162 <__multadd+0x7e>
 800811e:	68a3      	ldr	r3, [r4, #8]
 8008120:	42ab      	cmp	r3, r5
 8008122:	dc19      	bgt.n	8008158 <__multadd+0x74>
 8008124:	6861      	ldr	r1, [r4, #4]
 8008126:	4638      	mov	r0, r7
 8008128:	3101      	adds	r1, #1
 800812a:	f7ff ff79 	bl	8008020 <_Balloc>
 800812e:	4680      	mov	r8, r0
 8008130:	b928      	cbnz	r0, 800813e <__multadd+0x5a>
 8008132:	4602      	mov	r2, r0
 8008134:	21ba      	movs	r1, #186	; 0xba
 8008136:	4b0c      	ldr	r3, [pc, #48]	; (8008168 <__multadd+0x84>)
 8008138:	480c      	ldr	r0, [pc, #48]	; (800816c <__multadd+0x88>)
 800813a:	f7fe ffe7 	bl	800710c <__assert_func>
 800813e:	6922      	ldr	r2, [r4, #16]
 8008140:	f104 010c 	add.w	r1, r4, #12
 8008144:	3202      	adds	r2, #2
 8008146:	0092      	lsls	r2, r2, #2
 8008148:	300c      	adds	r0, #12
 800814a:	f002 f883 	bl	800a254 <memcpy>
 800814e:	4621      	mov	r1, r4
 8008150:	4638      	mov	r0, r7
 8008152:	f7ff ffa5 	bl	80080a0 <_Bfree>
 8008156:	4644      	mov	r4, r8
 8008158:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800815c:	3501      	adds	r5, #1
 800815e:	615e      	str	r6, [r3, #20]
 8008160:	6125      	str	r5, [r4, #16]
 8008162:	4620      	mov	r0, r4
 8008164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008168:	0800b35f 	.word	0x0800b35f
 800816c:	0800b370 	.word	0x0800b370

08008170 <__s2b>:
 8008170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008174:	4615      	mov	r5, r2
 8008176:	2209      	movs	r2, #9
 8008178:	461f      	mov	r7, r3
 800817a:	3308      	adds	r3, #8
 800817c:	460c      	mov	r4, r1
 800817e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008182:	4606      	mov	r6, r0
 8008184:	2201      	movs	r2, #1
 8008186:	2100      	movs	r1, #0
 8008188:	429a      	cmp	r2, r3
 800818a:	db09      	blt.n	80081a0 <__s2b+0x30>
 800818c:	4630      	mov	r0, r6
 800818e:	f7ff ff47 	bl	8008020 <_Balloc>
 8008192:	b940      	cbnz	r0, 80081a6 <__s2b+0x36>
 8008194:	4602      	mov	r2, r0
 8008196:	21d3      	movs	r1, #211	; 0xd3
 8008198:	4b18      	ldr	r3, [pc, #96]	; (80081fc <__s2b+0x8c>)
 800819a:	4819      	ldr	r0, [pc, #100]	; (8008200 <__s2b+0x90>)
 800819c:	f7fe ffb6 	bl	800710c <__assert_func>
 80081a0:	0052      	lsls	r2, r2, #1
 80081a2:	3101      	adds	r1, #1
 80081a4:	e7f0      	b.n	8008188 <__s2b+0x18>
 80081a6:	9b08      	ldr	r3, [sp, #32]
 80081a8:	2d09      	cmp	r5, #9
 80081aa:	6143      	str	r3, [r0, #20]
 80081ac:	f04f 0301 	mov.w	r3, #1
 80081b0:	6103      	str	r3, [r0, #16]
 80081b2:	dd16      	ble.n	80081e2 <__s2b+0x72>
 80081b4:	f104 0909 	add.w	r9, r4, #9
 80081b8:	46c8      	mov	r8, r9
 80081ba:	442c      	add	r4, r5
 80081bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80081c0:	4601      	mov	r1, r0
 80081c2:	220a      	movs	r2, #10
 80081c4:	4630      	mov	r0, r6
 80081c6:	3b30      	subs	r3, #48	; 0x30
 80081c8:	f7ff ff8c 	bl	80080e4 <__multadd>
 80081cc:	45a0      	cmp	r8, r4
 80081ce:	d1f5      	bne.n	80081bc <__s2b+0x4c>
 80081d0:	f1a5 0408 	sub.w	r4, r5, #8
 80081d4:	444c      	add	r4, r9
 80081d6:	1b2d      	subs	r5, r5, r4
 80081d8:	1963      	adds	r3, r4, r5
 80081da:	42bb      	cmp	r3, r7
 80081dc:	db04      	blt.n	80081e8 <__s2b+0x78>
 80081de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081e2:	2509      	movs	r5, #9
 80081e4:	340a      	adds	r4, #10
 80081e6:	e7f6      	b.n	80081d6 <__s2b+0x66>
 80081e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80081ec:	4601      	mov	r1, r0
 80081ee:	220a      	movs	r2, #10
 80081f0:	4630      	mov	r0, r6
 80081f2:	3b30      	subs	r3, #48	; 0x30
 80081f4:	f7ff ff76 	bl	80080e4 <__multadd>
 80081f8:	e7ee      	b.n	80081d8 <__s2b+0x68>
 80081fa:	bf00      	nop
 80081fc:	0800b35f 	.word	0x0800b35f
 8008200:	0800b370 	.word	0x0800b370

08008204 <__hi0bits>:
 8008204:	0c02      	lsrs	r2, r0, #16
 8008206:	0412      	lsls	r2, r2, #16
 8008208:	4603      	mov	r3, r0
 800820a:	b9ca      	cbnz	r2, 8008240 <__hi0bits+0x3c>
 800820c:	0403      	lsls	r3, r0, #16
 800820e:	2010      	movs	r0, #16
 8008210:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008214:	bf04      	itt	eq
 8008216:	021b      	lsleq	r3, r3, #8
 8008218:	3008      	addeq	r0, #8
 800821a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800821e:	bf04      	itt	eq
 8008220:	011b      	lsleq	r3, r3, #4
 8008222:	3004      	addeq	r0, #4
 8008224:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008228:	bf04      	itt	eq
 800822a:	009b      	lsleq	r3, r3, #2
 800822c:	3002      	addeq	r0, #2
 800822e:	2b00      	cmp	r3, #0
 8008230:	db05      	blt.n	800823e <__hi0bits+0x3a>
 8008232:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008236:	f100 0001 	add.w	r0, r0, #1
 800823a:	bf08      	it	eq
 800823c:	2020      	moveq	r0, #32
 800823e:	4770      	bx	lr
 8008240:	2000      	movs	r0, #0
 8008242:	e7e5      	b.n	8008210 <__hi0bits+0xc>

08008244 <__lo0bits>:
 8008244:	6803      	ldr	r3, [r0, #0]
 8008246:	4602      	mov	r2, r0
 8008248:	f013 0007 	ands.w	r0, r3, #7
 800824c:	d00b      	beq.n	8008266 <__lo0bits+0x22>
 800824e:	07d9      	lsls	r1, r3, #31
 8008250:	d421      	bmi.n	8008296 <__lo0bits+0x52>
 8008252:	0798      	lsls	r0, r3, #30
 8008254:	bf49      	itett	mi
 8008256:	085b      	lsrmi	r3, r3, #1
 8008258:	089b      	lsrpl	r3, r3, #2
 800825a:	2001      	movmi	r0, #1
 800825c:	6013      	strmi	r3, [r2, #0]
 800825e:	bf5c      	itt	pl
 8008260:	2002      	movpl	r0, #2
 8008262:	6013      	strpl	r3, [r2, #0]
 8008264:	4770      	bx	lr
 8008266:	b299      	uxth	r1, r3
 8008268:	b909      	cbnz	r1, 800826e <__lo0bits+0x2a>
 800826a:	2010      	movs	r0, #16
 800826c:	0c1b      	lsrs	r3, r3, #16
 800826e:	b2d9      	uxtb	r1, r3
 8008270:	b909      	cbnz	r1, 8008276 <__lo0bits+0x32>
 8008272:	3008      	adds	r0, #8
 8008274:	0a1b      	lsrs	r3, r3, #8
 8008276:	0719      	lsls	r1, r3, #28
 8008278:	bf04      	itt	eq
 800827a:	091b      	lsreq	r3, r3, #4
 800827c:	3004      	addeq	r0, #4
 800827e:	0799      	lsls	r1, r3, #30
 8008280:	bf04      	itt	eq
 8008282:	089b      	lsreq	r3, r3, #2
 8008284:	3002      	addeq	r0, #2
 8008286:	07d9      	lsls	r1, r3, #31
 8008288:	d403      	bmi.n	8008292 <__lo0bits+0x4e>
 800828a:	085b      	lsrs	r3, r3, #1
 800828c:	f100 0001 	add.w	r0, r0, #1
 8008290:	d003      	beq.n	800829a <__lo0bits+0x56>
 8008292:	6013      	str	r3, [r2, #0]
 8008294:	4770      	bx	lr
 8008296:	2000      	movs	r0, #0
 8008298:	4770      	bx	lr
 800829a:	2020      	movs	r0, #32
 800829c:	4770      	bx	lr
	...

080082a0 <__i2b>:
 80082a0:	b510      	push	{r4, lr}
 80082a2:	460c      	mov	r4, r1
 80082a4:	2101      	movs	r1, #1
 80082a6:	f7ff febb 	bl	8008020 <_Balloc>
 80082aa:	4602      	mov	r2, r0
 80082ac:	b928      	cbnz	r0, 80082ba <__i2b+0x1a>
 80082ae:	f240 1145 	movw	r1, #325	; 0x145
 80082b2:	4b04      	ldr	r3, [pc, #16]	; (80082c4 <__i2b+0x24>)
 80082b4:	4804      	ldr	r0, [pc, #16]	; (80082c8 <__i2b+0x28>)
 80082b6:	f7fe ff29 	bl	800710c <__assert_func>
 80082ba:	2301      	movs	r3, #1
 80082bc:	6144      	str	r4, [r0, #20]
 80082be:	6103      	str	r3, [r0, #16]
 80082c0:	bd10      	pop	{r4, pc}
 80082c2:	bf00      	nop
 80082c4:	0800b35f 	.word	0x0800b35f
 80082c8:	0800b370 	.word	0x0800b370

080082cc <__multiply>:
 80082cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082d0:	4691      	mov	r9, r2
 80082d2:	690a      	ldr	r2, [r1, #16]
 80082d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80082d8:	460c      	mov	r4, r1
 80082da:	429a      	cmp	r2, r3
 80082dc:	bfbe      	ittt	lt
 80082de:	460b      	movlt	r3, r1
 80082e0:	464c      	movlt	r4, r9
 80082e2:	4699      	movlt	r9, r3
 80082e4:	6927      	ldr	r7, [r4, #16]
 80082e6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80082ea:	68a3      	ldr	r3, [r4, #8]
 80082ec:	6861      	ldr	r1, [r4, #4]
 80082ee:	eb07 060a 	add.w	r6, r7, sl
 80082f2:	42b3      	cmp	r3, r6
 80082f4:	b085      	sub	sp, #20
 80082f6:	bfb8      	it	lt
 80082f8:	3101      	addlt	r1, #1
 80082fa:	f7ff fe91 	bl	8008020 <_Balloc>
 80082fe:	b930      	cbnz	r0, 800830e <__multiply+0x42>
 8008300:	4602      	mov	r2, r0
 8008302:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008306:	4b43      	ldr	r3, [pc, #268]	; (8008414 <__multiply+0x148>)
 8008308:	4843      	ldr	r0, [pc, #268]	; (8008418 <__multiply+0x14c>)
 800830a:	f7fe feff 	bl	800710c <__assert_func>
 800830e:	f100 0514 	add.w	r5, r0, #20
 8008312:	462b      	mov	r3, r5
 8008314:	2200      	movs	r2, #0
 8008316:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800831a:	4543      	cmp	r3, r8
 800831c:	d321      	bcc.n	8008362 <__multiply+0x96>
 800831e:	f104 0314 	add.w	r3, r4, #20
 8008322:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008326:	f109 0314 	add.w	r3, r9, #20
 800832a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800832e:	9202      	str	r2, [sp, #8]
 8008330:	1b3a      	subs	r2, r7, r4
 8008332:	3a15      	subs	r2, #21
 8008334:	f022 0203 	bic.w	r2, r2, #3
 8008338:	3204      	adds	r2, #4
 800833a:	f104 0115 	add.w	r1, r4, #21
 800833e:	428f      	cmp	r7, r1
 8008340:	bf38      	it	cc
 8008342:	2204      	movcc	r2, #4
 8008344:	9201      	str	r2, [sp, #4]
 8008346:	9a02      	ldr	r2, [sp, #8]
 8008348:	9303      	str	r3, [sp, #12]
 800834a:	429a      	cmp	r2, r3
 800834c:	d80c      	bhi.n	8008368 <__multiply+0x9c>
 800834e:	2e00      	cmp	r6, #0
 8008350:	dd03      	ble.n	800835a <__multiply+0x8e>
 8008352:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008356:	2b00      	cmp	r3, #0
 8008358:	d05a      	beq.n	8008410 <__multiply+0x144>
 800835a:	6106      	str	r6, [r0, #16]
 800835c:	b005      	add	sp, #20
 800835e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008362:	f843 2b04 	str.w	r2, [r3], #4
 8008366:	e7d8      	b.n	800831a <__multiply+0x4e>
 8008368:	f8b3 a000 	ldrh.w	sl, [r3]
 800836c:	f1ba 0f00 	cmp.w	sl, #0
 8008370:	d023      	beq.n	80083ba <__multiply+0xee>
 8008372:	46a9      	mov	r9, r5
 8008374:	f04f 0c00 	mov.w	ip, #0
 8008378:	f104 0e14 	add.w	lr, r4, #20
 800837c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008380:	f8d9 1000 	ldr.w	r1, [r9]
 8008384:	fa1f fb82 	uxth.w	fp, r2
 8008388:	b289      	uxth	r1, r1
 800838a:	fb0a 110b 	mla	r1, sl, fp, r1
 800838e:	4461      	add	r1, ip
 8008390:	f8d9 c000 	ldr.w	ip, [r9]
 8008394:	0c12      	lsrs	r2, r2, #16
 8008396:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800839a:	fb0a c202 	mla	r2, sl, r2, ip
 800839e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80083a2:	b289      	uxth	r1, r1
 80083a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80083a8:	4577      	cmp	r7, lr
 80083aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083ae:	f849 1b04 	str.w	r1, [r9], #4
 80083b2:	d8e3      	bhi.n	800837c <__multiply+0xb0>
 80083b4:	9a01      	ldr	r2, [sp, #4]
 80083b6:	f845 c002 	str.w	ip, [r5, r2]
 80083ba:	9a03      	ldr	r2, [sp, #12]
 80083bc:	3304      	adds	r3, #4
 80083be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083c2:	f1b9 0f00 	cmp.w	r9, #0
 80083c6:	d021      	beq.n	800840c <__multiply+0x140>
 80083c8:	46ae      	mov	lr, r5
 80083ca:	f04f 0a00 	mov.w	sl, #0
 80083ce:	6829      	ldr	r1, [r5, #0]
 80083d0:	f104 0c14 	add.w	ip, r4, #20
 80083d4:	f8bc b000 	ldrh.w	fp, [ip]
 80083d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80083dc:	b289      	uxth	r1, r1
 80083de:	fb09 220b 	mla	r2, r9, fp, r2
 80083e2:	4452      	add	r2, sl
 80083e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80083e8:	f84e 1b04 	str.w	r1, [lr], #4
 80083ec:	f85c 1b04 	ldr.w	r1, [ip], #4
 80083f0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80083f4:	f8be 1000 	ldrh.w	r1, [lr]
 80083f8:	4567      	cmp	r7, ip
 80083fa:	fb09 110a 	mla	r1, r9, sl, r1
 80083fe:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008402:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008406:	d8e5      	bhi.n	80083d4 <__multiply+0x108>
 8008408:	9a01      	ldr	r2, [sp, #4]
 800840a:	50a9      	str	r1, [r5, r2]
 800840c:	3504      	adds	r5, #4
 800840e:	e79a      	b.n	8008346 <__multiply+0x7a>
 8008410:	3e01      	subs	r6, #1
 8008412:	e79c      	b.n	800834e <__multiply+0x82>
 8008414:	0800b35f 	.word	0x0800b35f
 8008418:	0800b370 	.word	0x0800b370

0800841c <__pow5mult>:
 800841c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008420:	4615      	mov	r5, r2
 8008422:	f012 0203 	ands.w	r2, r2, #3
 8008426:	4606      	mov	r6, r0
 8008428:	460f      	mov	r7, r1
 800842a:	d007      	beq.n	800843c <__pow5mult+0x20>
 800842c:	4c25      	ldr	r4, [pc, #148]	; (80084c4 <__pow5mult+0xa8>)
 800842e:	3a01      	subs	r2, #1
 8008430:	2300      	movs	r3, #0
 8008432:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008436:	f7ff fe55 	bl	80080e4 <__multadd>
 800843a:	4607      	mov	r7, r0
 800843c:	10ad      	asrs	r5, r5, #2
 800843e:	d03d      	beq.n	80084bc <__pow5mult+0xa0>
 8008440:	69f4      	ldr	r4, [r6, #28]
 8008442:	b97c      	cbnz	r4, 8008464 <__pow5mult+0x48>
 8008444:	2010      	movs	r0, #16
 8008446:	f7ff fd37 	bl	8007eb8 <malloc>
 800844a:	4602      	mov	r2, r0
 800844c:	61f0      	str	r0, [r6, #28]
 800844e:	b928      	cbnz	r0, 800845c <__pow5mult+0x40>
 8008450:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008454:	4b1c      	ldr	r3, [pc, #112]	; (80084c8 <__pow5mult+0xac>)
 8008456:	481d      	ldr	r0, [pc, #116]	; (80084cc <__pow5mult+0xb0>)
 8008458:	f7fe fe58 	bl	800710c <__assert_func>
 800845c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008460:	6004      	str	r4, [r0, #0]
 8008462:	60c4      	str	r4, [r0, #12]
 8008464:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008468:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800846c:	b94c      	cbnz	r4, 8008482 <__pow5mult+0x66>
 800846e:	f240 2171 	movw	r1, #625	; 0x271
 8008472:	4630      	mov	r0, r6
 8008474:	f7ff ff14 	bl	80082a0 <__i2b>
 8008478:	2300      	movs	r3, #0
 800847a:	4604      	mov	r4, r0
 800847c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008480:	6003      	str	r3, [r0, #0]
 8008482:	f04f 0900 	mov.w	r9, #0
 8008486:	07eb      	lsls	r3, r5, #31
 8008488:	d50a      	bpl.n	80084a0 <__pow5mult+0x84>
 800848a:	4639      	mov	r1, r7
 800848c:	4622      	mov	r2, r4
 800848e:	4630      	mov	r0, r6
 8008490:	f7ff ff1c 	bl	80082cc <__multiply>
 8008494:	4680      	mov	r8, r0
 8008496:	4639      	mov	r1, r7
 8008498:	4630      	mov	r0, r6
 800849a:	f7ff fe01 	bl	80080a0 <_Bfree>
 800849e:	4647      	mov	r7, r8
 80084a0:	106d      	asrs	r5, r5, #1
 80084a2:	d00b      	beq.n	80084bc <__pow5mult+0xa0>
 80084a4:	6820      	ldr	r0, [r4, #0]
 80084a6:	b938      	cbnz	r0, 80084b8 <__pow5mult+0x9c>
 80084a8:	4622      	mov	r2, r4
 80084aa:	4621      	mov	r1, r4
 80084ac:	4630      	mov	r0, r6
 80084ae:	f7ff ff0d 	bl	80082cc <__multiply>
 80084b2:	6020      	str	r0, [r4, #0]
 80084b4:	f8c0 9000 	str.w	r9, [r0]
 80084b8:	4604      	mov	r4, r0
 80084ba:	e7e4      	b.n	8008486 <__pow5mult+0x6a>
 80084bc:	4638      	mov	r0, r7
 80084be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084c2:	bf00      	nop
 80084c4:	0800b4c0 	.word	0x0800b4c0
 80084c8:	0800b24d 	.word	0x0800b24d
 80084cc:	0800b370 	.word	0x0800b370

080084d0 <__lshift>:
 80084d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084d4:	460c      	mov	r4, r1
 80084d6:	4607      	mov	r7, r0
 80084d8:	4691      	mov	r9, r2
 80084da:	6923      	ldr	r3, [r4, #16]
 80084dc:	6849      	ldr	r1, [r1, #4]
 80084de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084e2:	68a3      	ldr	r3, [r4, #8]
 80084e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80084e8:	f108 0601 	add.w	r6, r8, #1
 80084ec:	42b3      	cmp	r3, r6
 80084ee:	db0b      	blt.n	8008508 <__lshift+0x38>
 80084f0:	4638      	mov	r0, r7
 80084f2:	f7ff fd95 	bl	8008020 <_Balloc>
 80084f6:	4605      	mov	r5, r0
 80084f8:	b948      	cbnz	r0, 800850e <__lshift+0x3e>
 80084fa:	4602      	mov	r2, r0
 80084fc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008500:	4b27      	ldr	r3, [pc, #156]	; (80085a0 <__lshift+0xd0>)
 8008502:	4828      	ldr	r0, [pc, #160]	; (80085a4 <__lshift+0xd4>)
 8008504:	f7fe fe02 	bl	800710c <__assert_func>
 8008508:	3101      	adds	r1, #1
 800850a:	005b      	lsls	r3, r3, #1
 800850c:	e7ee      	b.n	80084ec <__lshift+0x1c>
 800850e:	2300      	movs	r3, #0
 8008510:	f100 0114 	add.w	r1, r0, #20
 8008514:	f100 0210 	add.w	r2, r0, #16
 8008518:	4618      	mov	r0, r3
 800851a:	4553      	cmp	r3, sl
 800851c:	db33      	blt.n	8008586 <__lshift+0xb6>
 800851e:	6920      	ldr	r0, [r4, #16]
 8008520:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008524:	f104 0314 	add.w	r3, r4, #20
 8008528:	f019 091f 	ands.w	r9, r9, #31
 800852c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008530:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008534:	d02b      	beq.n	800858e <__lshift+0xbe>
 8008536:	468a      	mov	sl, r1
 8008538:	2200      	movs	r2, #0
 800853a:	f1c9 0e20 	rsb	lr, r9, #32
 800853e:	6818      	ldr	r0, [r3, #0]
 8008540:	fa00 f009 	lsl.w	r0, r0, r9
 8008544:	4310      	orrs	r0, r2
 8008546:	f84a 0b04 	str.w	r0, [sl], #4
 800854a:	f853 2b04 	ldr.w	r2, [r3], #4
 800854e:	459c      	cmp	ip, r3
 8008550:	fa22 f20e 	lsr.w	r2, r2, lr
 8008554:	d8f3      	bhi.n	800853e <__lshift+0x6e>
 8008556:	ebac 0304 	sub.w	r3, ip, r4
 800855a:	3b15      	subs	r3, #21
 800855c:	f023 0303 	bic.w	r3, r3, #3
 8008560:	3304      	adds	r3, #4
 8008562:	f104 0015 	add.w	r0, r4, #21
 8008566:	4584      	cmp	ip, r0
 8008568:	bf38      	it	cc
 800856a:	2304      	movcc	r3, #4
 800856c:	50ca      	str	r2, [r1, r3]
 800856e:	b10a      	cbz	r2, 8008574 <__lshift+0xa4>
 8008570:	f108 0602 	add.w	r6, r8, #2
 8008574:	3e01      	subs	r6, #1
 8008576:	4638      	mov	r0, r7
 8008578:	4621      	mov	r1, r4
 800857a:	612e      	str	r6, [r5, #16]
 800857c:	f7ff fd90 	bl	80080a0 <_Bfree>
 8008580:	4628      	mov	r0, r5
 8008582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008586:	f842 0f04 	str.w	r0, [r2, #4]!
 800858a:	3301      	adds	r3, #1
 800858c:	e7c5      	b.n	800851a <__lshift+0x4a>
 800858e:	3904      	subs	r1, #4
 8008590:	f853 2b04 	ldr.w	r2, [r3], #4
 8008594:	459c      	cmp	ip, r3
 8008596:	f841 2f04 	str.w	r2, [r1, #4]!
 800859a:	d8f9      	bhi.n	8008590 <__lshift+0xc0>
 800859c:	e7ea      	b.n	8008574 <__lshift+0xa4>
 800859e:	bf00      	nop
 80085a0:	0800b35f 	.word	0x0800b35f
 80085a4:	0800b370 	.word	0x0800b370

080085a8 <__mcmp>:
 80085a8:	4603      	mov	r3, r0
 80085aa:	690a      	ldr	r2, [r1, #16]
 80085ac:	6900      	ldr	r0, [r0, #16]
 80085ae:	b530      	push	{r4, r5, lr}
 80085b0:	1a80      	subs	r0, r0, r2
 80085b2:	d10d      	bne.n	80085d0 <__mcmp+0x28>
 80085b4:	3314      	adds	r3, #20
 80085b6:	3114      	adds	r1, #20
 80085b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80085bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80085c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80085c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80085c8:	4295      	cmp	r5, r2
 80085ca:	d002      	beq.n	80085d2 <__mcmp+0x2a>
 80085cc:	d304      	bcc.n	80085d8 <__mcmp+0x30>
 80085ce:	2001      	movs	r0, #1
 80085d0:	bd30      	pop	{r4, r5, pc}
 80085d2:	42a3      	cmp	r3, r4
 80085d4:	d3f4      	bcc.n	80085c0 <__mcmp+0x18>
 80085d6:	e7fb      	b.n	80085d0 <__mcmp+0x28>
 80085d8:	f04f 30ff 	mov.w	r0, #4294967295
 80085dc:	e7f8      	b.n	80085d0 <__mcmp+0x28>
	...

080085e0 <__mdiff>:
 80085e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e4:	460d      	mov	r5, r1
 80085e6:	4607      	mov	r7, r0
 80085e8:	4611      	mov	r1, r2
 80085ea:	4628      	mov	r0, r5
 80085ec:	4614      	mov	r4, r2
 80085ee:	f7ff ffdb 	bl	80085a8 <__mcmp>
 80085f2:	1e06      	subs	r6, r0, #0
 80085f4:	d111      	bne.n	800861a <__mdiff+0x3a>
 80085f6:	4631      	mov	r1, r6
 80085f8:	4638      	mov	r0, r7
 80085fa:	f7ff fd11 	bl	8008020 <_Balloc>
 80085fe:	4602      	mov	r2, r0
 8008600:	b928      	cbnz	r0, 800860e <__mdiff+0x2e>
 8008602:	f240 2137 	movw	r1, #567	; 0x237
 8008606:	4b3a      	ldr	r3, [pc, #232]	; (80086f0 <__mdiff+0x110>)
 8008608:	483a      	ldr	r0, [pc, #232]	; (80086f4 <__mdiff+0x114>)
 800860a:	f7fe fd7f 	bl	800710c <__assert_func>
 800860e:	2301      	movs	r3, #1
 8008610:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008614:	4610      	mov	r0, r2
 8008616:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800861a:	bfa4      	itt	ge
 800861c:	4623      	movge	r3, r4
 800861e:	462c      	movge	r4, r5
 8008620:	4638      	mov	r0, r7
 8008622:	6861      	ldr	r1, [r4, #4]
 8008624:	bfa6      	itte	ge
 8008626:	461d      	movge	r5, r3
 8008628:	2600      	movge	r6, #0
 800862a:	2601      	movlt	r6, #1
 800862c:	f7ff fcf8 	bl	8008020 <_Balloc>
 8008630:	4602      	mov	r2, r0
 8008632:	b918      	cbnz	r0, 800863c <__mdiff+0x5c>
 8008634:	f240 2145 	movw	r1, #581	; 0x245
 8008638:	4b2d      	ldr	r3, [pc, #180]	; (80086f0 <__mdiff+0x110>)
 800863a:	e7e5      	b.n	8008608 <__mdiff+0x28>
 800863c:	f102 0814 	add.w	r8, r2, #20
 8008640:	46c2      	mov	sl, r8
 8008642:	f04f 0c00 	mov.w	ip, #0
 8008646:	6927      	ldr	r7, [r4, #16]
 8008648:	60c6      	str	r6, [r0, #12]
 800864a:	692e      	ldr	r6, [r5, #16]
 800864c:	f104 0014 	add.w	r0, r4, #20
 8008650:	f105 0914 	add.w	r9, r5, #20
 8008654:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008658:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800865c:	3410      	adds	r4, #16
 800865e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008662:	f859 3b04 	ldr.w	r3, [r9], #4
 8008666:	fa1f f18b 	uxth.w	r1, fp
 800866a:	4461      	add	r1, ip
 800866c:	fa1f fc83 	uxth.w	ip, r3
 8008670:	0c1b      	lsrs	r3, r3, #16
 8008672:	eba1 010c 	sub.w	r1, r1, ip
 8008676:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800867a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800867e:	b289      	uxth	r1, r1
 8008680:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008684:	454e      	cmp	r6, r9
 8008686:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800868a:	f84a 1b04 	str.w	r1, [sl], #4
 800868e:	d8e6      	bhi.n	800865e <__mdiff+0x7e>
 8008690:	1b73      	subs	r3, r6, r5
 8008692:	3b15      	subs	r3, #21
 8008694:	f023 0303 	bic.w	r3, r3, #3
 8008698:	3515      	adds	r5, #21
 800869a:	3304      	adds	r3, #4
 800869c:	42ae      	cmp	r6, r5
 800869e:	bf38      	it	cc
 80086a0:	2304      	movcc	r3, #4
 80086a2:	4418      	add	r0, r3
 80086a4:	4443      	add	r3, r8
 80086a6:	461e      	mov	r6, r3
 80086a8:	4605      	mov	r5, r0
 80086aa:	4575      	cmp	r5, lr
 80086ac:	d30e      	bcc.n	80086cc <__mdiff+0xec>
 80086ae:	f10e 0103 	add.w	r1, lr, #3
 80086b2:	1a09      	subs	r1, r1, r0
 80086b4:	f021 0103 	bic.w	r1, r1, #3
 80086b8:	3803      	subs	r0, #3
 80086ba:	4586      	cmp	lr, r0
 80086bc:	bf38      	it	cc
 80086be:	2100      	movcc	r1, #0
 80086c0:	440b      	add	r3, r1
 80086c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80086c6:	b189      	cbz	r1, 80086ec <__mdiff+0x10c>
 80086c8:	6117      	str	r7, [r2, #16]
 80086ca:	e7a3      	b.n	8008614 <__mdiff+0x34>
 80086cc:	f855 8b04 	ldr.w	r8, [r5], #4
 80086d0:	fa1f f188 	uxth.w	r1, r8
 80086d4:	4461      	add	r1, ip
 80086d6:	140c      	asrs	r4, r1, #16
 80086d8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80086dc:	b289      	uxth	r1, r1
 80086de:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80086e2:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80086e6:	f846 1b04 	str.w	r1, [r6], #4
 80086ea:	e7de      	b.n	80086aa <__mdiff+0xca>
 80086ec:	3f01      	subs	r7, #1
 80086ee:	e7e8      	b.n	80086c2 <__mdiff+0xe2>
 80086f0:	0800b35f 	.word	0x0800b35f
 80086f4:	0800b370 	.word	0x0800b370

080086f8 <__ulp>:
 80086f8:	4b0e      	ldr	r3, [pc, #56]	; (8008734 <__ulp+0x3c>)
 80086fa:	400b      	ands	r3, r1
 80086fc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008700:	2b00      	cmp	r3, #0
 8008702:	dc08      	bgt.n	8008716 <__ulp+0x1e>
 8008704:	425b      	negs	r3, r3
 8008706:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800870a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800870e:	da04      	bge.n	800871a <__ulp+0x22>
 8008710:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008714:	4113      	asrs	r3, r2
 8008716:	2200      	movs	r2, #0
 8008718:	e008      	b.n	800872c <__ulp+0x34>
 800871a:	f1a2 0314 	sub.w	r3, r2, #20
 800871e:	2b1e      	cmp	r3, #30
 8008720:	bfd6      	itet	le
 8008722:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008726:	2201      	movgt	r2, #1
 8008728:	40da      	lsrle	r2, r3
 800872a:	2300      	movs	r3, #0
 800872c:	4619      	mov	r1, r3
 800872e:	4610      	mov	r0, r2
 8008730:	4770      	bx	lr
 8008732:	bf00      	nop
 8008734:	7ff00000 	.word	0x7ff00000

08008738 <__b2d>:
 8008738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800873a:	6905      	ldr	r5, [r0, #16]
 800873c:	f100 0714 	add.w	r7, r0, #20
 8008740:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008744:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008748:	1f2e      	subs	r6, r5, #4
 800874a:	4620      	mov	r0, r4
 800874c:	f7ff fd5a 	bl	8008204 <__hi0bits>
 8008750:	f1c0 0220 	rsb	r2, r0, #32
 8008754:	280a      	cmp	r0, #10
 8008756:	4603      	mov	r3, r0
 8008758:	f8df c068 	ldr.w	ip, [pc, #104]	; 80087c4 <__b2d+0x8c>
 800875c:	600a      	str	r2, [r1, #0]
 800875e:	dc12      	bgt.n	8008786 <__b2d+0x4e>
 8008760:	f1c0 0e0b 	rsb	lr, r0, #11
 8008764:	fa24 f20e 	lsr.w	r2, r4, lr
 8008768:	42b7      	cmp	r7, r6
 800876a:	ea42 010c 	orr.w	r1, r2, ip
 800876e:	bf2c      	ite	cs
 8008770:	2200      	movcs	r2, #0
 8008772:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008776:	3315      	adds	r3, #21
 8008778:	fa04 f303 	lsl.w	r3, r4, r3
 800877c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008780:	431a      	orrs	r2, r3
 8008782:	4610      	mov	r0, r2
 8008784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008786:	42b7      	cmp	r7, r6
 8008788:	bf2e      	itee	cs
 800878a:	2200      	movcs	r2, #0
 800878c:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008790:	f1a5 0608 	subcc.w	r6, r5, #8
 8008794:	3b0b      	subs	r3, #11
 8008796:	d012      	beq.n	80087be <__b2d+0x86>
 8008798:	f1c3 0520 	rsb	r5, r3, #32
 800879c:	fa22 f105 	lsr.w	r1, r2, r5
 80087a0:	409c      	lsls	r4, r3
 80087a2:	430c      	orrs	r4, r1
 80087a4:	42be      	cmp	r6, r7
 80087a6:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 80087aa:	bf94      	ite	ls
 80087ac:	2400      	movls	r4, #0
 80087ae:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80087b2:	409a      	lsls	r2, r3
 80087b4:	40ec      	lsrs	r4, r5
 80087b6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80087ba:	4322      	orrs	r2, r4
 80087bc:	e7e1      	b.n	8008782 <__b2d+0x4a>
 80087be:	ea44 010c 	orr.w	r1, r4, ip
 80087c2:	e7de      	b.n	8008782 <__b2d+0x4a>
 80087c4:	3ff00000 	.word	0x3ff00000

080087c8 <__d2b>:
 80087c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087ca:	2101      	movs	r1, #1
 80087cc:	4617      	mov	r7, r2
 80087ce:	461c      	mov	r4, r3
 80087d0:	9e08      	ldr	r6, [sp, #32]
 80087d2:	f7ff fc25 	bl	8008020 <_Balloc>
 80087d6:	4605      	mov	r5, r0
 80087d8:	b930      	cbnz	r0, 80087e8 <__d2b+0x20>
 80087da:	4602      	mov	r2, r0
 80087dc:	f240 310f 	movw	r1, #783	; 0x30f
 80087e0:	4b22      	ldr	r3, [pc, #136]	; (800886c <__d2b+0xa4>)
 80087e2:	4823      	ldr	r0, [pc, #140]	; (8008870 <__d2b+0xa8>)
 80087e4:	f7fe fc92 	bl	800710c <__assert_func>
 80087e8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80087ec:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80087f0:	bb24      	cbnz	r4, 800883c <__d2b+0x74>
 80087f2:	2f00      	cmp	r7, #0
 80087f4:	9301      	str	r3, [sp, #4]
 80087f6:	d026      	beq.n	8008846 <__d2b+0x7e>
 80087f8:	4668      	mov	r0, sp
 80087fa:	9700      	str	r7, [sp, #0]
 80087fc:	f7ff fd22 	bl	8008244 <__lo0bits>
 8008800:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008804:	b1e8      	cbz	r0, 8008842 <__d2b+0x7a>
 8008806:	f1c0 0320 	rsb	r3, r0, #32
 800880a:	fa02 f303 	lsl.w	r3, r2, r3
 800880e:	430b      	orrs	r3, r1
 8008810:	40c2      	lsrs	r2, r0
 8008812:	616b      	str	r3, [r5, #20]
 8008814:	9201      	str	r2, [sp, #4]
 8008816:	9b01      	ldr	r3, [sp, #4]
 8008818:	2b00      	cmp	r3, #0
 800881a:	bf14      	ite	ne
 800881c:	2102      	movne	r1, #2
 800881e:	2101      	moveq	r1, #1
 8008820:	61ab      	str	r3, [r5, #24]
 8008822:	6129      	str	r1, [r5, #16]
 8008824:	b1bc      	cbz	r4, 8008856 <__d2b+0x8e>
 8008826:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800882a:	4404      	add	r4, r0
 800882c:	6034      	str	r4, [r6, #0]
 800882e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008834:	6018      	str	r0, [r3, #0]
 8008836:	4628      	mov	r0, r5
 8008838:	b003      	add	sp, #12
 800883a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800883c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008840:	e7d7      	b.n	80087f2 <__d2b+0x2a>
 8008842:	6169      	str	r1, [r5, #20]
 8008844:	e7e7      	b.n	8008816 <__d2b+0x4e>
 8008846:	a801      	add	r0, sp, #4
 8008848:	f7ff fcfc 	bl	8008244 <__lo0bits>
 800884c:	9b01      	ldr	r3, [sp, #4]
 800884e:	2101      	movs	r1, #1
 8008850:	616b      	str	r3, [r5, #20]
 8008852:	3020      	adds	r0, #32
 8008854:	e7e5      	b.n	8008822 <__d2b+0x5a>
 8008856:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800885a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800885e:	6030      	str	r0, [r6, #0]
 8008860:	6918      	ldr	r0, [r3, #16]
 8008862:	f7ff fccf 	bl	8008204 <__hi0bits>
 8008866:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800886a:	e7e2      	b.n	8008832 <__d2b+0x6a>
 800886c:	0800b35f 	.word	0x0800b35f
 8008870:	0800b370 	.word	0x0800b370

08008874 <__ratio>:
 8008874:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008878:	4688      	mov	r8, r1
 800887a:	4669      	mov	r1, sp
 800887c:	4681      	mov	r9, r0
 800887e:	f7ff ff5b 	bl	8008738 <__b2d>
 8008882:	460f      	mov	r7, r1
 8008884:	4604      	mov	r4, r0
 8008886:	460d      	mov	r5, r1
 8008888:	4640      	mov	r0, r8
 800888a:	a901      	add	r1, sp, #4
 800888c:	f7ff ff54 	bl	8008738 <__b2d>
 8008890:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008894:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008898:	468b      	mov	fp, r1
 800889a:	eba3 0c02 	sub.w	ip, r3, r2
 800889e:	e9dd 3200 	ldrd	r3, r2, [sp]
 80088a2:	1a9b      	subs	r3, r3, r2
 80088a4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	bfd5      	itete	le
 80088ac:	460a      	movle	r2, r1
 80088ae:	462a      	movgt	r2, r5
 80088b0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80088b4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80088b8:	bfd8      	it	le
 80088ba:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80088be:	465b      	mov	r3, fp
 80088c0:	4602      	mov	r2, r0
 80088c2:	4639      	mov	r1, r7
 80088c4:	4620      	mov	r0, r4
 80088c6:	f7f7 ff3b 	bl	8000740 <__aeabi_ddiv>
 80088ca:	b003      	add	sp, #12
 80088cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080088d0 <__copybits>:
 80088d0:	3901      	subs	r1, #1
 80088d2:	b570      	push	{r4, r5, r6, lr}
 80088d4:	1149      	asrs	r1, r1, #5
 80088d6:	6914      	ldr	r4, [r2, #16]
 80088d8:	3101      	adds	r1, #1
 80088da:	f102 0314 	add.w	r3, r2, #20
 80088de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80088e2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80088e6:	1f05      	subs	r5, r0, #4
 80088e8:	42a3      	cmp	r3, r4
 80088ea:	d30c      	bcc.n	8008906 <__copybits+0x36>
 80088ec:	1aa3      	subs	r3, r4, r2
 80088ee:	3b11      	subs	r3, #17
 80088f0:	f023 0303 	bic.w	r3, r3, #3
 80088f4:	3211      	adds	r2, #17
 80088f6:	42a2      	cmp	r2, r4
 80088f8:	bf88      	it	hi
 80088fa:	2300      	movhi	r3, #0
 80088fc:	4418      	add	r0, r3
 80088fe:	2300      	movs	r3, #0
 8008900:	4288      	cmp	r0, r1
 8008902:	d305      	bcc.n	8008910 <__copybits+0x40>
 8008904:	bd70      	pop	{r4, r5, r6, pc}
 8008906:	f853 6b04 	ldr.w	r6, [r3], #4
 800890a:	f845 6f04 	str.w	r6, [r5, #4]!
 800890e:	e7eb      	b.n	80088e8 <__copybits+0x18>
 8008910:	f840 3b04 	str.w	r3, [r0], #4
 8008914:	e7f4      	b.n	8008900 <__copybits+0x30>

08008916 <__any_on>:
 8008916:	f100 0214 	add.w	r2, r0, #20
 800891a:	6900      	ldr	r0, [r0, #16]
 800891c:	114b      	asrs	r3, r1, #5
 800891e:	4298      	cmp	r0, r3
 8008920:	b510      	push	{r4, lr}
 8008922:	db11      	blt.n	8008948 <__any_on+0x32>
 8008924:	dd0a      	ble.n	800893c <__any_on+0x26>
 8008926:	f011 011f 	ands.w	r1, r1, #31
 800892a:	d007      	beq.n	800893c <__any_on+0x26>
 800892c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008930:	fa24 f001 	lsr.w	r0, r4, r1
 8008934:	fa00 f101 	lsl.w	r1, r0, r1
 8008938:	428c      	cmp	r4, r1
 800893a:	d10b      	bne.n	8008954 <__any_on+0x3e>
 800893c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008940:	4293      	cmp	r3, r2
 8008942:	d803      	bhi.n	800894c <__any_on+0x36>
 8008944:	2000      	movs	r0, #0
 8008946:	bd10      	pop	{r4, pc}
 8008948:	4603      	mov	r3, r0
 800894a:	e7f7      	b.n	800893c <__any_on+0x26>
 800894c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008950:	2900      	cmp	r1, #0
 8008952:	d0f5      	beq.n	8008940 <__any_on+0x2a>
 8008954:	2001      	movs	r0, #1
 8008956:	e7f6      	b.n	8008946 <__any_on+0x30>

08008958 <sulp>:
 8008958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800895c:	460f      	mov	r7, r1
 800895e:	4690      	mov	r8, r2
 8008960:	f7ff feca 	bl	80086f8 <__ulp>
 8008964:	4604      	mov	r4, r0
 8008966:	460d      	mov	r5, r1
 8008968:	f1b8 0f00 	cmp.w	r8, #0
 800896c:	d011      	beq.n	8008992 <sulp+0x3a>
 800896e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008972:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008976:	2b00      	cmp	r3, #0
 8008978:	dd0b      	ble.n	8008992 <sulp+0x3a>
 800897a:	2400      	movs	r4, #0
 800897c:	051b      	lsls	r3, r3, #20
 800897e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008982:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008986:	4622      	mov	r2, r4
 8008988:	462b      	mov	r3, r5
 800898a:	f7f7 fdaf 	bl	80004ec <__aeabi_dmul>
 800898e:	4604      	mov	r4, r0
 8008990:	460d      	mov	r5, r1
 8008992:	4620      	mov	r0, r4
 8008994:	4629      	mov	r1, r5
 8008996:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800899a:	0000      	movs	r0, r0
 800899c:	0000      	movs	r0, r0
	...

080089a0 <_strtod_l>:
 80089a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a4:	b09f      	sub	sp, #124	; 0x7c
 80089a6:	9217      	str	r2, [sp, #92]	; 0x5c
 80089a8:	2200      	movs	r2, #0
 80089aa:	4604      	mov	r4, r0
 80089ac:	921a      	str	r2, [sp, #104]	; 0x68
 80089ae:	460d      	mov	r5, r1
 80089b0:	f04f 0800 	mov.w	r8, #0
 80089b4:	f04f 0900 	mov.w	r9, #0
 80089b8:	460a      	mov	r2, r1
 80089ba:	9219      	str	r2, [sp, #100]	; 0x64
 80089bc:	7811      	ldrb	r1, [r2, #0]
 80089be:	292b      	cmp	r1, #43	; 0x2b
 80089c0:	d04a      	beq.n	8008a58 <_strtod_l+0xb8>
 80089c2:	d838      	bhi.n	8008a36 <_strtod_l+0x96>
 80089c4:	290d      	cmp	r1, #13
 80089c6:	d832      	bhi.n	8008a2e <_strtod_l+0x8e>
 80089c8:	2908      	cmp	r1, #8
 80089ca:	d832      	bhi.n	8008a32 <_strtod_l+0x92>
 80089cc:	2900      	cmp	r1, #0
 80089ce:	d03b      	beq.n	8008a48 <_strtod_l+0xa8>
 80089d0:	2200      	movs	r2, #0
 80089d2:	920e      	str	r2, [sp, #56]	; 0x38
 80089d4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80089d6:	7832      	ldrb	r2, [r6, #0]
 80089d8:	2a30      	cmp	r2, #48	; 0x30
 80089da:	f040 80b2 	bne.w	8008b42 <_strtod_l+0x1a2>
 80089de:	7872      	ldrb	r2, [r6, #1]
 80089e0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80089e4:	2a58      	cmp	r2, #88	; 0x58
 80089e6:	d16e      	bne.n	8008ac6 <_strtod_l+0x126>
 80089e8:	9302      	str	r3, [sp, #8]
 80089ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089ec:	4620      	mov	r0, r4
 80089ee:	9301      	str	r3, [sp, #4]
 80089f0:	ab1a      	add	r3, sp, #104	; 0x68
 80089f2:	9300      	str	r3, [sp, #0]
 80089f4:	4a8c      	ldr	r2, [pc, #560]	; (8008c28 <_strtod_l+0x288>)
 80089f6:	ab1b      	add	r3, sp, #108	; 0x6c
 80089f8:	a919      	add	r1, sp, #100	; 0x64
 80089fa:	f001 fcc3 	bl	800a384 <__gethex>
 80089fe:	f010 070f 	ands.w	r7, r0, #15
 8008a02:	4605      	mov	r5, r0
 8008a04:	d005      	beq.n	8008a12 <_strtod_l+0x72>
 8008a06:	2f06      	cmp	r7, #6
 8008a08:	d128      	bne.n	8008a5c <_strtod_l+0xbc>
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	3601      	adds	r6, #1
 8008a0e:	9619      	str	r6, [sp, #100]	; 0x64
 8008a10:	930e      	str	r3, [sp, #56]	; 0x38
 8008a12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f040 85a0 	bne.w	800955a <_strtod_l+0xbba>
 8008a1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a1c:	b1cb      	cbz	r3, 8008a52 <_strtod_l+0xb2>
 8008a1e:	4642      	mov	r2, r8
 8008a20:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008a24:	4610      	mov	r0, r2
 8008a26:	4619      	mov	r1, r3
 8008a28:	b01f      	add	sp, #124	; 0x7c
 8008a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a2e:	2920      	cmp	r1, #32
 8008a30:	d1ce      	bne.n	80089d0 <_strtod_l+0x30>
 8008a32:	3201      	adds	r2, #1
 8008a34:	e7c1      	b.n	80089ba <_strtod_l+0x1a>
 8008a36:	292d      	cmp	r1, #45	; 0x2d
 8008a38:	d1ca      	bne.n	80089d0 <_strtod_l+0x30>
 8008a3a:	2101      	movs	r1, #1
 8008a3c:	910e      	str	r1, [sp, #56]	; 0x38
 8008a3e:	1c51      	adds	r1, r2, #1
 8008a40:	9119      	str	r1, [sp, #100]	; 0x64
 8008a42:	7852      	ldrb	r2, [r2, #1]
 8008a44:	2a00      	cmp	r2, #0
 8008a46:	d1c5      	bne.n	80089d4 <_strtod_l+0x34>
 8008a48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a4a:	9519      	str	r5, [sp, #100]	; 0x64
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	f040 8582 	bne.w	8009556 <_strtod_l+0xbb6>
 8008a52:	4642      	mov	r2, r8
 8008a54:	464b      	mov	r3, r9
 8008a56:	e7e5      	b.n	8008a24 <_strtod_l+0x84>
 8008a58:	2100      	movs	r1, #0
 8008a5a:	e7ef      	b.n	8008a3c <_strtod_l+0x9c>
 8008a5c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008a5e:	b13a      	cbz	r2, 8008a70 <_strtod_l+0xd0>
 8008a60:	2135      	movs	r1, #53	; 0x35
 8008a62:	a81c      	add	r0, sp, #112	; 0x70
 8008a64:	f7ff ff34 	bl	80088d0 <__copybits>
 8008a68:	4620      	mov	r0, r4
 8008a6a:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008a6c:	f7ff fb18 	bl	80080a0 <_Bfree>
 8008a70:	3f01      	subs	r7, #1
 8008a72:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008a74:	2f04      	cmp	r7, #4
 8008a76:	d806      	bhi.n	8008a86 <_strtod_l+0xe6>
 8008a78:	e8df f007 	tbb	[pc, r7]
 8008a7c:	201d0314 	.word	0x201d0314
 8008a80:	14          	.byte	0x14
 8008a81:	00          	.byte	0x00
 8008a82:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8008a86:	05e9      	lsls	r1, r5, #23
 8008a88:	bf48      	it	mi
 8008a8a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8008a8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008a92:	0d1b      	lsrs	r3, r3, #20
 8008a94:	051b      	lsls	r3, r3, #20
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1bb      	bne.n	8008a12 <_strtod_l+0x72>
 8008a9a:	f7fe faf9 	bl	8007090 <__errno>
 8008a9e:	2322      	movs	r3, #34	; 0x22
 8008aa0:	6003      	str	r3, [r0, #0]
 8008aa2:	e7b6      	b.n	8008a12 <_strtod_l+0x72>
 8008aa4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008aa8:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8008aac:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008ab0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008ab4:	e7e7      	b.n	8008a86 <_strtod_l+0xe6>
 8008ab6:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8008c2c <_strtod_l+0x28c>
 8008aba:	e7e4      	b.n	8008a86 <_strtod_l+0xe6>
 8008abc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008ac0:	f04f 38ff 	mov.w	r8, #4294967295
 8008ac4:	e7df      	b.n	8008a86 <_strtod_l+0xe6>
 8008ac6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008ac8:	1c5a      	adds	r2, r3, #1
 8008aca:	9219      	str	r2, [sp, #100]	; 0x64
 8008acc:	785b      	ldrb	r3, [r3, #1]
 8008ace:	2b30      	cmp	r3, #48	; 0x30
 8008ad0:	d0f9      	beq.n	8008ac6 <_strtod_l+0x126>
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d09d      	beq.n	8008a12 <_strtod_l+0x72>
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	f04f 0a00 	mov.w	sl, #0
 8008adc:	220a      	movs	r2, #10
 8008ade:	46d3      	mov	fp, sl
 8008ae0:	9305      	str	r3, [sp, #20]
 8008ae2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008ae4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8008ae8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008aea:	9819      	ldr	r0, [sp, #100]	; 0x64
 8008aec:	7806      	ldrb	r6, [r0, #0]
 8008aee:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008af2:	b2d9      	uxtb	r1, r3
 8008af4:	2909      	cmp	r1, #9
 8008af6:	d926      	bls.n	8008b46 <_strtod_l+0x1a6>
 8008af8:	2201      	movs	r2, #1
 8008afa:	494d      	ldr	r1, [pc, #308]	; (8008c30 <_strtod_l+0x290>)
 8008afc:	f001 fb87 	bl	800a20e <strncmp>
 8008b00:	2800      	cmp	r0, #0
 8008b02:	d030      	beq.n	8008b66 <_strtod_l+0x1c6>
 8008b04:	2000      	movs	r0, #0
 8008b06:	4632      	mov	r2, r6
 8008b08:	4603      	mov	r3, r0
 8008b0a:	465e      	mov	r6, fp
 8008b0c:	9008      	str	r0, [sp, #32]
 8008b0e:	2a65      	cmp	r2, #101	; 0x65
 8008b10:	d001      	beq.n	8008b16 <_strtod_l+0x176>
 8008b12:	2a45      	cmp	r2, #69	; 0x45
 8008b14:	d113      	bne.n	8008b3e <_strtod_l+0x19e>
 8008b16:	b91e      	cbnz	r6, 8008b20 <_strtod_l+0x180>
 8008b18:	9a05      	ldr	r2, [sp, #20]
 8008b1a:	4302      	orrs	r2, r0
 8008b1c:	d094      	beq.n	8008a48 <_strtod_l+0xa8>
 8008b1e:	2600      	movs	r6, #0
 8008b20:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8008b22:	1c6a      	adds	r2, r5, #1
 8008b24:	9219      	str	r2, [sp, #100]	; 0x64
 8008b26:	786a      	ldrb	r2, [r5, #1]
 8008b28:	2a2b      	cmp	r2, #43	; 0x2b
 8008b2a:	d074      	beq.n	8008c16 <_strtod_l+0x276>
 8008b2c:	2a2d      	cmp	r2, #45	; 0x2d
 8008b2e:	d078      	beq.n	8008c22 <_strtod_l+0x282>
 8008b30:	f04f 0c00 	mov.w	ip, #0
 8008b34:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008b38:	2909      	cmp	r1, #9
 8008b3a:	d97f      	bls.n	8008c3c <_strtod_l+0x29c>
 8008b3c:	9519      	str	r5, [sp, #100]	; 0x64
 8008b3e:	2700      	movs	r7, #0
 8008b40:	e09e      	b.n	8008c80 <_strtod_l+0x2e0>
 8008b42:	2300      	movs	r3, #0
 8008b44:	e7c8      	b.n	8008ad8 <_strtod_l+0x138>
 8008b46:	f1bb 0f08 	cmp.w	fp, #8
 8008b4a:	bfd8      	it	le
 8008b4c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8008b4e:	f100 0001 	add.w	r0, r0, #1
 8008b52:	bfd6      	itet	le
 8008b54:	fb02 3301 	mlale	r3, r2, r1, r3
 8008b58:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008b5c:	930a      	strle	r3, [sp, #40]	; 0x28
 8008b5e:	f10b 0b01 	add.w	fp, fp, #1
 8008b62:	9019      	str	r0, [sp, #100]	; 0x64
 8008b64:	e7c1      	b.n	8008aea <_strtod_l+0x14a>
 8008b66:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b68:	1c5a      	adds	r2, r3, #1
 8008b6a:	9219      	str	r2, [sp, #100]	; 0x64
 8008b6c:	785a      	ldrb	r2, [r3, #1]
 8008b6e:	f1bb 0f00 	cmp.w	fp, #0
 8008b72:	d037      	beq.n	8008be4 <_strtod_l+0x244>
 8008b74:	465e      	mov	r6, fp
 8008b76:	9008      	str	r0, [sp, #32]
 8008b78:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008b7c:	2b09      	cmp	r3, #9
 8008b7e:	d912      	bls.n	8008ba6 <_strtod_l+0x206>
 8008b80:	2301      	movs	r3, #1
 8008b82:	e7c4      	b.n	8008b0e <_strtod_l+0x16e>
 8008b84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b86:	3001      	adds	r0, #1
 8008b88:	1c5a      	adds	r2, r3, #1
 8008b8a:	9219      	str	r2, [sp, #100]	; 0x64
 8008b8c:	785a      	ldrb	r2, [r3, #1]
 8008b8e:	2a30      	cmp	r2, #48	; 0x30
 8008b90:	d0f8      	beq.n	8008b84 <_strtod_l+0x1e4>
 8008b92:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008b96:	2b08      	cmp	r3, #8
 8008b98:	f200 84e4 	bhi.w	8009564 <_strtod_l+0xbc4>
 8008b9c:	9008      	str	r0, [sp, #32]
 8008b9e:	2000      	movs	r0, #0
 8008ba0:	4606      	mov	r6, r0
 8008ba2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008ba4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ba6:	3a30      	subs	r2, #48	; 0x30
 8008ba8:	f100 0301 	add.w	r3, r0, #1
 8008bac:	d014      	beq.n	8008bd8 <_strtod_l+0x238>
 8008bae:	9908      	ldr	r1, [sp, #32]
 8008bb0:	eb00 0c06 	add.w	ip, r0, r6
 8008bb4:	4419      	add	r1, r3
 8008bb6:	9108      	str	r1, [sp, #32]
 8008bb8:	4633      	mov	r3, r6
 8008bba:	210a      	movs	r1, #10
 8008bbc:	4563      	cmp	r3, ip
 8008bbe:	d113      	bne.n	8008be8 <_strtod_l+0x248>
 8008bc0:	1833      	adds	r3, r6, r0
 8008bc2:	2b08      	cmp	r3, #8
 8008bc4:	f106 0601 	add.w	r6, r6, #1
 8008bc8:	4406      	add	r6, r0
 8008bca:	dc1a      	bgt.n	8008c02 <_strtod_l+0x262>
 8008bcc:	230a      	movs	r3, #10
 8008bce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008bd0:	fb03 2301 	mla	r3, r3, r1, r2
 8008bd4:	930a      	str	r3, [sp, #40]	; 0x28
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008bda:	4618      	mov	r0, r3
 8008bdc:	1c51      	adds	r1, r2, #1
 8008bde:	9119      	str	r1, [sp, #100]	; 0x64
 8008be0:	7852      	ldrb	r2, [r2, #1]
 8008be2:	e7c9      	b.n	8008b78 <_strtod_l+0x1d8>
 8008be4:	4658      	mov	r0, fp
 8008be6:	e7d2      	b.n	8008b8e <_strtod_l+0x1ee>
 8008be8:	2b08      	cmp	r3, #8
 8008bea:	f103 0301 	add.w	r3, r3, #1
 8008bee:	dc03      	bgt.n	8008bf8 <_strtod_l+0x258>
 8008bf0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8008bf2:	434f      	muls	r7, r1
 8008bf4:	970a      	str	r7, [sp, #40]	; 0x28
 8008bf6:	e7e1      	b.n	8008bbc <_strtod_l+0x21c>
 8008bf8:	2b10      	cmp	r3, #16
 8008bfa:	bfd8      	it	le
 8008bfc:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008c00:	e7dc      	b.n	8008bbc <_strtod_l+0x21c>
 8008c02:	2e10      	cmp	r6, #16
 8008c04:	bfdc      	itt	le
 8008c06:	230a      	movle	r3, #10
 8008c08:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008c0c:	e7e3      	b.n	8008bd6 <_strtod_l+0x236>
 8008c0e:	2300      	movs	r3, #0
 8008c10:	9308      	str	r3, [sp, #32]
 8008c12:	2301      	movs	r3, #1
 8008c14:	e780      	b.n	8008b18 <_strtod_l+0x178>
 8008c16:	f04f 0c00 	mov.w	ip, #0
 8008c1a:	1caa      	adds	r2, r5, #2
 8008c1c:	9219      	str	r2, [sp, #100]	; 0x64
 8008c1e:	78aa      	ldrb	r2, [r5, #2]
 8008c20:	e788      	b.n	8008b34 <_strtod_l+0x194>
 8008c22:	f04f 0c01 	mov.w	ip, #1
 8008c26:	e7f8      	b.n	8008c1a <_strtod_l+0x27a>
 8008c28:	0800b4d0 	.word	0x0800b4d0
 8008c2c:	7ff00000 	.word	0x7ff00000
 8008c30:	0800b4cc 	.word	0x0800b4cc
 8008c34:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008c36:	1c51      	adds	r1, r2, #1
 8008c38:	9119      	str	r1, [sp, #100]	; 0x64
 8008c3a:	7852      	ldrb	r2, [r2, #1]
 8008c3c:	2a30      	cmp	r2, #48	; 0x30
 8008c3e:	d0f9      	beq.n	8008c34 <_strtod_l+0x294>
 8008c40:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008c44:	2908      	cmp	r1, #8
 8008c46:	f63f af7a 	bhi.w	8008b3e <_strtod_l+0x19e>
 8008c4a:	3a30      	subs	r2, #48	; 0x30
 8008c4c:	9209      	str	r2, [sp, #36]	; 0x24
 8008c4e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008c50:	920c      	str	r2, [sp, #48]	; 0x30
 8008c52:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008c54:	1c57      	adds	r7, r2, #1
 8008c56:	9719      	str	r7, [sp, #100]	; 0x64
 8008c58:	7852      	ldrb	r2, [r2, #1]
 8008c5a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008c5e:	f1be 0f09 	cmp.w	lr, #9
 8008c62:	d938      	bls.n	8008cd6 <_strtod_l+0x336>
 8008c64:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008c66:	1a7f      	subs	r7, r7, r1
 8008c68:	2f08      	cmp	r7, #8
 8008c6a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008c6e:	dc03      	bgt.n	8008c78 <_strtod_l+0x2d8>
 8008c70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c72:	428f      	cmp	r7, r1
 8008c74:	bfa8      	it	ge
 8008c76:	460f      	movge	r7, r1
 8008c78:	f1bc 0f00 	cmp.w	ip, #0
 8008c7c:	d000      	beq.n	8008c80 <_strtod_l+0x2e0>
 8008c7e:	427f      	negs	r7, r7
 8008c80:	2e00      	cmp	r6, #0
 8008c82:	d14f      	bne.n	8008d24 <_strtod_l+0x384>
 8008c84:	9905      	ldr	r1, [sp, #20]
 8008c86:	4301      	orrs	r1, r0
 8008c88:	f47f aec3 	bne.w	8008a12 <_strtod_l+0x72>
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f47f aedb 	bne.w	8008a48 <_strtod_l+0xa8>
 8008c92:	2a69      	cmp	r2, #105	; 0x69
 8008c94:	d029      	beq.n	8008cea <_strtod_l+0x34a>
 8008c96:	dc26      	bgt.n	8008ce6 <_strtod_l+0x346>
 8008c98:	2a49      	cmp	r2, #73	; 0x49
 8008c9a:	d026      	beq.n	8008cea <_strtod_l+0x34a>
 8008c9c:	2a4e      	cmp	r2, #78	; 0x4e
 8008c9e:	f47f aed3 	bne.w	8008a48 <_strtod_l+0xa8>
 8008ca2:	499a      	ldr	r1, [pc, #616]	; (8008f0c <_strtod_l+0x56c>)
 8008ca4:	a819      	add	r0, sp, #100	; 0x64
 8008ca6:	f001 fdaf 	bl	800a808 <__match>
 8008caa:	2800      	cmp	r0, #0
 8008cac:	f43f aecc 	beq.w	8008a48 <_strtod_l+0xa8>
 8008cb0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	2b28      	cmp	r3, #40	; 0x28
 8008cb6:	d12f      	bne.n	8008d18 <_strtod_l+0x378>
 8008cb8:	4995      	ldr	r1, [pc, #596]	; (8008f10 <_strtod_l+0x570>)
 8008cba:	aa1c      	add	r2, sp, #112	; 0x70
 8008cbc:	a819      	add	r0, sp, #100	; 0x64
 8008cbe:	f001 fdb7 	bl	800a830 <__hexnan>
 8008cc2:	2805      	cmp	r0, #5
 8008cc4:	d128      	bne.n	8008d18 <_strtod_l+0x378>
 8008cc6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008cc8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8008ccc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008cd0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008cd4:	e69d      	b.n	8008a12 <_strtod_l+0x72>
 8008cd6:	210a      	movs	r1, #10
 8008cd8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008cda:	fb01 2107 	mla	r1, r1, r7, r2
 8008cde:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008ce2:	9209      	str	r2, [sp, #36]	; 0x24
 8008ce4:	e7b5      	b.n	8008c52 <_strtod_l+0x2b2>
 8008ce6:	2a6e      	cmp	r2, #110	; 0x6e
 8008ce8:	e7d9      	b.n	8008c9e <_strtod_l+0x2fe>
 8008cea:	498a      	ldr	r1, [pc, #552]	; (8008f14 <_strtod_l+0x574>)
 8008cec:	a819      	add	r0, sp, #100	; 0x64
 8008cee:	f001 fd8b 	bl	800a808 <__match>
 8008cf2:	2800      	cmp	r0, #0
 8008cf4:	f43f aea8 	beq.w	8008a48 <_strtod_l+0xa8>
 8008cf8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008cfa:	4987      	ldr	r1, [pc, #540]	; (8008f18 <_strtod_l+0x578>)
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	a819      	add	r0, sp, #100	; 0x64
 8008d00:	9319      	str	r3, [sp, #100]	; 0x64
 8008d02:	f001 fd81 	bl	800a808 <__match>
 8008d06:	b910      	cbnz	r0, 8008d0e <_strtod_l+0x36e>
 8008d08:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	9319      	str	r3, [sp, #100]	; 0x64
 8008d0e:	f04f 0800 	mov.w	r8, #0
 8008d12:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8008f1c <_strtod_l+0x57c>
 8008d16:	e67c      	b.n	8008a12 <_strtod_l+0x72>
 8008d18:	4881      	ldr	r0, [pc, #516]	; (8008f20 <_strtod_l+0x580>)
 8008d1a:	f001 faa9 	bl	800a270 <nan>
 8008d1e:	4680      	mov	r8, r0
 8008d20:	4689      	mov	r9, r1
 8008d22:	e676      	b.n	8008a12 <_strtod_l+0x72>
 8008d24:	9b08      	ldr	r3, [sp, #32]
 8008d26:	f1bb 0f00 	cmp.w	fp, #0
 8008d2a:	bf08      	it	eq
 8008d2c:	46b3      	moveq	fp, r6
 8008d2e:	1afb      	subs	r3, r7, r3
 8008d30:	2e10      	cmp	r6, #16
 8008d32:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008d34:	4635      	mov	r5, r6
 8008d36:	9309      	str	r3, [sp, #36]	; 0x24
 8008d38:	bfa8      	it	ge
 8008d3a:	2510      	movge	r5, #16
 8008d3c:	f7f7 fb5c 	bl	80003f8 <__aeabi_ui2d>
 8008d40:	2e09      	cmp	r6, #9
 8008d42:	4680      	mov	r8, r0
 8008d44:	4689      	mov	r9, r1
 8008d46:	dd13      	ble.n	8008d70 <_strtod_l+0x3d0>
 8008d48:	4b76      	ldr	r3, [pc, #472]	; (8008f24 <_strtod_l+0x584>)
 8008d4a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008d4e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008d52:	f7f7 fbcb 	bl	80004ec <__aeabi_dmul>
 8008d56:	4680      	mov	r8, r0
 8008d58:	4650      	mov	r0, sl
 8008d5a:	4689      	mov	r9, r1
 8008d5c:	f7f7 fb4c 	bl	80003f8 <__aeabi_ui2d>
 8008d60:	4602      	mov	r2, r0
 8008d62:	460b      	mov	r3, r1
 8008d64:	4640      	mov	r0, r8
 8008d66:	4649      	mov	r1, r9
 8008d68:	f7f7 fa0a 	bl	8000180 <__adddf3>
 8008d6c:	4680      	mov	r8, r0
 8008d6e:	4689      	mov	r9, r1
 8008d70:	2e0f      	cmp	r6, #15
 8008d72:	dc36      	bgt.n	8008de2 <_strtod_l+0x442>
 8008d74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	f43f ae4b 	beq.w	8008a12 <_strtod_l+0x72>
 8008d7c:	dd22      	ble.n	8008dc4 <_strtod_l+0x424>
 8008d7e:	2b16      	cmp	r3, #22
 8008d80:	dc09      	bgt.n	8008d96 <_strtod_l+0x3f6>
 8008d82:	4968      	ldr	r1, [pc, #416]	; (8008f24 <_strtod_l+0x584>)
 8008d84:	4642      	mov	r2, r8
 8008d86:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d8a:	464b      	mov	r3, r9
 8008d8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d90:	f7f7 fbac 	bl	80004ec <__aeabi_dmul>
 8008d94:	e7c3      	b.n	8008d1e <_strtod_l+0x37e>
 8008d96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d98:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	db20      	blt.n	8008de2 <_strtod_l+0x442>
 8008da0:	4c60      	ldr	r4, [pc, #384]	; (8008f24 <_strtod_l+0x584>)
 8008da2:	f1c6 060f 	rsb	r6, r6, #15
 8008da6:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008daa:	4642      	mov	r2, r8
 8008dac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008db0:	464b      	mov	r3, r9
 8008db2:	f7f7 fb9b 	bl	80004ec <__aeabi_dmul>
 8008db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008db8:	1b9e      	subs	r6, r3, r6
 8008dba:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008dbe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008dc2:	e7e5      	b.n	8008d90 <_strtod_l+0x3f0>
 8008dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dc6:	3316      	adds	r3, #22
 8008dc8:	db0b      	blt.n	8008de2 <_strtod_l+0x442>
 8008dca:	9b08      	ldr	r3, [sp, #32]
 8008dcc:	4640      	mov	r0, r8
 8008dce:	1bdf      	subs	r7, r3, r7
 8008dd0:	4b54      	ldr	r3, [pc, #336]	; (8008f24 <_strtod_l+0x584>)
 8008dd2:	4649      	mov	r1, r9
 8008dd4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008dd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ddc:	f7f7 fcb0 	bl	8000740 <__aeabi_ddiv>
 8008de0:	e79d      	b.n	8008d1e <_strtod_l+0x37e>
 8008de2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008de4:	1b75      	subs	r5, r6, r5
 8008de6:	441d      	add	r5, r3
 8008de8:	2d00      	cmp	r5, #0
 8008dea:	dd70      	ble.n	8008ece <_strtod_l+0x52e>
 8008dec:	f015 030f 	ands.w	r3, r5, #15
 8008df0:	d00a      	beq.n	8008e08 <_strtod_l+0x468>
 8008df2:	494c      	ldr	r1, [pc, #304]	; (8008f24 <_strtod_l+0x584>)
 8008df4:	4642      	mov	r2, r8
 8008df6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008dfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dfe:	464b      	mov	r3, r9
 8008e00:	f7f7 fb74 	bl	80004ec <__aeabi_dmul>
 8008e04:	4680      	mov	r8, r0
 8008e06:	4689      	mov	r9, r1
 8008e08:	f035 050f 	bics.w	r5, r5, #15
 8008e0c:	d04d      	beq.n	8008eaa <_strtod_l+0x50a>
 8008e0e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008e12:	dd22      	ble.n	8008e5a <_strtod_l+0x4ba>
 8008e14:	2600      	movs	r6, #0
 8008e16:	46b3      	mov	fp, r6
 8008e18:	960b      	str	r6, [sp, #44]	; 0x2c
 8008e1a:	9608      	str	r6, [sp, #32]
 8008e1c:	2322      	movs	r3, #34	; 0x22
 8008e1e:	f04f 0800 	mov.w	r8, #0
 8008e22:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8008f1c <_strtod_l+0x57c>
 8008e26:	6023      	str	r3, [r4, #0]
 8008e28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	f43f adf1 	beq.w	8008a12 <_strtod_l+0x72>
 8008e30:	4620      	mov	r0, r4
 8008e32:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008e34:	f7ff f934 	bl	80080a0 <_Bfree>
 8008e38:	4620      	mov	r0, r4
 8008e3a:	9908      	ldr	r1, [sp, #32]
 8008e3c:	f7ff f930 	bl	80080a0 <_Bfree>
 8008e40:	4659      	mov	r1, fp
 8008e42:	4620      	mov	r0, r4
 8008e44:	f7ff f92c 	bl	80080a0 <_Bfree>
 8008e48:	4620      	mov	r0, r4
 8008e4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e4c:	f7ff f928 	bl	80080a0 <_Bfree>
 8008e50:	4631      	mov	r1, r6
 8008e52:	4620      	mov	r0, r4
 8008e54:	f7ff f924 	bl	80080a0 <_Bfree>
 8008e58:	e5db      	b.n	8008a12 <_strtod_l+0x72>
 8008e5a:	4b33      	ldr	r3, [pc, #204]	; (8008f28 <_strtod_l+0x588>)
 8008e5c:	4640      	mov	r0, r8
 8008e5e:	9305      	str	r3, [sp, #20]
 8008e60:	2300      	movs	r3, #0
 8008e62:	4649      	mov	r1, r9
 8008e64:	469a      	mov	sl, r3
 8008e66:	112d      	asrs	r5, r5, #4
 8008e68:	2d01      	cmp	r5, #1
 8008e6a:	dc21      	bgt.n	8008eb0 <_strtod_l+0x510>
 8008e6c:	b10b      	cbz	r3, 8008e72 <_strtod_l+0x4d2>
 8008e6e:	4680      	mov	r8, r0
 8008e70:	4689      	mov	r9, r1
 8008e72:	492d      	ldr	r1, [pc, #180]	; (8008f28 <_strtod_l+0x588>)
 8008e74:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008e78:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008e7c:	4642      	mov	r2, r8
 8008e7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e82:	464b      	mov	r3, r9
 8008e84:	f7f7 fb32 	bl	80004ec <__aeabi_dmul>
 8008e88:	4b24      	ldr	r3, [pc, #144]	; (8008f1c <_strtod_l+0x57c>)
 8008e8a:	460a      	mov	r2, r1
 8008e8c:	400b      	ands	r3, r1
 8008e8e:	4927      	ldr	r1, [pc, #156]	; (8008f2c <_strtod_l+0x58c>)
 8008e90:	4680      	mov	r8, r0
 8008e92:	428b      	cmp	r3, r1
 8008e94:	d8be      	bhi.n	8008e14 <_strtod_l+0x474>
 8008e96:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008e9a:	428b      	cmp	r3, r1
 8008e9c:	bf86      	itte	hi
 8008e9e:	f04f 38ff 	movhi.w	r8, #4294967295
 8008ea2:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8008f30 <_strtod_l+0x590>
 8008ea6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008eaa:	2300      	movs	r3, #0
 8008eac:	9305      	str	r3, [sp, #20]
 8008eae:	e07b      	b.n	8008fa8 <_strtod_l+0x608>
 8008eb0:	07ea      	lsls	r2, r5, #31
 8008eb2:	d505      	bpl.n	8008ec0 <_strtod_l+0x520>
 8008eb4:	9b05      	ldr	r3, [sp, #20]
 8008eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eba:	f7f7 fb17 	bl	80004ec <__aeabi_dmul>
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	9a05      	ldr	r2, [sp, #20]
 8008ec2:	f10a 0a01 	add.w	sl, sl, #1
 8008ec6:	3208      	adds	r2, #8
 8008ec8:	106d      	asrs	r5, r5, #1
 8008eca:	9205      	str	r2, [sp, #20]
 8008ecc:	e7cc      	b.n	8008e68 <_strtod_l+0x4c8>
 8008ece:	d0ec      	beq.n	8008eaa <_strtod_l+0x50a>
 8008ed0:	426d      	negs	r5, r5
 8008ed2:	f015 020f 	ands.w	r2, r5, #15
 8008ed6:	d00a      	beq.n	8008eee <_strtod_l+0x54e>
 8008ed8:	4b12      	ldr	r3, [pc, #72]	; (8008f24 <_strtod_l+0x584>)
 8008eda:	4640      	mov	r0, r8
 8008edc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee6:	f7f7 fc2b 	bl	8000740 <__aeabi_ddiv>
 8008eea:	4680      	mov	r8, r0
 8008eec:	4689      	mov	r9, r1
 8008eee:	112d      	asrs	r5, r5, #4
 8008ef0:	d0db      	beq.n	8008eaa <_strtod_l+0x50a>
 8008ef2:	2d1f      	cmp	r5, #31
 8008ef4:	dd1e      	ble.n	8008f34 <_strtod_l+0x594>
 8008ef6:	2600      	movs	r6, #0
 8008ef8:	46b3      	mov	fp, r6
 8008efa:	960b      	str	r6, [sp, #44]	; 0x2c
 8008efc:	9608      	str	r6, [sp, #32]
 8008efe:	2322      	movs	r3, #34	; 0x22
 8008f00:	f04f 0800 	mov.w	r8, #0
 8008f04:	f04f 0900 	mov.w	r9, #0
 8008f08:	6023      	str	r3, [r4, #0]
 8008f0a:	e78d      	b.n	8008e28 <_strtod_l+0x488>
 8008f0c:	0800b223 	.word	0x0800b223
 8008f10:	0800b4e4 	.word	0x0800b4e4
 8008f14:	0800b21b 	.word	0x0800b21b
 8008f18:	0800b2fd 	.word	0x0800b2fd
 8008f1c:	7ff00000 	.word	0x7ff00000
 8008f20:	0800b2f9 	.word	0x0800b2f9
 8008f24:	0800b3f8 	.word	0x0800b3f8
 8008f28:	0800b3d0 	.word	0x0800b3d0
 8008f2c:	7ca00000 	.word	0x7ca00000
 8008f30:	7fefffff 	.word	0x7fefffff
 8008f34:	f015 0310 	ands.w	r3, r5, #16
 8008f38:	bf18      	it	ne
 8008f3a:	236a      	movne	r3, #106	; 0x6a
 8008f3c:	4640      	mov	r0, r8
 8008f3e:	9305      	str	r3, [sp, #20]
 8008f40:	4649      	mov	r1, r9
 8008f42:	2300      	movs	r3, #0
 8008f44:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8009210 <_strtod_l+0x870>
 8008f48:	07ea      	lsls	r2, r5, #31
 8008f4a:	d504      	bpl.n	8008f56 <_strtod_l+0x5b6>
 8008f4c:	e9da 2300 	ldrd	r2, r3, [sl]
 8008f50:	f7f7 facc 	bl	80004ec <__aeabi_dmul>
 8008f54:	2301      	movs	r3, #1
 8008f56:	106d      	asrs	r5, r5, #1
 8008f58:	f10a 0a08 	add.w	sl, sl, #8
 8008f5c:	d1f4      	bne.n	8008f48 <_strtod_l+0x5a8>
 8008f5e:	b10b      	cbz	r3, 8008f64 <_strtod_l+0x5c4>
 8008f60:	4680      	mov	r8, r0
 8008f62:	4689      	mov	r9, r1
 8008f64:	9b05      	ldr	r3, [sp, #20]
 8008f66:	b1bb      	cbz	r3, 8008f98 <_strtod_l+0x5f8>
 8008f68:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008f6c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	4649      	mov	r1, r9
 8008f74:	dd10      	ble.n	8008f98 <_strtod_l+0x5f8>
 8008f76:	2b1f      	cmp	r3, #31
 8008f78:	f340 8128 	ble.w	80091cc <_strtod_l+0x82c>
 8008f7c:	2b34      	cmp	r3, #52	; 0x34
 8008f7e:	bfd8      	it	le
 8008f80:	f04f 33ff 	movle.w	r3, #4294967295
 8008f84:	f04f 0800 	mov.w	r8, #0
 8008f88:	bfcf      	iteee	gt
 8008f8a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008f8e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008f92:	4093      	lslle	r3, r2
 8008f94:	ea03 0901 	andle.w	r9, r3, r1
 8008f98:	2200      	movs	r2, #0
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	4640      	mov	r0, r8
 8008f9e:	4649      	mov	r1, r9
 8008fa0:	f7f7 fd0c 	bl	80009bc <__aeabi_dcmpeq>
 8008fa4:	2800      	cmp	r0, #0
 8008fa6:	d1a6      	bne.n	8008ef6 <_strtod_l+0x556>
 8008fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008faa:	465a      	mov	r2, fp
 8008fac:	9300      	str	r3, [sp, #0]
 8008fae:	4620      	mov	r0, r4
 8008fb0:	4633      	mov	r3, r6
 8008fb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008fb4:	f7ff f8dc 	bl	8008170 <__s2b>
 8008fb8:	900b      	str	r0, [sp, #44]	; 0x2c
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	f43f af2a 	beq.w	8008e14 <_strtod_l+0x474>
 8008fc0:	2600      	movs	r6, #0
 8008fc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fc4:	9b08      	ldr	r3, [sp, #32]
 8008fc6:	2a00      	cmp	r2, #0
 8008fc8:	eba3 0307 	sub.w	r3, r3, r7
 8008fcc:	bfa8      	it	ge
 8008fce:	2300      	movge	r3, #0
 8008fd0:	46b3      	mov	fp, r6
 8008fd2:	9312      	str	r3, [sp, #72]	; 0x48
 8008fd4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008fd8:	9316      	str	r3, [sp, #88]	; 0x58
 8008fda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fdc:	4620      	mov	r0, r4
 8008fde:	6859      	ldr	r1, [r3, #4]
 8008fe0:	f7ff f81e 	bl	8008020 <_Balloc>
 8008fe4:	9008      	str	r0, [sp, #32]
 8008fe6:	2800      	cmp	r0, #0
 8008fe8:	f43f af18 	beq.w	8008e1c <_strtod_l+0x47c>
 8008fec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fee:	300c      	adds	r0, #12
 8008ff0:	691a      	ldr	r2, [r3, #16]
 8008ff2:	f103 010c 	add.w	r1, r3, #12
 8008ff6:	3202      	adds	r2, #2
 8008ff8:	0092      	lsls	r2, r2, #2
 8008ffa:	f001 f92b 	bl	800a254 <memcpy>
 8008ffe:	ab1c      	add	r3, sp, #112	; 0x70
 8009000:	9301      	str	r3, [sp, #4]
 8009002:	ab1b      	add	r3, sp, #108	; 0x6c
 8009004:	9300      	str	r3, [sp, #0]
 8009006:	4642      	mov	r2, r8
 8009008:	464b      	mov	r3, r9
 800900a:	4620      	mov	r0, r4
 800900c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8009010:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8009014:	f7ff fbd8 	bl	80087c8 <__d2b>
 8009018:	901a      	str	r0, [sp, #104]	; 0x68
 800901a:	2800      	cmp	r0, #0
 800901c:	f43f aefe 	beq.w	8008e1c <_strtod_l+0x47c>
 8009020:	2101      	movs	r1, #1
 8009022:	4620      	mov	r0, r4
 8009024:	f7ff f93c 	bl	80082a0 <__i2b>
 8009028:	4683      	mov	fp, r0
 800902a:	2800      	cmp	r0, #0
 800902c:	f43f aef6 	beq.w	8008e1c <_strtod_l+0x47c>
 8009030:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8009032:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009034:	2f00      	cmp	r7, #0
 8009036:	bfab      	itete	ge
 8009038:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 800903a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800903c:	eb07 0a03 	addge.w	sl, r7, r3
 8009040:	1bdd      	sublt	r5, r3, r7
 8009042:	9b05      	ldr	r3, [sp, #20]
 8009044:	bfa8      	it	ge
 8009046:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8009048:	eba7 0703 	sub.w	r7, r7, r3
 800904c:	4417      	add	r7, r2
 800904e:	4b71      	ldr	r3, [pc, #452]	; (8009214 <_strtod_l+0x874>)
 8009050:	f107 37ff 	add.w	r7, r7, #4294967295
 8009054:	bfb8      	it	lt
 8009056:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 800905a:	429f      	cmp	r7, r3
 800905c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009060:	f280 80c7 	bge.w	80091f2 <_strtod_l+0x852>
 8009064:	1bdb      	subs	r3, r3, r7
 8009066:	2b1f      	cmp	r3, #31
 8009068:	f04f 0101 	mov.w	r1, #1
 800906c:	eba2 0203 	sub.w	r2, r2, r3
 8009070:	f300 80b3 	bgt.w	80091da <_strtod_l+0x83a>
 8009074:	fa01 f303 	lsl.w	r3, r1, r3
 8009078:	9313      	str	r3, [sp, #76]	; 0x4c
 800907a:	2300      	movs	r3, #0
 800907c:	9310      	str	r3, [sp, #64]	; 0x40
 800907e:	eb0a 0702 	add.w	r7, sl, r2
 8009082:	9b05      	ldr	r3, [sp, #20]
 8009084:	45ba      	cmp	sl, r7
 8009086:	4415      	add	r5, r2
 8009088:	441d      	add	r5, r3
 800908a:	4653      	mov	r3, sl
 800908c:	bfa8      	it	ge
 800908e:	463b      	movge	r3, r7
 8009090:	42ab      	cmp	r3, r5
 8009092:	bfa8      	it	ge
 8009094:	462b      	movge	r3, r5
 8009096:	2b00      	cmp	r3, #0
 8009098:	bfc2      	ittt	gt
 800909a:	1aff      	subgt	r7, r7, r3
 800909c:	1aed      	subgt	r5, r5, r3
 800909e:	ebaa 0a03 	subgt.w	sl, sl, r3
 80090a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	dd17      	ble.n	80090d8 <_strtod_l+0x738>
 80090a8:	4659      	mov	r1, fp
 80090aa:	461a      	mov	r2, r3
 80090ac:	4620      	mov	r0, r4
 80090ae:	f7ff f9b5 	bl	800841c <__pow5mult>
 80090b2:	4683      	mov	fp, r0
 80090b4:	2800      	cmp	r0, #0
 80090b6:	f43f aeb1 	beq.w	8008e1c <_strtod_l+0x47c>
 80090ba:	4601      	mov	r1, r0
 80090bc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80090be:	4620      	mov	r0, r4
 80090c0:	f7ff f904 	bl	80082cc <__multiply>
 80090c4:	900a      	str	r0, [sp, #40]	; 0x28
 80090c6:	2800      	cmp	r0, #0
 80090c8:	f43f aea8 	beq.w	8008e1c <_strtod_l+0x47c>
 80090cc:	4620      	mov	r0, r4
 80090ce:	991a      	ldr	r1, [sp, #104]	; 0x68
 80090d0:	f7fe ffe6 	bl	80080a0 <_Bfree>
 80090d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090d6:	931a      	str	r3, [sp, #104]	; 0x68
 80090d8:	2f00      	cmp	r7, #0
 80090da:	f300 808f 	bgt.w	80091fc <_strtod_l+0x85c>
 80090de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	dd08      	ble.n	80090f6 <_strtod_l+0x756>
 80090e4:	4620      	mov	r0, r4
 80090e6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80090e8:	9908      	ldr	r1, [sp, #32]
 80090ea:	f7ff f997 	bl	800841c <__pow5mult>
 80090ee:	9008      	str	r0, [sp, #32]
 80090f0:	2800      	cmp	r0, #0
 80090f2:	f43f ae93 	beq.w	8008e1c <_strtod_l+0x47c>
 80090f6:	2d00      	cmp	r5, #0
 80090f8:	dd08      	ble.n	800910c <_strtod_l+0x76c>
 80090fa:	462a      	mov	r2, r5
 80090fc:	4620      	mov	r0, r4
 80090fe:	9908      	ldr	r1, [sp, #32]
 8009100:	f7ff f9e6 	bl	80084d0 <__lshift>
 8009104:	9008      	str	r0, [sp, #32]
 8009106:	2800      	cmp	r0, #0
 8009108:	f43f ae88 	beq.w	8008e1c <_strtod_l+0x47c>
 800910c:	f1ba 0f00 	cmp.w	sl, #0
 8009110:	dd08      	ble.n	8009124 <_strtod_l+0x784>
 8009112:	4659      	mov	r1, fp
 8009114:	4652      	mov	r2, sl
 8009116:	4620      	mov	r0, r4
 8009118:	f7ff f9da 	bl	80084d0 <__lshift>
 800911c:	4683      	mov	fp, r0
 800911e:	2800      	cmp	r0, #0
 8009120:	f43f ae7c 	beq.w	8008e1c <_strtod_l+0x47c>
 8009124:	4620      	mov	r0, r4
 8009126:	9a08      	ldr	r2, [sp, #32]
 8009128:	991a      	ldr	r1, [sp, #104]	; 0x68
 800912a:	f7ff fa59 	bl	80085e0 <__mdiff>
 800912e:	4606      	mov	r6, r0
 8009130:	2800      	cmp	r0, #0
 8009132:	f43f ae73 	beq.w	8008e1c <_strtod_l+0x47c>
 8009136:	2500      	movs	r5, #0
 8009138:	68c3      	ldr	r3, [r0, #12]
 800913a:	4659      	mov	r1, fp
 800913c:	60c5      	str	r5, [r0, #12]
 800913e:	930a      	str	r3, [sp, #40]	; 0x28
 8009140:	f7ff fa32 	bl	80085a8 <__mcmp>
 8009144:	42a8      	cmp	r0, r5
 8009146:	da6b      	bge.n	8009220 <_strtod_l+0x880>
 8009148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800914a:	ea53 0308 	orrs.w	r3, r3, r8
 800914e:	f040 808f 	bne.w	8009270 <_strtod_l+0x8d0>
 8009152:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009156:	2b00      	cmp	r3, #0
 8009158:	f040 808a 	bne.w	8009270 <_strtod_l+0x8d0>
 800915c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009160:	0d1b      	lsrs	r3, r3, #20
 8009162:	051b      	lsls	r3, r3, #20
 8009164:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009168:	f240 8082 	bls.w	8009270 <_strtod_l+0x8d0>
 800916c:	6973      	ldr	r3, [r6, #20]
 800916e:	b913      	cbnz	r3, 8009176 <_strtod_l+0x7d6>
 8009170:	6933      	ldr	r3, [r6, #16]
 8009172:	2b01      	cmp	r3, #1
 8009174:	dd7c      	ble.n	8009270 <_strtod_l+0x8d0>
 8009176:	4631      	mov	r1, r6
 8009178:	2201      	movs	r2, #1
 800917a:	4620      	mov	r0, r4
 800917c:	f7ff f9a8 	bl	80084d0 <__lshift>
 8009180:	4659      	mov	r1, fp
 8009182:	4606      	mov	r6, r0
 8009184:	f7ff fa10 	bl	80085a8 <__mcmp>
 8009188:	2800      	cmp	r0, #0
 800918a:	dd71      	ble.n	8009270 <_strtod_l+0x8d0>
 800918c:	9905      	ldr	r1, [sp, #20]
 800918e:	464b      	mov	r3, r9
 8009190:	4a21      	ldr	r2, [pc, #132]	; (8009218 <_strtod_l+0x878>)
 8009192:	2900      	cmp	r1, #0
 8009194:	f000 808d 	beq.w	80092b2 <_strtod_l+0x912>
 8009198:	ea02 0109 	and.w	r1, r2, r9
 800919c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80091a0:	f300 8087 	bgt.w	80092b2 <_strtod_l+0x912>
 80091a4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80091a8:	f77f aea9 	ble.w	8008efe <_strtod_l+0x55e>
 80091ac:	4640      	mov	r0, r8
 80091ae:	4649      	mov	r1, r9
 80091b0:	4b1a      	ldr	r3, [pc, #104]	; (800921c <_strtod_l+0x87c>)
 80091b2:	2200      	movs	r2, #0
 80091b4:	f7f7 f99a 	bl	80004ec <__aeabi_dmul>
 80091b8:	4b17      	ldr	r3, [pc, #92]	; (8009218 <_strtod_l+0x878>)
 80091ba:	4680      	mov	r8, r0
 80091bc:	400b      	ands	r3, r1
 80091be:	4689      	mov	r9, r1
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	f47f ae35 	bne.w	8008e30 <_strtod_l+0x490>
 80091c6:	2322      	movs	r3, #34	; 0x22
 80091c8:	6023      	str	r3, [r4, #0]
 80091ca:	e631      	b.n	8008e30 <_strtod_l+0x490>
 80091cc:	f04f 32ff 	mov.w	r2, #4294967295
 80091d0:	fa02 f303 	lsl.w	r3, r2, r3
 80091d4:	ea03 0808 	and.w	r8, r3, r8
 80091d8:	e6de      	b.n	8008f98 <_strtod_l+0x5f8>
 80091da:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 80091de:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 80091e2:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 80091e6:	37e2      	adds	r7, #226	; 0xe2
 80091e8:	fa01 f307 	lsl.w	r3, r1, r7
 80091ec:	9310      	str	r3, [sp, #64]	; 0x40
 80091ee:	9113      	str	r1, [sp, #76]	; 0x4c
 80091f0:	e745      	b.n	800907e <_strtod_l+0x6de>
 80091f2:	2300      	movs	r3, #0
 80091f4:	9310      	str	r3, [sp, #64]	; 0x40
 80091f6:	2301      	movs	r3, #1
 80091f8:	9313      	str	r3, [sp, #76]	; 0x4c
 80091fa:	e740      	b.n	800907e <_strtod_l+0x6de>
 80091fc:	463a      	mov	r2, r7
 80091fe:	4620      	mov	r0, r4
 8009200:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009202:	f7ff f965 	bl	80084d0 <__lshift>
 8009206:	901a      	str	r0, [sp, #104]	; 0x68
 8009208:	2800      	cmp	r0, #0
 800920a:	f47f af68 	bne.w	80090de <_strtod_l+0x73e>
 800920e:	e605      	b.n	8008e1c <_strtod_l+0x47c>
 8009210:	0800b4f8 	.word	0x0800b4f8
 8009214:	fffffc02 	.word	0xfffffc02
 8009218:	7ff00000 	.word	0x7ff00000
 800921c:	39500000 	.word	0x39500000
 8009220:	46ca      	mov	sl, r9
 8009222:	d165      	bne.n	80092f0 <_strtod_l+0x950>
 8009224:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009226:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800922a:	b352      	cbz	r2, 8009282 <_strtod_l+0x8e2>
 800922c:	4a9e      	ldr	r2, [pc, #632]	; (80094a8 <_strtod_l+0xb08>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d12a      	bne.n	8009288 <_strtod_l+0x8e8>
 8009232:	9b05      	ldr	r3, [sp, #20]
 8009234:	4641      	mov	r1, r8
 8009236:	b1fb      	cbz	r3, 8009278 <_strtod_l+0x8d8>
 8009238:	4b9c      	ldr	r3, [pc, #624]	; (80094ac <_strtod_l+0xb0c>)
 800923a:	f04f 32ff 	mov.w	r2, #4294967295
 800923e:	ea09 0303 	and.w	r3, r9, r3
 8009242:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009246:	d81a      	bhi.n	800927e <_strtod_l+0x8de>
 8009248:	0d1b      	lsrs	r3, r3, #20
 800924a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800924e:	fa02 f303 	lsl.w	r3, r2, r3
 8009252:	4299      	cmp	r1, r3
 8009254:	d118      	bne.n	8009288 <_strtod_l+0x8e8>
 8009256:	4b96      	ldr	r3, [pc, #600]	; (80094b0 <_strtod_l+0xb10>)
 8009258:	459a      	cmp	sl, r3
 800925a:	d102      	bne.n	8009262 <_strtod_l+0x8c2>
 800925c:	3101      	adds	r1, #1
 800925e:	f43f addd 	beq.w	8008e1c <_strtod_l+0x47c>
 8009262:	f04f 0800 	mov.w	r8, #0
 8009266:	4b91      	ldr	r3, [pc, #580]	; (80094ac <_strtod_l+0xb0c>)
 8009268:	ea0a 0303 	and.w	r3, sl, r3
 800926c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009270:	9b05      	ldr	r3, [sp, #20]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d19a      	bne.n	80091ac <_strtod_l+0x80c>
 8009276:	e5db      	b.n	8008e30 <_strtod_l+0x490>
 8009278:	f04f 33ff 	mov.w	r3, #4294967295
 800927c:	e7e9      	b.n	8009252 <_strtod_l+0x8b2>
 800927e:	4613      	mov	r3, r2
 8009280:	e7e7      	b.n	8009252 <_strtod_l+0x8b2>
 8009282:	ea53 0308 	orrs.w	r3, r3, r8
 8009286:	d081      	beq.n	800918c <_strtod_l+0x7ec>
 8009288:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800928a:	b1e3      	cbz	r3, 80092c6 <_strtod_l+0x926>
 800928c:	ea13 0f0a 	tst.w	r3, sl
 8009290:	d0ee      	beq.n	8009270 <_strtod_l+0x8d0>
 8009292:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009294:	4640      	mov	r0, r8
 8009296:	4649      	mov	r1, r9
 8009298:	9a05      	ldr	r2, [sp, #20]
 800929a:	b1c3      	cbz	r3, 80092ce <_strtod_l+0x92e>
 800929c:	f7ff fb5c 	bl	8008958 <sulp>
 80092a0:	4602      	mov	r2, r0
 80092a2:	460b      	mov	r3, r1
 80092a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80092a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80092a8:	f7f6 ff6a 	bl	8000180 <__adddf3>
 80092ac:	4680      	mov	r8, r0
 80092ae:	4689      	mov	r9, r1
 80092b0:	e7de      	b.n	8009270 <_strtod_l+0x8d0>
 80092b2:	4013      	ands	r3, r2
 80092b4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80092b8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80092bc:	f04f 38ff 	mov.w	r8, #4294967295
 80092c0:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80092c4:	e7d4      	b.n	8009270 <_strtod_l+0x8d0>
 80092c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092c8:	ea13 0f08 	tst.w	r3, r8
 80092cc:	e7e0      	b.n	8009290 <_strtod_l+0x8f0>
 80092ce:	f7ff fb43 	bl	8008958 <sulp>
 80092d2:	4602      	mov	r2, r0
 80092d4:	460b      	mov	r3, r1
 80092d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80092d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80092da:	f7f6 ff4f 	bl	800017c <__aeabi_dsub>
 80092de:	2200      	movs	r2, #0
 80092e0:	2300      	movs	r3, #0
 80092e2:	4680      	mov	r8, r0
 80092e4:	4689      	mov	r9, r1
 80092e6:	f7f7 fb69 	bl	80009bc <__aeabi_dcmpeq>
 80092ea:	2800      	cmp	r0, #0
 80092ec:	d0c0      	beq.n	8009270 <_strtod_l+0x8d0>
 80092ee:	e606      	b.n	8008efe <_strtod_l+0x55e>
 80092f0:	4659      	mov	r1, fp
 80092f2:	4630      	mov	r0, r6
 80092f4:	f7ff fabe 	bl	8008874 <__ratio>
 80092f8:	4602      	mov	r2, r0
 80092fa:	460b      	mov	r3, r1
 80092fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009300:	2200      	movs	r2, #0
 8009302:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009306:	f7f7 fb6d 	bl	80009e4 <__aeabi_dcmple>
 800930a:	2800      	cmp	r0, #0
 800930c:	d06f      	beq.n	80093ee <_strtod_l+0xa4e>
 800930e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009310:	2b00      	cmp	r3, #0
 8009312:	d17c      	bne.n	800940e <_strtod_l+0xa6e>
 8009314:	f1b8 0f00 	cmp.w	r8, #0
 8009318:	d159      	bne.n	80093ce <_strtod_l+0xa2e>
 800931a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800931e:	2b00      	cmp	r3, #0
 8009320:	d17b      	bne.n	800941a <_strtod_l+0xa7a>
 8009322:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009326:	2200      	movs	r2, #0
 8009328:	4b62      	ldr	r3, [pc, #392]	; (80094b4 <_strtod_l+0xb14>)
 800932a:	f7f7 fb51 	bl	80009d0 <__aeabi_dcmplt>
 800932e:	2800      	cmp	r0, #0
 8009330:	d15a      	bne.n	80093e8 <_strtod_l+0xa48>
 8009332:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009336:	2200      	movs	r2, #0
 8009338:	4b5f      	ldr	r3, [pc, #380]	; (80094b8 <_strtod_l+0xb18>)
 800933a:	f7f7 f8d7 	bl	80004ec <__aeabi_dmul>
 800933e:	4605      	mov	r5, r0
 8009340:	460f      	mov	r7, r1
 8009342:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009346:	9506      	str	r5, [sp, #24]
 8009348:	9307      	str	r3, [sp, #28]
 800934a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800934e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009352:	4b56      	ldr	r3, [pc, #344]	; (80094ac <_strtod_l+0xb0c>)
 8009354:	4a55      	ldr	r2, [pc, #340]	; (80094ac <_strtod_l+0xb0c>)
 8009356:	ea0a 0303 	and.w	r3, sl, r3
 800935a:	9313      	str	r3, [sp, #76]	; 0x4c
 800935c:	4b57      	ldr	r3, [pc, #348]	; (80094bc <_strtod_l+0xb1c>)
 800935e:	ea0a 0202 	and.w	r2, sl, r2
 8009362:	429a      	cmp	r2, r3
 8009364:	f040 80b0 	bne.w	80094c8 <_strtod_l+0xb28>
 8009368:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800936c:	4640      	mov	r0, r8
 800936e:	4649      	mov	r1, r9
 8009370:	f7ff f9c2 	bl	80086f8 <__ulp>
 8009374:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009378:	f7f7 f8b8 	bl	80004ec <__aeabi_dmul>
 800937c:	4642      	mov	r2, r8
 800937e:	464b      	mov	r3, r9
 8009380:	f7f6 fefe 	bl	8000180 <__adddf3>
 8009384:	f8df a124 	ldr.w	sl, [pc, #292]	; 80094ac <_strtod_l+0xb0c>
 8009388:	4a4d      	ldr	r2, [pc, #308]	; (80094c0 <_strtod_l+0xb20>)
 800938a:	ea01 0a0a 	and.w	sl, r1, sl
 800938e:	4592      	cmp	sl, r2
 8009390:	4680      	mov	r8, r0
 8009392:	d948      	bls.n	8009426 <_strtod_l+0xa86>
 8009394:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009396:	4b46      	ldr	r3, [pc, #280]	; (80094b0 <_strtod_l+0xb10>)
 8009398:	429a      	cmp	r2, r3
 800939a:	d103      	bne.n	80093a4 <_strtod_l+0xa04>
 800939c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800939e:	3301      	adds	r3, #1
 80093a0:	f43f ad3c 	beq.w	8008e1c <_strtod_l+0x47c>
 80093a4:	f04f 38ff 	mov.w	r8, #4294967295
 80093a8:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80094b0 <_strtod_l+0xb10>
 80093ac:	4620      	mov	r0, r4
 80093ae:	991a      	ldr	r1, [sp, #104]	; 0x68
 80093b0:	f7fe fe76 	bl	80080a0 <_Bfree>
 80093b4:	4620      	mov	r0, r4
 80093b6:	9908      	ldr	r1, [sp, #32]
 80093b8:	f7fe fe72 	bl	80080a0 <_Bfree>
 80093bc:	4659      	mov	r1, fp
 80093be:	4620      	mov	r0, r4
 80093c0:	f7fe fe6e 	bl	80080a0 <_Bfree>
 80093c4:	4631      	mov	r1, r6
 80093c6:	4620      	mov	r0, r4
 80093c8:	f7fe fe6a 	bl	80080a0 <_Bfree>
 80093cc:	e605      	b.n	8008fda <_strtod_l+0x63a>
 80093ce:	f1b8 0f01 	cmp.w	r8, #1
 80093d2:	d103      	bne.n	80093dc <_strtod_l+0xa3c>
 80093d4:	f1b9 0f00 	cmp.w	r9, #0
 80093d8:	f43f ad91 	beq.w	8008efe <_strtod_l+0x55e>
 80093dc:	2200      	movs	r2, #0
 80093de:	4b39      	ldr	r3, [pc, #228]	; (80094c4 <_strtod_l+0xb24>)
 80093e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80093e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80093e6:	e016      	b.n	8009416 <_strtod_l+0xa76>
 80093e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80093ea:	4f33      	ldr	r7, [pc, #204]	; (80094b8 <_strtod_l+0xb18>)
 80093ec:	e7a9      	b.n	8009342 <_strtod_l+0x9a2>
 80093ee:	4b32      	ldr	r3, [pc, #200]	; (80094b8 <_strtod_l+0xb18>)
 80093f0:	2200      	movs	r2, #0
 80093f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80093f6:	f7f7 f879 	bl	80004ec <__aeabi_dmul>
 80093fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093fc:	4605      	mov	r5, r0
 80093fe:	460f      	mov	r7, r1
 8009400:	2b00      	cmp	r3, #0
 8009402:	d09e      	beq.n	8009342 <_strtod_l+0x9a2>
 8009404:	4602      	mov	r2, r0
 8009406:	460b      	mov	r3, r1
 8009408:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800940c:	e79d      	b.n	800934a <_strtod_l+0x9aa>
 800940e:	2200      	movs	r2, #0
 8009410:	4b28      	ldr	r3, [pc, #160]	; (80094b4 <_strtod_l+0xb14>)
 8009412:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009416:	4f27      	ldr	r7, [pc, #156]	; (80094b4 <_strtod_l+0xb14>)
 8009418:	e797      	b.n	800934a <_strtod_l+0x9aa>
 800941a:	2200      	movs	r2, #0
 800941c:	4b29      	ldr	r3, [pc, #164]	; (80094c4 <_strtod_l+0xb24>)
 800941e:	4645      	mov	r5, r8
 8009420:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009424:	e7f7      	b.n	8009416 <_strtod_l+0xa76>
 8009426:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800942a:	9b05      	ldr	r3, [sp, #20]
 800942c:	46ca      	mov	sl, r9
 800942e:	2b00      	cmp	r3, #0
 8009430:	d1bc      	bne.n	80093ac <_strtod_l+0xa0c>
 8009432:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009436:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009438:	0d1b      	lsrs	r3, r3, #20
 800943a:	051b      	lsls	r3, r3, #20
 800943c:	429a      	cmp	r2, r3
 800943e:	d1b5      	bne.n	80093ac <_strtod_l+0xa0c>
 8009440:	4628      	mov	r0, r5
 8009442:	4639      	mov	r1, r7
 8009444:	f7f7 fb9a 	bl	8000b7c <__aeabi_d2lz>
 8009448:	f7f7 f822 	bl	8000490 <__aeabi_l2d>
 800944c:	4602      	mov	r2, r0
 800944e:	460b      	mov	r3, r1
 8009450:	4628      	mov	r0, r5
 8009452:	4639      	mov	r1, r7
 8009454:	f7f6 fe92 	bl	800017c <__aeabi_dsub>
 8009458:	460b      	mov	r3, r1
 800945a:	4602      	mov	r2, r0
 800945c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8009460:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009464:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009466:	ea4a 0a08 	orr.w	sl, sl, r8
 800946a:	ea5a 0a03 	orrs.w	sl, sl, r3
 800946e:	d06c      	beq.n	800954a <_strtod_l+0xbaa>
 8009470:	a309      	add	r3, pc, #36	; (adr r3, 8009498 <_strtod_l+0xaf8>)
 8009472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009476:	f7f7 faab 	bl	80009d0 <__aeabi_dcmplt>
 800947a:	2800      	cmp	r0, #0
 800947c:	f47f acd8 	bne.w	8008e30 <_strtod_l+0x490>
 8009480:	a307      	add	r3, pc, #28	; (adr r3, 80094a0 <_strtod_l+0xb00>)
 8009482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009486:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800948a:	f7f7 fabf 	bl	8000a0c <__aeabi_dcmpgt>
 800948e:	2800      	cmp	r0, #0
 8009490:	d08c      	beq.n	80093ac <_strtod_l+0xa0c>
 8009492:	e4cd      	b.n	8008e30 <_strtod_l+0x490>
 8009494:	f3af 8000 	nop.w
 8009498:	94a03595 	.word	0x94a03595
 800949c:	3fdfffff 	.word	0x3fdfffff
 80094a0:	35afe535 	.word	0x35afe535
 80094a4:	3fe00000 	.word	0x3fe00000
 80094a8:	000fffff 	.word	0x000fffff
 80094ac:	7ff00000 	.word	0x7ff00000
 80094b0:	7fefffff 	.word	0x7fefffff
 80094b4:	3ff00000 	.word	0x3ff00000
 80094b8:	3fe00000 	.word	0x3fe00000
 80094bc:	7fe00000 	.word	0x7fe00000
 80094c0:	7c9fffff 	.word	0x7c9fffff
 80094c4:	bff00000 	.word	0xbff00000
 80094c8:	9b05      	ldr	r3, [sp, #20]
 80094ca:	b333      	cbz	r3, 800951a <_strtod_l+0xb7a>
 80094cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80094ce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80094d2:	d822      	bhi.n	800951a <_strtod_l+0xb7a>
 80094d4:	a328      	add	r3, pc, #160	; (adr r3, 8009578 <_strtod_l+0xbd8>)
 80094d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094da:	4628      	mov	r0, r5
 80094dc:	4639      	mov	r1, r7
 80094de:	f7f7 fa81 	bl	80009e4 <__aeabi_dcmple>
 80094e2:	b1a0      	cbz	r0, 800950e <_strtod_l+0xb6e>
 80094e4:	4639      	mov	r1, r7
 80094e6:	4628      	mov	r0, r5
 80094e8:	f7f7 fad8 	bl	8000a9c <__aeabi_d2uiz>
 80094ec:	2801      	cmp	r0, #1
 80094ee:	bf38      	it	cc
 80094f0:	2001      	movcc	r0, #1
 80094f2:	f7f6 ff81 	bl	80003f8 <__aeabi_ui2d>
 80094f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094f8:	4605      	mov	r5, r0
 80094fa:	460f      	mov	r7, r1
 80094fc:	bb03      	cbnz	r3, 8009540 <_strtod_l+0xba0>
 80094fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009502:	9014      	str	r0, [sp, #80]	; 0x50
 8009504:	9315      	str	r3, [sp, #84]	; 0x54
 8009506:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800950a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800950e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009510:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009512:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009516:	1a9b      	subs	r3, r3, r2
 8009518:	9311      	str	r3, [sp, #68]	; 0x44
 800951a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800951c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800951e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8009522:	f7ff f8e9 	bl	80086f8 <__ulp>
 8009526:	4602      	mov	r2, r0
 8009528:	460b      	mov	r3, r1
 800952a:	4640      	mov	r0, r8
 800952c:	4649      	mov	r1, r9
 800952e:	f7f6 ffdd 	bl	80004ec <__aeabi_dmul>
 8009532:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009534:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009536:	f7f6 fe23 	bl	8000180 <__adddf3>
 800953a:	4680      	mov	r8, r0
 800953c:	4689      	mov	r9, r1
 800953e:	e774      	b.n	800942a <_strtod_l+0xa8a>
 8009540:	4602      	mov	r2, r0
 8009542:	460b      	mov	r3, r1
 8009544:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009548:	e7dd      	b.n	8009506 <_strtod_l+0xb66>
 800954a:	a30d      	add	r3, pc, #52	; (adr r3, 8009580 <_strtod_l+0xbe0>)
 800954c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009550:	f7f7 fa3e 	bl	80009d0 <__aeabi_dcmplt>
 8009554:	e79b      	b.n	800948e <_strtod_l+0xaee>
 8009556:	2300      	movs	r3, #0
 8009558:	930e      	str	r3, [sp, #56]	; 0x38
 800955a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800955c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800955e:	6013      	str	r3, [r2, #0]
 8009560:	f7ff ba5b 	b.w	8008a1a <_strtod_l+0x7a>
 8009564:	2a65      	cmp	r2, #101	; 0x65
 8009566:	f43f ab52 	beq.w	8008c0e <_strtod_l+0x26e>
 800956a:	2a45      	cmp	r2, #69	; 0x45
 800956c:	f43f ab4f 	beq.w	8008c0e <_strtod_l+0x26e>
 8009570:	2301      	movs	r3, #1
 8009572:	f7ff bb87 	b.w	8008c84 <_strtod_l+0x2e4>
 8009576:	bf00      	nop
 8009578:	ffc00000 	.word	0xffc00000
 800957c:	41dfffff 	.word	0x41dfffff
 8009580:	94a03595 	.word	0x94a03595
 8009584:	3fcfffff 	.word	0x3fcfffff

08009588 <_strtod_r>:
 8009588:	4b01      	ldr	r3, [pc, #4]	; (8009590 <_strtod_r+0x8>)
 800958a:	f7ff ba09 	b.w	80089a0 <_strtod_l>
 800958e:	bf00      	nop
 8009590:	20000090 	.word	0x20000090

08009594 <_strtol_l.constprop.0>:
 8009594:	2b01      	cmp	r3, #1
 8009596:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800959a:	4686      	mov	lr, r0
 800959c:	4690      	mov	r8, r2
 800959e:	d001      	beq.n	80095a4 <_strtol_l.constprop.0+0x10>
 80095a0:	2b24      	cmp	r3, #36	; 0x24
 80095a2:	d906      	bls.n	80095b2 <_strtol_l.constprop.0+0x1e>
 80095a4:	f7fd fd74 	bl	8007090 <__errno>
 80095a8:	2316      	movs	r3, #22
 80095aa:	6003      	str	r3, [r0, #0]
 80095ac:	2000      	movs	r0, #0
 80095ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095b2:	460d      	mov	r5, r1
 80095b4:	4835      	ldr	r0, [pc, #212]	; (800968c <_strtol_l.constprop.0+0xf8>)
 80095b6:	462a      	mov	r2, r5
 80095b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095bc:	5d06      	ldrb	r6, [r0, r4]
 80095be:	f016 0608 	ands.w	r6, r6, #8
 80095c2:	d1f8      	bne.n	80095b6 <_strtol_l.constprop.0+0x22>
 80095c4:	2c2d      	cmp	r4, #45	; 0x2d
 80095c6:	d12e      	bne.n	8009626 <_strtol_l.constprop.0+0x92>
 80095c8:	2601      	movs	r6, #1
 80095ca:	782c      	ldrb	r4, [r5, #0]
 80095cc:	1c95      	adds	r5, r2, #2
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d057      	beq.n	8009682 <_strtol_l.constprop.0+0xee>
 80095d2:	2b10      	cmp	r3, #16
 80095d4:	d109      	bne.n	80095ea <_strtol_l.constprop.0+0x56>
 80095d6:	2c30      	cmp	r4, #48	; 0x30
 80095d8:	d107      	bne.n	80095ea <_strtol_l.constprop.0+0x56>
 80095da:	782a      	ldrb	r2, [r5, #0]
 80095dc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80095e0:	2a58      	cmp	r2, #88	; 0x58
 80095e2:	d149      	bne.n	8009678 <_strtol_l.constprop.0+0xe4>
 80095e4:	2310      	movs	r3, #16
 80095e6:	786c      	ldrb	r4, [r5, #1]
 80095e8:	3502      	adds	r5, #2
 80095ea:	2200      	movs	r2, #0
 80095ec:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 80095f0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80095f4:	fbbc f9f3 	udiv	r9, ip, r3
 80095f8:	4610      	mov	r0, r2
 80095fa:	fb03 ca19 	mls	sl, r3, r9, ip
 80095fe:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009602:	2f09      	cmp	r7, #9
 8009604:	d814      	bhi.n	8009630 <_strtol_l.constprop.0+0x9c>
 8009606:	463c      	mov	r4, r7
 8009608:	42a3      	cmp	r3, r4
 800960a:	dd20      	ble.n	800964e <_strtol_l.constprop.0+0xba>
 800960c:	1c57      	adds	r7, r2, #1
 800960e:	d007      	beq.n	8009620 <_strtol_l.constprop.0+0x8c>
 8009610:	4581      	cmp	r9, r0
 8009612:	d319      	bcc.n	8009648 <_strtol_l.constprop.0+0xb4>
 8009614:	d101      	bne.n	800961a <_strtol_l.constprop.0+0x86>
 8009616:	45a2      	cmp	sl, r4
 8009618:	db16      	blt.n	8009648 <_strtol_l.constprop.0+0xb4>
 800961a:	2201      	movs	r2, #1
 800961c:	fb00 4003 	mla	r0, r0, r3, r4
 8009620:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009624:	e7eb      	b.n	80095fe <_strtol_l.constprop.0+0x6a>
 8009626:	2c2b      	cmp	r4, #43	; 0x2b
 8009628:	bf04      	itt	eq
 800962a:	782c      	ldrbeq	r4, [r5, #0]
 800962c:	1c95      	addeq	r5, r2, #2
 800962e:	e7ce      	b.n	80095ce <_strtol_l.constprop.0+0x3a>
 8009630:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009634:	2f19      	cmp	r7, #25
 8009636:	d801      	bhi.n	800963c <_strtol_l.constprop.0+0xa8>
 8009638:	3c37      	subs	r4, #55	; 0x37
 800963a:	e7e5      	b.n	8009608 <_strtol_l.constprop.0+0x74>
 800963c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009640:	2f19      	cmp	r7, #25
 8009642:	d804      	bhi.n	800964e <_strtol_l.constprop.0+0xba>
 8009644:	3c57      	subs	r4, #87	; 0x57
 8009646:	e7df      	b.n	8009608 <_strtol_l.constprop.0+0x74>
 8009648:	f04f 32ff 	mov.w	r2, #4294967295
 800964c:	e7e8      	b.n	8009620 <_strtol_l.constprop.0+0x8c>
 800964e:	1c53      	adds	r3, r2, #1
 8009650:	d108      	bne.n	8009664 <_strtol_l.constprop.0+0xd0>
 8009652:	2322      	movs	r3, #34	; 0x22
 8009654:	4660      	mov	r0, ip
 8009656:	f8ce 3000 	str.w	r3, [lr]
 800965a:	f1b8 0f00 	cmp.w	r8, #0
 800965e:	d0a6      	beq.n	80095ae <_strtol_l.constprop.0+0x1a>
 8009660:	1e69      	subs	r1, r5, #1
 8009662:	e006      	b.n	8009672 <_strtol_l.constprop.0+0xde>
 8009664:	b106      	cbz	r6, 8009668 <_strtol_l.constprop.0+0xd4>
 8009666:	4240      	negs	r0, r0
 8009668:	f1b8 0f00 	cmp.w	r8, #0
 800966c:	d09f      	beq.n	80095ae <_strtol_l.constprop.0+0x1a>
 800966e:	2a00      	cmp	r2, #0
 8009670:	d1f6      	bne.n	8009660 <_strtol_l.constprop.0+0xcc>
 8009672:	f8c8 1000 	str.w	r1, [r8]
 8009676:	e79a      	b.n	80095ae <_strtol_l.constprop.0+0x1a>
 8009678:	2430      	movs	r4, #48	; 0x30
 800967a:	2b00      	cmp	r3, #0
 800967c:	d1b5      	bne.n	80095ea <_strtol_l.constprop.0+0x56>
 800967e:	2308      	movs	r3, #8
 8009680:	e7b3      	b.n	80095ea <_strtol_l.constprop.0+0x56>
 8009682:	2c30      	cmp	r4, #48	; 0x30
 8009684:	d0a9      	beq.n	80095da <_strtol_l.constprop.0+0x46>
 8009686:	230a      	movs	r3, #10
 8009688:	e7af      	b.n	80095ea <_strtol_l.constprop.0+0x56>
 800968a:	bf00      	nop
 800968c:	0800b521 	.word	0x0800b521

08009690 <_strtol_r>:
 8009690:	f7ff bf80 	b.w	8009594 <_strtol_l.constprop.0>

08009694 <__ssputs_r>:
 8009694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009698:	461f      	mov	r7, r3
 800969a:	688e      	ldr	r6, [r1, #8]
 800969c:	4682      	mov	sl, r0
 800969e:	42be      	cmp	r6, r7
 80096a0:	460c      	mov	r4, r1
 80096a2:	4690      	mov	r8, r2
 80096a4:	680b      	ldr	r3, [r1, #0]
 80096a6:	d82c      	bhi.n	8009702 <__ssputs_r+0x6e>
 80096a8:	898a      	ldrh	r2, [r1, #12]
 80096aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80096ae:	d026      	beq.n	80096fe <__ssputs_r+0x6a>
 80096b0:	6965      	ldr	r5, [r4, #20]
 80096b2:	6909      	ldr	r1, [r1, #16]
 80096b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096b8:	eba3 0901 	sub.w	r9, r3, r1
 80096bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096c0:	1c7b      	adds	r3, r7, #1
 80096c2:	444b      	add	r3, r9
 80096c4:	106d      	asrs	r5, r5, #1
 80096c6:	429d      	cmp	r5, r3
 80096c8:	bf38      	it	cc
 80096ca:	461d      	movcc	r5, r3
 80096cc:	0553      	lsls	r3, r2, #21
 80096ce:	d527      	bpl.n	8009720 <__ssputs_r+0x8c>
 80096d0:	4629      	mov	r1, r5
 80096d2:	f7fe fc19 	bl	8007f08 <_malloc_r>
 80096d6:	4606      	mov	r6, r0
 80096d8:	b360      	cbz	r0, 8009734 <__ssputs_r+0xa0>
 80096da:	464a      	mov	r2, r9
 80096dc:	6921      	ldr	r1, [r4, #16]
 80096de:	f000 fdb9 	bl	800a254 <memcpy>
 80096e2:	89a3      	ldrh	r3, [r4, #12]
 80096e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80096e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096ec:	81a3      	strh	r3, [r4, #12]
 80096ee:	6126      	str	r6, [r4, #16]
 80096f0:	444e      	add	r6, r9
 80096f2:	6026      	str	r6, [r4, #0]
 80096f4:	463e      	mov	r6, r7
 80096f6:	6165      	str	r5, [r4, #20]
 80096f8:	eba5 0509 	sub.w	r5, r5, r9
 80096fc:	60a5      	str	r5, [r4, #8]
 80096fe:	42be      	cmp	r6, r7
 8009700:	d900      	bls.n	8009704 <__ssputs_r+0x70>
 8009702:	463e      	mov	r6, r7
 8009704:	4632      	mov	r2, r6
 8009706:	4641      	mov	r1, r8
 8009708:	6820      	ldr	r0, [r4, #0]
 800970a:	f000 fd66 	bl	800a1da <memmove>
 800970e:	2000      	movs	r0, #0
 8009710:	68a3      	ldr	r3, [r4, #8]
 8009712:	1b9b      	subs	r3, r3, r6
 8009714:	60a3      	str	r3, [r4, #8]
 8009716:	6823      	ldr	r3, [r4, #0]
 8009718:	4433      	add	r3, r6
 800971a:	6023      	str	r3, [r4, #0]
 800971c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009720:	462a      	mov	r2, r5
 8009722:	f001 f932 	bl	800a98a <_realloc_r>
 8009726:	4606      	mov	r6, r0
 8009728:	2800      	cmp	r0, #0
 800972a:	d1e0      	bne.n	80096ee <__ssputs_r+0x5a>
 800972c:	4650      	mov	r0, sl
 800972e:	6921      	ldr	r1, [r4, #16]
 8009730:	f7fe fb7a 	bl	8007e28 <_free_r>
 8009734:	230c      	movs	r3, #12
 8009736:	f8ca 3000 	str.w	r3, [sl]
 800973a:	89a3      	ldrh	r3, [r4, #12]
 800973c:	f04f 30ff 	mov.w	r0, #4294967295
 8009740:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009744:	81a3      	strh	r3, [r4, #12]
 8009746:	e7e9      	b.n	800971c <__ssputs_r+0x88>

08009748 <_svfiprintf_r>:
 8009748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800974c:	4698      	mov	r8, r3
 800974e:	898b      	ldrh	r3, [r1, #12]
 8009750:	4607      	mov	r7, r0
 8009752:	061b      	lsls	r3, r3, #24
 8009754:	460d      	mov	r5, r1
 8009756:	4614      	mov	r4, r2
 8009758:	b09d      	sub	sp, #116	; 0x74
 800975a:	d50e      	bpl.n	800977a <_svfiprintf_r+0x32>
 800975c:	690b      	ldr	r3, [r1, #16]
 800975e:	b963      	cbnz	r3, 800977a <_svfiprintf_r+0x32>
 8009760:	2140      	movs	r1, #64	; 0x40
 8009762:	f7fe fbd1 	bl	8007f08 <_malloc_r>
 8009766:	6028      	str	r0, [r5, #0]
 8009768:	6128      	str	r0, [r5, #16]
 800976a:	b920      	cbnz	r0, 8009776 <_svfiprintf_r+0x2e>
 800976c:	230c      	movs	r3, #12
 800976e:	603b      	str	r3, [r7, #0]
 8009770:	f04f 30ff 	mov.w	r0, #4294967295
 8009774:	e0d0      	b.n	8009918 <_svfiprintf_r+0x1d0>
 8009776:	2340      	movs	r3, #64	; 0x40
 8009778:	616b      	str	r3, [r5, #20]
 800977a:	2300      	movs	r3, #0
 800977c:	9309      	str	r3, [sp, #36]	; 0x24
 800977e:	2320      	movs	r3, #32
 8009780:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009784:	2330      	movs	r3, #48	; 0x30
 8009786:	f04f 0901 	mov.w	r9, #1
 800978a:	f8cd 800c 	str.w	r8, [sp, #12]
 800978e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8009930 <_svfiprintf_r+0x1e8>
 8009792:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009796:	4623      	mov	r3, r4
 8009798:	469a      	mov	sl, r3
 800979a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800979e:	b10a      	cbz	r2, 80097a4 <_svfiprintf_r+0x5c>
 80097a0:	2a25      	cmp	r2, #37	; 0x25
 80097a2:	d1f9      	bne.n	8009798 <_svfiprintf_r+0x50>
 80097a4:	ebba 0b04 	subs.w	fp, sl, r4
 80097a8:	d00b      	beq.n	80097c2 <_svfiprintf_r+0x7a>
 80097aa:	465b      	mov	r3, fp
 80097ac:	4622      	mov	r2, r4
 80097ae:	4629      	mov	r1, r5
 80097b0:	4638      	mov	r0, r7
 80097b2:	f7ff ff6f 	bl	8009694 <__ssputs_r>
 80097b6:	3001      	adds	r0, #1
 80097b8:	f000 80a9 	beq.w	800990e <_svfiprintf_r+0x1c6>
 80097bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097be:	445a      	add	r2, fp
 80097c0:	9209      	str	r2, [sp, #36]	; 0x24
 80097c2:	f89a 3000 	ldrb.w	r3, [sl]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	f000 80a1 	beq.w	800990e <_svfiprintf_r+0x1c6>
 80097cc:	2300      	movs	r3, #0
 80097ce:	f04f 32ff 	mov.w	r2, #4294967295
 80097d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097d6:	f10a 0a01 	add.w	sl, sl, #1
 80097da:	9304      	str	r3, [sp, #16]
 80097dc:	9307      	str	r3, [sp, #28]
 80097de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80097e2:	931a      	str	r3, [sp, #104]	; 0x68
 80097e4:	4654      	mov	r4, sl
 80097e6:	2205      	movs	r2, #5
 80097e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097ec:	4850      	ldr	r0, [pc, #320]	; (8009930 <_svfiprintf_r+0x1e8>)
 80097ee:	f7fd fc7b 	bl	80070e8 <memchr>
 80097f2:	9a04      	ldr	r2, [sp, #16]
 80097f4:	b9d8      	cbnz	r0, 800982e <_svfiprintf_r+0xe6>
 80097f6:	06d0      	lsls	r0, r2, #27
 80097f8:	bf44      	itt	mi
 80097fa:	2320      	movmi	r3, #32
 80097fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009800:	0711      	lsls	r1, r2, #28
 8009802:	bf44      	itt	mi
 8009804:	232b      	movmi	r3, #43	; 0x2b
 8009806:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800980a:	f89a 3000 	ldrb.w	r3, [sl]
 800980e:	2b2a      	cmp	r3, #42	; 0x2a
 8009810:	d015      	beq.n	800983e <_svfiprintf_r+0xf6>
 8009812:	4654      	mov	r4, sl
 8009814:	2000      	movs	r0, #0
 8009816:	f04f 0c0a 	mov.w	ip, #10
 800981a:	9a07      	ldr	r2, [sp, #28]
 800981c:	4621      	mov	r1, r4
 800981e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009822:	3b30      	subs	r3, #48	; 0x30
 8009824:	2b09      	cmp	r3, #9
 8009826:	d94d      	bls.n	80098c4 <_svfiprintf_r+0x17c>
 8009828:	b1b0      	cbz	r0, 8009858 <_svfiprintf_r+0x110>
 800982a:	9207      	str	r2, [sp, #28]
 800982c:	e014      	b.n	8009858 <_svfiprintf_r+0x110>
 800982e:	eba0 0308 	sub.w	r3, r0, r8
 8009832:	fa09 f303 	lsl.w	r3, r9, r3
 8009836:	4313      	orrs	r3, r2
 8009838:	46a2      	mov	sl, r4
 800983a:	9304      	str	r3, [sp, #16]
 800983c:	e7d2      	b.n	80097e4 <_svfiprintf_r+0x9c>
 800983e:	9b03      	ldr	r3, [sp, #12]
 8009840:	1d19      	adds	r1, r3, #4
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	9103      	str	r1, [sp, #12]
 8009846:	2b00      	cmp	r3, #0
 8009848:	bfbb      	ittet	lt
 800984a:	425b      	neglt	r3, r3
 800984c:	f042 0202 	orrlt.w	r2, r2, #2
 8009850:	9307      	strge	r3, [sp, #28]
 8009852:	9307      	strlt	r3, [sp, #28]
 8009854:	bfb8      	it	lt
 8009856:	9204      	strlt	r2, [sp, #16]
 8009858:	7823      	ldrb	r3, [r4, #0]
 800985a:	2b2e      	cmp	r3, #46	; 0x2e
 800985c:	d10c      	bne.n	8009878 <_svfiprintf_r+0x130>
 800985e:	7863      	ldrb	r3, [r4, #1]
 8009860:	2b2a      	cmp	r3, #42	; 0x2a
 8009862:	d134      	bne.n	80098ce <_svfiprintf_r+0x186>
 8009864:	9b03      	ldr	r3, [sp, #12]
 8009866:	3402      	adds	r4, #2
 8009868:	1d1a      	adds	r2, r3, #4
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	9203      	str	r2, [sp, #12]
 800986e:	2b00      	cmp	r3, #0
 8009870:	bfb8      	it	lt
 8009872:	f04f 33ff 	movlt.w	r3, #4294967295
 8009876:	9305      	str	r3, [sp, #20]
 8009878:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8009934 <_svfiprintf_r+0x1ec>
 800987c:	2203      	movs	r2, #3
 800987e:	4650      	mov	r0, sl
 8009880:	7821      	ldrb	r1, [r4, #0]
 8009882:	f7fd fc31 	bl	80070e8 <memchr>
 8009886:	b138      	cbz	r0, 8009898 <_svfiprintf_r+0x150>
 8009888:	2240      	movs	r2, #64	; 0x40
 800988a:	9b04      	ldr	r3, [sp, #16]
 800988c:	eba0 000a 	sub.w	r0, r0, sl
 8009890:	4082      	lsls	r2, r0
 8009892:	4313      	orrs	r3, r2
 8009894:	3401      	adds	r4, #1
 8009896:	9304      	str	r3, [sp, #16]
 8009898:	f814 1b01 	ldrb.w	r1, [r4], #1
 800989c:	2206      	movs	r2, #6
 800989e:	4826      	ldr	r0, [pc, #152]	; (8009938 <_svfiprintf_r+0x1f0>)
 80098a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098a4:	f7fd fc20 	bl	80070e8 <memchr>
 80098a8:	2800      	cmp	r0, #0
 80098aa:	d038      	beq.n	800991e <_svfiprintf_r+0x1d6>
 80098ac:	4b23      	ldr	r3, [pc, #140]	; (800993c <_svfiprintf_r+0x1f4>)
 80098ae:	bb1b      	cbnz	r3, 80098f8 <_svfiprintf_r+0x1b0>
 80098b0:	9b03      	ldr	r3, [sp, #12]
 80098b2:	3307      	adds	r3, #7
 80098b4:	f023 0307 	bic.w	r3, r3, #7
 80098b8:	3308      	adds	r3, #8
 80098ba:	9303      	str	r3, [sp, #12]
 80098bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098be:	4433      	add	r3, r6
 80098c0:	9309      	str	r3, [sp, #36]	; 0x24
 80098c2:	e768      	b.n	8009796 <_svfiprintf_r+0x4e>
 80098c4:	460c      	mov	r4, r1
 80098c6:	2001      	movs	r0, #1
 80098c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80098cc:	e7a6      	b.n	800981c <_svfiprintf_r+0xd4>
 80098ce:	2300      	movs	r3, #0
 80098d0:	f04f 0c0a 	mov.w	ip, #10
 80098d4:	4619      	mov	r1, r3
 80098d6:	3401      	adds	r4, #1
 80098d8:	9305      	str	r3, [sp, #20]
 80098da:	4620      	mov	r0, r4
 80098dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098e0:	3a30      	subs	r2, #48	; 0x30
 80098e2:	2a09      	cmp	r2, #9
 80098e4:	d903      	bls.n	80098ee <_svfiprintf_r+0x1a6>
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d0c6      	beq.n	8009878 <_svfiprintf_r+0x130>
 80098ea:	9105      	str	r1, [sp, #20]
 80098ec:	e7c4      	b.n	8009878 <_svfiprintf_r+0x130>
 80098ee:	4604      	mov	r4, r0
 80098f0:	2301      	movs	r3, #1
 80098f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80098f6:	e7f0      	b.n	80098da <_svfiprintf_r+0x192>
 80098f8:	ab03      	add	r3, sp, #12
 80098fa:	9300      	str	r3, [sp, #0]
 80098fc:	462a      	mov	r2, r5
 80098fe:	4638      	mov	r0, r7
 8009900:	4b0f      	ldr	r3, [pc, #60]	; (8009940 <_svfiprintf_r+0x1f8>)
 8009902:	a904      	add	r1, sp, #16
 8009904:	f7fc fc06 	bl	8006114 <_printf_float>
 8009908:	1c42      	adds	r2, r0, #1
 800990a:	4606      	mov	r6, r0
 800990c:	d1d6      	bne.n	80098bc <_svfiprintf_r+0x174>
 800990e:	89ab      	ldrh	r3, [r5, #12]
 8009910:	065b      	lsls	r3, r3, #25
 8009912:	f53f af2d 	bmi.w	8009770 <_svfiprintf_r+0x28>
 8009916:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009918:	b01d      	add	sp, #116	; 0x74
 800991a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800991e:	ab03      	add	r3, sp, #12
 8009920:	9300      	str	r3, [sp, #0]
 8009922:	462a      	mov	r2, r5
 8009924:	4638      	mov	r0, r7
 8009926:	4b06      	ldr	r3, [pc, #24]	; (8009940 <_svfiprintf_r+0x1f8>)
 8009928:	a904      	add	r1, sp, #16
 800992a:	f7fc fe93 	bl	8006654 <_printf_i>
 800992e:	e7eb      	b.n	8009908 <_svfiprintf_r+0x1c0>
 8009930:	0800b621 	.word	0x0800b621
 8009934:	0800b627 	.word	0x0800b627
 8009938:	0800b62b 	.word	0x0800b62b
 800993c:	08006115 	.word	0x08006115
 8009940:	08009695 	.word	0x08009695

08009944 <_sungetc_r>:
 8009944:	b538      	push	{r3, r4, r5, lr}
 8009946:	1c4b      	adds	r3, r1, #1
 8009948:	4614      	mov	r4, r2
 800994a:	d103      	bne.n	8009954 <_sungetc_r+0x10>
 800994c:	f04f 35ff 	mov.w	r5, #4294967295
 8009950:	4628      	mov	r0, r5
 8009952:	bd38      	pop	{r3, r4, r5, pc}
 8009954:	8993      	ldrh	r3, [r2, #12]
 8009956:	b2cd      	uxtb	r5, r1
 8009958:	f023 0320 	bic.w	r3, r3, #32
 800995c:	8193      	strh	r3, [r2, #12]
 800995e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009960:	6852      	ldr	r2, [r2, #4]
 8009962:	b18b      	cbz	r3, 8009988 <_sungetc_r+0x44>
 8009964:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009966:	4293      	cmp	r3, r2
 8009968:	dd08      	ble.n	800997c <_sungetc_r+0x38>
 800996a:	6823      	ldr	r3, [r4, #0]
 800996c:	1e5a      	subs	r2, r3, #1
 800996e:	6022      	str	r2, [r4, #0]
 8009970:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009974:	6863      	ldr	r3, [r4, #4]
 8009976:	3301      	adds	r3, #1
 8009978:	6063      	str	r3, [r4, #4]
 800997a:	e7e9      	b.n	8009950 <_sungetc_r+0xc>
 800997c:	4621      	mov	r1, r4
 800997e:	f000 fbf4 	bl	800a16a <__submore>
 8009982:	2800      	cmp	r0, #0
 8009984:	d0f1      	beq.n	800996a <_sungetc_r+0x26>
 8009986:	e7e1      	b.n	800994c <_sungetc_r+0x8>
 8009988:	6921      	ldr	r1, [r4, #16]
 800998a:	6823      	ldr	r3, [r4, #0]
 800998c:	b151      	cbz	r1, 80099a4 <_sungetc_r+0x60>
 800998e:	4299      	cmp	r1, r3
 8009990:	d208      	bcs.n	80099a4 <_sungetc_r+0x60>
 8009992:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009996:	42a9      	cmp	r1, r5
 8009998:	d104      	bne.n	80099a4 <_sungetc_r+0x60>
 800999a:	3b01      	subs	r3, #1
 800999c:	3201      	adds	r2, #1
 800999e:	6023      	str	r3, [r4, #0]
 80099a0:	6062      	str	r2, [r4, #4]
 80099a2:	e7d5      	b.n	8009950 <_sungetc_r+0xc>
 80099a4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80099a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099ac:	6363      	str	r3, [r4, #52]	; 0x34
 80099ae:	2303      	movs	r3, #3
 80099b0:	63a3      	str	r3, [r4, #56]	; 0x38
 80099b2:	4623      	mov	r3, r4
 80099b4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80099b8:	6023      	str	r3, [r4, #0]
 80099ba:	2301      	movs	r3, #1
 80099bc:	e7dc      	b.n	8009978 <_sungetc_r+0x34>

080099be <__ssrefill_r>:
 80099be:	b510      	push	{r4, lr}
 80099c0:	460c      	mov	r4, r1
 80099c2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80099c4:	b169      	cbz	r1, 80099e2 <__ssrefill_r+0x24>
 80099c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099ca:	4299      	cmp	r1, r3
 80099cc:	d001      	beq.n	80099d2 <__ssrefill_r+0x14>
 80099ce:	f7fe fa2b 	bl	8007e28 <_free_r>
 80099d2:	2000      	movs	r0, #0
 80099d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80099d6:	6360      	str	r0, [r4, #52]	; 0x34
 80099d8:	6063      	str	r3, [r4, #4]
 80099da:	b113      	cbz	r3, 80099e2 <__ssrefill_r+0x24>
 80099dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80099de:	6023      	str	r3, [r4, #0]
 80099e0:	bd10      	pop	{r4, pc}
 80099e2:	6923      	ldr	r3, [r4, #16]
 80099e4:	f04f 30ff 	mov.w	r0, #4294967295
 80099e8:	6023      	str	r3, [r4, #0]
 80099ea:	2300      	movs	r3, #0
 80099ec:	6063      	str	r3, [r4, #4]
 80099ee:	89a3      	ldrh	r3, [r4, #12]
 80099f0:	f043 0320 	orr.w	r3, r3, #32
 80099f4:	81a3      	strh	r3, [r4, #12]
 80099f6:	e7f3      	b.n	80099e0 <__ssrefill_r+0x22>

080099f8 <__ssvfiscanf_r>:
 80099f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099fc:	460c      	mov	r4, r1
 80099fe:	2100      	movs	r1, #0
 8009a00:	4606      	mov	r6, r0
 8009a02:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8009a06:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009a0a:	49a6      	ldr	r1, [pc, #664]	; (8009ca4 <__ssvfiscanf_r+0x2ac>)
 8009a0c:	f10d 0804 	add.w	r8, sp, #4
 8009a10:	91a0      	str	r1, [sp, #640]	; 0x280
 8009a12:	49a5      	ldr	r1, [pc, #660]	; (8009ca8 <__ssvfiscanf_r+0x2b0>)
 8009a14:	4fa5      	ldr	r7, [pc, #660]	; (8009cac <__ssvfiscanf_r+0x2b4>)
 8009a16:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8009cb0 <__ssvfiscanf_r+0x2b8>
 8009a1a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009a1e:	91a1      	str	r1, [sp, #644]	; 0x284
 8009a20:	9300      	str	r3, [sp, #0]
 8009a22:	7813      	ldrb	r3, [r2, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	f000 815a 	beq.w	8009cde <__ssvfiscanf_r+0x2e6>
 8009a2a:	5cf9      	ldrb	r1, [r7, r3]
 8009a2c:	1c55      	adds	r5, r2, #1
 8009a2e:	f011 0108 	ands.w	r1, r1, #8
 8009a32:	d019      	beq.n	8009a68 <__ssvfiscanf_r+0x70>
 8009a34:	6863      	ldr	r3, [r4, #4]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	dd0f      	ble.n	8009a5a <__ssvfiscanf_r+0x62>
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	781a      	ldrb	r2, [r3, #0]
 8009a3e:	5cba      	ldrb	r2, [r7, r2]
 8009a40:	0712      	lsls	r2, r2, #28
 8009a42:	d401      	bmi.n	8009a48 <__ssvfiscanf_r+0x50>
 8009a44:	462a      	mov	r2, r5
 8009a46:	e7ec      	b.n	8009a22 <__ssvfiscanf_r+0x2a>
 8009a48:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	3201      	adds	r2, #1
 8009a4e:	9245      	str	r2, [sp, #276]	; 0x114
 8009a50:	6862      	ldr	r2, [r4, #4]
 8009a52:	6023      	str	r3, [r4, #0]
 8009a54:	3a01      	subs	r2, #1
 8009a56:	6062      	str	r2, [r4, #4]
 8009a58:	e7ec      	b.n	8009a34 <__ssvfiscanf_r+0x3c>
 8009a5a:	4621      	mov	r1, r4
 8009a5c:	4630      	mov	r0, r6
 8009a5e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009a60:	4798      	blx	r3
 8009a62:	2800      	cmp	r0, #0
 8009a64:	d0e9      	beq.n	8009a3a <__ssvfiscanf_r+0x42>
 8009a66:	e7ed      	b.n	8009a44 <__ssvfiscanf_r+0x4c>
 8009a68:	2b25      	cmp	r3, #37	; 0x25
 8009a6a:	d012      	beq.n	8009a92 <__ssvfiscanf_r+0x9a>
 8009a6c:	469a      	mov	sl, r3
 8009a6e:	6863      	ldr	r3, [r4, #4]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	f340 8092 	ble.w	8009b9a <__ssvfiscanf_r+0x1a2>
 8009a76:	6822      	ldr	r2, [r4, #0]
 8009a78:	7813      	ldrb	r3, [r2, #0]
 8009a7a:	4553      	cmp	r3, sl
 8009a7c:	f040 812f 	bne.w	8009cde <__ssvfiscanf_r+0x2e6>
 8009a80:	6863      	ldr	r3, [r4, #4]
 8009a82:	3201      	adds	r2, #1
 8009a84:	3b01      	subs	r3, #1
 8009a86:	6063      	str	r3, [r4, #4]
 8009a88:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009a8a:	6022      	str	r2, [r4, #0]
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	9345      	str	r3, [sp, #276]	; 0x114
 8009a90:	e7d8      	b.n	8009a44 <__ssvfiscanf_r+0x4c>
 8009a92:	9141      	str	r1, [sp, #260]	; 0x104
 8009a94:	9143      	str	r1, [sp, #268]	; 0x10c
 8009a96:	7853      	ldrb	r3, [r2, #1]
 8009a98:	2b2a      	cmp	r3, #42	; 0x2a
 8009a9a:	bf04      	itt	eq
 8009a9c:	2310      	moveq	r3, #16
 8009a9e:	1c95      	addeq	r5, r2, #2
 8009aa0:	f04f 020a 	mov.w	r2, #10
 8009aa4:	bf08      	it	eq
 8009aa6:	9341      	streq	r3, [sp, #260]	; 0x104
 8009aa8:	46aa      	mov	sl, r5
 8009aaa:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8009aae:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8009ab2:	2b09      	cmp	r3, #9
 8009ab4:	d91c      	bls.n	8009af0 <__ssvfiscanf_r+0xf8>
 8009ab6:	2203      	movs	r2, #3
 8009ab8:	487d      	ldr	r0, [pc, #500]	; (8009cb0 <__ssvfiscanf_r+0x2b8>)
 8009aba:	f7fd fb15 	bl	80070e8 <memchr>
 8009abe:	b138      	cbz	r0, 8009ad0 <__ssvfiscanf_r+0xd8>
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	4655      	mov	r5, sl
 8009ac4:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009ac6:	eba0 0009 	sub.w	r0, r0, r9
 8009aca:	4083      	lsls	r3, r0
 8009acc:	4313      	orrs	r3, r2
 8009ace:	9341      	str	r3, [sp, #260]	; 0x104
 8009ad0:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009ad4:	2b78      	cmp	r3, #120	; 0x78
 8009ad6:	d806      	bhi.n	8009ae6 <__ssvfiscanf_r+0xee>
 8009ad8:	2b57      	cmp	r3, #87	; 0x57
 8009ada:	d810      	bhi.n	8009afe <__ssvfiscanf_r+0x106>
 8009adc:	2b25      	cmp	r3, #37	; 0x25
 8009ade:	d0c5      	beq.n	8009a6c <__ssvfiscanf_r+0x74>
 8009ae0:	d856      	bhi.n	8009b90 <__ssvfiscanf_r+0x198>
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d064      	beq.n	8009bb0 <__ssvfiscanf_r+0x1b8>
 8009ae6:	2303      	movs	r3, #3
 8009ae8:	9347      	str	r3, [sp, #284]	; 0x11c
 8009aea:	230a      	movs	r3, #10
 8009aec:	9342      	str	r3, [sp, #264]	; 0x108
 8009aee:	e075      	b.n	8009bdc <__ssvfiscanf_r+0x1e4>
 8009af0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009af2:	4655      	mov	r5, sl
 8009af4:	fb02 1103 	mla	r1, r2, r3, r1
 8009af8:	3930      	subs	r1, #48	; 0x30
 8009afa:	9143      	str	r1, [sp, #268]	; 0x10c
 8009afc:	e7d4      	b.n	8009aa8 <__ssvfiscanf_r+0xb0>
 8009afe:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8009b02:	2a20      	cmp	r2, #32
 8009b04:	d8ef      	bhi.n	8009ae6 <__ssvfiscanf_r+0xee>
 8009b06:	a101      	add	r1, pc, #4	; (adr r1, 8009b0c <__ssvfiscanf_r+0x114>)
 8009b08:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009b0c:	08009bbf 	.word	0x08009bbf
 8009b10:	08009ae7 	.word	0x08009ae7
 8009b14:	08009ae7 	.word	0x08009ae7
 8009b18:	08009c1d 	.word	0x08009c1d
 8009b1c:	08009ae7 	.word	0x08009ae7
 8009b20:	08009ae7 	.word	0x08009ae7
 8009b24:	08009ae7 	.word	0x08009ae7
 8009b28:	08009ae7 	.word	0x08009ae7
 8009b2c:	08009ae7 	.word	0x08009ae7
 8009b30:	08009ae7 	.word	0x08009ae7
 8009b34:	08009ae7 	.word	0x08009ae7
 8009b38:	08009c33 	.word	0x08009c33
 8009b3c:	08009c19 	.word	0x08009c19
 8009b40:	08009b97 	.word	0x08009b97
 8009b44:	08009b97 	.word	0x08009b97
 8009b48:	08009b97 	.word	0x08009b97
 8009b4c:	08009ae7 	.word	0x08009ae7
 8009b50:	08009bd5 	.word	0x08009bd5
 8009b54:	08009ae7 	.word	0x08009ae7
 8009b58:	08009ae7 	.word	0x08009ae7
 8009b5c:	08009ae7 	.word	0x08009ae7
 8009b60:	08009ae7 	.word	0x08009ae7
 8009b64:	08009c43 	.word	0x08009c43
 8009b68:	08009c11 	.word	0x08009c11
 8009b6c:	08009bb7 	.word	0x08009bb7
 8009b70:	08009ae7 	.word	0x08009ae7
 8009b74:	08009ae7 	.word	0x08009ae7
 8009b78:	08009c3f 	.word	0x08009c3f
 8009b7c:	08009ae7 	.word	0x08009ae7
 8009b80:	08009c19 	.word	0x08009c19
 8009b84:	08009ae7 	.word	0x08009ae7
 8009b88:	08009ae7 	.word	0x08009ae7
 8009b8c:	08009bbf 	.word	0x08009bbf
 8009b90:	3b45      	subs	r3, #69	; 0x45
 8009b92:	2b02      	cmp	r3, #2
 8009b94:	d8a7      	bhi.n	8009ae6 <__ssvfiscanf_r+0xee>
 8009b96:	2305      	movs	r3, #5
 8009b98:	e01f      	b.n	8009bda <__ssvfiscanf_r+0x1e2>
 8009b9a:	4621      	mov	r1, r4
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009ba0:	4798      	blx	r3
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	f43f af67 	beq.w	8009a76 <__ssvfiscanf_r+0x7e>
 8009ba8:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009baa:	2800      	cmp	r0, #0
 8009bac:	f040 808d 	bne.w	8009cca <__ssvfiscanf_r+0x2d2>
 8009bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb4:	e08f      	b.n	8009cd6 <__ssvfiscanf_r+0x2de>
 8009bb6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009bb8:	f042 0220 	orr.w	r2, r2, #32
 8009bbc:	9241      	str	r2, [sp, #260]	; 0x104
 8009bbe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009bc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009bc4:	9241      	str	r2, [sp, #260]	; 0x104
 8009bc6:	2210      	movs	r2, #16
 8009bc8:	2b6f      	cmp	r3, #111	; 0x6f
 8009bca:	bf34      	ite	cc
 8009bcc:	2303      	movcc	r3, #3
 8009bce:	2304      	movcs	r3, #4
 8009bd0:	9242      	str	r2, [sp, #264]	; 0x108
 8009bd2:	e002      	b.n	8009bda <__ssvfiscanf_r+0x1e2>
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	9342      	str	r3, [sp, #264]	; 0x108
 8009bd8:	2303      	movs	r3, #3
 8009bda:	9347      	str	r3, [sp, #284]	; 0x11c
 8009bdc:	6863      	ldr	r3, [r4, #4]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	dd3d      	ble.n	8009c5e <__ssvfiscanf_r+0x266>
 8009be2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009be4:	0659      	lsls	r1, r3, #25
 8009be6:	d404      	bmi.n	8009bf2 <__ssvfiscanf_r+0x1fa>
 8009be8:	6823      	ldr	r3, [r4, #0]
 8009bea:	781a      	ldrb	r2, [r3, #0]
 8009bec:	5cba      	ldrb	r2, [r7, r2]
 8009bee:	0712      	lsls	r2, r2, #28
 8009bf0:	d43c      	bmi.n	8009c6c <__ssvfiscanf_r+0x274>
 8009bf2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009bf4:	2b02      	cmp	r3, #2
 8009bf6:	dc4b      	bgt.n	8009c90 <__ssvfiscanf_r+0x298>
 8009bf8:	466b      	mov	r3, sp
 8009bfa:	4622      	mov	r2, r4
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	a941      	add	r1, sp, #260	; 0x104
 8009c00:	f000 f872 	bl	8009ce8 <_scanf_chars>
 8009c04:	2801      	cmp	r0, #1
 8009c06:	d06a      	beq.n	8009cde <__ssvfiscanf_r+0x2e6>
 8009c08:	2802      	cmp	r0, #2
 8009c0a:	f47f af1b 	bne.w	8009a44 <__ssvfiscanf_r+0x4c>
 8009c0e:	e7cb      	b.n	8009ba8 <__ssvfiscanf_r+0x1b0>
 8009c10:	2308      	movs	r3, #8
 8009c12:	9342      	str	r3, [sp, #264]	; 0x108
 8009c14:	2304      	movs	r3, #4
 8009c16:	e7e0      	b.n	8009bda <__ssvfiscanf_r+0x1e2>
 8009c18:	220a      	movs	r2, #10
 8009c1a:	e7d5      	b.n	8009bc8 <__ssvfiscanf_r+0x1d0>
 8009c1c:	4629      	mov	r1, r5
 8009c1e:	4640      	mov	r0, r8
 8009c20:	f000 fa6a 	bl	800a0f8 <__sccl>
 8009c24:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009c26:	4605      	mov	r5, r0
 8009c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c2c:	9341      	str	r3, [sp, #260]	; 0x104
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e7d3      	b.n	8009bda <__ssvfiscanf_r+0x1e2>
 8009c32:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c38:	9341      	str	r3, [sp, #260]	; 0x104
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	e7cd      	b.n	8009bda <__ssvfiscanf_r+0x1e2>
 8009c3e:	2302      	movs	r3, #2
 8009c40:	e7cb      	b.n	8009bda <__ssvfiscanf_r+0x1e2>
 8009c42:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009c44:	06c3      	lsls	r3, r0, #27
 8009c46:	f53f aefd 	bmi.w	8009a44 <__ssvfiscanf_r+0x4c>
 8009c4a:	9b00      	ldr	r3, [sp, #0]
 8009c4c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009c4e:	1d19      	adds	r1, r3, #4
 8009c50:	9100      	str	r1, [sp, #0]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	07c0      	lsls	r0, r0, #31
 8009c56:	bf4c      	ite	mi
 8009c58:	801a      	strhmi	r2, [r3, #0]
 8009c5a:	601a      	strpl	r2, [r3, #0]
 8009c5c:	e6f2      	b.n	8009a44 <__ssvfiscanf_r+0x4c>
 8009c5e:	4621      	mov	r1, r4
 8009c60:	4630      	mov	r0, r6
 8009c62:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009c64:	4798      	blx	r3
 8009c66:	2800      	cmp	r0, #0
 8009c68:	d0bb      	beq.n	8009be2 <__ssvfiscanf_r+0x1ea>
 8009c6a:	e79d      	b.n	8009ba8 <__ssvfiscanf_r+0x1b0>
 8009c6c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009c6e:	3201      	adds	r2, #1
 8009c70:	9245      	str	r2, [sp, #276]	; 0x114
 8009c72:	6862      	ldr	r2, [r4, #4]
 8009c74:	3a01      	subs	r2, #1
 8009c76:	2a00      	cmp	r2, #0
 8009c78:	6062      	str	r2, [r4, #4]
 8009c7a:	dd02      	ble.n	8009c82 <__ssvfiscanf_r+0x28a>
 8009c7c:	3301      	adds	r3, #1
 8009c7e:	6023      	str	r3, [r4, #0]
 8009c80:	e7b2      	b.n	8009be8 <__ssvfiscanf_r+0x1f0>
 8009c82:	4621      	mov	r1, r4
 8009c84:	4630      	mov	r0, r6
 8009c86:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009c88:	4798      	blx	r3
 8009c8a:	2800      	cmp	r0, #0
 8009c8c:	d0ac      	beq.n	8009be8 <__ssvfiscanf_r+0x1f0>
 8009c8e:	e78b      	b.n	8009ba8 <__ssvfiscanf_r+0x1b0>
 8009c90:	2b04      	cmp	r3, #4
 8009c92:	dc0f      	bgt.n	8009cb4 <__ssvfiscanf_r+0x2bc>
 8009c94:	466b      	mov	r3, sp
 8009c96:	4622      	mov	r2, r4
 8009c98:	4630      	mov	r0, r6
 8009c9a:	a941      	add	r1, sp, #260	; 0x104
 8009c9c:	f000 f87e 	bl	8009d9c <_scanf_i>
 8009ca0:	e7b0      	b.n	8009c04 <__ssvfiscanf_r+0x20c>
 8009ca2:	bf00      	nop
 8009ca4:	08009945 	.word	0x08009945
 8009ca8:	080099bf 	.word	0x080099bf
 8009cac:	0800b521 	.word	0x0800b521
 8009cb0:	0800b627 	.word	0x0800b627
 8009cb4:	4b0b      	ldr	r3, [pc, #44]	; (8009ce4 <__ssvfiscanf_r+0x2ec>)
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	f43f aec4 	beq.w	8009a44 <__ssvfiscanf_r+0x4c>
 8009cbc:	466b      	mov	r3, sp
 8009cbe:	4622      	mov	r2, r4
 8009cc0:	4630      	mov	r0, r6
 8009cc2:	a941      	add	r1, sp, #260	; 0x104
 8009cc4:	f7fc fde8 	bl	8006898 <_scanf_float>
 8009cc8:	e79c      	b.n	8009c04 <__ssvfiscanf_r+0x20c>
 8009cca:	89a3      	ldrh	r3, [r4, #12]
 8009ccc:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009cd0:	bf18      	it	ne
 8009cd2:	f04f 30ff 	movne.w	r0, #4294967295
 8009cd6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8009cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cde:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009ce0:	e7f9      	b.n	8009cd6 <__ssvfiscanf_r+0x2de>
 8009ce2:	bf00      	nop
 8009ce4:	08006899 	.word	0x08006899

08009ce8 <_scanf_chars>:
 8009ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cec:	4615      	mov	r5, r2
 8009cee:	688a      	ldr	r2, [r1, #8]
 8009cf0:	4680      	mov	r8, r0
 8009cf2:	460c      	mov	r4, r1
 8009cf4:	b932      	cbnz	r2, 8009d04 <_scanf_chars+0x1c>
 8009cf6:	698a      	ldr	r2, [r1, #24]
 8009cf8:	2a00      	cmp	r2, #0
 8009cfa:	bf0c      	ite	eq
 8009cfc:	2201      	moveq	r2, #1
 8009cfe:	f04f 32ff 	movne.w	r2, #4294967295
 8009d02:	608a      	str	r2, [r1, #8]
 8009d04:	2700      	movs	r7, #0
 8009d06:	6822      	ldr	r2, [r4, #0]
 8009d08:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8009d98 <_scanf_chars+0xb0>
 8009d0c:	06d1      	lsls	r1, r2, #27
 8009d0e:	bf5f      	itttt	pl
 8009d10:	681a      	ldrpl	r2, [r3, #0]
 8009d12:	1d11      	addpl	r1, r2, #4
 8009d14:	6019      	strpl	r1, [r3, #0]
 8009d16:	6816      	ldrpl	r6, [r2, #0]
 8009d18:	69a0      	ldr	r0, [r4, #24]
 8009d1a:	b188      	cbz	r0, 8009d40 <_scanf_chars+0x58>
 8009d1c:	2801      	cmp	r0, #1
 8009d1e:	d107      	bne.n	8009d30 <_scanf_chars+0x48>
 8009d20:	682b      	ldr	r3, [r5, #0]
 8009d22:	781a      	ldrb	r2, [r3, #0]
 8009d24:	6963      	ldr	r3, [r4, #20]
 8009d26:	5c9b      	ldrb	r3, [r3, r2]
 8009d28:	b953      	cbnz	r3, 8009d40 <_scanf_chars+0x58>
 8009d2a:	2f00      	cmp	r7, #0
 8009d2c:	d031      	beq.n	8009d92 <_scanf_chars+0xaa>
 8009d2e:	e022      	b.n	8009d76 <_scanf_chars+0x8e>
 8009d30:	2802      	cmp	r0, #2
 8009d32:	d120      	bne.n	8009d76 <_scanf_chars+0x8e>
 8009d34:	682b      	ldr	r3, [r5, #0]
 8009d36:	781b      	ldrb	r3, [r3, #0]
 8009d38:	f819 3003 	ldrb.w	r3, [r9, r3]
 8009d3c:	071b      	lsls	r3, r3, #28
 8009d3e:	d41a      	bmi.n	8009d76 <_scanf_chars+0x8e>
 8009d40:	6823      	ldr	r3, [r4, #0]
 8009d42:	3701      	adds	r7, #1
 8009d44:	06da      	lsls	r2, r3, #27
 8009d46:	bf5e      	ittt	pl
 8009d48:	682b      	ldrpl	r3, [r5, #0]
 8009d4a:	781b      	ldrbpl	r3, [r3, #0]
 8009d4c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009d50:	682a      	ldr	r2, [r5, #0]
 8009d52:	686b      	ldr	r3, [r5, #4]
 8009d54:	3201      	adds	r2, #1
 8009d56:	602a      	str	r2, [r5, #0]
 8009d58:	68a2      	ldr	r2, [r4, #8]
 8009d5a:	3b01      	subs	r3, #1
 8009d5c:	3a01      	subs	r2, #1
 8009d5e:	606b      	str	r3, [r5, #4]
 8009d60:	60a2      	str	r2, [r4, #8]
 8009d62:	b142      	cbz	r2, 8009d76 <_scanf_chars+0x8e>
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	dcd7      	bgt.n	8009d18 <_scanf_chars+0x30>
 8009d68:	4629      	mov	r1, r5
 8009d6a:	4640      	mov	r0, r8
 8009d6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009d70:	4798      	blx	r3
 8009d72:	2800      	cmp	r0, #0
 8009d74:	d0d0      	beq.n	8009d18 <_scanf_chars+0x30>
 8009d76:	6823      	ldr	r3, [r4, #0]
 8009d78:	f013 0310 	ands.w	r3, r3, #16
 8009d7c:	d105      	bne.n	8009d8a <_scanf_chars+0xa2>
 8009d7e:	68e2      	ldr	r2, [r4, #12]
 8009d80:	3201      	adds	r2, #1
 8009d82:	60e2      	str	r2, [r4, #12]
 8009d84:	69a2      	ldr	r2, [r4, #24]
 8009d86:	b102      	cbz	r2, 8009d8a <_scanf_chars+0xa2>
 8009d88:	7033      	strb	r3, [r6, #0]
 8009d8a:	2000      	movs	r0, #0
 8009d8c:	6923      	ldr	r3, [r4, #16]
 8009d8e:	443b      	add	r3, r7
 8009d90:	6123      	str	r3, [r4, #16]
 8009d92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d96:	bf00      	nop
 8009d98:	0800b521 	.word	0x0800b521

08009d9c <_scanf_i>:
 8009d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da0:	460c      	mov	r4, r1
 8009da2:	4698      	mov	r8, r3
 8009da4:	4b72      	ldr	r3, [pc, #456]	; (8009f70 <_scanf_i+0x1d4>)
 8009da6:	b087      	sub	sp, #28
 8009da8:	4682      	mov	sl, r0
 8009daa:	4616      	mov	r6, r2
 8009dac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009db0:	ab03      	add	r3, sp, #12
 8009db2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009db6:	4b6f      	ldr	r3, [pc, #444]	; (8009f74 <_scanf_i+0x1d8>)
 8009db8:	69a1      	ldr	r1, [r4, #24]
 8009dba:	4a6f      	ldr	r2, [pc, #444]	; (8009f78 <_scanf_i+0x1dc>)
 8009dbc:	4627      	mov	r7, r4
 8009dbe:	2903      	cmp	r1, #3
 8009dc0:	bf18      	it	ne
 8009dc2:	461a      	movne	r2, r3
 8009dc4:	68a3      	ldr	r3, [r4, #8]
 8009dc6:	9201      	str	r2, [sp, #4]
 8009dc8:	1e5a      	subs	r2, r3, #1
 8009dca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009dce:	bf81      	itttt	hi
 8009dd0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009dd4:	eb03 0905 	addhi.w	r9, r3, r5
 8009dd8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009ddc:	60a3      	strhi	r3, [r4, #8]
 8009dde:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009de2:	bf98      	it	ls
 8009de4:	f04f 0900 	movls.w	r9, #0
 8009de8:	463d      	mov	r5, r7
 8009dea:	f04f 0b00 	mov.w	fp, #0
 8009dee:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009df2:	6023      	str	r3, [r4, #0]
 8009df4:	6831      	ldr	r1, [r6, #0]
 8009df6:	ab03      	add	r3, sp, #12
 8009df8:	2202      	movs	r2, #2
 8009dfa:	7809      	ldrb	r1, [r1, #0]
 8009dfc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009e00:	f7fd f972 	bl	80070e8 <memchr>
 8009e04:	b328      	cbz	r0, 8009e52 <_scanf_i+0xb6>
 8009e06:	f1bb 0f01 	cmp.w	fp, #1
 8009e0a:	d159      	bne.n	8009ec0 <_scanf_i+0x124>
 8009e0c:	6862      	ldr	r2, [r4, #4]
 8009e0e:	b92a      	cbnz	r2, 8009e1c <_scanf_i+0x80>
 8009e10:	2308      	movs	r3, #8
 8009e12:	6822      	ldr	r2, [r4, #0]
 8009e14:	6063      	str	r3, [r4, #4]
 8009e16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e1a:	6022      	str	r2, [r4, #0]
 8009e1c:	6822      	ldr	r2, [r4, #0]
 8009e1e:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009e22:	6022      	str	r2, [r4, #0]
 8009e24:	68a2      	ldr	r2, [r4, #8]
 8009e26:	1e51      	subs	r1, r2, #1
 8009e28:	60a1      	str	r1, [r4, #8]
 8009e2a:	b192      	cbz	r2, 8009e52 <_scanf_i+0xb6>
 8009e2c:	6832      	ldr	r2, [r6, #0]
 8009e2e:	1c51      	adds	r1, r2, #1
 8009e30:	6031      	str	r1, [r6, #0]
 8009e32:	7812      	ldrb	r2, [r2, #0]
 8009e34:	f805 2b01 	strb.w	r2, [r5], #1
 8009e38:	6872      	ldr	r2, [r6, #4]
 8009e3a:	3a01      	subs	r2, #1
 8009e3c:	2a00      	cmp	r2, #0
 8009e3e:	6072      	str	r2, [r6, #4]
 8009e40:	dc07      	bgt.n	8009e52 <_scanf_i+0xb6>
 8009e42:	4631      	mov	r1, r6
 8009e44:	4650      	mov	r0, sl
 8009e46:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8009e4a:	4790      	blx	r2
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	f040 8085 	bne.w	8009f5c <_scanf_i+0x1c0>
 8009e52:	f10b 0b01 	add.w	fp, fp, #1
 8009e56:	f1bb 0f03 	cmp.w	fp, #3
 8009e5a:	d1cb      	bne.n	8009df4 <_scanf_i+0x58>
 8009e5c:	6863      	ldr	r3, [r4, #4]
 8009e5e:	b90b      	cbnz	r3, 8009e64 <_scanf_i+0xc8>
 8009e60:	230a      	movs	r3, #10
 8009e62:	6063      	str	r3, [r4, #4]
 8009e64:	6863      	ldr	r3, [r4, #4]
 8009e66:	4945      	ldr	r1, [pc, #276]	; (8009f7c <_scanf_i+0x1e0>)
 8009e68:	6960      	ldr	r0, [r4, #20]
 8009e6a:	1ac9      	subs	r1, r1, r3
 8009e6c:	f000 f944 	bl	800a0f8 <__sccl>
 8009e70:	f04f 0b00 	mov.w	fp, #0
 8009e74:	68a3      	ldr	r3, [r4, #8]
 8009e76:	6822      	ldr	r2, [r4, #0]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d03d      	beq.n	8009ef8 <_scanf_i+0x15c>
 8009e7c:	6831      	ldr	r1, [r6, #0]
 8009e7e:	6960      	ldr	r0, [r4, #20]
 8009e80:	f891 c000 	ldrb.w	ip, [r1]
 8009e84:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009e88:	2800      	cmp	r0, #0
 8009e8a:	d035      	beq.n	8009ef8 <_scanf_i+0x15c>
 8009e8c:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009e90:	d124      	bne.n	8009edc <_scanf_i+0x140>
 8009e92:	0510      	lsls	r0, r2, #20
 8009e94:	d522      	bpl.n	8009edc <_scanf_i+0x140>
 8009e96:	f10b 0b01 	add.w	fp, fp, #1
 8009e9a:	f1b9 0f00 	cmp.w	r9, #0
 8009e9e:	d003      	beq.n	8009ea8 <_scanf_i+0x10c>
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	f109 39ff 	add.w	r9, r9, #4294967295
 8009ea6:	60a3      	str	r3, [r4, #8]
 8009ea8:	6873      	ldr	r3, [r6, #4]
 8009eaa:	3b01      	subs	r3, #1
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	6073      	str	r3, [r6, #4]
 8009eb0:	dd1b      	ble.n	8009eea <_scanf_i+0x14e>
 8009eb2:	6833      	ldr	r3, [r6, #0]
 8009eb4:	3301      	adds	r3, #1
 8009eb6:	6033      	str	r3, [r6, #0]
 8009eb8:	68a3      	ldr	r3, [r4, #8]
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	60a3      	str	r3, [r4, #8]
 8009ebe:	e7d9      	b.n	8009e74 <_scanf_i+0xd8>
 8009ec0:	f1bb 0f02 	cmp.w	fp, #2
 8009ec4:	d1ae      	bne.n	8009e24 <_scanf_i+0x88>
 8009ec6:	6822      	ldr	r2, [r4, #0]
 8009ec8:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009ecc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009ed0:	d1bf      	bne.n	8009e52 <_scanf_i+0xb6>
 8009ed2:	2310      	movs	r3, #16
 8009ed4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009ed8:	6063      	str	r3, [r4, #4]
 8009eda:	e7a2      	b.n	8009e22 <_scanf_i+0x86>
 8009edc:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009ee0:	6022      	str	r2, [r4, #0]
 8009ee2:	780b      	ldrb	r3, [r1, #0]
 8009ee4:	f805 3b01 	strb.w	r3, [r5], #1
 8009ee8:	e7de      	b.n	8009ea8 <_scanf_i+0x10c>
 8009eea:	4631      	mov	r1, r6
 8009eec:	4650      	mov	r0, sl
 8009eee:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009ef2:	4798      	blx	r3
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	d0df      	beq.n	8009eb8 <_scanf_i+0x11c>
 8009ef8:	6823      	ldr	r3, [r4, #0]
 8009efa:	05d9      	lsls	r1, r3, #23
 8009efc:	d50d      	bpl.n	8009f1a <_scanf_i+0x17e>
 8009efe:	42bd      	cmp	r5, r7
 8009f00:	d909      	bls.n	8009f16 <_scanf_i+0x17a>
 8009f02:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009f06:	4632      	mov	r2, r6
 8009f08:	4650      	mov	r0, sl
 8009f0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f0e:	f105 39ff 	add.w	r9, r5, #4294967295
 8009f12:	4798      	blx	r3
 8009f14:	464d      	mov	r5, r9
 8009f16:	42bd      	cmp	r5, r7
 8009f18:	d028      	beq.n	8009f6c <_scanf_i+0x1d0>
 8009f1a:	6822      	ldr	r2, [r4, #0]
 8009f1c:	f012 0210 	ands.w	r2, r2, #16
 8009f20:	d113      	bne.n	8009f4a <_scanf_i+0x1ae>
 8009f22:	702a      	strb	r2, [r5, #0]
 8009f24:	4639      	mov	r1, r7
 8009f26:	6863      	ldr	r3, [r4, #4]
 8009f28:	4650      	mov	r0, sl
 8009f2a:	9e01      	ldr	r6, [sp, #4]
 8009f2c:	47b0      	blx	r6
 8009f2e:	f8d8 3000 	ldr.w	r3, [r8]
 8009f32:	6821      	ldr	r1, [r4, #0]
 8009f34:	1d1a      	adds	r2, r3, #4
 8009f36:	f8c8 2000 	str.w	r2, [r8]
 8009f3a:	f011 0f20 	tst.w	r1, #32
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	d00f      	beq.n	8009f62 <_scanf_i+0x1c6>
 8009f42:	6018      	str	r0, [r3, #0]
 8009f44:	68e3      	ldr	r3, [r4, #12]
 8009f46:	3301      	adds	r3, #1
 8009f48:	60e3      	str	r3, [r4, #12]
 8009f4a:	2000      	movs	r0, #0
 8009f4c:	6923      	ldr	r3, [r4, #16]
 8009f4e:	1bed      	subs	r5, r5, r7
 8009f50:	445d      	add	r5, fp
 8009f52:	442b      	add	r3, r5
 8009f54:	6123      	str	r3, [r4, #16]
 8009f56:	b007      	add	sp, #28
 8009f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f5c:	f04f 0b00 	mov.w	fp, #0
 8009f60:	e7ca      	b.n	8009ef8 <_scanf_i+0x15c>
 8009f62:	07ca      	lsls	r2, r1, #31
 8009f64:	bf4c      	ite	mi
 8009f66:	8018      	strhmi	r0, [r3, #0]
 8009f68:	6018      	strpl	r0, [r3, #0]
 8009f6a:	e7eb      	b.n	8009f44 <_scanf_i+0x1a8>
 8009f6c:	2001      	movs	r0, #1
 8009f6e:	e7f2      	b.n	8009f56 <_scanf_i+0x1ba>
 8009f70:	0800b1e0 	.word	0x0800b1e0
 8009f74:	0800aacd 	.word	0x0800aacd
 8009f78:	08009691 	.word	0x08009691
 8009f7c:	0800b642 	.word	0x0800b642

08009f80 <__sflush_r>:
 8009f80:	898a      	ldrh	r2, [r1, #12]
 8009f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f84:	4605      	mov	r5, r0
 8009f86:	0710      	lsls	r0, r2, #28
 8009f88:	460c      	mov	r4, r1
 8009f8a:	d457      	bmi.n	800a03c <__sflush_r+0xbc>
 8009f8c:	684b      	ldr	r3, [r1, #4]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	dc04      	bgt.n	8009f9c <__sflush_r+0x1c>
 8009f92:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	dc01      	bgt.n	8009f9c <__sflush_r+0x1c>
 8009f98:	2000      	movs	r0, #0
 8009f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f9e:	2e00      	cmp	r6, #0
 8009fa0:	d0fa      	beq.n	8009f98 <__sflush_r+0x18>
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009fa8:	682f      	ldr	r7, [r5, #0]
 8009faa:	6a21      	ldr	r1, [r4, #32]
 8009fac:	602b      	str	r3, [r5, #0]
 8009fae:	d032      	beq.n	800a016 <__sflush_r+0x96>
 8009fb0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009fb2:	89a3      	ldrh	r3, [r4, #12]
 8009fb4:	075a      	lsls	r2, r3, #29
 8009fb6:	d505      	bpl.n	8009fc4 <__sflush_r+0x44>
 8009fb8:	6863      	ldr	r3, [r4, #4]
 8009fba:	1ac0      	subs	r0, r0, r3
 8009fbc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009fbe:	b10b      	cbz	r3, 8009fc4 <__sflush_r+0x44>
 8009fc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009fc2:	1ac0      	subs	r0, r0, r3
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	4602      	mov	r2, r0
 8009fc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009fca:	4628      	mov	r0, r5
 8009fcc:	6a21      	ldr	r1, [r4, #32]
 8009fce:	47b0      	blx	r6
 8009fd0:	1c43      	adds	r3, r0, #1
 8009fd2:	89a3      	ldrh	r3, [r4, #12]
 8009fd4:	d106      	bne.n	8009fe4 <__sflush_r+0x64>
 8009fd6:	6829      	ldr	r1, [r5, #0]
 8009fd8:	291d      	cmp	r1, #29
 8009fda:	d82b      	bhi.n	800a034 <__sflush_r+0xb4>
 8009fdc:	4a28      	ldr	r2, [pc, #160]	; (800a080 <__sflush_r+0x100>)
 8009fde:	410a      	asrs	r2, r1
 8009fe0:	07d6      	lsls	r6, r2, #31
 8009fe2:	d427      	bmi.n	800a034 <__sflush_r+0xb4>
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	6062      	str	r2, [r4, #4]
 8009fe8:	6922      	ldr	r2, [r4, #16]
 8009fea:	04d9      	lsls	r1, r3, #19
 8009fec:	6022      	str	r2, [r4, #0]
 8009fee:	d504      	bpl.n	8009ffa <__sflush_r+0x7a>
 8009ff0:	1c42      	adds	r2, r0, #1
 8009ff2:	d101      	bne.n	8009ff8 <__sflush_r+0x78>
 8009ff4:	682b      	ldr	r3, [r5, #0]
 8009ff6:	b903      	cbnz	r3, 8009ffa <__sflush_r+0x7a>
 8009ff8:	6560      	str	r0, [r4, #84]	; 0x54
 8009ffa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ffc:	602f      	str	r7, [r5, #0]
 8009ffe:	2900      	cmp	r1, #0
 800a000:	d0ca      	beq.n	8009f98 <__sflush_r+0x18>
 800a002:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a006:	4299      	cmp	r1, r3
 800a008:	d002      	beq.n	800a010 <__sflush_r+0x90>
 800a00a:	4628      	mov	r0, r5
 800a00c:	f7fd ff0c 	bl	8007e28 <_free_r>
 800a010:	2000      	movs	r0, #0
 800a012:	6360      	str	r0, [r4, #52]	; 0x34
 800a014:	e7c1      	b.n	8009f9a <__sflush_r+0x1a>
 800a016:	2301      	movs	r3, #1
 800a018:	4628      	mov	r0, r5
 800a01a:	47b0      	blx	r6
 800a01c:	1c41      	adds	r1, r0, #1
 800a01e:	d1c8      	bne.n	8009fb2 <__sflush_r+0x32>
 800a020:	682b      	ldr	r3, [r5, #0]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d0c5      	beq.n	8009fb2 <__sflush_r+0x32>
 800a026:	2b1d      	cmp	r3, #29
 800a028:	d001      	beq.n	800a02e <__sflush_r+0xae>
 800a02a:	2b16      	cmp	r3, #22
 800a02c:	d101      	bne.n	800a032 <__sflush_r+0xb2>
 800a02e:	602f      	str	r7, [r5, #0]
 800a030:	e7b2      	b.n	8009f98 <__sflush_r+0x18>
 800a032:	89a3      	ldrh	r3, [r4, #12]
 800a034:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a038:	81a3      	strh	r3, [r4, #12]
 800a03a:	e7ae      	b.n	8009f9a <__sflush_r+0x1a>
 800a03c:	690f      	ldr	r7, [r1, #16]
 800a03e:	2f00      	cmp	r7, #0
 800a040:	d0aa      	beq.n	8009f98 <__sflush_r+0x18>
 800a042:	0793      	lsls	r3, r2, #30
 800a044:	bf18      	it	ne
 800a046:	2300      	movne	r3, #0
 800a048:	680e      	ldr	r6, [r1, #0]
 800a04a:	bf08      	it	eq
 800a04c:	694b      	ldreq	r3, [r1, #20]
 800a04e:	1bf6      	subs	r6, r6, r7
 800a050:	600f      	str	r7, [r1, #0]
 800a052:	608b      	str	r3, [r1, #8]
 800a054:	2e00      	cmp	r6, #0
 800a056:	dd9f      	ble.n	8009f98 <__sflush_r+0x18>
 800a058:	4633      	mov	r3, r6
 800a05a:	463a      	mov	r2, r7
 800a05c:	4628      	mov	r0, r5
 800a05e:	6a21      	ldr	r1, [r4, #32]
 800a060:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a064:	47e0      	blx	ip
 800a066:	2800      	cmp	r0, #0
 800a068:	dc06      	bgt.n	800a078 <__sflush_r+0xf8>
 800a06a:	89a3      	ldrh	r3, [r4, #12]
 800a06c:	f04f 30ff 	mov.w	r0, #4294967295
 800a070:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a074:	81a3      	strh	r3, [r4, #12]
 800a076:	e790      	b.n	8009f9a <__sflush_r+0x1a>
 800a078:	4407      	add	r7, r0
 800a07a:	1a36      	subs	r6, r6, r0
 800a07c:	e7ea      	b.n	800a054 <__sflush_r+0xd4>
 800a07e:	bf00      	nop
 800a080:	dfbffffe 	.word	0xdfbffffe

0800a084 <_fflush_r>:
 800a084:	b538      	push	{r3, r4, r5, lr}
 800a086:	690b      	ldr	r3, [r1, #16]
 800a088:	4605      	mov	r5, r0
 800a08a:	460c      	mov	r4, r1
 800a08c:	b913      	cbnz	r3, 800a094 <_fflush_r+0x10>
 800a08e:	2500      	movs	r5, #0
 800a090:	4628      	mov	r0, r5
 800a092:	bd38      	pop	{r3, r4, r5, pc}
 800a094:	b118      	cbz	r0, 800a09e <_fflush_r+0x1a>
 800a096:	6a03      	ldr	r3, [r0, #32]
 800a098:	b90b      	cbnz	r3, 800a09e <_fflush_r+0x1a>
 800a09a:	f7fc fe85 	bl	8006da8 <__sinit>
 800a09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d0f3      	beq.n	800a08e <_fflush_r+0xa>
 800a0a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a0a8:	07d0      	lsls	r0, r2, #31
 800a0aa:	d404      	bmi.n	800a0b6 <_fflush_r+0x32>
 800a0ac:	0599      	lsls	r1, r3, #22
 800a0ae:	d402      	bmi.n	800a0b6 <_fflush_r+0x32>
 800a0b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0b2:	f7fd f817 	bl	80070e4 <__retarget_lock_acquire_recursive>
 800a0b6:	4628      	mov	r0, r5
 800a0b8:	4621      	mov	r1, r4
 800a0ba:	f7ff ff61 	bl	8009f80 <__sflush_r>
 800a0be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a0c0:	4605      	mov	r5, r0
 800a0c2:	07da      	lsls	r2, r3, #31
 800a0c4:	d4e4      	bmi.n	800a090 <_fflush_r+0xc>
 800a0c6:	89a3      	ldrh	r3, [r4, #12]
 800a0c8:	059b      	lsls	r3, r3, #22
 800a0ca:	d4e1      	bmi.n	800a090 <_fflush_r+0xc>
 800a0cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0ce:	f7fd f80a 	bl	80070e6 <__retarget_lock_release_recursive>
 800a0d2:	e7dd      	b.n	800a090 <_fflush_r+0xc>

0800a0d4 <fiprintf>:
 800a0d4:	b40e      	push	{r1, r2, r3}
 800a0d6:	b503      	push	{r0, r1, lr}
 800a0d8:	4601      	mov	r1, r0
 800a0da:	ab03      	add	r3, sp, #12
 800a0dc:	4805      	ldr	r0, [pc, #20]	; (800a0f4 <fiprintf+0x20>)
 800a0de:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0e2:	6800      	ldr	r0, [r0, #0]
 800a0e4:	9301      	str	r3, [sp, #4]
 800a0e6:	f000 fd27 	bl	800ab38 <_vfiprintf_r>
 800a0ea:	b002      	add	sp, #8
 800a0ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0f0:	b003      	add	sp, #12
 800a0f2:	4770      	bx	lr
 800a0f4:	2000008c 	.word	0x2000008c

0800a0f8 <__sccl>:
 800a0f8:	b570      	push	{r4, r5, r6, lr}
 800a0fa:	780b      	ldrb	r3, [r1, #0]
 800a0fc:	4604      	mov	r4, r0
 800a0fe:	2b5e      	cmp	r3, #94	; 0x5e
 800a100:	bf0b      	itete	eq
 800a102:	784b      	ldrbeq	r3, [r1, #1]
 800a104:	1c4a      	addne	r2, r1, #1
 800a106:	1c8a      	addeq	r2, r1, #2
 800a108:	2100      	movne	r1, #0
 800a10a:	bf08      	it	eq
 800a10c:	2101      	moveq	r1, #1
 800a10e:	3801      	subs	r0, #1
 800a110:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a114:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a118:	42a8      	cmp	r0, r5
 800a11a:	d1fb      	bne.n	800a114 <__sccl+0x1c>
 800a11c:	b90b      	cbnz	r3, 800a122 <__sccl+0x2a>
 800a11e:	1e50      	subs	r0, r2, #1
 800a120:	bd70      	pop	{r4, r5, r6, pc}
 800a122:	f081 0101 	eor.w	r1, r1, #1
 800a126:	4610      	mov	r0, r2
 800a128:	54e1      	strb	r1, [r4, r3]
 800a12a:	4602      	mov	r2, r0
 800a12c:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a130:	2d2d      	cmp	r5, #45	; 0x2d
 800a132:	d005      	beq.n	800a140 <__sccl+0x48>
 800a134:	2d5d      	cmp	r5, #93	; 0x5d
 800a136:	d016      	beq.n	800a166 <__sccl+0x6e>
 800a138:	2d00      	cmp	r5, #0
 800a13a:	d0f1      	beq.n	800a120 <__sccl+0x28>
 800a13c:	462b      	mov	r3, r5
 800a13e:	e7f2      	b.n	800a126 <__sccl+0x2e>
 800a140:	7846      	ldrb	r6, [r0, #1]
 800a142:	2e5d      	cmp	r6, #93	; 0x5d
 800a144:	d0fa      	beq.n	800a13c <__sccl+0x44>
 800a146:	42b3      	cmp	r3, r6
 800a148:	dcf8      	bgt.n	800a13c <__sccl+0x44>
 800a14a:	461a      	mov	r2, r3
 800a14c:	3002      	adds	r0, #2
 800a14e:	3201      	adds	r2, #1
 800a150:	4296      	cmp	r6, r2
 800a152:	54a1      	strb	r1, [r4, r2]
 800a154:	dcfb      	bgt.n	800a14e <__sccl+0x56>
 800a156:	1af2      	subs	r2, r6, r3
 800a158:	3a01      	subs	r2, #1
 800a15a:	42b3      	cmp	r3, r6
 800a15c:	bfa8      	it	ge
 800a15e:	2200      	movge	r2, #0
 800a160:	1c5d      	adds	r5, r3, #1
 800a162:	18ab      	adds	r3, r5, r2
 800a164:	e7e1      	b.n	800a12a <__sccl+0x32>
 800a166:	4610      	mov	r0, r2
 800a168:	e7da      	b.n	800a120 <__sccl+0x28>

0800a16a <__submore>:
 800a16a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a16e:	460c      	mov	r4, r1
 800a170:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a172:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a176:	4299      	cmp	r1, r3
 800a178:	d11b      	bne.n	800a1b2 <__submore+0x48>
 800a17a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a17e:	f7fd fec3 	bl	8007f08 <_malloc_r>
 800a182:	b918      	cbnz	r0, 800a18c <__submore+0x22>
 800a184:	f04f 30ff 	mov.w	r0, #4294967295
 800a188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a18c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a190:	63a3      	str	r3, [r4, #56]	; 0x38
 800a192:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a196:	6360      	str	r0, [r4, #52]	; 0x34
 800a198:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a19c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a1a0:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a1a4:	7043      	strb	r3, [r0, #1]
 800a1a6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a1aa:	7003      	strb	r3, [r0, #0]
 800a1ac:	6020      	str	r0, [r4, #0]
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	e7ea      	b.n	800a188 <__submore+0x1e>
 800a1b2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a1b4:	0077      	lsls	r7, r6, #1
 800a1b6:	463a      	mov	r2, r7
 800a1b8:	f000 fbe7 	bl	800a98a <_realloc_r>
 800a1bc:	4605      	mov	r5, r0
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	d0e0      	beq.n	800a184 <__submore+0x1a>
 800a1c2:	eb00 0806 	add.w	r8, r0, r6
 800a1c6:	4601      	mov	r1, r0
 800a1c8:	4632      	mov	r2, r6
 800a1ca:	4640      	mov	r0, r8
 800a1cc:	f000 f842 	bl	800a254 <memcpy>
 800a1d0:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a1d4:	f8c4 8000 	str.w	r8, [r4]
 800a1d8:	e7e9      	b.n	800a1ae <__submore+0x44>

0800a1da <memmove>:
 800a1da:	4288      	cmp	r0, r1
 800a1dc:	b510      	push	{r4, lr}
 800a1de:	eb01 0402 	add.w	r4, r1, r2
 800a1e2:	d902      	bls.n	800a1ea <memmove+0x10>
 800a1e4:	4284      	cmp	r4, r0
 800a1e6:	4623      	mov	r3, r4
 800a1e8:	d807      	bhi.n	800a1fa <memmove+0x20>
 800a1ea:	1e43      	subs	r3, r0, #1
 800a1ec:	42a1      	cmp	r1, r4
 800a1ee:	d008      	beq.n	800a202 <memmove+0x28>
 800a1f0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1f4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1f8:	e7f8      	b.n	800a1ec <memmove+0x12>
 800a1fa:	4601      	mov	r1, r0
 800a1fc:	4402      	add	r2, r0
 800a1fe:	428a      	cmp	r2, r1
 800a200:	d100      	bne.n	800a204 <memmove+0x2a>
 800a202:	bd10      	pop	{r4, pc}
 800a204:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a208:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a20c:	e7f7      	b.n	800a1fe <memmove+0x24>

0800a20e <strncmp>:
 800a20e:	b510      	push	{r4, lr}
 800a210:	b16a      	cbz	r2, 800a22e <strncmp+0x20>
 800a212:	3901      	subs	r1, #1
 800a214:	1884      	adds	r4, r0, r2
 800a216:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a21a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a21e:	429a      	cmp	r2, r3
 800a220:	d103      	bne.n	800a22a <strncmp+0x1c>
 800a222:	42a0      	cmp	r0, r4
 800a224:	d001      	beq.n	800a22a <strncmp+0x1c>
 800a226:	2a00      	cmp	r2, #0
 800a228:	d1f5      	bne.n	800a216 <strncmp+0x8>
 800a22a:	1ad0      	subs	r0, r2, r3
 800a22c:	bd10      	pop	{r4, pc}
 800a22e:	4610      	mov	r0, r2
 800a230:	e7fc      	b.n	800a22c <strncmp+0x1e>
	...

0800a234 <_sbrk_r>:
 800a234:	b538      	push	{r3, r4, r5, lr}
 800a236:	2300      	movs	r3, #0
 800a238:	4d05      	ldr	r5, [pc, #20]	; (800a250 <_sbrk_r+0x1c>)
 800a23a:	4604      	mov	r4, r0
 800a23c:	4608      	mov	r0, r1
 800a23e:	602b      	str	r3, [r5, #0]
 800a240:	f7f8 ff7e 	bl	8003140 <_sbrk>
 800a244:	1c43      	adds	r3, r0, #1
 800a246:	d102      	bne.n	800a24e <_sbrk_r+0x1a>
 800a248:	682b      	ldr	r3, [r5, #0]
 800a24a:	b103      	cbz	r3, 800a24e <_sbrk_r+0x1a>
 800a24c:	6023      	str	r3, [r4, #0]
 800a24e:	bd38      	pop	{r3, r4, r5, pc}
 800a250:	20000600 	.word	0x20000600

0800a254 <memcpy>:
 800a254:	440a      	add	r2, r1
 800a256:	4291      	cmp	r1, r2
 800a258:	f100 33ff 	add.w	r3, r0, #4294967295
 800a25c:	d100      	bne.n	800a260 <memcpy+0xc>
 800a25e:	4770      	bx	lr
 800a260:	b510      	push	{r4, lr}
 800a262:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a266:	4291      	cmp	r1, r2
 800a268:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a26c:	d1f9      	bne.n	800a262 <memcpy+0xe>
 800a26e:	bd10      	pop	{r4, pc}

0800a270 <nan>:
 800a270:	2000      	movs	r0, #0
 800a272:	4901      	ldr	r1, [pc, #4]	; (800a278 <nan+0x8>)
 800a274:	4770      	bx	lr
 800a276:	bf00      	nop
 800a278:	7ff80000 	.word	0x7ff80000

0800a27c <abort>:
 800a27c:	2006      	movs	r0, #6
 800a27e:	b508      	push	{r3, lr}
 800a280:	f000 fe32 	bl	800aee8 <raise>
 800a284:	2001      	movs	r0, #1
 800a286:	f7f8 fee8 	bl	800305a <_exit>

0800a28a <_calloc_r>:
 800a28a:	b570      	push	{r4, r5, r6, lr}
 800a28c:	fba1 5402 	umull	r5, r4, r1, r2
 800a290:	b934      	cbnz	r4, 800a2a0 <_calloc_r+0x16>
 800a292:	4629      	mov	r1, r5
 800a294:	f7fd fe38 	bl	8007f08 <_malloc_r>
 800a298:	4606      	mov	r6, r0
 800a29a:	b928      	cbnz	r0, 800a2a8 <_calloc_r+0x1e>
 800a29c:	4630      	mov	r0, r6
 800a29e:	bd70      	pop	{r4, r5, r6, pc}
 800a2a0:	220c      	movs	r2, #12
 800a2a2:	2600      	movs	r6, #0
 800a2a4:	6002      	str	r2, [r0, #0]
 800a2a6:	e7f9      	b.n	800a29c <_calloc_r+0x12>
 800a2a8:	462a      	mov	r2, r5
 800a2aa:	4621      	mov	r1, r4
 800a2ac:	f7fc fe41 	bl	8006f32 <memset>
 800a2b0:	e7f4      	b.n	800a29c <_calloc_r+0x12>

0800a2b2 <rshift>:
 800a2b2:	6903      	ldr	r3, [r0, #16]
 800a2b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a2b8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a2bc:	f100 0414 	add.w	r4, r0, #20
 800a2c0:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a2c4:	dd46      	ble.n	800a354 <rshift+0xa2>
 800a2c6:	f011 011f 	ands.w	r1, r1, #31
 800a2ca:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a2ce:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a2d2:	d10c      	bne.n	800a2ee <rshift+0x3c>
 800a2d4:	4629      	mov	r1, r5
 800a2d6:	f100 0710 	add.w	r7, r0, #16
 800a2da:	42b1      	cmp	r1, r6
 800a2dc:	d335      	bcc.n	800a34a <rshift+0x98>
 800a2de:	1a9b      	subs	r3, r3, r2
 800a2e0:	009b      	lsls	r3, r3, #2
 800a2e2:	1eea      	subs	r2, r5, #3
 800a2e4:	4296      	cmp	r6, r2
 800a2e6:	bf38      	it	cc
 800a2e8:	2300      	movcc	r3, #0
 800a2ea:	4423      	add	r3, r4
 800a2ec:	e015      	b.n	800a31a <rshift+0x68>
 800a2ee:	46a1      	mov	r9, r4
 800a2f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a2f4:	f1c1 0820 	rsb	r8, r1, #32
 800a2f8:	40cf      	lsrs	r7, r1
 800a2fa:	f105 0e04 	add.w	lr, r5, #4
 800a2fe:	4576      	cmp	r6, lr
 800a300:	46f4      	mov	ip, lr
 800a302:	d816      	bhi.n	800a332 <rshift+0x80>
 800a304:	1a9a      	subs	r2, r3, r2
 800a306:	0092      	lsls	r2, r2, #2
 800a308:	3a04      	subs	r2, #4
 800a30a:	3501      	adds	r5, #1
 800a30c:	42ae      	cmp	r6, r5
 800a30e:	bf38      	it	cc
 800a310:	2200      	movcc	r2, #0
 800a312:	18a3      	adds	r3, r4, r2
 800a314:	50a7      	str	r7, [r4, r2]
 800a316:	b107      	cbz	r7, 800a31a <rshift+0x68>
 800a318:	3304      	adds	r3, #4
 800a31a:	42a3      	cmp	r3, r4
 800a31c:	eba3 0204 	sub.w	r2, r3, r4
 800a320:	bf08      	it	eq
 800a322:	2300      	moveq	r3, #0
 800a324:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a328:	6102      	str	r2, [r0, #16]
 800a32a:	bf08      	it	eq
 800a32c:	6143      	streq	r3, [r0, #20]
 800a32e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a332:	f8dc c000 	ldr.w	ip, [ip]
 800a336:	fa0c fc08 	lsl.w	ip, ip, r8
 800a33a:	ea4c 0707 	orr.w	r7, ip, r7
 800a33e:	f849 7b04 	str.w	r7, [r9], #4
 800a342:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a346:	40cf      	lsrs	r7, r1
 800a348:	e7d9      	b.n	800a2fe <rshift+0x4c>
 800a34a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a34e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a352:	e7c2      	b.n	800a2da <rshift+0x28>
 800a354:	4623      	mov	r3, r4
 800a356:	e7e0      	b.n	800a31a <rshift+0x68>

0800a358 <__hexdig_fun>:
 800a358:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a35c:	2b09      	cmp	r3, #9
 800a35e:	d802      	bhi.n	800a366 <__hexdig_fun+0xe>
 800a360:	3820      	subs	r0, #32
 800a362:	b2c0      	uxtb	r0, r0
 800a364:	4770      	bx	lr
 800a366:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a36a:	2b05      	cmp	r3, #5
 800a36c:	d801      	bhi.n	800a372 <__hexdig_fun+0x1a>
 800a36e:	3847      	subs	r0, #71	; 0x47
 800a370:	e7f7      	b.n	800a362 <__hexdig_fun+0xa>
 800a372:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a376:	2b05      	cmp	r3, #5
 800a378:	d801      	bhi.n	800a37e <__hexdig_fun+0x26>
 800a37a:	3827      	subs	r0, #39	; 0x27
 800a37c:	e7f1      	b.n	800a362 <__hexdig_fun+0xa>
 800a37e:	2000      	movs	r0, #0
 800a380:	4770      	bx	lr
	...

0800a384 <__gethex>:
 800a384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a388:	4681      	mov	r9, r0
 800a38a:	468a      	mov	sl, r1
 800a38c:	4617      	mov	r7, r2
 800a38e:	680a      	ldr	r2, [r1, #0]
 800a390:	b085      	sub	sp, #20
 800a392:	f102 0b02 	add.w	fp, r2, #2
 800a396:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a39a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a39e:	9302      	str	r3, [sp, #8]
 800a3a0:	32fe      	adds	r2, #254	; 0xfe
 800a3a2:	eb02 030b 	add.w	r3, r2, fp
 800a3a6:	46d8      	mov	r8, fp
 800a3a8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800a3ac:	9301      	str	r3, [sp, #4]
 800a3ae:	2830      	cmp	r0, #48	; 0x30
 800a3b0:	d0f7      	beq.n	800a3a2 <__gethex+0x1e>
 800a3b2:	f7ff ffd1 	bl	800a358 <__hexdig_fun>
 800a3b6:	4604      	mov	r4, r0
 800a3b8:	2800      	cmp	r0, #0
 800a3ba:	d138      	bne.n	800a42e <__gethex+0xaa>
 800a3bc:	2201      	movs	r2, #1
 800a3be:	4640      	mov	r0, r8
 800a3c0:	49a7      	ldr	r1, [pc, #668]	; (800a660 <__gethex+0x2dc>)
 800a3c2:	f7ff ff24 	bl	800a20e <strncmp>
 800a3c6:	4606      	mov	r6, r0
 800a3c8:	2800      	cmp	r0, #0
 800a3ca:	d169      	bne.n	800a4a0 <__gethex+0x11c>
 800a3cc:	f898 0001 	ldrb.w	r0, [r8, #1]
 800a3d0:	465d      	mov	r5, fp
 800a3d2:	f7ff ffc1 	bl	800a358 <__hexdig_fun>
 800a3d6:	2800      	cmp	r0, #0
 800a3d8:	d064      	beq.n	800a4a4 <__gethex+0x120>
 800a3da:	465a      	mov	r2, fp
 800a3dc:	7810      	ldrb	r0, [r2, #0]
 800a3de:	4690      	mov	r8, r2
 800a3e0:	2830      	cmp	r0, #48	; 0x30
 800a3e2:	f102 0201 	add.w	r2, r2, #1
 800a3e6:	d0f9      	beq.n	800a3dc <__gethex+0x58>
 800a3e8:	f7ff ffb6 	bl	800a358 <__hexdig_fun>
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	fab0 f480 	clz	r4, r0
 800a3f2:	465e      	mov	r6, fp
 800a3f4:	0964      	lsrs	r4, r4, #5
 800a3f6:	9301      	str	r3, [sp, #4]
 800a3f8:	4642      	mov	r2, r8
 800a3fa:	4615      	mov	r5, r2
 800a3fc:	7828      	ldrb	r0, [r5, #0]
 800a3fe:	3201      	adds	r2, #1
 800a400:	f7ff ffaa 	bl	800a358 <__hexdig_fun>
 800a404:	2800      	cmp	r0, #0
 800a406:	d1f8      	bne.n	800a3fa <__gethex+0x76>
 800a408:	2201      	movs	r2, #1
 800a40a:	4628      	mov	r0, r5
 800a40c:	4994      	ldr	r1, [pc, #592]	; (800a660 <__gethex+0x2dc>)
 800a40e:	f7ff fefe 	bl	800a20e <strncmp>
 800a412:	b978      	cbnz	r0, 800a434 <__gethex+0xb0>
 800a414:	b946      	cbnz	r6, 800a428 <__gethex+0xa4>
 800a416:	1c6e      	adds	r6, r5, #1
 800a418:	4632      	mov	r2, r6
 800a41a:	4615      	mov	r5, r2
 800a41c:	7828      	ldrb	r0, [r5, #0]
 800a41e:	3201      	adds	r2, #1
 800a420:	f7ff ff9a 	bl	800a358 <__hexdig_fun>
 800a424:	2800      	cmp	r0, #0
 800a426:	d1f8      	bne.n	800a41a <__gethex+0x96>
 800a428:	1b73      	subs	r3, r6, r5
 800a42a:	009e      	lsls	r6, r3, #2
 800a42c:	e004      	b.n	800a438 <__gethex+0xb4>
 800a42e:	2400      	movs	r4, #0
 800a430:	4626      	mov	r6, r4
 800a432:	e7e1      	b.n	800a3f8 <__gethex+0x74>
 800a434:	2e00      	cmp	r6, #0
 800a436:	d1f7      	bne.n	800a428 <__gethex+0xa4>
 800a438:	782b      	ldrb	r3, [r5, #0]
 800a43a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a43e:	2b50      	cmp	r3, #80	; 0x50
 800a440:	d13d      	bne.n	800a4be <__gethex+0x13a>
 800a442:	786b      	ldrb	r3, [r5, #1]
 800a444:	2b2b      	cmp	r3, #43	; 0x2b
 800a446:	d02f      	beq.n	800a4a8 <__gethex+0x124>
 800a448:	2b2d      	cmp	r3, #45	; 0x2d
 800a44a:	d031      	beq.n	800a4b0 <__gethex+0x12c>
 800a44c:	f04f 0b00 	mov.w	fp, #0
 800a450:	1c69      	adds	r1, r5, #1
 800a452:	7808      	ldrb	r0, [r1, #0]
 800a454:	f7ff ff80 	bl	800a358 <__hexdig_fun>
 800a458:	1e42      	subs	r2, r0, #1
 800a45a:	b2d2      	uxtb	r2, r2
 800a45c:	2a18      	cmp	r2, #24
 800a45e:	d82e      	bhi.n	800a4be <__gethex+0x13a>
 800a460:	f1a0 0210 	sub.w	r2, r0, #16
 800a464:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a468:	f7ff ff76 	bl	800a358 <__hexdig_fun>
 800a46c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a470:	fa5f fc8c 	uxtb.w	ip, ip
 800a474:	f1bc 0f18 	cmp.w	ip, #24
 800a478:	d91d      	bls.n	800a4b6 <__gethex+0x132>
 800a47a:	f1bb 0f00 	cmp.w	fp, #0
 800a47e:	d000      	beq.n	800a482 <__gethex+0xfe>
 800a480:	4252      	negs	r2, r2
 800a482:	4416      	add	r6, r2
 800a484:	f8ca 1000 	str.w	r1, [sl]
 800a488:	b1dc      	cbz	r4, 800a4c2 <__gethex+0x13e>
 800a48a:	9b01      	ldr	r3, [sp, #4]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	bf14      	ite	ne
 800a490:	f04f 0800 	movne.w	r8, #0
 800a494:	f04f 0806 	moveq.w	r8, #6
 800a498:	4640      	mov	r0, r8
 800a49a:	b005      	add	sp, #20
 800a49c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4a0:	4645      	mov	r5, r8
 800a4a2:	4626      	mov	r6, r4
 800a4a4:	2401      	movs	r4, #1
 800a4a6:	e7c7      	b.n	800a438 <__gethex+0xb4>
 800a4a8:	f04f 0b00 	mov.w	fp, #0
 800a4ac:	1ca9      	adds	r1, r5, #2
 800a4ae:	e7d0      	b.n	800a452 <__gethex+0xce>
 800a4b0:	f04f 0b01 	mov.w	fp, #1
 800a4b4:	e7fa      	b.n	800a4ac <__gethex+0x128>
 800a4b6:	230a      	movs	r3, #10
 800a4b8:	fb03 0002 	mla	r0, r3, r2, r0
 800a4bc:	e7d0      	b.n	800a460 <__gethex+0xdc>
 800a4be:	4629      	mov	r1, r5
 800a4c0:	e7e0      	b.n	800a484 <__gethex+0x100>
 800a4c2:	4621      	mov	r1, r4
 800a4c4:	eba5 0308 	sub.w	r3, r5, r8
 800a4c8:	3b01      	subs	r3, #1
 800a4ca:	2b07      	cmp	r3, #7
 800a4cc:	dc0a      	bgt.n	800a4e4 <__gethex+0x160>
 800a4ce:	4648      	mov	r0, r9
 800a4d0:	f7fd fda6 	bl	8008020 <_Balloc>
 800a4d4:	4604      	mov	r4, r0
 800a4d6:	b940      	cbnz	r0, 800a4ea <__gethex+0x166>
 800a4d8:	4602      	mov	r2, r0
 800a4da:	21e4      	movs	r1, #228	; 0xe4
 800a4dc:	4b61      	ldr	r3, [pc, #388]	; (800a664 <__gethex+0x2e0>)
 800a4de:	4862      	ldr	r0, [pc, #392]	; (800a668 <__gethex+0x2e4>)
 800a4e0:	f7fc fe14 	bl	800710c <__assert_func>
 800a4e4:	3101      	adds	r1, #1
 800a4e6:	105b      	asrs	r3, r3, #1
 800a4e8:	e7ef      	b.n	800a4ca <__gethex+0x146>
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	469b      	mov	fp, r3
 800a4ee:	f100 0a14 	add.w	sl, r0, #20
 800a4f2:	f8cd a004 	str.w	sl, [sp, #4]
 800a4f6:	45a8      	cmp	r8, r5
 800a4f8:	d344      	bcc.n	800a584 <__gethex+0x200>
 800a4fa:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a4fe:	4658      	mov	r0, fp
 800a500:	f848 bb04 	str.w	fp, [r8], #4
 800a504:	eba8 080a 	sub.w	r8, r8, sl
 800a508:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800a50c:	6122      	str	r2, [r4, #16]
 800a50e:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800a512:	f7fd fe77 	bl	8008204 <__hi0bits>
 800a516:	683d      	ldr	r5, [r7, #0]
 800a518:	eba8 0800 	sub.w	r8, r8, r0
 800a51c:	45a8      	cmp	r8, r5
 800a51e:	dd59      	ble.n	800a5d4 <__gethex+0x250>
 800a520:	eba8 0805 	sub.w	r8, r8, r5
 800a524:	4641      	mov	r1, r8
 800a526:	4620      	mov	r0, r4
 800a528:	f7fe f9f5 	bl	8008916 <__any_on>
 800a52c:	4683      	mov	fp, r0
 800a52e:	b1b8      	cbz	r0, 800a560 <__gethex+0x1dc>
 800a530:	f04f 0b01 	mov.w	fp, #1
 800a534:	f108 33ff 	add.w	r3, r8, #4294967295
 800a538:	1159      	asrs	r1, r3, #5
 800a53a:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a53e:	f003 021f 	and.w	r2, r3, #31
 800a542:	fa0b f202 	lsl.w	r2, fp, r2
 800a546:	420a      	tst	r2, r1
 800a548:	d00a      	beq.n	800a560 <__gethex+0x1dc>
 800a54a:	455b      	cmp	r3, fp
 800a54c:	dd06      	ble.n	800a55c <__gethex+0x1d8>
 800a54e:	4620      	mov	r0, r4
 800a550:	f1a8 0102 	sub.w	r1, r8, #2
 800a554:	f7fe f9df 	bl	8008916 <__any_on>
 800a558:	2800      	cmp	r0, #0
 800a55a:	d138      	bne.n	800a5ce <__gethex+0x24a>
 800a55c:	f04f 0b02 	mov.w	fp, #2
 800a560:	4641      	mov	r1, r8
 800a562:	4620      	mov	r0, r4
 800a564:	f7ff fea5 	bl	800a2b2 <rshift>
 800a568:	4446      	add	r6, r8
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	42b3      	cmp	r3, r6
 800a56e:	da41      	bge.n	800a5f4 <__gethex+0x270>
 800a570:	4621      	mov	r1, r4
 800a572:	4648      	mov	r0, r9
 800a574:	f7fd fd94 	bl	80080a0 <_Bfree>
 800a578:	2300      	movs	r3, #0
 800a57a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a57c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a580:	6013      	str	r3, [r2, #0]
 800a582:	e789      	b.n	800a498 <__gethex+0x114>
 800a584:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a588:	2a2e      	cmp	r2, #46	; 0x2e
 800a58a:	d014      	beq.n	800a5b6 <__gethex+0x232>
 800a58c:	2b20      	cmp	r3, #32
 800a58e:	d106      	bne.n	800a59e <__gethex+0x21a>
 800a590:	9b01      	ldr	r3, [sp, #4]
 800a592:	f843 bb04 	str.w	fp, [r3], #4
 800a596:	f04f 0b00 	mov.w	fp, #0
 800a59a:	9301      	str	r3, [sp, #4]
 800a59c:	465b      	mov	r3, fp
 800a59e:	7828      	ldrb	r0, [r5, #0]
 800a5a0:	9303      	str	r3, [sp, #12]
 800a5a2:	f7ff fed9 	bl	800a358 <__hexdig_fun>
 800a5a6:	9b03      	ldr	r3, [sp, #12]
 800a5a8:	f000 000f 	and.w	r0, r0, #15
 800a5ac:	4098      	lsls	r0, r3
 800a5ae:	ea4b 0b00 	orr.w	fp, fp, r0
 800a5b2:	3304      	adds	r3, #4
 800a5b4:	e79f      	b.n	800a4f6 <__gethex+0x172>
 800a5b6:	45a8      	cmp	r8, r5
 800a5b8:	d8e8      	bhi.n	800a58c <__gethex+0x208>
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	4628      	mov	r0, r5
 800a5be:	4928      	ldr	r1, [pc, #160]	; (800a660 <__gethex+0x2dc>)
 800a5c0:	9303      	str	r3, [sp, #12]
 800a5c2:	f7ff fe24 	bl	800a20e <strncmp>
 800a5c6:	9b03      	ldr	r3, [sp, #12]
 800a5c8:	2800      	cmp	r0, #0
 800a5ca:	d1df      	bne.n	800a58c <__gethex+0x208>
 800a5cc:	e793      	b.n	800a4f6 <__gethex+0x172>
 800a5ce:	f04f 0b03 	mov.w	fp, #3
 800a5d2:	e7c5      	b.n	800a560 <__gethex+0x1dc>
 800a5d4:	da0b      	bge.n	800a5ee <__gethex+0x26a>
 800a5d6:	eba5 0808 	sub.w	r8, r5, r8
 800a5da:	4621      	mov	r1, r4
 800a5dc:	4642      	mov	r2, r8
 800a5de:	4648      	mov	r0, r9
 800a5e0:	f7fd ff76 	bl	80084d0 <__lshift>
 800a5e4:	4604      	mov	r4, r0
 800a5e6:	eba6 0608 	sub.w	r6, r6, r8
 800a5ea:	f100 0a14 	add.w	sl, r0, #20
 800a5ee:	f04f 0b00 	mov.w	fp, #0
 800a5f2:	e7ba      	b.n	800a56a <__gethex+0x1e6>
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	42b3      	cmp	r3, r6
 800a5f8:	dd74      	ble.n	800a6e4 <__gethex+0x360>
 800a5fa:	1b9e      	subs	r6, r3, r6
 800a5fc:	42b5      	cmp	r5, r6
 800a5fe:	dc35      	bgt.n	800a66c <__gethex+0x2e8>
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	2b02      	cmp	r3, #2
 800a604:	d023      	beq.n	800a64e <__gethex+0x2ca>
 800a606:	2b03      	cmp	r3, #3
 800a608:	d025      	beq.n	800a656 <__gethex+0x2d2>
 800a60a:	2b01      	cmp	r3, #1
 800a60c:	d115      	bne.n	800a63a <__gethex+0x2b6>
 800a60e:	42b5      	cmp	r5, r6
 800a610:	d113      	bne.n	800a63a <__gethex+0x2b6>
 800a612:	2d01      	cmp	r5, #1
 800a614:	d10b      	bne.n	800a62e <__gethex+0x2aa>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	9a02      	ldr	r2, [sp, #8]
 800a61a:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a61e:	6013      	str	r3, [r2, #0]
 800a620:	2301      	movs	r3, #1
 800a622:	6123      	str	r3, [r4, #16]
 800a624:	f8ca 3000 	str.w	r3, [sl]
 800a628:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a62a:	601c      	str	r4, [r3, #0]
 800a62c:	e734      	b.n	800a498 <__gethex+0x114>
 800a62e:	4620      	mov	r0, r4
 800a630:	1e69      	subs	r1, r5, #1
 800a632:	f7fe f970 	bl	8008916 <__any_on>
 800a636:	2800      	cmp	r0, #0
 800a638:	d1ed      	bne.n	800a616 <__gethex+0x292>
 800a63a:	4621      	mov	r1, r4
 800a63c:	4648      	mov	r0, r9
 800a63e:	f7fd fd2f 	bl	80080a0 <_Bfree>
 800a642:	2300      	movs	r3, #0
 800a644:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a646:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a64a:	6013      	str	r3, [r2, #0]
 800a64c:	e724      	b.n	800a498 <__gethex+0x114>
 800a64e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a650:	2b00      	cmp	r3, #0
 800a652:	d1f2      	bne.n	800a63a <__gethex+0x2b6>
 800a654:	e7df      	b.n	800a616 <__gethex+0x292>
 800a656:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d1dc      	bne.n	800a616 <__gethex+0x292>
 800a65c:	e7ed      	b.n	800a63a <__gethex+0x2b6>
 800a65e:	bf00      	nop
 800a660:	0800b4cc 	.word	0x0800b4cc
 800a664:	0800b35f 	.word	0x0800b35f
 800a668:	0800b655 	.word	0x0800b655
 800a66c:	f106 38ff 	add.w	r8, r6, #4294967295
 800a670:	f1bb 0f00 	cmp.w	fp, #0
 800a674:	d133      	bne.n	800a6de <__gethex+0x35a>
 800a676:	f1b8 0f00 	cmp.w	r8, #0
 800a67a:	d004      	beq.n	800a686 <__gethex+0x302>
 800a67c:	4641      	mov	r1, r8
 800a67e:	4620      	mov	r0, r4
 800a680:	f7fe f949 	bl	8008916 <__any_on>
 800a684:	4683      	mov	fp, r0
 800a686:	2301      	movs	r3, #1
 800a688:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a68c:	f008 081f 	and.w	r8, r8, #31
 800a690:	fa03 f308 	lsl.w	r3, r3, r8
 800a694:	f04f 0802 	mov.w	r8, #2
 800a698:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a69c:	4631      	mov	r1, r6
 800a69e:	4213      	tst	r3, r2
 800a6a0:	4620      	mov	r0, r4
 800a6a2:	bf18      	it	ne
 800a6a4:	f04b 0b02 	orrne.w	fp, fp, #2
 800a6a8:	1bad      	subs	r5, r5, r6
 800a6aa:	f7ff fe02 	bl	800a2b2 <rshift>
 800a6ae:	687e      	ldr	r6, [r7, #4]
 800a6b0:	f1bb 0f00 	cmp.w	fp, #0
 800a6b4:	d04a      	beq.n	800a74c <__gethex+0x3c8>
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	2b02      	cmp	r3, #2
 800a6ba:	d016      	beq.n	800a6ea <__gethex+0x366>
 800a6bc:	2b03      	cmp	r3, #3
 800a6be:	d018      	beq.n	800a6f2 <__gethex+0x36e>
 800a6c0:	2b01      	cmp	r3, #1
 800a6c2:	d109      	bne.n	800a6d8 <__gethex+0x354>
 800a6c4:	f01b 0f02 	tst.w	fp, #2
 800a6c8:	d006      	beq.n	800a6d8 <__gethex+0x354>
 800a6ca:	f8da 3000 	ldr.w	r3, [sl]
 800a6ce:	ea4b 0b03 	orr.w	fp, fp, r3
 800a6d2:	f01b 0f01 	tst.w	fp, #1
 800a6d6:	d10f      	bne.n	800a6f8 <__gethex+0x374>
 800a6d8:	f048 0810 	orr.w	r8, r8, #16
 800a6dc:	e036      	b.n	800a74c <__gethex+0x3c8>
 800a6de:	f04f 0b01 	mov.w	fp, #1
 800a6e2:	e7d0      	b.n	800a686 <__gethex+0x302>
 800a6e4:	f04f 0801 	mov.w	r8, #1
 800a6e8:	e7e2      	b.n	800a6b0 <__gethex+0x32c>
 800a6ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6ec:	f1c3 0301 	rsb	r3, r3, #1
 800a6f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d0ef      	beq.n	800a6d8 <__gethex+0x354>
 800a6f8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a6fc:	f104 0214 	add.w	r2, r4, #20
 800a700:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a704:	9301      	str	r3, [sp, #4]
 800a706:	2300      	movs	r3, #0
 800a708:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a70c:	4694      	mov	ip, r2
 800a70e:	f852 1b04 	ldr.w	r1, [r2], #4
 800a712:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a716:	d01e      	beq.n	800a756 <__gethex+0x3d2>
 800a718:	3101      	adds	r1, #1
 800a71a:	f8cc 1000 	str.w	r1, [ip]
 800a71e:	f1b8 0f02 	cmp.w	r8, #2
 800a722:	f104 0214 	add.w	r2, r4, #20
 800a726:	d13d      	bne.n	800a7a4 <__gethex+0x420>
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	3b01      	subs	r3, #1
 800a72c:	42ab      	cmp	r3, r5
 800a72e:	d10b      	bne.n	800a748 <__gethex+0x3c4>
 800a730:	2301      	movs	r3, #1
 800a732:	1169      	asrs	r1, r5, #5
 800a734:	f005 051f 	and.w	r5, r5, #31
 800a738:	fa03 f505 	lsl.w	r5, r3, r5
 800a73c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a740:	421d      	tst	r5, r3
 800a742:	bf18      	it	ne
 800a744:	f04f 0801 	movne.w	r8, #1
 800a748:	f048 0820 	orr.w	r8, r8, #32
 800a74c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a74e:	601c      	str	r4, [r3, #0]
 800a750:	9b02      	ldr	r3, [sp, #8]
 800a752:	601e      	str	r6, [r3, #0]
 800a754:	e6a0      	b.n	800a498 <__gethex+0x114>
 800a756:	4290      	cmp	r0, r2
 800a758:	f842 3c04 	str.w	r3, [r2, #-4]
 800a75c:	d8d6      	bhi.n	800a70c <__gethex+0x388>
 800a75e:	68a2      	ldr	r2, [r4, #8]
 800a760:	4593      	cmp	fp, r2
 800a762:	db17      	blt.n	800a794 <__gethex+0x410>
 800a764:	6861      	ldr	r1, [r4, #4]
 800a766:	4648      	mov	r0, r9
 800a768:	3101      	adds	r1, #1
 800a76a:	f7fd fc59 	bl	8008020 <_Balloc>
 800a76e:	4682      	mov	sl, r0
 800a770:	b918      	cbnz	r0, 800a77a <__gethex+0x3f6>
 800a772:	4602      	mov	r2, r0
 800a774:	2184      	movs	r1, #132	; 0x84
 800a776:	4b1a      	ldr	r3, [pc, #104]	; (800a7e0 <__gethex+0x45c>)
 800a778:	e6b1      	b.n	800a4de <__gethex+0x15a>
 800a77a:	6922      	ldr	r2, [r4, #16]
 800a77c:	f104 010c 	add.w	r1, r4, #12
 800a780:	3202      	adds	r2, #2
 800a782:	0092      	lsls	r2, r2, #2
 800a784:	300c      	adds	r0, #12
 800a786:	f7ff fd65 	bl	800a254 <memcpy>
 800a78a:	4621      	mov	r1, r4
 800a78c:	4648      	mov	r0, r9
 800a78e:	f7fd fc87 	bl	80080a0 <_Bfree>
 800a792:	4654      	mov	r4, sl
 800a794:	6922      	ldr	r2, [r4, #16]
 800a796:	1c51      	adds	r1, r2, #1
 800a798:	6121      	str	r1, [r4, #16]
 800a79a:	2101      	movs	r1, #1
 800a79c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a7a0:	6151      	str	r1, [r2, #20]
 800a7a2:	e7bc      	b.n	800a71e <__gethex+0x39a>
 800a7a4:	6921      	ldr	r1, [r4, #16]
 800a7a6:	4559      	cmp	r1, fp
 800a7a8:	dd0b      	ble.n	800a7c2 <__gethex+0x43e>
 800a7aa:	2101      	movs	r1, #1
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	f7ff fd80 	bl	800a2b2 <rshift>
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	3601      	adds	r6, #1
 800a7b6:	42b3      	cmp	r3, r6
 800a7b8:	f6ff aeda 	blt.w	800a570 <__gethex+0x1ec>
 800a7bc:	f04f 0801 	mov.w	r8, #1
 800a7c0:	e7c2      	b.n	800a748 <__gethex+0x3c4>
 800a7c2:	f015 051f 	ands.w	r5, r5, #31
 800a7c6:	d0f9      	beq.n	800a7bc <__gethex+0x438>
 800a7c8:	9b01      	ldr	r3, [sp, #4]
 800a7ca:	f1c5 0520 	rsb	r5, r5, #32
 800a7ce:	441a      	add	r2, r3
 800a7d0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a7d4:	f7fd fd16 	bl	8008204 <__hi0bits>
 800a7d8:	42a8      	cmp	r0, r5
 800a7da:	dbe6      	blt.n	800a7aa <__gethex+0x426>
 800a7dc:	e7ee      	b.n	800a7bc <__gethex+0x438>
 800a7de:	bf00      	nop
 800a7e0:	0800b35f 	.word	0x0800b35f

0800a7e4 <L_shift>:
 800a7e4:	f1c2 0208 	rsb	r2, r2, #8
 800a7e8:	0092      	lsls	r2, r2, #2
 800a7ea:	b570      	push	{r4, r5, r6, lr}
 800a7ec:	f1c2 0620 	rsb	r6, r2, #32
 800a7f0:	6843      	ldr	r3, [r0, #4]
 800a7f2:	6804      	ldr	r4, [r0, #0]
 800a7f4:	fa03 f506 	lsl.w	r5, r3, r6
 800a7f8:	432c      	orrs	r4, r5
 800a7fa:	40d3      	lsrs	r3, r2
 800a7fc:	6004      	str	r4, [r0, #0]
 800a7fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800a802:	4288      	cmp	r0, r1
 800a804:	d3f4      	bcc.n	800a7f0 <L_shift+0xc>
 800a806:	bd70      	pop	{r4, r5, r6, pc}

0800a808 <__match>:
 800a808:	b530      	push	{r4, r5, lr}
 800a80a:	6803      	ldr	r3, [r0, #0]
 800a80c:	3301      	adds	r3, #1
 800a80e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a812:	b914      	cbnz	r4, 800a81a <__match+0x12>
 800a814:	6003      	str	r3, [r0, #0]
 800a816:	2001      	movs	r0, #1
 800a818:	bd30      	pop	{r4, r5, pc}
 800a81a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a81e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a822:	2d19      	cmp	r5, #25
 800a824:	bf98      	it	ls
 800a826:	3220      	addls	r2, #32
 800a828:	42a2      	cmp	r2, r4
 800a82a:	d0f0      	beq.n	800a80e <__match+0x6>
 800a82c:	2000      	movs	r0, #0
 800a82e:	e7f3      	b.n	800a818 <__match+0x10>

0800a830 <__hexnan>:
 800a830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a834:	2500      	movs	r5, #0
 800a836:	680b      	ldr	r3, [r1, #0]
 800a838:	4682      	mov	sl, r0
 800a83a:	115e      	asrs	r6, r3, #5
 800a83c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a840:	f013 031f 	ands.w	r3, r3, #31
 800a844:	bf18      	it	ne
 800a846:	3604      	addne	r6, #4
 800a848:	1f37      	subs	r7, r6, #4
 800a84a:	4690      	mov	r8, r2
 800a84c:	46b9      	mov	r9, r7
 800a84e:	463c      	mov	r4, r7
 800a850:	46ab      	mov	fp, r5
 800a852:	b087      	sub	sp, #28
 800a854:	6801      	ldr	r1, [r0, #0]
 800a856:	9301      	str	r3, [sp, #4]
 800a858:	f846 5c04 	str.w	r5, [r6, #-4]
 800a85c:	9502      	str	r5, [sp, #8]
 800a85e:	784a      	ldrb	r2, [r1, #1]
 800a860:	1c4b      	adds	r3, r1, #1
 800a862:	9303      	str	r3, [sp, #12]
 800a864:	b342      	cbz	r2, 800a8b8 <__hexnan+0x88>
 800a866:	4610      	mov	r0, r2
 800a868:	9105      	str	r1, [sp, #20]
 800a86a:	9204      	str	r2, [sp, #16]
 800a86c:	f7ff fd74 	bl	800a358 <__hexdig_fun>
 800a870:	2800      	cmp	r0, #0
 800a872:	d14f      	bne.n	800a914 <__hexnan+0xe4>
 800a874:	9a04      	ldr	r2, [sp, #16]
 800a876:	9905      	ldr	r1, [sp, #20]
 800a878:	2a20      	cmp	r2, #32
 800a87a:	d818      	bhi.n	800a8ae <__hexnan+0x7e>
 800a87c:	9b02      	ldr	r3, [sp, #8]
 800a87e:	459b      	cmp	fp, r3
 800a880:	dd13      	ble.n	800a8aa <__hexnan+0x7a>
 800a882:	454c      	cmp	r4, r9
 800a884:	d206      	bcs.n	800a894 <__hexnan+0x64>
 800a886:	2d07      	cmp	r5, #7
 800a888:	dc04      	bgt.n	800a894 <__hexnan+0x64>
 800a88a:	462a      	mov	r2, r5
 800a88c:	4649      	mov	r1, r9
 800a88e:	4620      	mov	r0, r4
 800a890:	f7ff ffa8 	bl	800a7e4 <L_shift>
 800a894:	4544      	cmp	r4, r8
 800a896:	d950      	bls.n	800a93a <__hexnan+0x10a>
 800a898:	2300      	movs	r3, #0
 800a89a:	f1a4 0904 	sub.w	r9, r4, #4
 800a89e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a8a2:	461d      	mov	r5, r3
 800a8a4:	464c      	mov	r4, r9
 800a8a6:	f8cd b008 	str.w	fp, [sp, #8]
 800a8aa:	9903      	ldr	r1, [sp, #12]
 800a8ac:	e7d7      	b.n	800a85e <__hexnan+0x2e>
 800a8ae:	2a29      	cmp	r2, #41	; 0x29
 800a8b0:	d155      	bne.n	800a95e <__hexnan+0x12e>
 800a8b2:	3102      	adds	r1, #2
 800a8b4:	f8ca 1000 	str.w	r1, [sl]
 800a8b8:	f1bb 0f00 	cmp.w	fp, #0
 800a8bc:	d04f      	beq.n	800a95e <__hexnan+0x12e>
 800a8be:	454c      	cmp	r4, r9
 800a8c0:	d206      	bcs.n	800a8d0 <__hexnan+0xa0>
 800a8c2:	2d07      	cmp	r5, #7
 800a8c4:	dc04      	bgt.n	800a8d0 <__hexnan+0xa0>
 800a8c6:	462a      	mov	r2, r5
 800a8c8:	4649      	mov	r1, r9
 800a8ca:	4620      	mov	r0, r4
 800a8cc:	f7ff ff8a 	bl	800a7e4 <L_shift>
 800a8d0:	4544      	cmp	r4, r8
 800a8d2:	d934      	bls.n	800a93e <__hexnan+0x10e>
 800a8d4:	4623      	mov	r3, r4
 800a8d6:	f1a8 0204 	sub.w	r2, r8, #4
 800a8da:	f853 1b04 	ldr.w	r1, [r3], #4
 800a8de:	429f      	cmp	r7, r3
 800a8e0:	f842 1f04 	str.w	r1, [r2, #4]!
 800a8e4:	d2f9      	bcs.n	800a8da <__hexnan+0xaa>
 800a8e6:	1b3b      	subs	r3, r7, r4
 800a8e8:	f023 0303 	bic.w	r3, r3, #3
 800a8ec:	3304      	adds	r3, #4
 800a8ee:	3e03      	subs	r6, #3
 800a8f0:	3401      	adds	r4, #1
 800a8f2:	42a6      	cmp	r6, r4
 800a8f4:	bf38      	it	cc
 800a8f6:	2304      	movcc	r3, #4
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	4443      	add	r3, r8
 800a8fc:	f843 2b04 	str.w	r2, [r3], #4
 800a900:	429f      	cmp	r7, r3
 800a902:	d2fb      	bcs.n	800a8fc <__hexnan+0xcc>
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	b91b      	cbnz	r3, 800a910 <__hexnan+0xe0>
 800a908:	4547      	cmp	r7, r8
 800a90a:	d126      	bne.n	800a95a <__hexnan+0x12a>
 800a90c:	2301      	movs	r3, #1
 800a90e:	603b      	str	r3, [r7, #0]
 800a910:	2005      	movs	r0, #5
 800a912:	e025      	b.n	800a960 <__hexnan+0x130>
 800a914:	3501      	adds	r5, #1
 800a916:	2d08      	cmp	r5, #8
 800a918:	f10b 0b01 	add.w	fp, fp, #1
 800a91c:	dd06      	ble.n	800a92c <__hexnan+0xfc>
 800a91e:	4544      	cmp	r4, r8
 800a920:	d9c3      	bls.n	800a8aa <__hexnan+0x7a>
 800a922:	2300      	movs	r3, #0
 800a924:	2501      	movs	r5, #1
 800a926:	f844 3c04 	str.w	r3, [r4, #-4]
 800a92a:	3c04      	subs	r4, #4
 800a92c:	6822      	ldr	r2, [r4, #0]
 800a92e:	f000 000f 	and.w	r0, r0, #15
 800a932:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a936:	6020      	str	r0, [r4, #0]
 800a938:	e7b7      	b.n	800a8aa <__hexnan+0x7a>
 800a93a:	2508      	movs	r5, #8
 800a93c:	e7b5      	b.n	800a8aa <__hexnan+0x7a>
 800a93e:	9b01      	ldr	r3, [sp, #4]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d0df      	beq.n	800a904 <__hexnan+0xd4>
 800a944:	f04f 32ff 	mov.w	r2, #4294967295
 800a948:	f1c3 0320 	rsb	r3, r3, #32
 800a94c:	40da      	lsrs	r2, r3
 800a94e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a952:	4013      	ands	r3, r2
 800a954:	f846 3c04 	str.w	r3, [r6, #-4]
 800a958:	e7d4      	b.n	800a904 <__hexnan+0xd4>
 800a95a:	3f04      	subs	r7, #4
 800a95c:	e7d2      	b.n	800a904 <__hexnan+0xd4>
 800a95e:	2004      	movs	r0, #4
 800a960:	b007      	add	sp, #28
 800a962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a966 <__ascii_mbtowc>:
 800a966:	b082      	sub	sp, #8
 800a968:	b901      	cbnz	r1, 800a96c <__ascii_mbtowc+0x6>
 800a96a:	a901      	add	r1, sp, #4
 800a96c:	b142      	cbz	r2, 800a980 <__ascii_mbtowc+0x1a>
 800a96e:	b14b      	cbz	r3, 800a984 <__ascii_mbtowc+0x1e>
 800a970:	7813      	ldrb	r3, [r2, #0]
 800a972:	600b      	str	r3, [r1, #0]
 800a974:	7812      	ldrb	r2, [r2, #0]
 800a976:	1e10      	subs	r0, r2, #0
 800a978:	bf18      	it	ne
 800a97a:	2001      	movne	r0, #1
 800a97c:	b002      	add	sp, #8
 800a97e:	4770      	bx	lr
 800a980:	4610      	mov	r0, r2
 800a982:	e7fb      	b.n	800a97c <__ascii_mbtowc+0x16>
 800a984:	f06f 0001 	mvn.w	r0, #1
 800a988:	e7f8      	b.n	800a97c <__ascii_mbtowc+0x16>

0800a98a <_realloc_r>:
 800a98a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a98e:	4680      	mov	r8, r0
 800a990:	4614      	mov	r4, r2
 800a992:	460e      	mov	r6, r1
 800a994:	b921      	cbnz	r1, 800a9a0 <_realloc_r+0x16>
 800a996:	4611      	mov	r1, r2
 800a998:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a99c:	f7fd bab4 	b.w	8007f08 <_malloc_r>
 800a9a0:	b92a      	cbnz	r2, 800a9ae <_realloc_r+0x24>
 800a9a2:	f7fd fa41 	bl	8007e28 <_free_r>
 800a9a6:	4625      	mov	r5, r4
 800a9a8:	4628      	mov	r0, r5
 800a9aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9ae:	f000 fab7 	bl	800af20 <_malloc_usable_size_r>
 800a9b2:	4284      	cmp	r4, r0
 800a9b4:	4607      	mov	r7, r0
 800a9b6:	d802      	bhi.n	800a9be <_realloc_r+0x34>
 800a9b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a9bc:	d812      	bhi.n	800a9e4 <_realloc_r+0x5a>
 800a9be:	4621      	mov	r1, r4
 800a9c0:	4640      	mov	r0, r8
 800a9c2:	f7fd faa1 	bl	8007f08 <_malloc_r>
 800a9c6:	4605      	mov	r5, r0
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	d0ed      	beq.n	800a9a8 <_realloc_r+0x1e>
 800a9cc:	42bc      	cmp	r4, r7
 800a9ce:	4622      	mov	r2, r4
 800a9d0:	4631      	mov	r1, r6
 800a9d2:	bf28      	it	cs
 800a9d4:	463a      	movcs	r2, r7
 800a9d6:	f7ff fc3d 	bl	800a254 <memcpy>
 800a9da:	4631      	mov	r1, r6
 800a9dc:	4640      	mov	r0, r8
 800a9de:	f7fd fa23 	bl	8007e28 <_free_r>
 800a9e2:	e7e1      	b.n	800a9a8 <_realloc_r+0x1e>
 800a9e4:	4635      	mov	r5, r6
 800a9e6:	e7df      	b.n	800a9a8 <_realloc_r+0x1e>

0800a9e8 <_strtoul_l.constprop.0>:
 800a9e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9ec:	4686      	mov	lr, r0
 800a9ee:	460d      	mov	r5, r1
 800a9f0:	4f35      	ldr	r7, [pc, #212]	; (800aac8 <_strtoul_l.constprop.0+0xe0>)
 800a9f2:	4628      	mov	r0, r5
 800a9f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a9f8:	5d3e      	ldrb	r6, [r7, r4]
 800a9fa:	f016 0608 	ands.w	r6, r6, #8
 800a9fe:	d1f8      	bne.n	800a9f2 <_strtoul_l.constprop.0+0xa>
 800aa00:	2c2d      	cmp	r4, #45	; 0x2d
 800aa02:	d130      	bne.n	800aa66 <_strtoul_l.constprop.0+0x7e>
 800aa04:	2601      	movs	r6, #1
 800aa06:	782c      	ldrb	r4, [r5, #0]
 800aa08:	1c85      	adds	r5, r0, #2
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d057      	beq.n	800aabe <_strtoul_l.constprop.0+0xd6>
 800aa0e:	2b10      	cmp	r3, #16
 800aa10:	d109      	bne.n	800aa26 <_strtoul_l.constprop.0+0x3e>
 800aa12:	2c30      	cmp	r4, #48	; 0x30
 800aa14:	d107      	bne.n	800aa26 <_strtoul_l.constprop.0+0x3e>
 800aa16:	7828      	ldrb	r0, [r5, #0]
 800aa18:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800aa1c:	2858      	cmp	r0, #88	; 0x58
 800aa1e:	d149      	bne.n	800aab4 <_strtoul_l.constprop.0+0xcc>
 800aa20:	2310      	movs	r3, #16
 800aa22:	786c      	ldrb	r4, [r5, #1]
 800aa24:	3502      	adds	r5, #2
 800aa26:	f04f 38ff 	mov.w	r8, #4294967295
 800aa2a:	fbb8 f8f3 	udiv	r8, r8, r3
 800aa2e:	2700      	movs	r7, #0
 800aa30:	fb03 f908 	mul.w	r9, r3, r8
 800aa34:	4638      	mov	r0, r7
 800aa36:	ea6f 0909 	mvn.w	r9, r9
 800aa3a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800aa3e:	f1bc 0f09 	cmp.w	ip, #9
 800aa42:	d815      	bhi.n	800aa70 <_strtoul_l.constprop.0+0x88>
 800aa44:	4664      	mov	r4, ip
 800aa46:	42a3      	cmp	r3, r4
 800aa48:	dd23      	ble.n	800aa92 <_strtoul_l.constprop.0+0xaa>
 800aa4a:	f1b7 3fff 	cmp.w	r7, #4294967295
 800aa4e:	d007      	beq.n	800aa60 <_strtoul_l.constprop.0+0x78>
 800aa50:	4580      	cmp	r8, r0
 800aa52:	d31b      	bcc.n	800aa8c <_strtoul_l.constprop.0+0xa4>
 800aa54:	d101      	bne.n	800aa5a <_strtoul_l.constprop.0+0x72>
 800aa56:	45a1      	cmp	r9, r4
 800aa58:	db18      	blt.n	800aa8c <_strtoul_l.constprop.0+0xa4>
 800aa5a:	2701      	movs	r7, #1
 800aa5c:	fb00 4003 	mla	r0, r0, r3, r4
 800aa60:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa64:	e7e9      	b.n	800aa3a <_strtoul_l.constprop.0+0x52>
 800aa66:	2c2b      	cmp	r4, #43	; 0x2b
 800aa68:	bf04      	itt	eq
 800aa6a:	782c      	ldrbeq	r4, [r5, #0]
 800aa6c:	1c85      	addeq	r5, r0, #2
 800aa6e:	e7cc      	b.n	800aa0a <_strtoul_l.constprop.0+0x22>
 800aa70:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800aa74:	f1bc 0f19 	cmp.w	ip, #25
 800aa78:	d801      	bhi.n	800aa7e <_strtoul_l.constprop.0+0x96>
 800aa7a:	3c37      	subs	r4, #55	; 0x37
 800aa7c:	e7e3      	b.n	800aa46 <_strtoul_l.constprop.0+0x5e>
 800aa7e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800aa82:	f1bc 0f19 	cmp.w	ip, #25
 800aa86:	d804      	bhi.n	800aa92 <_strtoul_l.constprop.0+0xaa>
 800aa88:	3c57      	subs	r4, #87	; 0x57
 800aa8a:	e7dc      	b.n	800aa46 <_strtoul_l.constprop.0+0x5e>
 800aa8c:	f04f 37ff 	mov.w	r7, #4294967295
 800aa90:	e7e6      	b.n	800aa60 <_strtoul_l.constprop.0+0x78>
 800aa92:	1c7b      	adds	r3, r7, #1
 800aa94:	d106      	bne.n	800aaa4 <_strtoul_l.constprop.0+0xbc>
 800aa96:	2322      	movs	r3, #34	; 0x22
 800aa98:	4638      	mov	r0, r7
 800aa9a:	f8ce 3000 	str.w	r3, [lr]
 800aa9e:	b932      	cbnz	r2, 800aaae <_strtoul_l.constprop.0+0xc6>
 800aaa0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aaa4:	b106      	cbz	r6, 800aaa8 <_strtoul_l.constprop.0+0xc0>
 800aaa6:	4240      	negs	r0, r0
 800aaa8:	2a00      	cmp	r2, #0
 800aaaa:	d0f9      	beq.n	800aaa0 <_strtoul_l.constprop.0+0xb8>
 800aaac:	b107      	cbz	r7, 800aab0 <_strtoul_l.constprop.0+0xc8>
 800aaae:	1e69      	subs	r1, r5, #1
 800aab0:	6011      	str	r1, [r2, #0]
 800aab2:	e7f5      	b.n	800aaa0 <_strtoul_l.constprop.0+0xb8>
 800aab4:	2430      	movs	r4, #48	; 0x30
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d1b5      	bne.n	800aa26 <_strtoul_l.constprop.0+0x3e>
 800aaba:	2308      	movs	r3, #8
 800aabc:	e7b3      	b.n	800aa26 <_strtoul_l.constprop.0+0x3e>
 800aabe:	2c30      	cmp	r4, #48	; 0x30
 800aac0:	d0a9      	beq.n	800aa16 <_strtoul_l.constprop.0+0x2e>
 800aac2:	230a      	movs	r3, #10
 800aac4:	e7af      	b.n	800aa26 <_strtoul_l.constprop.0+0x3e>
 800aac6:	bf00      	nop
 800aac8:	0800b521 	.word	0x0800b521

0800aacc <_strtoul_r>:
 800aacc:	f7ff bf8c 	b.w	800a9e8 <_strtoul_l.constprop.0>

0800aad0 <__ascii_wctomb>:
 800aad0:	4603      	mov	r3, r0
 800aad2:	4608      	mov	r0, r1
 800aad4:	b141      	cbz	r1, 800aae8 <__ascii_wctomb+0x18>
 800aad6:	2aff      	cmp	r2, #255	; 0xff
 800aad8:	d904      	bls.n	800aae4 <__ascii_wctomb+0x14>
 800aada:	228a      	movs	r2, #138	; 0x8a
 800aadc:	f04f 30ff 	mov.w	r0, #4294967295
 800aae0:	601a      	str	r2, [r3, #0]
 800aae2:	4770      	bx	lr
 800aae4:	2001      	movs	r0, #1
 800aae6:	700a      	strb	r2, [r1, #0]
 800aae8:	4770      	bx	lr

0800aaea <__sfputc_r>:
 800aaea:	6893      	ldr	r3, [r2, #8]
 800aaec:	b410      	push	{r4}
 800aaee:	3b01      	subs	r3, #1
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	6093      	str	r3, [r2, #8]
 800aaf4:	da07      	bge.n	800ab06 <__sfputc_r+0x1c>
 800aaf6:	6994      	ldr	r4, [r2, #24]
 800aaf8:	42a3      	cmp	r3, r4
 800aafa:	db01      	blt.n	800ab00 <__sfputc_r+0x16>
 800aafc:	290a      	cmp	r1, #10
 800aafe:	d102      	bne.n	800ab06 <__sfputc_r+0x1c>
 800ab00:	bc10      	pop	{r4}
 800ab02:	f000 b933 	b.w	800ad6c <__swbuf_r>
 800ab06:	6813      	ldr	r3, [r2, #0]
 800ab08:	1c58      	adds	r0, r3, #1
 800ab0a:	6010      	str	r0, [r2, #0]
 800ab0c:	7019      	strb	r1, [r3, #0]
 800ab0e:	4608      	mov	r0, r1
 800ab10:	bc10      	pop	{r4}
 800ab12:	4770      	bx	lr

0800ab14 <__sfputs_r>:
 800ab14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab16:	4606      	mov	r6, r0
 800ab18:	460f      	mov	r7, r1
 800ab1a:	4614      	mov	r4, r2
 800ab1c:	18d5      	adds	r5, r2, r3
 800ab1e:	42ac      	cmp	r4, r5
 800ab20:	d101      	bne.n	800ab26 <__sfputs_r+0x12>
 800ab22:	2000      	movs	r0, #0
 800ab24:	e007      	b.n	800ab36 <__sfputs_r+0x22>
 800ab26:	463a      	mov	r2, r7
 800ab28:	4630      	mov	r0, r6
 800ab2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab2e:	f7ff ffdc 	bl	800aaea <__sfputc_r>
 800ab32:	1c43      	adds	r3, r0, #1
 800ab34:	d1f3      	bne.n	800ab1e <__sfputs_r+0xa>
 800ab36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ab38 <_vfiprintf_r>:
 800ab38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab3c:	460d      	mov	r5, r1
 800ab3e:	4614      	mov	r4, r2
 800ab40:	4698      	mov	r8, r3
 800ab42:	4606      	mov	r6, r0
 800ab44:	b09d      	sub	sp, #116	; 0x74
 800ab46:	b118      	cbz	r0, 800ab50 <_vfiprintf_r+0x18>
 800ab48:	6a03      	ldr	r3, [r0, #32]
 800ab4a:	b90b      	cbnz	r3, 800ab50 <_vfiprintf_r+0x18>
 800ab4c:	f7fc f92c 	bl	8006da8 <__sinit>
 800ab50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab52:	07d9      	lsls	r1, r3, #31
 800ab54:	d405      	bmi.n	800ab62 <_vfiprintf_r+0x2a>
 800ab56:	89ab      	ldrh	r3, [r5, #12]
 800ab58:	059a      	lsls	r2, r3, #22
 800ab5a:	d402      	bmi.n	800ab62 <_vfiprintf_r+0x2a>
 800ab5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab5e:	f7fc fac1 	bl	80070e4 <__retarget_lock_acquire_recursive>
 800ab62:	89ab      	ldrh	r3, [r5, #12]
 800ab64:	071b      	lsls	r3, r3, #28
 800ab66:	d501      	bpl.n	800ab6c <_vfiprintf_r+0x34>
 800ab68:	692b      	ldr	r3, [r5, #16]
 800ab6a:	b99b      	cbnz	r3, 800ab94 <_vfiprintf_r+0x5c>
 800ab6c:	4629      	mov	r1, r5
 800ab6e:	4630      	mov	r0, r6
 800ab70:	f000 f93a 	bl	800ade8 <__swsetup_r>
 800ab74:	b170      	cbz	r0, 800ab94 <_vfiprintf_r+0x5c>
 800ab76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab78:	07dc      	lsls	r4, r3, #31
 800ab7a:	d504      	bpl.n	800ab86 <_vfiprintf_r+0x4e>
 800ab7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab80:	b01d      	add	sp, #116	; 0x74
 800ab82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab86:	89ab      	ldrh	r3, [r5, #12]
 800ab88:	0598      	lsls	r0, r3, #22
 800ab8a:	d4f7      	bmi.n	800ab7c <_vfiprintf_r+0x44>
 800ab8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab8e:	f7fc faaa 	bl	80070e6 <__retarget_lock_release_recursive>
 800ab92:	e7f3      	b.n	800ab7c <_vfiprintf_r+0x44>
 800ab94:	2300      	movs	r3, #0
 800ab96:	9309      	str	r3, [sp, #36]	; 0x24
 800ab98:	2320      	movs	r3, #32
 800ab9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab9e:	2330      	movs	r3, #48	; 0x30
 800aba0:	f04f 0901 	mov.w	r9, #1
 800aba4:	f8cd 800c 	str.w	r8, [sp, #12]
 800aba8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800ad58 <_vfiprintf_r+0x220>
 800abac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800abb0:	4623      	mov	r3, r4
 800abb2:	469a      	mov	sl, r3
 800abb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abb8:	b10a      	cbz	r2, 800abbe <_vfiprintf_r+0x86>
 800abba:	2a25      	cmp	r2, #37	; 0x25
 800abbc:	d1f9      	bne.n	800abb2 <_vfiprintf_r+0x7a>
 800abbe:	ebba 0b04 	subs.w	fp, sl, r4
 800abc2:	d00b      	beq.n	800abdc <_vfiprintf_r+0xa4>
 800abc4:	465b      	mov	r3, fp
 800abc6:	4622      	mov	r2, r4
 800abc8:	4629      	mov	r1, r5
 800abca:	4630      	mov	r0, r6
 800abcc:	f7ff ffa2 	bl	800ab14 <__sfputs_r>
 800abd0:	3001      	adds	r0, #1
 800abd2:	f000 80a9 	beq.w	800ad28 <_vfiprintf_r+0x1f0>
 800abd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abd8:	445a      	add	r2, fp
 800abda:	9209      	str	r2, [sp, #36]	; 0x24
 800abdc:	f89a 3000 	ldrb.w	r3, [sl]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	f000 80a1 	beq.w	800ad28 <_vfiprintf_r+0x1f0>
 800abe6:	2300      	movs	r3, #0
 800abe8:	f04f 32ff 	mov.w	r2, #4294967295
 800abec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abf0:	f10a 0a01 	add.w	sl, sl, #1
 800abf4:	9304      	str	r3, [sp, #16]
 800abf6:	9307      	str	r3, [sp, #28]
 800abf8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800abfc:	931a      	str	r3, [sp, #104]	; 0x68
 800abfe:	4654      	mov	r4, sl
 800ac00:	2205      	movs	r2, #5
 800ac02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac06:	4854      	ldr	r0, [pc, #336]	; (800ad58 <_vfiprintf_r+0x220>)
 800ac08:	f7fc fa6e 	bl	80070e8 <memchr>
 800ac0c:	9a04      	ldr	r2, [sp, #16]
 800ac0e:	b9d8      	cbnz	r0, 800ac48 <_vfiprintf_r+0x110>
 800ac10:	06d1      	lsls	r1, r2, #27
 800ac12:	bf44      	itt	mi
 800ac14:	2320      	movmi	r3, #32
 800ac16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac1a:	0713      	lsls	r3, r2, #28
 800ac1c:	bf44      	itt	mi
 800ac1e:	232b      	movmi	r3, #43	; 0x2b
 800ac20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac24:	f89a 3000 	ldrb.w	r3, [sl]
 800ac28:	2b2a      	cmp	r3, #42	; 0x2a
 800ac2a:	d015      	beq.n	800ac58 <_vfiprintf_r+0x120>
 800ac2c:	4654      	mov	r4, sl
 800ac2e:	2000      	movs	r0, #0
 800ac30:	f04f 0c0a 	mov.w	ip, #10
 800ac34:	9a07      	ldr	r2, [sp, #28]
 800ac36:	4621      	mov	r1, r4
 800ac38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac3c:	3b30      	subs	r3, #48	; 0x30
 800ac3e:	2b09      	cmp	r3, #9
 800ac40:	d94d      	bls.n	800acde <_vfiprintf_r+0x1a6>
 800ac42:	b1b0      	cbz	r0, 800ac72 <_vfiprintf_r+0x13a>
 800ac44:	9207      	str	r2, [sp, #28]
 800ac46:	e014      	b.n	800ac72 <_vfiprintf_r+0x13a>
 800ac48:	eba0 0308 	sub.w	r3, r0, r8
 800ac4c:	fa09 f303 	lsl.w	r3, r9, r3
 800ac50:	4313      	orrs	r3, r2
 800ac52:	46a2      	mov	sl, r4
 800ac54:	9304      	str	r3, [sp, #16]
 800ac56:	e7d2      	b.n	800abfe <_vfiprintf_r+0xc6>
 800ac58:	9b03      	ldr	r3, [sp, #12]
 800ac5a:	1d19      	adds	r1, r3, #4
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	9103      	str	r1, [sp, #12]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	bfbb      	ittet	lt
 800ac64:	425b      	neglt	r3, r3
 800ac66:	f042 0202 	orrlt.w	r2, r2, #2
 800ac6a:	9307      	strge	r3, [sp, #28]
 800ac6c:	9307      	strlt	r3, [sp, #28]
 800ac6e:	bfb8      	it	lt
 800ac70:	9204      	strlt	r2, [sp, #16]
 800ac72:	7823      	ldrb	r3, [r4, #0]
 800ac74:	2b2e      	cmp	r3, #46	; 0x2e
 800ac76:	d10c      	bne.n	800ac92 <_vfiprintf_r+0x15a>
 800ac78:	7863      	ldrb	r3, [r4, #1]
 800ac7a:	2b2a      	cmp	r3, #42	; 0x2a
 800ac7c:	d134      	bne.n	800ace8 <_vfiprintf_r+0x1b0>
 800ac7e:	9b03      	ldr	r3, [sp, #12]
 800ac80:	3402      	adds	r4, #2
 800ac82:	1d1a      	adds	r2, r3, #4
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	9203      	str	r2, [sp, #12]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	bfb8      	it	lt
 800ac8c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac90:	9305      	str	r3, [sp, #20]
 800ac92:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ad5c <_vfiprintf_r+0x224>
 800ac96:	2203      	movs	r2, #3
 800ac98:	4650      	mov	r0, sl
 800ac9a:	7821      	ldrb	r1, [r4, #0]
 800ac9c:	f7fc fa24 	bl	80070e8 <memchr>
 800aca0:	b138      	cbz	r0, 800acb2 <_vfiprintf_r+0x17a>
 800aca2:	2240      	movs	r2, #64	; 0x40
 800aca4:	9b04      	ldr	r3, [sp, #16]
 800aca6:	eba0 000a 	sub.w	r0, r0, sl
 800acaa:	4082      	lsls	r2, r0
 800acac:	4313      	orrs	r3, r2
 800acae:	3401      	adds	r4, #1
 800acb0:	9304      	str	r3, [sp, #16]
 800acb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acb6:	2206      	movs	r2, #6
 800acb8:	4829      	ldr	r0, [pc, #164]	; (800ad60 <_vfiprintf_r+0x228>)
 800acba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800acbe:	f7fc fa13 	bl	80070e8 <memchr>
 800acc2:	2800      	cmp	r0, #0
 800acc4:	d03f      	beq.n	800ad46 <_vfiprintf_r+0x20e>
 800acc6:	4b27      	ldr	r3, [pc, #156]	; (800ad64 <_vfiprintf_r+0x22c>)
 800acc8:	bb1b      	cbnz	r3, 800ad12 <_vfiprintf_r+0x1da>
 800acca:	9b03      	ldr	r3, [sp, #12]
 800accc:	3307      	adds	r3, #7
 800acce:	f023 0307 	bic.w	r3, r3, #7
 800acd2:	3308      	adds	r3, #8
 800acd4:	9303      	str	r3, [sp, #12]
 800acd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acd8:	443b      	add	r3, r7
 800acda:	9309      	str	r3, [sp, #36]	; 0x24
 800acdc:	e768      	b.n	800abb0 <_vfiprintf_r+0x78>
 800acde:	460c      	mov	r4, r1
 800ace0:	2001      	movs	r0, #1
 800ace2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ace6:	e7a6      	b.n	800ac36 <_vfiprintf_r+0xfe>
 800ace8:	2300      	movs	r3, #0
 800acea:	f04f 0c0a 	mov.w	ip, #10
 800acee:	4619      	mov	r1, r3
 800acf0:	3401      	adds	r4, #1
 800acf2:	9305      	str	r3, [sp, #20]
 800acf4:	4620      	mov	r0, r4
 800acf6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acfa:	3a30      	subs	r2, #48	; 0x30
 800acfc:	2a09      	cmp	r2, #9
 800acfe:	d903      	bls.n	800ad08 <_vfiprintf_r+0x1d0>
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d0c6      	beq.n	800ac92 <_vfiprintf_r+0x15a>
 800ad04:	9105      	str	r1, [sp, #20]
 800ad06:	e7c4      	b.n	800ac92 <_vfiprintf_r+0x15a>
 800ad08:	4604      	mov	r4, r0
 800ad0a:	2301      	movs	r3, #1
 800ad0c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad10:	e7f0      	b.n	800acf4 <_vfiprintf_r+0x1bc>
 800ad12:	ab03      	add	r3, sp, #12
 800ad14:	9300      	str	r3, [sp, #0]
 800ad16:	462a      	mov	r2, r5
 800ad18:	4630      	mov	r0, r6
 800ad1a:	4b13      	ldr	r3, [pc, #76]	; (800ad68 <_vfiprintf_r+0x230>)
 800ad1c:	a904      	add	r1, sp, #16
 800ad1e:	f7fb f9f9 	bl	8006114 <_printf_float>
 800ad22:	4607      	mov	r7, r0
 800ad24:	1c78      	adds	r0, r7, #1
 800ad26:	d1d6      	bne.n	800acd6 <_vfiprintf_r+0x19e>
 800ad28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad2a:	07d9      	lsls	r1, r3, #31
 800ad2c:	d405      	bmi.n	800ad3a <_vfiprintf_r+0x202>
 800ad2e:	89ab      	ldrh	r3, [r5, #12]
 800ad30:	059a      	lsls	r2, r3, #22
 800ad32:	d402      	bmi.n	800ad3a <_vfiprintf_r+0x202>
 800ad34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad36:	f7fc f9d6 	bl	80070e6 <__retarget_lock_release_recursive>
 800ad3a:	89ab      	ldrh	r3, [r5, #12]
 800ad3c:	065b      	lsls	r3, r3, #25
 800ad3e:	f53f af1d 	bmi.w	800ab7c <_vfiprintf_r+0x44>
 800ad42:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad44:	e71c      	b.n	800ab80 <_vfiprintf_r+0x48>
 800ad46:	ab03      	add	r3, sp, #12
 800ad48:	9300      	str	r3, [sp, #0]
 800ad4a:	462a      	mov	r2, r5
 800ad4c:	4630      	mov	r0, r6
 800ad4e:	4b06      	ldr	r3, [pc, #24]	; (800ad68 <_vfiprintf_r+0x230>)
 800ad50:	a904      	add	r1, sp, #16
 800ad52:	f7fb fc7f 	bl	8006654 <_printf_i>
 800ad56:	e7e4      	b.n	800ad22 <_vfiprintf_r+0x1ea>
 800ad58:	0800b621 	.word	0x0800b621
 800ad5c:	0800b627 	.word	0x0800b627
 800ad60:	0800b62b 	.word	0x0800b62b
 800ad64:	08006115 	.word	0x08006115
 800ad68:	0800ab15 	.word	0x0800ab15

0800ad6c <__swbuf_r>:
 800ad6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad6e:	460e      	mov	r6, r1
 800ad70:	4614      	mov	r4, r2
 800ad72:	4605      	mov	r5, r0
 800ad74:	b118      	cbz	r0, 800ad7e <__swbuf_r+0x12>
 800ad76:	6a03      	ldr	r3, [r0, #32]
 800ad78:	b90b      	cbnz	r3, 800ad7e <__swbuf_r+0x12>
 800ad7a:	f7fc f815 	bl	8006da8 <__sinit>
 800ad7e:	69a3      	ldr	r3, [r4, #24]
 800ad80:	60a3      	str	r3, [r4, #8]
 800ad82:	89a3      	ldrh	r3, [r4, #12]
 800ad84:	071a      	lsls	r2, r3, #28
 800ad86:	d525      	bpl.n	800add4 <__swbuf_r+0x68>
 800ad88:	6923      	ldr	r3, [r4, #16]
 800ad8a:	b31b      	cbz	r3, 800add4 <__swbuf_r+0x68>
 800ad8c:	6823      	ldr	r3, [r4, #0]
 800ad8e:	6922      	ldr	r2, [r4, #16]
 800ad90:	b2f6      	uxtb	r6, r6
 800ad92:	1a98      	subs	r0, r3, r2
 800ad94:	6963      	ldr	r3, [r4, #20]
 800ad96:	4637      	mov	r7, r6
 800ad98:	4283      	cmp	r3, r0
 800ad9a:	dc04      	bgt.n	800ada6 <__swbuf_r+0x3a>
 800ad9c:	4621      	mov	r1, r4
 800ad9e:	4628      	mov	r0, r5
 800ada0:	f7ff f970 	bl	800a084 <_fflush_r>
 800ada4:	b9e0      	cbnz	r0, 800ade0 <__swbuf_r+0x74>
 800ada6:	68a3      	ldr	r3, [r4, #8]
 800ada8:	3b01      	subs	r3, #1
 800adaa:	60a3      	str	r3, [r4, #8]
 800adac:	6823      	ldr	r3, [r4, #0]
 800adae:	1c5a      	adds	r2, r3, #1
 800adb0:	6022      	str	r2, [r4, #0]
 800adb2:	701e      	strb	r6, [r3, #0]
 800adb4:	6962      	ldr	r2, [r4, #20]
 800adb6:	1c43      	adds	r3, r0, #1
 800adb8:	429a      	cmp	r2, r3
 800adba:	d004      	beq.n	800adc6 <__swbuf_r+0x5a>
 800adbc:	89a3      	ldrh	r3, [r4, #12]
 800adbe:	07db      	lsls	r3, r3, #31
 800adc0:	d506      	bpl.n	800add0 <__swbuf_r+0x64>
 800adc2:	2e0a      	cmp	r6, #10
 800adc4:	d104      	bne.n	800add0 <__swbuf_r+0x64>
 800adc6:	4621      	mov	r1, r4
 800adc8:	4628      	mov	r0, r5
 800adca:	f7ff f95b 	bl	800a084 <_fflush_r>
 800adce:	b938      	cbnz	r0, 800ade0 <__swbuf_r+0x74>
 800add0:	4638      	mov	r0, r7
 800add2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800add4:	4621      	mov	r1, r4
 800add6:	4628      	mov	r0, r5
 800add8:	f000 f806 	bl	800ade8 <__swsetup_r>
 800addc:	2800      	cmp	r0, #0
 800adde:	d0d5      	beq.n	800ad8c <__swbuf_r+0x20>
 800ade0:	f04f 37ff 	mov.w	r7, #4294967295
 800ade4:	e7f4      	b.n	800add0 <__swbuf_r+0x64>
	...

0800ade8 <__swsetup_r>:
 800ade8:	b538      	push	{r3, r4, r5, lr}
 800adea:	4b2a      	ldr	r3, [pc, #168]	; (800ae94 <__swsetup_r+0xac>)
 800adec:	4605      	mov	r5, r0
 800adee:	6818      	ldr	r0, [r3, #0]
 800adf0:	460c      	mov	r4, r1
 800adf2:	b118      	cbz	r0, 800adfc <__swsetup_r+0x14>
 800adf4:	6a03      	ldr	r3, [r0, #32]
 800adf6:	b90b      	cbnz	r3, 800adfc <__swsetup_r+0x14>
 800adf8:	f7fb ffd6 	bl	8006da8 <__sinit>
 800adfc:	89a3      	ldrh	r3, [r4, #12]
 800adfe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae02:	0718      	lsls	r0, r3, #28
 800ae04:	d422      	bmi.n	800ae4c <__swsetup_r+0x64>
 800ae06:	06d9      	lsls	r1, r3, #27
 800ae08:	d407      	bmi.n	800ae1a <__swsetup_r+0x32>
 800ae0a:	2309      	movs	r3, #9
 800ae0c:	602b      	str	r3, [r5, #0]
 800ae0e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ae12:	f04f 30ff 	mov.w	r0, #4294967295
 800ae16:	81a3      	strh	r3, [r4, #12]
 800ae18:	e034      	b.n	800ae84 <__swsetup_r+0x9c>
 800ae1a:	0758      	lsls	r0, r3, #29
 800ae1c:	d512      	bpl.n	800ae44 <__swsetup_r+0x5c>
 800ae1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae20:	b141      	cbz	r1, 800ae34 <__swsetup_r+0x4c>
 800ae22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae26:	4299      	cmp	r1, r3
 800ae28:	d002      	beq.n	800ae30 <__swsetup_r+0x48>
 800ae2a:	4628      	mov	r0, r5
 800ae2c:	f7fc fffc 	bl	8007e28 <_free_r>
 800ae30:	2300      	movs	r3, #0
 800ae32:	6363      	str	r3, [r4, #52]	; 0x34
 800ae34:	89a3      	ldrh	r3, [r4, #12]
 800ae36:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ae3a:	81a3      	strh	r3, [r4, #12]
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	6063      	str	r3, [r4, #4]
 800ae40:	6923      	ldr	r3, [r4, #16]
 800ae42:	6023      	str	r3, [r4, #0]
 800ae44:	89a3      	ldrh	r3, [r4, #12]
 800ae46:	f043 0308 	orr.w	r3, r3, #8
 800ae4a:	81a3      	strh	r3, [r4, #12]
 800ae4c:	6923      	ldr	r3, [r4, #16]
 800ae4e:	b94b      	cbnz	r3, 800ae64 <__swsetup_r+0x7c>
 800ae50:	89a3      	ldrh	r3, [r4, #12]
 800ae52:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ae56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae5a:	d003      	beq.n	800ae64 <__swsetup_r+0x7c>
 800ae5c:	4621      	mov	r1, r4
 800ae5e:	4628      	mov	r0, r5
 800ae60:	f000 f88b 	bl	800af7a <__smakebuf_r>
 800ae64:	89a0      	ldrh	r0, [r4, #12]
 800ae66:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae6a:	f010 0301 	ands.w	r3, r0, #1
 800ae6e:	d00a      	beq.n	800ae86 <__swsetup_r+0x9e>
 800ae70:	2300      	movs	r3, #0
 800ae72:	60a3      	str	r3, [r4, #8]
 800ae74:	6963      	ldr	r3, [r4, #20]
 800ae76:	425b      	negs	r3, r3
 800ae78:	61a3      	str	r3, [r4, #24]
 800ae7a:	6923      	ldr	r3, [r4, #16]
 800ae7c:	b943      	cbnz	r3, 800ae90 <__swsetup_r+0xa8>
 800ae7e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ae82:	d1c4      	bne.n	800ae0e <__swsetup_r+0x26>
 800ae84:	bd38      	pop	{r3, r4, r5, pc}
 800ae86:	0781      	lsls	r1, r0, #30
 800ae88:	bf58      	it	pl
 800ae8a:	6963      	ldrpl	r3, [r4, #20]
 800ae8c:	60a3      	str	r3, [r4, #8]
 800ae8e:	e7f4      	b.n	800ae7a <__swsetup_r+0x92>
 800ae90:	2000      	movs	r0, #0
 800ae92:	e7f7      	b.n	800ae84 <__swsetup_r+0x9c>
 800ae94:	2000008c 	.word	0x2000008c

0800ae98 <_raise_r>:
 800ae98:	291f      	cmp	r1, #31
 800ae9a:	b538      	push	{r3, r4, r5, lr}
 800ae9c:	4604      	mov	r4, r0
 800ae9e:	460d      	mov	r5, r1
 800aea0:	d904      	bls.n	800aeac <_raise_r+0x14>
 800aea2:	2316      	movs	r3, #22
 800aea4:	6003      	str	r3, [r0, #0]
 800aea6:	f04f 30ff 	mov.w	r0, #4294967295
 800aeaa:	bd38      	pop	{r3, r4, r5, pc}
 800aeac:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800aeae:	b112      	cbz	r2, 800aeb6 <_raise_r+0x1e>
 800aeb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aeb4:	b94b      	cbnz	r3, 800aeca <_raise_r+0x32>
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	f000 f830 	bl	800af1c <_getpid_r>
 800aebc:	462a      	mov	r2, r5
 800aebe:	4601      	mov	r1, r0
 800aec0:	4620      	mov	r0, r4
 800aec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aec6:	f000 b817 	b.w	800aef8 <_kill_r>
 800aeca:	2b01      	cmp	r3, #1
 800aecc:	d00a      	beq.n	800aee4 <_raise_r+0x4c>
 800aece:	1c59      	adds	r1, r3, #1
 800aed0:	d103      	bne.n	800aeda <_raise_r+0x42>
 800aed2:	2316      	movs	r3, #22
 800aed4:	6003      	str	r3, [r0, #0]
 800aed6:	2001      	movs	r0, #1
 800aed8:	e7e7      	b.n	800aeaa <_raise_r+0x12>
 800aeda:	2400      	movs	r4, #0
 800aedc:	4628      	mov	r0, r5
 800aede:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aee2:	4798      	blx	r3
 800aee4:	2000      	movs	r0, #0
 800aee6:	e7e0      	b.n	800aeaa <_raise_r+0x12>

0800aee8 <raise>:
 800aee8:	4b02      	ldr	r3, [pc, #8]	; (800aef4 <raise+0xc>)
 800aeea:	4601      	mov	r1, r0
 800aeec:	6818      	ldr	r0, [r3, #0]
 800aeee:	f7ff bfd3 	b.w	800ae98 <_raise_r>
 800aef2:	bf00      	nop
 800aef4:	2000008c 	.word	0x2000008c

0800aef8 <_kill_r>:
 800aef8:	b538      	push	{r3, r4, r5, lr}
 800aefa:	2300      	movs	r3, #0
 800aefc:	4d06      	ldr	r5, [pc, #24]	; (800af18 <_kill_r+0x20>)
 800aefe:	4604      	mov	r4, r0
 800af00:	4608      	mov	r0, r1
 800af02:	4611      	mov	r1, r2
 800af04:	602b      	str	r3, [r5, #0]
 800af06:	f7f8 f898 	bl	800303a <_kill>
 800af0a:	1c43      	adds	r3, r0, #1
 800af0c:	d102      	bne.n	800af14 <_kill_r+0x1c>
 800af0e:	682b      	ldr	r3, [r5, #0]
 800af10:	b103      	cbz	r3, 800af14 <_kill_r+0x1c>
 800af12:	6023      	str	r3, [r4, #0]
 800af14:	bd38      	pop	{r3, r4, r5, pc}
 800af16:	bf00      	nop
 800af18:	20000600 	.word	0x20000600

0800af1c <_getpid_r>:
 800af1c:	f7f8 b886 	b.w	800302c <_getpid>

0800af20 <_malloc_usable_size_r>:
 800af20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af24:	1f18      	subs	r0, r3, #4
 800af26:	2b00      	cmp	r3, #0
 800af28:	bfbc      	itt	lt
 800af2a:	580b      	ldrlt	r3, [r1, r0]
 800af2c:	18c0      	addlt	r0, r0, r3
 800af2e:	4770      	bx	lr

0800af30 <__swhatbuf_r>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	460c      	mov	r4, r1
 800af34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af38:	4615      	mov	r5, r2
 800af3a:	2900      	cmp	r1, #0
 800af3c:	461e      	mov	r6, r3
 800af3e:	b096      	sub	sp, #88	; 0x58
 800af40:	da0c      	bge.n	800af5c <__swhatbuf_r+0x2c>
 800af42:	89a3      	ldrh	r3, [r4, #12]
 800af44:	2100      	movs	r1, #0
 800af46:	f013 0f80 	tst.w	r3, #128	; 0x80
 800af4a:	bf0c      	ite	eq
 800af4c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800af50:	2340      	movne	r3, #64	; 0x40
 800af52:	2000      	movs	r0, #0
 800af54:	6031      	str	r1, [r6, #0]
 800af56:	602b      	str	r3, [r5, #0]
 800af58:	b016      	add	sp, #88	; 0x58
 800af5a:	bd70      	pop	{r4, r5, r6, pc}
 800af5c:	466a      	mov	r2, sp
 800af5e:	f000 f849 	bl	800aff4 <_fstat_r>
 800af62:	2800      	cmp	r0, #0
 800af64:	dbed      	blt.n	800af42 <__swhatbuf_r+0x12>
 800af66:	9901      	ldr	r1, [sp, #4]
 800af68:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800af6c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800af70:	4259      	negs	r1, r3
 800af72:	4159      	adcs	r1, r3
 800af74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af78:	e7eb      	b.n	800af52 <__swhatbuf_r+0x22>

0800af7a <__smakebuf_r>:
 800af7a:	898b      	ldrh	r3, [r1, #12]
 800af7c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800af7e:	079d      	lsls	r5, r3, #30
 800af80:	4606      	mov	r6, r0
 800af82:	460c      	mov	r4, r1
 800af84:	d507      	bpl.n	800af96 <__smakebuf_r+0x1c>
 800af86:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800af8a:	6023      	str	r3, [r4, #0]
 800af8c:	6123      	str	r3, [r4, #16]
 800af8e:	2301      	movs	r3, #1
 800af90:	6163      	str	r3, [r4, #20]
 800af92:	b002      	add	sp, #8
 800af94:	bd70      	pop	{r4, r5, r6, pc}
 800af96:	466a      	mov	r2, sp
 800af98:	ab01      	add	r3, sp, #4
 800af9a:	f7ff ffc9 	bl	800af30 <__swhatbuf_r>
 800af9e:	9900      	ldr	r1, [sp, #0]
 800afa0:	4605      	mov	r5, r0
 800afa2:	4630      	mov	r0, r6
 800afa4:	f7fc ffb0 	bl	8007f08 <_malloc_r>
 800afa8:	b948      	cbnz	r0, 800afbe <__smakebuf_r+0x44>
 800afaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afae:	059a      	lsls	r2, r3, #22
 800afb0:	d4ef      	bmi.n	800af92 <__smakebuf_r+0x18>
 800afb2:	f023 0303 	bic.w	r3, r3, #3
 800afb6:	f043 0302 	orr.w	r3, r3, #2
 800afba:	81a3      	strh	r3, [r4, #12]
 800afbc:	e7e3      	b.n	800af86 <__smakebuf_r+0xc>
 800afbe:	89a3      	ldrh	r3, [r4, #12]
 800afc0:	6020      	str	r0, [r4, #0]
 800afc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afc6:	81a3      	strh	r3, [r4, #12]
 800afc8:	9b00      	ldr	r3, [sp, #0]
 800afca:	6120      	str	r0, [r4, #16]
 800afcc:	6163      	str	r3, [r4, #20]
 800afce:	9b01      	ldr	r3, [sp, #4]
 800afd0:	b15b      	cbz	r3, 800afea <__smakebuf_r+0x70>
 800afd2:	4630      	mov	r0, r6
 800afd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afd8:	f000 f81e 	bl	800b018 <_isatty_r>
 800afdc:	b128      	cbz	r0, 800afea <__smakebuf_r+0x70>
 800afde:	89a3      	ldrh	r3, [r4, #12]
 800afe0:	f023 0303 	bic.w	r3, r3, #3
 800afe4:	f043 0301 	orr.w	r3, r3, #1
 800afe8:	81a3      	strh	r3, [r4, #12]
 800afea:	89a3      	ldrh	r3, [r4, #12]
 800afec:	431d      	orrs	r5, r3
 800afee:	81a5      	strh	r5, [r4, #12]
 800aff0:	e7cf      	b.n	800af92 <__smakebuf_r+0x18>
	...

0800aff4 <_fstat_r>:
 800aff4:	b538      	push	{r3, r4, r5, lr}
 800aff6:	2300      	movs	r3, #0
 800aff8:	4d06      	ldr	r5, [pc, #24]	; (800b014 <_fstat_r+0x20>)
 800affa:	4604      	mov	r4, r0
 800affc:	4608      	mov	r0, r1
 800affe:	4611      	mov	r1, r2
 800b000:	602b      	str	r3, [r5, #0]
 800b002:	f7f8 f878 	bl	80030f6 <_fstat>
 800b006:	1c43      	adds	r3, r0, #1
 800b008:	d102      	bne.n	800b010 <_fstat_r+0x1c>
 800b00a:	682b      	ldr	r3, [r5, #0]
 800b00c:	b103      	cbz	r3, 800b010 <_fstat_r+0x1c>
 800b00e:	6023      	str	r3, [r4, #0]
 800b010:	bd38      	pop	{r3, r4, r5, pc}
 800b012:	bf00      	nop
 800b014:	20000600 	.word	0x20000600

0800b018 <_isatty_r>:
 800b018:	b538      	push	{r3, r4, r5, lr}
 800b01a:	2300      	movs	r3, #0
 800b01c:	4d05      	ldr	r5, [pc, #20]	; (800b034 <_isatty_r+0x1c>)
 800b01e:	4604      	mov	r4, r0
 800b020:	4608      	mov	r0, r1
 800b022:	602b      	str	r3, [r5, #0]
 800b024:	f7f8 f876 	bl	8003114 <_isatty>
 800b028:	1c43      	adds	r3, r0, #1
 800b02a:	d102      	bne.n	800b032 <_isatty_r+0x1a>
 800b02c:	682b      	ldr	r3, [r5, #0]
 800b02e:	b103      	cbz	r3, 800b032 <_isatty_r+0x1a>
 800b030:	6023      	str	r3, [r4, #0]
 800b032:	bd38      	pop	{r3, r4, r5, pc}
 800b034:	20000600 	.word	0x20000600

0800b038 <_init>:
 800b038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b03a:	bf00      	nop
 800b03c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b03e:	bc08      	pop	{r3}
 800b040:	469e      	mov	lr, r3
 800b042:	4770      	bx	lr

0800b044 <_fini>:
 800b044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b046:	bf00      	nop
 800b048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b04a:	bc08      	pop	{r3}
 800b04c:	469e      	mov	lr, r3
 800b04e:	4770      	bx	lr
