// Seed: 442359469
`define pp_5 0
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3,
    output id_4
);
  logic id_5;
  assign id_0 = 1;
  logic id_6 = id_3;
endmodule
