
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003551                       # Number of seconds simulated
sim_ticks                                  3550800453                       # Number of ticks simulated
final_tick                               533115180390                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62290                       # Simulator instruction rate (inst/s)
host_op_rate                                    78878                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 109227                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889336                       # Number of bytes of host memory used
host_seconds                                 32508.36                       # Real time elapsed on the host
sim_insts                                  2024930941                       # Number of instructions simulated
sim_ops                                    2564206567                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       225664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       248192                       # Number of bytes read from this memory
system.physmem.bytes_read::total               476928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       122112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            122112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1763                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1939                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3726                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             954                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  954                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       396530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63552994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       468627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     69897479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134315630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       396530                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       468627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             865157                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34389992                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34389992                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34389992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       396530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63552994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       468627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     69897479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              168705622                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8515110                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3106191                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549918                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202324                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1266214                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203111                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314084                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8830                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3198697                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17048775                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3106191                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517195                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1082330                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        675539                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564189                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8409677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4751132     56.50%     56.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365762      4.35%     60.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318569      3.79%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342503      4.07%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298358      3.55%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154958      1.84%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102367      1.22%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270666      3.22%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1805362     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8409677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364786                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.002179                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3366856                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       632133                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3478887                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55742                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876050                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506815                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          889                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20215579                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6353                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876050                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3534441                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         282690                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        75294                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363342                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       277852                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19527903                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          703                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        173903                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76561                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           18                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27119865                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91034178                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91034178                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10312860                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3341                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1744                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           739467                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1933375                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1006681                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26190                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       313004                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18404769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3338                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14768566                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27517                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6125948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18721771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          142                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8409677                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756140                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909832                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2994023     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1785107     21.23%     56.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1191084     14.16%     70.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       762567      9.07%     80.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756122      8.99%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441284      5.25%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339107      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75024      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65359      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8409677                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107943     69.28%     69.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21067     13.52%     82.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26787     17.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12137091     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200977      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578575     10.69%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850326      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14768566                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734395                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155801                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010550                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38130125                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24534186                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14356036                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14924367                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26597                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       704172                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226781                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876050                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         207220                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16430                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18408107                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1933375                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1006681                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1740                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          826                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236964                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14512266                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486047                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       256298                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056586                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826098                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.704296                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14370627                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14356036                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359888                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26119773                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685948                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358345                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6169204                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204497                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7533627                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173442                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3008861     39.94%     39.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041298     27.10%     67.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835215     11.09%     78.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429503      5.70%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366963      4.87%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180909      2.40%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199507      2.65%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101317      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370054      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7533627                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370054                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25572104                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37694101                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 105433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851511                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851511                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174383                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174383                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65538247                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19680714                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18975286                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8515110                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3078693                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2502953                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212323                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1271049                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1194698                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323637                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9148                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3089093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17077706                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3078693                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1518335                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3751446                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1134183                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        629673                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1512070                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8387505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.515249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4636059     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330914      3.95%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          264776      3.16%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          644211      7.68%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172661      2.06%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          225838      2.69%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164722      1.96%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91193      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1857131     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8387505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361556                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.005577                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3232842                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       611568                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3605522                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24707                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        912857                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       525093                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4468                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20402259                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9031                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        912857                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3470987                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         138292                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       123454                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3386500                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       355407                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19675091                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3038                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146913                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110727                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          198                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27558054                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91830275                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91830275                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16827405                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10730538                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3998                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2250                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           977208                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1835064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       931334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15054                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       341872                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18594847                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14747572                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29699                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6458508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19732327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          595                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8387505                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758279                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2918656     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1794772     21.40%     56.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1198942     14.29%     70.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       873297     10.41%     80.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       745645      8.89%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       388681      4.63%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       334074      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62908      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70530      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8387505                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86854     71.30%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17596     14.44%     85.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17363     14.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12289874     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209465      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1630      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1465160      9.93%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       781443      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14747572                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731930                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121815                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008260                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38034156                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25057277                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14367760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14869387                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55397                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       727623                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          252                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238699                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        912857                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59401                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8267                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18598704                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1835064                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       931334                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2225                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7385                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120208                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245899                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14510263                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1373446                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       237302                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2135228                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2046246                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            761782                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704061                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14377586                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14367760                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9357289                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26424923                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687325                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354108                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9857801                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12106462                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6492263                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212453                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7474648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.619670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.136301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2915381     39.00%     39.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2067440     27.66%     66.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       839184     11.23%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       472873      6.33%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387584      5.19%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158314      2.12%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188400      2.52%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94047      1.26%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       351425      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7474648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9857801                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12106462                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1800068                       # Number of memory references committed
system.switch_cpus1.commit.loads              1107436                       # Number of loads committed
system.switch_cpus1.commit.membars               1630                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1739361                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10908490                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246488                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       351425                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25721948                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38111006                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 127605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9857801                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12106462                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9857801                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863794                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863794                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157683                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157683                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65270363                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19865713                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18831393                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3260                       # number of misc regfile writes
system.l2.replacements                           3726                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                          1190325                       # Total number of references to valid blocks.
system.l2.sampled_refs                          20110                       # Sample count of references to valid blocks.
system.l2.avg_refs                          59.190701                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            86.845037                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.966010                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    907.726853                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.971069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    991.799515                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8160.017852                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6213.673664                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005301                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.055403                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.060535                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.498048                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.379253                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8086                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5327                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13413                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3709                       # number of Writeback hits
system.l2.Writeback_hits::total                  3709                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8086                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5327                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13413                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8086                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5327                       # number of overall hits
system.l2.overall_hits::total                   13413                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1763                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1939                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3726                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1763                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1939                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3726                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1763                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1939                       # number of overall misses
system.l2.overall_misses::total                  3726                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       456754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     83651578                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       518800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     86982454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       171609586                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       456754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     83651578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       518800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     86982454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        171609586                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       456754                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     83651578                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       518800                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     86982454                       # number of overall miss cycles
system.l2.overall_miss_latency::total       171609586                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9849                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               17139                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3709                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3709                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9849                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7266                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17139                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9849                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7266                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17139                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.179003                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.266859                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.217399                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.179003                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.266859                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.217399                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.179003                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.266859                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.217399                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41523.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47448.427680                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 39907.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44859.439917                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46057.323135                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41523.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47448.427680                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 39907.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44859.439917                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46057.323135                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41523.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47448.427680                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 39907.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44859.439917                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46057.323135                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  954                       # number of writebacks
system.l2.writebacks::total                       954                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1763                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1939                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3726                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3726                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       394024                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     73518809                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       443214                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     75780929                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    150136976                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       394024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     73518809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       443214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     75780929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    150136976                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       394024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     73518809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       443214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     75780929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    150136976                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179003                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.266859                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.217399                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.179003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.266859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.217399                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.179003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.266859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217399                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35820.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41700.969370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34093.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39082.480144                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40294.411165                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35820.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41700.969370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 34093.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39082.480144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40294.411165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35820.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41700.969370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 34093.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39082.480144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40294.411165                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965988                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571838                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817734.733212                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965988                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017574                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882958                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564177                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564177                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564177                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564177                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564177                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       560183                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       560183                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       560183                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       560183                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       560183                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       560183                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564189                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564189                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564189                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564189                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46681.916667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46681.916667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46681.916667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46681.916667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46681.916667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46681.916667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       482094                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       482094                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       482094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       482094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       482094                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       482094                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43826.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43826.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43826.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43826.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43826.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43826.727273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9849                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469584                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10105                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17265.668877                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.932490                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.067510                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898174                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101826                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167797                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167797                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1675                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944489                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944489                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944489                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944489                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37967                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37967                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37967                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37967                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37967                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37967                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1069456354                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1069456354                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1069456354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1069456354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1069456354                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1069456354                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982456                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982456                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982456                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982456                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031488                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031488                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019151                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019151                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019151                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019151                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28168.049991                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28168.049991                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28168.049991                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28168.049991                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28168.049991                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28168.049991                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1782                       # number of writebacks
system.cpu0.dcache.writebacks::total             1782                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28118                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28118                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28118                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28118                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9849                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9849                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9849                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9849                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157762725                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157762725                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157762725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157762725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157762725                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157762725                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16018.146512                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16018.146512                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16018.146512                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16018.146512                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16018.146512                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16018.146512                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.971048                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006592809                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029420.985887                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.971048                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020787                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1512054                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1512054                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1512054                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1512054                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1512054                       # number of overall hits
system.cpu1.icache.overall_hits::total        1512054                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       686318                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       686318                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       686318                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       686318                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       686318                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       686318                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1512070                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1512070                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1512070                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1512070                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1512070                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1512070                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42894.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42894.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42894.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42894.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42894.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42894.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       533695                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       533695                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       533695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       533695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       533695                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       533695                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41053.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41053.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 41053.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41053.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 41053.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41053.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7266                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165470148                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7522                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21998.158468                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.981224                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.018776                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878833                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121167                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1043435                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1043435                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       689372                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        689372                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2151                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2151                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1630                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1630                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1732807                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1732807                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1732807                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1732807                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15481                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15481                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15481                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15481                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15481                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    484328887                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    484328887                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    484328887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    484328887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    484328887                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    484328887                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1058916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1058916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       689372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       689372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1748288                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1748288                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1748288                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1748288                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014620                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014620                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008855                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008855                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008855                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008855                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31285.374782                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31285.374782                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31285.374782                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31285.374782                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31285.374782                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31285.374782                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1927                       # number of writebacks
system.cpu1.dcache.writebacks::total             1927                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8215                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8215                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8215                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8215                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7266                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7266                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7266                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7266                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7266                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7266                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    134650384                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    134650384                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    134650384                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    134650384                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    134650384                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    134650384                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004156                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004156                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004156                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004156                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18531.569502                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18531.569502                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18531.569502                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18531.569502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18531.569502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18531.569502                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
