{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480658905566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480658905572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 00:08:25 2016 " "Processing started: Fri Dec 02 00:08:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480658905572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658905572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658905572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480658906026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480658906027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalWatch " "Found entity 1: DigitalWatch" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658920089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timekeeper.v 1 1 " "Found 1 design units, including 1 entities, in source file timekeeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timekeeper " "Found entity 1: Timekeeper" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658920091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920091 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Stopwatch.v(53) " "Verilog HDL information at Stopwatch.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480658920092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch " "Found entity 1: Stopwatch" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658920093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signaldebounce.v 1 1 " "Found 1 design units, including 1 entities, in source file signaldebounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalDebounce " "Found entity 1: SignalDebounce" {  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658920094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singledigit.v 1 1 " "Found 1 design units, including 1 entities, in source file singledigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleDigit " "Found entity 1: SingleDigit" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658920096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm " "Found entity 1: Alarm" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658920098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayalarmstate.v 1 1 " "Found 1 design units, including 1 entities, in source file displayalarmstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayAlarmState " "Found entity 1: DisplayAlarmState" {  } { { "DisplayAlarmState.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DisplayAlarmState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658920099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalWatch " "Elaborating entity \"DigitalWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480658920133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DigitalWatch.v(43) " "Verilog HDL assignment warning at DigitalWatch.v(43): truncated value with size 32 to match size of target (2)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920134 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SecTk DigitalWatch.v(101) " "Verilog HDL Always Construct warning at DigitalWatch.v(101): variable \"SecTk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920134 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinTk DigitalWatch.v(102) " "Verilog HDL Always Construct warning at DigitalWatch.v(102): variable \"MinTk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920135 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HrTk DigitalWatch.v(103) " "Verilog HDL Always Construct warning at DigitalWatch.v(103): variable \"HrTk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920135 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Blink DigitalWatch.v(109) " "Verilog HDL Always Construct warning at DigitalWatch.v(109): variable \"Blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920135 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MiliSecSW DigitalWatch.v(153) " "Verilog HDL Always Construct warning at DigitalWatch.v(153): variable \"MiliSecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920135 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SecSW DigitalWatch.v(154) " "Verilog HDL Always Construct warning at DigitalWatch.v(154): variable \"SecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920135 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinSW DigitalWatch.v(155) " "Verilog HDL Always Construct warning at DigitalWatch.v(155): variable \"MinSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920135 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BlinkSW DigitalWatch.v(161) " "Verilog HDL Always Construct warning at DigitalWatch.v(161): variable \"BlinkSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920135 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinAlm DigitalWatch.v(187) " "Verilog HDL Always Construct warning at DigitalWatch.v(187): variable \"MinAlm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920136 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HrAlm DigitalWatch.v(188) " "Verilog HDL Always Construct warning at DigitalWatch.v(188): variable \"HrAlm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920136 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BlinkAlm DigitalWatch.v(195) " "Verilog HDL Always Construct warning at DigitalWatch.v(195): variable \"BlinkAlm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920136 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DigitalWatch.v(97) " "Verilog HDL Case Statement warning at DigitalWatch.v(97): incomplete case statement has no default case item" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480658920136 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MinBuffer DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"MinBuffer\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920137 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HrBuffer DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"HrBuffer\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920137 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SecBuffer DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"SecBuffer\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920137 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StateTk DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"StateTk\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920137 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StateSW DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"StateSW\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920137 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StateAlm DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"StateAlm\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920137 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BlinkSecBuff DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"BlinkSecBuff\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920137 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BlinkMinBuff DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"BlinkMinBuff\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920137 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BlinkHrBuff DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"BlinkHrBuff\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920138 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BlinkHrBuff DigitalWatch.v(95) " "Inferred latch for \"BlinkHrBuff\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920140 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BlinkMinBuff DigitalWatch.v(95) " "Inferred latch for \"BlinkMinBuff\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920140 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BlinkSecBuff DigitalWatch.v(95) " "Inferred latch for \"BlinkSecBuff\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920140 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAlm DigitalWatch.v(95) " "Inferred latch for \"StateAlm\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920140 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateSW DigitalWatch.v(95) " "Inferred latch for \"StateSW\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920140 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateTk DigitalWatch.v(95) " "Inferred latch for \"StateTk\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920140 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[0\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[0\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920140 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[1\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[1\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920140 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[2\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[2\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[3\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[3\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[4\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[4\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[5\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[5\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[6\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[6\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[0\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[0\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[1\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[1\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[2\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[2\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[3\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[3\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[4\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[4\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[5\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[5\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[6\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[6\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920141 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[0\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[0\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920142 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[1\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[1\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920142 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[2\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[2\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920142 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[3\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[3\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920142 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[4\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[4\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920142 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[5\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[5\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920142 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[6\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[6\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920142 "|DigitalWatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalDebounce SignalDebounce:SD0 " "Elaborating entity \"SignalDebounce\" for hierarchy \"SignalDebounce:SD0\"" {  } { { "DigitalWatch.v" "SD0" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658920239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 SignalDebounce.v(23) " "Verilog HDL assignment warning at SignalDebounce.v(23): truncated value with size 32 to match size of target (28)" {  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920240 "|DigitalWatch|SignalDebounce:SD0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stopwatch Stopwatch:S0 " "Elaborating entity \"Stopwatch\" for hierarchy \"Stopwatch:S0\"" {  } { { "DigitalWatch.v" "S0" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658920242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Stopwatch.v(28) " "Verilog HDL assignment warning at Stopwatch.v(28): truncated value with size 32 to match size of target (28)" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920244 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LiveMiliSecSW Stopwatch.v(62) " "Verilog HDL Always Construct warning at Stopwatch.v(62): variable \"LiveMiliSecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920244 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LiveSecSW Stopwatch.v(63) " "Verilog HDL Always Construct warning at Stopwatch.v(63): variable \"LiveSecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920244 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LiveMinSW Stopwatch.v(64) " "Verilog HDL Always Construct warning at Stopwatch.v(64): variable \"LiveMinSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920244 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TMPMiliSecSW Stopwatch.v(71) " "Verilog HDL Always Construct warning at Stopwatch.v(71): variable \"TMPMiliSecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920244 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TMPSecSW Stopwatch.v(72) " "Verilog HDL Always Construct warning at Stopwatch.v(72): variable \"TMPSecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920244 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TMPMinSW Stopwatch.v(73) " "Verilog HDL Always Construct warning at Stopwatch.v(73): variable \"TMPMinSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920244 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Stopwatch.v(97) " "Verilog HDL assignment warning at Stopwatch.v(97): truncated value with size 32 to match size of target (7)" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920244 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Stopwatch.v(102) " "Verilog HDL assignment warning at Stopwatch.v(102): truncated value with size 32 to match size of target (6)" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920244 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Stopwatch.v(107) " "Verilog HDL assignment warning at Stopwatch.v(107): truncated value with size 32 to match size of target (7)" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920244 "|DigitalWatch|Stopwatch:S0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarm Alarm:A0 " "Elaborating entity \"Alarm\" for hierarchy \"Alarm:A0\"" {  } { { "DigitalWatch.v" "A0" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658920245 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinAlm Alarm.v(25) " "Verilog HDL Always Construct warning at Alarm.v(25): variable \"MinAlm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinTk Alarm.v(25) " "Verilog HDL Always Construct warning at Alarm.v(25): variable \"MinTk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HrAlm Alarm.v(25) " "Verilog HDL Always Construct warning at Alarm.v(25): variable \"HrAlm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HrTk Alarm.v(25) " "Verilog HDL Always Construct warning at Alarm.v(25): variable \"HrTk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Alarm Alarm.v(27) " "Verilog HDL Always Construct warning at Alarm.v(27): variable \"Alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Button3Alm Alarm.v(35) " "Verilog HDL Always Construct warning at Alarm.v(35): variable \"Button3Alm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BuzzerBit Alarm.v(22) " "Verilog HDL Always Construct warning at Alarm.v(22): inferring latch(es) for variable \"BuzzerBit\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Alarm.v(50) " "Verilog HDL assignment warning at Alarm.v(50): truncated value with size 32 to match size of target (2)" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Alarm.v(62) " "Verilog HDL assignment warning at Alarm.v(62): truncated value with size 32 to match size of target (6)" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Alarm.v(73) " "Verilog HDL assignment warning at Alarm.v(73): truncated value with size 32 to match size of target (5)" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerBit Alarm.v(35) " "Inferred latch for \"BuzzerBit\" at Alarm.v(35)" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920246 "|DigitalWatch|Alarm:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timekeeper Timekeeper:Tk0 " "Elaborating entity \"Timekeeper\" for hierarchy \"Timekeeper:Tk0\"" {  } { { "DigitalWatch.v" "Tk0" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658920247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Timekeeper.v(30) " "Verilog HDL assignment warning at Timekeeper.v(30): truncated value with size 32 to match size of target (28)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920248 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Timekeeper.v(39) " "Verilog HDL assignment warning at Timekeeper.v(39): truncated value with size 32 to match size of target (3)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920248 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Timekeeper.v(44) " "Verilog HDL assignment warning at Timekeeper.v(44): truncated value with size 32 to match size of target (6)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920248 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Timekeeper.v(50) " "Verilog HDL assignment warning at Timekeeper.v(50): truncated value with size 32 to match size of target (6)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920248 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Timekeeper.v(56) " "Verilog HDL assignment warning at Timekeeper.v(56): truncated value with size 32 to match size of target (5)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920248 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Timekeeper.v(80) " "Verilog HDL assignment warning at Timekeeper.v(80): truncated value with size 32 to match size of target (6)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920248 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Timekeeper.v(92) " "Verilog HDL assignment warning at Timekeeper.v(92): truncated value with size 32 to match size of target (5)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920248 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Timekeeper.v(108) " "Verilog HDL assignment warning at Timekeeper.v(108): truncated value with size 32 to match size of target (2)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658920248 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WSGN_SEARCH_FILE" "displaydriver.v 1 1 " "Using design file displaydriver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658920260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480658920260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDriver DisplayDriver:D0 " "Elaborating entity \"DisplayDriver\" for hierarchy \"DisplayDriver:D0\"" {  } { { "DigitalWatch.v" "D0" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658920268 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displaydriver.v(115) " "Verilog HDL Case Statement warning at displaydriver.v(115): incomplete case statement has no default case item" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 115 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480658920270 "|DigitalWatch|DisplayDriver:D0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd1 displaydriver.v(113) " "Verilog HDL Always Construct warning at displaydriver.v(113): inferring latch(es) for variable \"bcd1\", which holds its previous value in one or more paths through the always construct" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920270 "|DigitalWatch|DisplayDriver:D0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd0 displaydriver.v(113) " "Verilog HDL Always Construct warning at displaydriver.v(113): inferring latch(es) for variable \"bcd0\", which holds its previous value in one or more paths through the always construct" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920270 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.1001 displaydriver.v(113) " "Inferred latch for \"bcd0.1001\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920270 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.1000 displaydriver.v(113) " "Inferred latch for \"bcd0.1000\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0111 displaydriver.v(113) " "Inferred latch for \"bcd0.0111\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0110 displaydriver.v(113) " "Inferred latch for \"bcd0.0110\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0101 displaydriver.v(113) " "Inferred latch for \"bcd0.0101\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0100 displaydriver.v(113) " "Inferred latch for \"bcd0.0100\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0011 displaydriver.v(113) " "Inferred latch for \"bcd0.0011\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0010 displaydriver.v(113) " "Inferred latch for \"bcd0.0010\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0001 displaydriver.v(113) " "Inferred latch for \"bcd0.0001\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0000 displaydriver.v(113) " "Inferred latch for \"bcd0.0000\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.1001 displaydriver.v(113) " "Inferred latch for \"bcd1.1001\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.1000 displaydriver.v(113) " "Inferred latch for \"bcd1.1000\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0111 displaydriver.v(113) " "Inferred latch for \"bcd1.0111\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0110 displaydriver.v(113) " "Inferred latch for \"bcd1.0110\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920271 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0101 displaydriver.v(113) " "Inferred latch for \"bcd1.0101\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920272 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0100 displaydriver.v(113) " "Inferred latch for \"bcd1.0100\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920272 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0011 displaydriver.v(113) " "Inferred latch for \"bcd1.0011\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920272 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0010 displaydriver.v(113) " "Inferred latch for \"bcd1.0010\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920272 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0001 displaydriver.v(113) " "Inferred latch for \"bcd1.0001\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920272 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0000 displaydriver.v(113) " "Inferred latch for \"bcd1.0000\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920272 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayAlarmState DisplayAlarmState:D3 " "Elaborating entity \"DisplayAlarmState\" for hierarchy \"DisplayAlarmState:D3\"" {  } { { "DigitalWatch.v" "D3" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658920274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleDigit SingleDigit:D4 " "Elaborating entity \"SingleDigit\" for hierarchy \"SingleDigit:D4\"" {  } { { "DigitalWatch.v" "D4" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658920276 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SingleDigit.v(12) " "Verilog HDL Case Statement warning at SingleDigit.v(12): incomplete case statement has no default case item" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480658920277 "|DigitalWatch|SingleDigit:D4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SevenSeg SingleDigit.v(9) " "Verilog HDL Always Construct warning at SingleDigit.v(9): inferring latch(es) for variable \"SevenSeg\", which holds its previous value in one or more paths through the always construct" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658920277 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[0\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[0\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920277 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[1\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[1\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920277 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[2\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[2\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920277 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[3\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[3\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920277 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[4\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[4\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920277 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[5\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[5\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920277 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[6\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[6\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658920277 "|DigitalWatch|SingleDigit:D4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0001_325 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0001_325\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0000_333 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0000_333\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0001_325 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0001_325\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0000_333 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0000_333\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0100_301 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0100_301\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0101_293 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0101_293\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0110_285 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0110_285\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0111_277 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0111_277\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.1000_269 " "LATCH primitive \"DisplayDriver:D2\|bcd0.1000_269\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0010_317 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0010_317\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd1.0011_389 " "LATCH primitive \"DisplayDriver:D2\|bcd1.0011_389\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd1.0010_397 " "LATCH primitive \"DisplayDriver:D2\|bcd1.0010_397\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd1.0001_405 " "LATCH primitive \"DisplayDriver:D2\|bcd1.0001_405\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd1.0000_413 " "LATCH primitive \"DisplayDriver:D2\|bcd1.0000_413\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0011_309 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0011_309\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0100_301 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0100_301\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0101_293 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0101_293\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0110_285 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0110_285\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0111_277 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0111_277\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.1000_269 " "LATCH primitive \"DisplayDriver:D1\|bcd0.1000_269\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0010_317 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0010_317\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0110_365 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0110_365\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0101_373 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0101_373\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0100_381 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0100_381\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0011_389 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0011_389\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0010_397 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0010_397\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0001_405 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0001_405\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0000_413 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0000_413\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0011_309 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0011_309\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658920654 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480658921483 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "StateSW SingleDigit:D4\|SevenSeg\[2\] " "Duplicate LATCH primitive \"StateSW\" merged with LATCH primitive \"SingleDigit:D4\|SevenSeg\[2\]\"" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480658921496 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "StateAlm SingleDigit:D4\|SevenSeg\[3\] " "Duplicate LATCH primitive \"StateAlm\" merged with LATCH primitive \"SingleDigit:D4\|SevenSeg\[3\]\"" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480658921496 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "StateTk SingleDigit:D4\|SevenSeg\[4\] " "Duplicate LATCH primitive \"StateTk\" merged with LATCH primitive \"SingleDigit:D4\|SevenSeg\[4\]\"" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480658921496 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SingleDigit:D4\|SevenSeg\[6\] SingleDigit:D4\|SevenSeg\[4\] " "Duplicate LATCH primitive \"SingleDigit:D4\|SevenSeg\[6\]\" merged with LATCH primitive \"SingleDigit:D4\|SevenSeg\[4\]\"" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480658921496 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1480658921496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleDigit:D4\|SevenSeg\[2\] " "Latch SingleDigit:D4\|SevenSeg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921496 ""}  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleDigit:D4\|SevenSeg\[3\] " "Latch SingleDigit:D4\|SevenSeg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921496 ""}  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleDigit:D4\|SevenSeg\[4\] " "Latch SingleDigit:D4\|SevenSeg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921497 ""}  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleDigit:D4\|SevenSeg\[5\] " "Latch SingleDigit:D4\|SevenSeg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921497 ""}  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alarm:A0\|BuzzerBit " "Latch Alarm:A0\|BuzzerBit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button3Alm " "Ports D and ENA on the latch are fed by the same signal Button3Alm" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921497 ""}  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0111_277 " "Latch DisplayDriver:D0\|bcd0.0111_277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921497 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0001_325 " "Latch DisplayDriver:D0\|bcd0.0001_325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921497 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0000_333 " "Latch DisplayDriver:D0\|bcd0.0000_333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921497 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlinkSecBuff " "Latch BlinkSecBuff has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921497 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 268 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0010_317 " "Latch DisplayDriver:D0\|bcd0.0010_317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921497 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0011_309 " "Latch DisplayDriver:D0\|bcd0.0011_309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921497 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0110_285 " "Latch DisplayDriver:D0\|bcd0.0110_285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.1000_269 " "Latch DisplayDriver:D0\|bcd0.1000_269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0100_301 " "Latch DisplayDriver:D0\|bcd0.0100_301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0101_293 " "Latch DisplayDriver:D0\|bcd0.0101_293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0111_357 " "Latch DisplayDriver:D0\|bcd1.0111_357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0001_405 " "Latch DisplayDriver:D0\|bcd1.0001_405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0000_413 " "Latch DisplayDriver:D0\|bcd1.0000_413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0011_389 " "Latch DisplayDriver:D0\|bcd1.0011_389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[6\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[6\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0010_397 " "Latch DisplayDriver:D0\|bcd1.0010_397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.1000_349 " "Latch DisplayDriver:D0\|bcd1.1000_349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0110_365 " "Latch DisplayDriver:D0\|bcd1.0110_365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0100_381 " "Latch DisplayDriver:D0\|bcd1.0100_381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0101_373 " "Latch DisplayDriver:D0\|bcd1.0101_373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlinkMinBuff " "Latch BlinkMinBuff has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 269 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[0\] " "Latch MinBuffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[5\] " "Latch MinBuffer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921498 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[1\] " "Latch MinBuffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921499 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[2\] " "Latch MinBuffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921499 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[3\] " "Latch MinBuffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921499 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[4\] " "Latch MinBuffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921499 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlinkHrBuff " "Latch BlinkHrBuff has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921499 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HrBuffer\[0\] " "Latch HrBuffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921499 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HrBuffer\[4\] " "Latch HrBuffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921500 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HrBuffer\[1\] " "Latch HrBuffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921500 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HrBuffer\[2\] " "Latch HrBuffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921500 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HrBuffer\[3\] " "Latch HrBuffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921500 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[0\] " "Latch SecBuffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921500 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[6\] " "Latch SecBuffer\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921500 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[1\] " "Latch SecBuffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921500 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[2\] " "Latch SecBuffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921501 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[3\] " "Latch SecBuffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921501 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[5\] " "Latch SecBuffer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921501 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[4\] " "Latch SecBuffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658921501 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658921501 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AlmSeg\[0\] GND " "Pin \"AlmSeg\[0\]\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658921728 "|DigitalWatch|AlmSeg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AlmSeg\[2\] GND " "Pin \"AlmSeg\[2\]\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658921728 "|DigitalWatch|AlmSeg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AlmSeg\[3\] GND " "Pin \"AlmSeg\[3\]\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658921728 "|DigitalWatch|AlmSeg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "State0\[0\] GND " "Pin \"State0\[0\]\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658921728 "|DigitalWatch|State0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "State0\[1\] GND " "Pin \"State0\[1\]\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658921728 "|DigitalWatch|State0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480658921728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480658921867 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hongru/Downloads/DigitalWatch_final/output_files/DigitalWatch.map.smsg " "Generated suppressed messages file C:/Users/hongru/Downloads/DigitalWatch_final/output_files/DigitalWatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658922907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480658923205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658923205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "624 " "Implemented 624 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480658923367 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480658923367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "558 " "Implemented 558 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480658923367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480658923367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 182 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 182 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "861 " "Peak virtual memory: 861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480658923443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 00:08:43 2016 " "Processing ended: Fri Dec 02 00:08:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480658923443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480658923443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480658923443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658923443 ""}
