# Reading C:/Altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do FrequencyDivider_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/mmisirli/Desktop/Mustafa MISIRLI 1/Projects/Quartus II 13.1/Frequency Divider/FrequencyDivider.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity frequency_divider
# -- Compiling architecture Behavioral of frequency_divider
# 
vsim work.frequency_divider
# vsim work.frequency_divider 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.frequency_divider(behavioral)
add wave -position end  sim:/frequency_divider/clk_in
add wave -position end  sim:/frequency_divider/reset
add wave -position end  sim:/frequency_divider/clk_out
force -freeze sim:/frequency_divider/clk_in 1 0, 0 {50 ps} -r 100
force -freeze sim:/frequency_divider/reset 0 0
run
force -freeze sim:/frequency_divider/reset 0 0
run
run
run
force -freeze sim:/frequency_divider/reset 1 0
run
force -freeze sim:/frequency_divider/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
