Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Software/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_K_ALU_behav xil_defaultlib.tb_K_ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'in' [E:/Course/5th sem/coa lab/verilog/Final/Verilog Assets/Sources/K_ALU.v:39]
WARNING: [VRFC 10-3129] assignment to input 'B' [E:/Course/5th sem/coa lab/verilog/Final/Verilog Assets/Sources/K_ALU.v:27]
WARNING: [VRFC 10-5021] port 'B' is not connected on this instance [E:/Course/5th sem/coa lab/verilog/Final/Verilog Assets/Sources/adders.v:126]
WARNING: [VRFC 10-5021] port 'B' is not connected on this instance [E:/Course/5th sem/coa lab/verilog/Final/Verilog Assets/Sources/adders.v:165]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
