# 9.7.1.1. Integer Arithmetic Instructions: add

#### 9.7.1.1. [Integer Arithmetic Instructions: `add`](https://docs.nvidia.com/cuda/parallel-thread-execution/#integer-arithmetic-instructions-add)[ÔÉÅ](https://docs.nvidia.com/cuda/parallel-thread-execution/#integer-arithmetic-instructions-add "Permalink to this headline")

`add`

Add two values.

Syntax

```
add.type       d, a, b;
add{.sat}.s32  d, a, b;     // .sat applies only to .s32

.type = { .u16, .u32, .u64,
          .s16, .s32, .s64,
          .u16x2, .s16x2 };
```

Copy to clipboard

Description

Performs addition and writes the resulting value into a destination register.

For `.u16x2`, `.s16x2` instruction types, forms input vectors by half word values from source
operands. Half-word operands are then added in parallel to produce `.u16x2`, `.s16x2` result in
destination.

Operands `d`, `a` and `b` have type `.type`. For instruction types `.u16x2`, `.s16x2`,
operands `d`, `a` and `b` have type `.b32`.

Semantics

```
if (type == u16x2 || type == s16x2) {
    iA[0] = a[0:15];
    iA[1] = a[16:31];
    iB[0] = b[0:15];
    iB[1] = b[16:31];
    for (i = 0; i < 2; i++) {
         d[i] = iA[i] + iB[i];
    }
} else {
    d = a + b;
}
```

Copy to clipboard

Notes

Saturation modifier:

.sat
:   limits result to `MININT..MAXINT` (no overflow) for the size of the operation. Applies only to
    `.s32` type.

PTX ISA Notes

Introduced in PTX ISA version 1.0.

`add.u16x2` and `add.s16x2` introduced in PTX ISA version 8.0.

Target ISA Notes

Supported on all target architectures.

`add.u16x2` and `add.s16x2` require `sm_90` or higher.

Examples

```
@p  add.u32     x,y,z;
    add.sat.s32 c,c,1;
    add.u16x2   u,v,w;
```

Copy to clipboard