Info (10281): Verilog HDL Declaration information at acl_shift_register.v(24): object "STAGES" differs only in case from object "stages" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_shift_register.v Line: 24
Warning (10273): Verilog HDL warning at lsu_top.v(729): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v Line: 729
Warning (10273): Verilog HDL warning at lsu_top.v(796): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v Line: 796
Info (10281): Verilog HDL Declaration information at lsu_basic_coalescer.v(547): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_basic_coalescer.v Line: 547
Warning (10268): Verilog HDL information at lsu_streaming.v(160): always construct contains both blocking and non-blocking assignments File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_streaming.v Line: 160
Warning (10268): Verilog HDL information at lsu_streaming.v(708): always construct contains both blocking and non-blocking assignments File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_streaming.v Line: 708
Warning (10268): Verilog HDL information at lsu_bursting_load_stores.v(546): always construct contains both blocking and non-blocking assignments File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 546
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(937): object "TIME_OUT" differs only in case from object "time_out" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 937
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(938): object "MAX_THREAD" differs only in case from object "max_thread" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 938
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1660): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1660
Warning (10273): Verilog HDL warning at net.v(1160): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 1160
Warning (10273): Verilog HDL warning at net.v(1162): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 1162
Warning (10273): Verilog HDL warning at net.v(1487): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 1487
Warning (10273): Verilog HDL warning at net.v(1489): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 1489
Warning (10273): Verilog HDL warning at net.v(1820): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 1820
Warning (10273): Verilog HDL warning at net.v(1822): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 1822
Warning (10273): Verilog HDL warning at net.v(2145): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 2145
Warning (10273): Verilog HDL warning at net.v(2147): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 2147
Warning (10273): Verilog HDL warning at net.v(2324): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 2324
Warning (10273): Verilog HDL warning at net.v(2326): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 2326
Warning (10273): Verilog HDL warning at net.v(2493): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 2493
Warning (10273): Verilog HDL warning at net.v(2552): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 2552
Warning (10273): Verilog HDL warning at net.v(2729): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 2729
Warning (10273): Verilog HDL warning at net.v(2731): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 2731
Warning (10273): Verilog HDL warning at net.v(5542): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 5542
Warning (10273): Verilog HDL warning at net.v(5625): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 5625
Warning (10273): Verilog HDL warning at net.v(10448): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 10448
Warning (10273): Verilog HDL warning at net.v(10450): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 10450
Warning (10273): Verilog HDL warning at net.v(11001): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 11001
Warning (10273): Verilog HDL warning at net.v(14373): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 14373
Warning (10273): Verilog HDL warning at net.v(14375): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 14375
Warning (10273): Verilog HDL warning at net.v(14999): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 14999
Warning (10273): Verilog HDL warning at net.v(15001): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 15001
Warning (10273): Verilog HDL warning at net.v(15380): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 15380
Warning (10273): Verilog HDL warning at net.v(15382): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 15382
Warning (10273): Verilog HDL warning at net.v(15698): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 15698
Warning (10273): Verilog HDL warning at net.v(15700): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 15700
Warning (10273): Verilog HDL warning at net.v(15797): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 15797
Warning (10273): Verilog HDL warning at net.v(15799): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 15799
Warning (10273): Verilog HDL warning at net.v(16185): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 16185
Warning (10273): Verilog HDL warning at net.v(16187): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 16187
Warning (10273): Verilog HDL warning at net.v(16300): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 16300
Warning (10273): Verilog HDL warning at net.v(16302): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 16302
Warning (10273): Verilog HDL warning at net.v(16515): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 16515
Warning (10273): Verilog HDL warning at net.v(21896): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 21896
Warning (10273): Verilog HDL warning at net.v(21898): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 21898
Warning (10273): Verilog HDL warning at net.v(22608): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 22608
Warning (10273): Verilog HDL warning at net.v(22610): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 22610
Warning (10273): Verilog HDL warning at net.v(24238): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 24238
Warning (10273): Verilog HDL warning at net.v(24240): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 24240
Warning (10273): Verilog HDL warning at net.v(24943): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 24943
Warning (10273): Verilog HDL warning at net.v(24945): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 24945
Warning (10273): Verilog HDL warning at net.v(25508): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 25508
Warning (10273): Verilog HDL warning at net.v(25510): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 25510
Warning (10273): Verilog HDL warning at net.v(25886): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 25886
Warning (10273): Verilog HDL warning at net.v(26162): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 26162
Warning (10273): Verilog HDL warning at net.v(26164): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 26164
Warning (10273): Verilog HDL warning at net.v(26585): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 26585
Warning (10273): Verilog HDL warning at net.v(26587): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 26587
Warning (10273): Verilog HDL warning at net.v(26820): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 26820
Warning (10273): Verilog HDL warning at net.v(26822): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 26822
Warning (10273): Verilog HDL warning at net.v(27082): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 27082
Warning (10273): Verilog HDL warning at net.v(27084): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 27084
Warning (10273): Verilog HDL warning at net.v(29159): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 29159
Warning (10273): Verilog HDL warning at net.v(29161): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 29161
Warning (10273): Verilog HDL warning at net.v(31273): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 31273
Warning (10273): Verilog HDL warning at net.v(31275): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 31275
Warning (10273): Verilog HDL warning at net.v(31388): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 31388
Warning (10273): Verilog HDL warning at net.v(31390): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 31390
Warning (10273): Verilog HDL warning at net.v(31603): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 31603
Warning (10273): Verilog HDL warning at net.v(33598): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 33598
Warning (10273): Verilog HDL warning at net.v(33600): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 33600
Warning (10273): Verilog HDL warning at net.v(34630): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 34630
Warning (10273): Verilog HDL warning at net.v(34632): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 34632
Warning (10273): Verilog HDL warning at net.v(34838): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 34838
Warning (10273): Verilog HDL warning at net.v(34840): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 34840
Warning (10273): Verilog HDL warning at net.v(35161): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 35161
Warning (10273): Verilog HDL warning at net.v(35163): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 35163
Warning (10273): Verilog HDL warning at net.v(40343): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 40343
Warning (10273): Verilog HDL warning at net.v(40345): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 40345
Warning (10273): Verilog HDL warning at net.v(40670): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 40670
Warning (10273): Verilog HDL warning at net.v(40672): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 40672
Warning (10273): Verilog HDL warning at net.v(41003): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 41003
Warning (10273): Verilog HDL warning at net.v(41005): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 41005
Warning (10273): Verilog HDL warning at net.v(41328): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 41328
Warning (10273): Verilog HDL warning at net.v(41330): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 41330
Warning (10273): Verilog HDL warning at net.v(41507): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 41507
Warning (10273): Verilog HDL warning at net.v(41509): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 41509
Warning (10273): Verilog HDL warning at net.v(41676): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 41676
Warning (10273): Verilog HDL warning at net.v(41735): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 41735
Warning (10273): Verilog HDL warning at net.v(41912): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 41912
Warning (10273): Verilog HDL warning at net.v(41914): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 41914
Warning (10273): Verilog HDL warning at net.v(49522): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 49522
Warning (10273): Verilog HDL warning at net.v(49524): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 49524
Warning (10273): Verilog HDL warning at net.v(49948): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 49948
Warning (10273): Verilog HDL warning at net.v(52008): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 52008
Warning (10273): Verilog HDL warning at net.v(52010): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 52010
Warning (10273): Verilog HDL warning at net.v(52755): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 52755
Warning (10273): Verilog HDL warning at net.v(52757): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 52757
Warning (10273): Verilog HDL warning at net.v(55069): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 55069
Warning (10273): Verilog HDL warning at net.v(55071): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 55071
Warning (10273): Verilog HDL warning at net.v(55078): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 55078
Warning (10273): Verilog HDL warning at net.v(55080): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 55080
Warning (10273): Verilog HDL warning at net.v(55330): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 55330
Warning (10273): Verilog HDL warning at net.v(55332): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 55332
Warning (10273): Verilog HDL warning at net.v(55458): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 55458
Warning (10273): Verilog HDL warning at net.v(55460): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 55460
Warning (10273): Verilog HDL warning at net.v(55848): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 55848
Warning (10273): Verilog HDL warning at net.v(55850): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 55850
Warning (10273): Verilog HDL warning at net.v(56321): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 56321
Warning (10273): Verilog HDL warning at net.v(56323): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 56323
Warning (10273): Verilog HDL warning at net.v(56353): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 56353
Warning (10273): Verilog HDL warning at net.v(56355): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 56355
Warning (10273): Verilog HDL warning at net.v(56585): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 56585
Warning (10273): Verilog HDL warning at net.v(56587): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 56587
Warning (10273): Verilog HDL warning at net.v(56714): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 56714
Warning (10273): Verilog HDL warning at net.v(57344): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 57344
Warning (10273): Verilog HDL warning at net.v(57346): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 57346
Warning (10273): Verilog HDL warning at net.v(57459): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 57459
Warning (10273): Verilog HDL warning at net.v(57461): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 57461
Warning (10273): Verilog HDL warning at net.v(57674): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 57674
Warning (10273): Verilog HDL warning at net.v(57933): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 57933
Warning (10273): Verilog HDL warning at net.v(57935): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 57935
Warning (10273): Verilog HDL warning at net.v(61275): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 61275
Warning (10273): Verilog HDL warning at net.v(61277): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 61277
Warning (10273): Verilog HDL warning at net.v(62069): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 62069
Warning (10273): Verilog HDL warning at net.v(62438): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 62438
Warning (10273): Verilog HDL warning at net.v(63415): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 63415
Warning (10273): Verilog HDL warning at net.v(63959): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 63959
Warning (10273): Verilog HDL warning at net.v(65448): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 65448
Warning (10273): Verilog HDL warning at net.v(65449): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 65449
Warning (10273): Verilog HDL warning at net.v(68151): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 68151
Warning (10273): Verilog HDL warning at net.v(68153): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 68153
Warning (10273): Verilog HDL warning at net.v(69810): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 69810
Warning (10273): Verilog HDL warning at net.v(70354): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 70354
Warning (10273): Verilog HDL warning at net.v(71843): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 71843
Warning (10273): Verilog HDL warning at net.v(71844): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 71844
Warning (10273): Verilog HDL warning at net.v(72358): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 72358
Warning (10273): Verilog HDL warning at net.v(77566): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 77566
Warning (10273): Verilog HDL warning at net.v(77568): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 77568
Warning (10273): Verilog HDL warning at net.v(77893): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 77893
Warning (10273): Verilog HDL warning at net.v(77895): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 77895
Warning (10273): Verilog HDL warning at net.v(78226): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 78226
Warning (10273): Verilog HDL warning at net.v(78228): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 78228
Warning (10273): Verilog HDL warning at net.v(78551): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 78551
Warning (10273): Verilog HDL warning at net.v(78553): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 78553
Warning (10273): Verilog HDL warning at net.v(78730): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 78730
Warning (10273): Verilog HDL warning at net.v(78732): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 78732
Warning (10273): Verilog HDL warning at net.v(78899): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 78899
Warning (10273): Verilog HDL warning at net.v(78958): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 78958
Warning (10273): Verilog HDL warning at net.v(79135): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 79135
Warning (10273): Verilog HDL warning at net.v(79137): extended using "x" or "z" File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v Line: 79137
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_6_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_6_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_6_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_6_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_9_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_9_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_9_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_9_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_8_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_8_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_8_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_8_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_5_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_5_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_5_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_5_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_3_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_2_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_2_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_2_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_2_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_1_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_1_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_dma_0_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_kernel_interface_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_kernel_interface_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_kernel_interface_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_kernel_interface_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_kernel_interface_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_kernel_interface_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_kernel_interface_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_kernel_interface_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_kernel_interface_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_kernel_interface_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object "LOCKED" differs only in case from object "locked" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 112
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object "dps_done" differs only in case from object "DPS_DONE" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1901
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object "dps_changed" differs only in case from object "DPS_CHANGED" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1893
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object "i" differs only in case from object "I" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v Line: 114
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object "CFG_CAS_WR_LAT" differs only in case from object "cfg_cas_wr_lat" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 61
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object "CFG_ADD_LAT" differs only in case from object "cfg_add_lat" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 62
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object "CFG_TCL" differs only in case from object "cfg_tcl" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 63
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object "CFG_BURST_LENGTH" differs only in case from object "cfg_burst_length" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 64
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object "CFG_TRRD" differs only in case from object "cfg_trrd" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 65
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object "CFG_TFAW" differs only in case from object "cfg_tfaw" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 66
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object "CFG_TRFC" differs only in case from object "cfg_trfc" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 67
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object "CFG_TREFI" differs only in case from object "cfg_trefi" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 68
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object "CFG_TRCD" differs only in case from object "cfg_trcd" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 69
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object "CFG_TRP" differs only in case from object "cfg_trp" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 70
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object "CFG_TWR" differs only in case from object "cfg_twr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 71
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object "CFG_TWTR" differs only in case from object "cfg_twtr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 72
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object "CFG_TRTP" differs only in case from object "cfg_trtp" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 73
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object "CFG_TRAS" differs only in case from object "cfg_tras" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 74
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object "CFG_TRC" differs only in case from object "cfg_trc" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 75
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object "CFG_AUTO_PD_CYCLES" differs only in case from object "cfg_auto_pd_cycles" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 76
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object "CFG_ADDR_ORDER" differs only in case from object "cfg_addr_order" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 79
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object "CFG_REORDER_DATA" differs only in case from object "cfg_reorder_data" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 80
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object "CFG_STARVE_LIMIT" differs only in case from object "cfg_starve_limit" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 81
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object "CFG_COL_ADDR_WIDTH" differs only in case from object "cfg_col_addr_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 33
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object "CFG_ROW_ADDR_WIDTH" differs only in case from object "cfg_row_addr_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 32
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object "CFG_BANK_ADDR_WIDTH" differs only in case from object "cfg_bank_addr_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 34
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object "CFG_CS_ADDR_WIDTH" differs only in case from object "cfg_cs_addr_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 31
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object "CFG_ENABLE_ECC" differs only in case from object "cfg_enable_ecc" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 36
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object "CFG_ENABLE_AUTO_CORR" differs only in case from object "cfg_enable_auto_corr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 37
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object "CFG_REGDIMM_ENABLE" differs only in case from object "cfg_regdimm_enable" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 38
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object "CFG_LOCAL_DATA_WIDTH" differs only in case from object "cfg_local_data_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v Line: 20
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object "CFG_LOCAL_DM_WIDTH" differs only in case from object "cfg_local_dm_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v Line: 158
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object "CFG_OUTPUT_REGD" differs only in case from object "cfg_output_regd" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 43
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object "CFG_TYPE" differs only in case from object "cfg_type" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 150
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object "CFG_BURST_LENGTH" differs only in case from object "cfg_burst_length" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 152
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object "CFG_ADDR_ORDER" differs only in case from object "cfg_addr_order" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 157
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object "CFG_ENABLE_ECC" differs only in case from object "cfg_enable_ecc" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 271
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object "CFG_ENABLE_AUTO_CORR" differs only in case from object "cfg_enable_auto_corr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 272
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object "CFG_GEN_SBE" differs only in case from object "cfg_gen_sbe" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 182
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object "CFG_GEN_DBE" differs only in case from object "cfg_gen_dbe" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 183
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object "CFG_REORDER_DATA" differs only in case from object "cfg_reorder_data" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 154
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object "CFG_USER_RFSH" differs only in case from object "cfg_user_rfsh" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 305
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object "CFG_REGDIMM_ENABLE" differs only in case from object "cfg_regdimm_enable" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 306
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object "CFG_ENABLE_BURST_INTERRUPT" differs only in case from object "cfg_enable_burst_interrupt" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 307
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object "CFG_ENABLE_BURST_TERMINATE" differs only in case from object "cfg_enable_burst_terminate" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 308
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object "CFG_ENABLE_DQS_TRACKING" differs only in case from object "cfg_enable_dqs_tracking" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 203
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object "CFG_OUTPUT_REGD" differs only in case from object "cfg_output_regd" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 303
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object "CFG_ENABLE_NO_DM" differs only in case from object "cfg_enable_no_dm" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 199
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object "CFG_ENABLE_ECC_CODE_OVERWRITES" differs only in case from object "cfg_enable_ecc_code_overwrites" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 274
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object "CFG_CAS_WR_LAT" differs only in case from object "cfg_cas_wr_lat" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 255
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object "CFG_ADD_LAT" differs only in case from object "cfg_add_lat" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 256
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object "CFG_TCL" differs only in case from object "cfg_tcl" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 257
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object "CFG_TRRD" differs only in case from object "cfg_trrd" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 258
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object "CFG_TFAW" differs only in case from object "cfg_tfaw" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 259
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object "CFG_TRFC" differs only in case from object "cfg_trfc" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 260
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object "CFG_TREFI" differs only in case from object "cfg_trefi" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 261
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object "CFG_TRCD" differs only in case from object "cfg_trcd" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 262
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object "CFG_TRP" differs only in case from object "cfg_trp" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 263
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object "CFG_TWR" differs only in case from object "cfg_twr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 264
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object "CFG_TWTR" differs only in case from object "cfg_twtr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 265
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object "CFG_TRTP" differs only in case from object "cfg_trtp" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 266
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object "CFG_TRAS" differs only in case from object "cfg_tras" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 267
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object "CFG_TRC" differs only in case from object "cfg_trc" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 268
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object "CFG_AUTO_PD_CYCLES" differs only in case from object "cfg_auto_pd_cycles" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 269
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object "CFG_SELF_RFSH_EXIT_CYCLES" differs only in case from object "cfg_self_rfsh_exit_cycles" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 174
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object "CFG_PDN_EXIT_CYCLES" differs only in case from object "cfg_pdn_exit_cycles" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 175
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object "CFG_POWER_SAVING_EXIT_CYCLES" differs only in case from object "cfg_power_saving_exit_cycles" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 176
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object "CFG_MEM_CLK_ENTRY_CYCLES" differs only in case from object "cfg_mem_clk_entry_cycles" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 177
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object "CFG_TMRD" differs only in case from object "cfg_tmrd" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 270
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object "CFG_COL_ADDR_WIDTH" differs only in case from object "cfg_col_addr_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 251
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object "CFG_ROW_ADDR_WIDTH" differs only in case from object "cfg_row_addr_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 252
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object "CFG_BANK_ADDR_WIDTH" differs only in case from object "cfg_bank_addr_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 253
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object "CFG_CS_ADDR_WIDTH" differs only in case from object "cfg_cs_addr_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 254
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object "CFG_ENABLE_INTR" differs only in case from object "cfg_enable_intr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 184
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object "CFG_MASK_SBE_INTR" differs only in case from object "cfg_mask_sbe_intr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 185
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object "CFG_MASK_DBE_INTR" differs only in case from object "cfg_mask_dbe_intr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 186
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object "CFG_CLR_INTR" differs only in case from object "cfg_clr_intr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 188
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object "CFG_CAL_REQ" differs only in case from object "cfg_cal_req" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 275
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR" differs only in case from object "cfg_extra_ctl_clk_act_to_rdwr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 276
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object "CFG_EXTRA_CTL_CLK_ACT_TO_PCH" differs only in case from object "cfg_extra_ctl_clk_act_to_pch" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 277
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object "CFG_EXTRA_CTL_CLK_ACT_TO_ACT" differs only in case from object "cfg_extra_ctl_clk_act_to_act" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 278
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object "CFG_EXTRA_CTL_CLK_RD_TO_RD" differs only in case from object "cfg_extra_ctl_clk_rd_to_rd" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 279
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" differs only in case from object "cfg_extra_ctl_clk_rd_to_rd_diff_chip" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 280
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object "CFG_EXTRA_CTL_CLK_RD_TO_WR" differs only in case from object "cfg_extra_ctl_clk_rd_to_wr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 281
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC" differs only in case from object "cfg_extra_ctl_clk_rd_to_wr_bc" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 282
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" differs only in case from object "cfg_extra_ctl_clk_rd_to_wr_diff_chip" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 283
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object "CFG_EXTRA_CTL_CLK_RD_TO_PCH" differs only in case from object "cfg_extra_ctl_clk_rd_to_pch" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 284
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_rd_ap_to_valid" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 285
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object "CFG_EXTRA_CTL_CLK_WR_TO_WR" differs only in case from object "cfg_extra_ctl_clk_wr_to_wr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 286
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" differs only in case from object "cfg_extra_ctl_clk_wr_to_wr_diff_chip" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 287
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object "CFG_EXTRA_CTL_CLK_WR_TO_RD" differs only in case from object "cfg_extra_ctl_clk_wr_to_rd" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 288
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC" differs only in case from object "cfg_extra_ctl_clk_wr_to_rd_bc" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 289
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" differs only in case from object "cfg_extra_ctl_clk_wr_to_rd_diff_chip" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 290
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object "CFG_EXTRA_CTL_CLK_WR_TO_PCH" differs only in case from object "cfg_extra_ctl_clk_wr_to_pch" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 291
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_wr_ap_to_valid" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 292
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object "CFG_EXTRA_CTL_CLK_PCH_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_pch_to_valid" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 293
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_pch_all_to_valid" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 294
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" differs only in case from object "cfg_extra_ctl_clk_act_to_act_diff_bank" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 295
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" differs only in case from object "cfg_extra_ctl_clk_four_act_to_act" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 296
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object "CFG_EXTRA_CTL_CLK_ARF_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_arf_to_valid" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 297
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object "CFG_EXTRA_CTL_CLK_PDN_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_pdn_to_valid" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 298
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object "CFG_EXTRA_CTL_CLK_SRF_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_srf_to_valid" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 299
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" differs only in case from object "cfg_extra_ctl_clk_srf_to_zq_cal" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 300
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object "CFG_EXTRA_CTL_CLK_ARF_PERIOD" differs only in case from object "cfg_extra_ctl_clk_arf_period" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 301
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object "CFG_EXTRA_CTL_CLK_PDN_PERIOD" differs only in case from object "cfg_extra_ctl_clk_pdn_period" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 302
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object "CFG_STARVE_LIMIT" differs only in case from object "cfg_starve_limit" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 156
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object "CFG_WRITE_ODT_CHIP" differs only in case from object "cfg_write_odt_chip" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 193
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object "CFG_READ_ODT_CHIP" differs only in case from object "cfg_read_odt_chip" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 194
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object "CFG_INTERFACE_WIDTH" differs only in case from object "cfg_interface_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 151
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object "CFG_DEVICE_WIDTH" differs only in case from object "cfg_device_width" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 153
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object "CFG_TCCD" differs only in case from object "cfg_tccd" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 172
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object "CFG_MASK_CORR_DROPPED_INTR" differs only in case from object "cfg_mask_corr_dropped_intr" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 304
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3b_s0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3b_s0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002.sv Line: 49
Warning (10268): Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/sequencer_phy_mgr.sv Line: 398
Info (10281): Verilog HDL Declaration information at rw_manager_core.sv(76): object "RATE" differs only in case from object "rate" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/rw_manager_core.sv Line: 76
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3a_s0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_ddr3a_s0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object "RX_CHECK_HEADER" differs only in case from object "rx_check_header" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altpciexpav_lite_app.v Line: 172
Info (10281): Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object "RX_IDLE" differs only in case from object "rx_idle" in the same scope File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/altpciexpav_lite_app.v Line: 167
Warning (10720): Verilog HDL or VHDL warning at system/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at system/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (13024): Output pins are stuck at VCC or GND
Warning (13024): Output pins are stuck at VCC or GND
