# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:50:58 on Aug 30,2025
# vlog -reportprogress 300 dec.v "+acc" 
# -- Compiling module dec
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 21:50:58 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim dec_tb 
# Start time: 21:50:59 on Aug 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.dec_tb(fast)
# Loading work.dec(fast)
# y0=0 y1=0 i0=0 i1=0 i2=0 i3=0
# y0=1 y1=0 i0=1 i1=1 i2=0 i3=0
# y0=0 y1=1 i0=0 i1=0 i2=1 i3=0
# y0=1 y1=1 i0=0 i1=0 i2=0 i3=1
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:51:57 on Aug 30,2025
# vlog -reportprogress 300 dec.v "+acc" 
# -- Compiling module dec
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 21:51:58 on Aug 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:51:58 on Aug 30,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim dec_tb 
# Start time: 21:51:58 on Aug 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.dec_tb(fast)
# Loading work.dec(fast)
# y0=0 y1=0 i0=0 i1=0 i2=0 i3=0
# y0=1 y1=0 i0=1 i1=1 i2=0 i3=0
# y0=0 y1=1 i0=0 i1=0 i2=1 i3=0
# y0=1 y1=1 i0=0 i1=0 i2=0 i3=1
# error: Profile::MemProfileAvailable -> RPC Closed
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:52:43 on Aug 30,2025
# vlog -reportprogress 300 dec.v "+acc" 
# -- Compiling module dec
# -- Compiling module dec_tb
# 
# Top level modules:
# 	dec_tb
# End time: 21:52:43 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:44 on Aug 30,2025, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim dec_tb 
# Start time: 21:52:44 on Aug 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.dec_tb(fast)
# Loading work.dec(fast)
# y0=0 y1=0 i0=1 i1=0 i2=0 i3=0
# y0=1 y1=0 i0=0 i1=0 i2=1 i3=0
# y0=0 y1=1 i0=0 i1=1 i2=0 i3=0
# y0=1 y1=1 i0=0 i1=0 i2=0 i3=1
# End time: 21:53:09 on Aug 30,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
