# Pipelined-5-Stage-RV64I
I'm using VHDL to design a fully functional 5-stage pipelined 64-bit processor based on the RISC-V Integer ISA that supports hazard-handling.

// Feel free to message me for any information or collaboration.
