sv xil_defaultlib --include "../../../../logic_analyzer__test_MB.srcs/sources_1/bd/mb_design/ipshared/c923" --include "../../../../logic_analyzer__test_MB.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../bd/mb_design/ipshared/52ef/src/bram.sv" \
"../../../bd/mb_design/ipshared/52ef/hdl/hi_speed_sampler_v21_37_S00_AXI.v" \
"../../../bd/mb_design/ipshared/52ef/src/logic_analyzer.sv" \
"../../../bd/mb_design/ipshared/52ef/src/prescaler.sv" \
"../../../bd/mb_design/ipshared/52ef/src/sampler.sv" \

verilog xil_defaultlib --include "../../../../logic_analyzer__test_MB.srcs/sources_1/bd/mb_design/ipshared/c923" --include "../../../../logic_analyzer__test_MB.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../bd/mb_design/ipshared/52ef/hdl/hi_speed_sampler_v21_37.v" \
"../../../bd/mb_design/ip/mb_design_hi_speed_sampler_0_0/sim/mb_design_hi_speed_sampler_0_0.v" \
"../../../bd/mb_design/ip/mb_design_lmb_bram_0/sim/mb_design_lmb_bram_0.v" \
"../../../bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.v" \
"../../../bd/mb_design/ip/mb_design_xbar_0/sim/mb_design_xbar_0.v" \
"../../../bd/mb_design/sim/mb_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
