{"vcs1":{"timestamp_begin":1731145854.638168547, "rt":1.69, "ut":0.45, "st":0.26}}
{"vcselab":{"timestamp_begin":1731145856.413387876, "rt":1.12, "ut":0.23, "st":0.16}}
{"link":{"timestamp_begin":1731145857.613941886, "rt":0.30, "ut":0.10, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731145853.948768995}
{"VCS_COMP_START_TIME": 1731145853.948768995}
{"VCS_COMP_END_TIME": 1731145860.103349280}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 330788}}
{"stitch_vcselab": {"peak_mem": 231544}}
