<stg><name>RoutingAvailability_CheckPredecessor_and_Placement</name>


<trans_list>

<trans id="369" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="12" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="13" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="16" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="16" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
<literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="16" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
<literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="22" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="23" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="33" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="40" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="40" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="55" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="55" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="64">
<![CDATA[
:0 %IDX_pd_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDX_pd_load_1_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="64">
<![CDATA[
:1 %add_ln356_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln356_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="64">
<![CDATA[
:2 %trunc_ln127_2_cast_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln127_2_cast_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="64">
<![CDATA[
:3 %phi_ln127_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="phi_ln127_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="64">
<![CDATA[
:4 %trunc_ln39_2_cast_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln39_2_cast_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="64">
<![CDATA[
:5 %phi_ln39_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="phi_ln39_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="64">
<![CDATA[
:6 %trunc_ln32_2_cast_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln32_2_cast_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="64">
<![CDATA[
:7 %phi_ln32_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="phi_ln32_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="64">
<![CDATA[
:8 %trunc_ln14_cast2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln14_cast2_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
:9 %bypassPreds = alloca i64 1

]]></Node>
<StgValue><ssdm name="bypassPreds"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
:10 %IDX_pd_load = load i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="IDX_pd_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %initial_IDX_pd = add i8 %IDX_pd_load, i8 1

]]></Node>
<StgValue><ssdm name="initial_IDX_pd"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:12 %store_ln299 = store i8 %initial_IDX_pd, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:13 %DynamicPlacement_II_load = load i8 %DynamicPlacement_II

]]></Node>
<StgValue><ssdm name="DynamicPlacement_II_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="83" st_id="12" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7">
<![CDATA[
:15 %initial_IDX_pd_modulo = trunc i7 %srem_ln301

]]></Node>
<StgValue><ssdm name="initial_IDX_pd_modulo"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16 %store_ln301 = store i7 %initial_IDX_pd_modulo, i7 %IDX_pd_modulo

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17 %upperLimit = add i8 %DynamicPlacement_II_load, i8 %initial_IDX_pd

]]></Node>
<StgValue><ssdm name="upperLimit"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
:18 %predecessors_wrAddr_load = load i8 %predecessors_wrAddr

]]></Node>
<StgValue><ssdm name="predecessors_wrAddr_load"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19 %icmp_ln306 = icmp_eq  i8 %predecessors_wrAddr_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln306"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
:20 %curOpt_idx_load = load i8 %curOpt_idx

]]></Node>
<StgValue><ssdm name="curOpt_idx_load"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21 %br_ln306 = br i1 %icmp_ln306, void %.preheader.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1 %upperLimit_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="upperLimit_1"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:2 %zext_ln338 = zext i8 %curOpt_idx_load

]]></Node>
<StgValue><ssdm name="zext_ln338"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="8">
<![CDATA[
.preheader.preheader:3 %sext_ln338 = sext i8 %curOpt_idx_load

]]></Node>
<StgValue><ssdm name="sext_ln338"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4 %placement_dynamic_dict_Opt2Tile_values_addr_1 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:5 %store_ln303 = store i8 %upperLimit, i8 %upperLimit_1

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:6 %store_ln303 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7 %br_ln303 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5">
<![CDATA[
:0 %firstTile = load i5 0

]]></Node>
<StgValue><ssdm name="firstTile"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0 %i_8 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
.preheader:1 %curOptPotentialPlacement_wrAddr_load = load i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_wrAddr_load"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2 %icmp_ln314 = icmp_slt  i8 %i_8, i8 %curOptPotentialPlacement_wrAddr_load

]]></Node>
<StgValue><ssdm name="icmp_ln314"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3 %i_9 = add i8 %i_8, i8 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln314 = br i1 %icmp_ln314, void %.loopexit.loopexit48, void

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="8">
<![CDATA[
:1 %idxprom16 = zext i8 %i_8

]]></Node>
<StgValue><ssdm name="idxprom16"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %idxprom16

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_addr"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="4">
<![CDATA[
:4 %curOptPotentialPlacement_load = load i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_load"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit48:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="109" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="4">
<![CDATA[
:4 %curOptPotentialPlacement_load = load i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_load"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="5">
<![CDATA[
:5 %zext_ln20 = zext i5 %curOptPotentialPlacement_load

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %Tile2XY_0_addr = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="4">
<![CDATA[
:7 %Tile2XY_0_load = load i4 %Tile2XY_0_addr

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %Tile2XY_1_addr = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="4">
<![CDATA[
:10 %Tile2XY_1_load = load i4 %Tile2XY_1_addr

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51

]]></Node>
<StgValue><ssdm name="specloopname_ln317"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
:3 %predsNum_load = load i8 %predsNum

]]></Node>
<StgValue><ssdm name="predsNum_load"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="4">
<![CDATA[
:7 %Tile2XY_0_load = load i4 %Tile2XY_0_addr

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="2">
<![CDATA[
:8 %zext_ln21 = zext i2 %Tile2XY_0_load

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="4">
<![CDATA[
:10 %Tile2XY_1_load = load i4 %Tile2XY_1_addr

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="2">
<![CDATA[
:11 %zext_ln319 = zext i2 %Tile2XY_1_load

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln319 = br void

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j = phi i7 0, void, i7 %j_3, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %bypassPreds_wrAddr = phi i8 0, void, i8 %bypassPreds_wrAddr_1, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="bypassPreds_wrAddr"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %bypassMode = phi i1 0, void, i1 %bypassMode_1, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="bypassMode"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
:3 %zext_ln317 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln317"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln319 = icmp_slt  i8 %zext_ln317, i8 %predsNum_load

]]></Node>
<StgValue><ssdm name="icmp_ln319"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 127, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %j_3 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln319 = br i1 %icmp_ln319, void, void %codeRepl

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="7">
<![CDATA[
codeRepl:1 %zext_ln320 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:2 %predecessors_addr = getelementptr i8 %predecessors, i64 0, i64 %zext_ln320

]]></Node>
<StgValue><ssdm name="predecessors_addr"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="4">
<![CDATA[
codeRepl:3 %predecessors_load = load i4 %predecessors_addr

]]></Node>
<StgValue><ssdm name="predecessors_load"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln331 = br i1 %bypassMode, void, void

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln333 = store i8 %initial_IDX_pd, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1 %store_ln334 = store i7 %initial_IDX_pd_modulo, i7 %IDX_pd_modulo

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln335 = br void %codeRepl22

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="5" op_1_bw="7">
<![CDATA[
:0 %store_ln338 = store i5 %curOptPotentialPlacement_load, i7 %placement_dynamic_dict_Opt2Tile_values_addr_1

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln339 = icmp_sgt  i8 %bypassPreds_wrAddr, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln339"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln339 = br i1 %icmp_ln339, void %._crit_edge, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
<literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln339 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="4">
<![CDATA[
codeRepl:3 %predecessors_load = load i4 %predecessors_addr

]]></Node>
<StgValue><ssdm name="predecessors_load"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="8">
<![CDATA[
codeRepl:4 %targetBlock = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, i8 %predecessors_load, i7 %trunc_ln14_cast2_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="143" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="8">
<![CDATA[
codeRepl:4 %targetBlock = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, i8 %predecessors_load, i7 %trunc_ln14_cast2_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:0 %specloopname_ln320 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln320"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
codeRepl:5 %trunc_ln14_cast2_loc_load = load i7 %trunc_ln14_cast2_loc

]]></Node>
<StgValue><ssdm name="trunc_ln14_cast2_loc_load"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="7">
<![CDATA[
codeRepl:6 %trunc_ln14_cast2_reload_cast = zext i7 %trunc_ln14_cast2_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln14_cast2_reload_cast"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:7 %br_ln320 = br i1 %targetBlock, void, void %_Z28Calculate_CurToPred_Distancev.exit

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %placement_dynamic_dict_Opt2Tile_values_addr_2 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln14_cast2_reload_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_2

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="150" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_2

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="5">
<![CDATA[
:2 %trunc_ln16 = trunc i5 %placement_dynamic_dict_Opt2Tile_values_load

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %store_ln16 = store i4 %trunc_ln16, i4 %predTile1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln17 = br void %_Z28Calculate_CurToPred_Distancev.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:0 %predTile1_load = load i4 %predTile1

]]></Node>
<StgValue><ssdm name="predTile1_load"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="4">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:1 %zext_ln20_1 = zext i4 %predTile1_load

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:2 %Tile2XY_0_addr_1 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="4">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:3 %Tile2XY_0_load_1 = load i4 %Tile2XY_0_addr_1

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_1"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:8 %Tile2XY_1_addr_1 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="4">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:9 %Tile2XY_1_load_1 = load i4 %Tile2XY_1_addr_1

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="160" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="4">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:3 %Tile2XY_0_load_1 = load i4 %Tile2XY_0_addr_1

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_1"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:4 %zext_ln20_2 = zext i2 %Tile2XY_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln20_2"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:5 %sub_ln20 = sub i3 %zext_ln21, i3 %zext_ln20_2

]]></Node>
<StgValue><ssdm name="sub_ln20"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:6 %abscond = icmp_sgt  i3 %sub_ln20, i3 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:7 %empty_209 = sub i3 0, i3 %sub_ln20

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="4">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:9 %Tile2XY_1_load_1 = load i4 %Tile2XY_1_addr_1

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_1"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:10 %zext_ln21_1 = zext i2 %Tile2XY_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:11 %sub_ln21 = sub i3 %zext_ln319, i3 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:12 %abscond55 = icmp_sgt  i3 %sub_ln21, i3 0

]]></Node>
<StgValue><ssdm name="abscond55"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:13 %empty_210 = sub i3 0, i3 %sub_ln21

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:14 %tmp_26 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln20, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:15 %tmp_27 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_209, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:16 %empty_211 = select i1 %abscond, i2 %tmp_26, i2 %tmp_27

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:17 %icmp_ln25 = icmp_ne  i2 %empty_211, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:18 %tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln21, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:19 %tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_210, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:20 %empty_212 = select i1 %abscond55, i2 %tmp_28, i2 %tmp_29

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:21 %icmp_ln25_1 = icmp_ne  i2 %empty_212, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:22 %and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_1

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:23 %br_ln323 = br i1 %and_ln25, void, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="8">
<![CDATA[
:0 %zext_ln324 = zext i8 %bypassPreds_wrAddr

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %bypassPreds_addr = getelementptr i8 %bypassPreds, i64 0, i64 %zext_ln324

]]></Node>
<StgValue><ssdm name="bypassPreds_addr"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:2 %store_ln324 = store i8 %predecessors_load, i5 %bypassPreds_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %bypassPreds_wrAddr_2 = add i8 %bypassPreds_wrAddr, i8 1

]]></Node>
<StgValue><ssdm name="bypassPreds_wrAddr_2"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln327 = br void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="185" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit._crit_edge:0 %bypassPreds_wrAddr_1 = phi i8 %bypassPreds_wrAddr_2, void, i8 %bypassPreds_wrAddr, void %_Z28Calculate_CurToPred_Distancev.exit

]]></Node>
<StgValue><ssdm name="bypassPreds_wrAddr_1"/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit._crit_edge:1 %bypassMode_1 = phi i1 1, void, i1 %bypassMode, void %_Z28Calculate_CurToPred_Distancev.exit

]]></Node>
<StgValue><ssdm name="bypassMode_1"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit._crit_edge:2 %br_ln319 = br void

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.lr.ph:0 %k = phi i7 %k_1, void %_Z26bypassOptGen_and_Placementcc.exit, i7 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph:1 %IDX_pd_bypass_MAX_1 = phi i8 %IDX_pd_bypass_MAX_2, void %_Z26bypassOptGen_and_Placementcc.exit, i8 %initial_IDX_pd, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="IDX_pd_bypass_MAX_1"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="7">
<![CDATA[
.lr.ph:2 %zext_ln339 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:3 %icmp_ln339_1 = icmp_slt  i8 %zext_ln339, i8 %bypassPreds_wrAddr

]]></Node>
<StgValue><ssdm name="icmp_ln339_1"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph:4 %k_1 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln339 = br i1 %icmp_ln339_1, void %._crit_edge.loopexit, void %.split18

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="7">
<![CDATA[
.split18:1 %zext_ln341 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:2 %bypassPreds_addr_1 = getelementptr i8 %bypassPreds, i64 0, i64 %zext_ln341

]]></Node>
<StgValue><ssdm name="bypassPreds_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="5">
<![CDATA[
.split18:3 %bypassPreds_load = load i5 %bypassPreds_addr_1

]]></Node>
<StgValue><ssdm name="bypassPreds_load"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3">
<![CDATA[
.split18:4 %kernel_idx_load = load i3 %kernel_idx

]]></Node>
<StgValue><ssdm name="kernel_idx_load"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="3">
<![CDATA[
.split18:5 %zext_ln341_1 = zext i3 %kernel_idx_load

]]></Node>
<StgValue><ssdm name="zext_ln341_1"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:6 %mul_ln341 = mul i10 %zext_ln341_1, i10 100

]]></Node>
<StgValue><ssdm name="mul_ln341"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split18:14 %store_ln32 = store i7 0, i7 %bypassSrcOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="202" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="5">
<![CDATA[
.split18:3 %bypassPreds_load = load i5 %bypassPreds_addr_1

]]></Node>
<StgValue><ssdm name="bypassPreds_load"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:6 %mul_ln341 = mul i10 %zext_ln341_1, i10 100

]]></Node>
<StgValue><ssdm name="mul_ln341"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:12 %store_ln29 = store i8 %bypassPreds_load, i8 %bypassSrcOpt

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="7" op_4_bw="8">
<![CDATA[
.split18:15 %targetBlock1 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1, i8 %bypassPreds_load, i7 %phi_ln32_loc, i7 %trunc_ln32_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="206" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:6 %mul_ln341 = mul i10 %zext_ln341_1, i10 100

]]></Node>
<StgValue><ssdm name="mul_ln341"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:7 %add_ln341 = add i10 %mul_ln341, i10 %sext_ln338

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="7" op_4_bw="8">
<![CDATA[
.split18:15 %targetBlock1 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1, i8 %bypassPreds_load, i7 %phi_ln32_loc, i7 %trunc_ln32_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="209" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:7 %add_ln341 = add i10 %mul_ln341, i10 %sext_ln338

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="10">
<![CDATA[
.split18:8 %zext_ln341_2 = zext i10 %add_ln341

]]></Node>
<StgValue><ssdm name="zext_ln341_2"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:9 %placement_static_kernels_values_addr = getelementptr i6 %placement_static_kernels_values, i64 0, i64 %zext_ln341_2

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_addr"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="10">
<![CDATA[
.split18:10 %placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_load"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split18:16 %phi_ln32_loc_load = load i7 %phi_ln32_loc

]]></Node>
<StgValue><ssdm name="phi_ln32_loc_load"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split18:19 %store_ln32 = store i7 %phi_ln32_loc_load, i7 %bypassSrcOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln337 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln337"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="10">
<![CDATA[
.split18:10 %placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_load"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="6">
<![CDATA[
.split18:11 %zext_ln286 = zext i6 %placement_static_kernels_values_load

]]></Node>
<StgValue><ssdm name="zext_ln286"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split18:13 %store_ln30 = store i7 %zext_ln286, i7 %bypassTgtOpt

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split18:17 %trunc_ln32_2_cast_loc_load = load i7 %trunc_ln32_2_cast_loc

]]></Node>
<StgValue><ssdm name="trunc_ln32_2_cast_loc_load"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="7">
<![CDATA[
.split18:18 %trunc_ln32_2_cast_reload_cast = zext i7 %trunc_ln32_2_cast_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln32_2_cast_reload_cast"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split18:20 %br_ln341 = br i1 %targetBlock1, void, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %placement_dynamic_dict_Opt2Tile_values_addr_3 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln32_2_cast_reload_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_3"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_1 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_3

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_1"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %placement_done_values_addr_1 = getelementptr i1 %placement_done_values, i64 0, i64 %trunc_ln32_2_cast_reload_cast

]]></Node>
<StgValue><ssdm name="placement_done_values_addr_1"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="7">
<![CDATA[
:4 %bypassSrcOpt_placementDone = load i7 %placement_done_values_addr_1

]]></Node>
<StgValue><ssdm name="bypassSrcOpt_placementDone"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="226" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_1 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_3

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_1"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %store_ln34 = store i5 %placement_dynamic_dict_Opt2Tile_values_load_1, i5 %bypassSrcTile

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="7">
<![CDATA[
:4 %bypassSrcOpt_placementDone = load i7 %placement_done_values_addr_1

]]></Node>
<StgValue><ssdm name="bypassSrcOpt_placementDone"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln36 = br void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph.i.i:1 %store_ln39 = store i7 0, i7 %bypassTgtOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="231" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="7" op_3_bw="7" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph.i.i:2 %targetBlock2 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2, i6 %placement_static_kernels_values_load, i7 %phi_ln39_loc, i7 %trunc_ln39_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="232" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="7" op_3_bw="7" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph.i.i:2 %targetBlock2 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2, i6 %placement_static_kernels_values_load, i7 %phi_ln39_loc, i7 %trunc_ln39_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:0 %bypassSrcOpt_placementDone_1 = phi i1 %bypassSrcOpt_placementDone, void, i1 0, void %.split18

]]></Node>
<StgValue><ssdm name="bypassSrcOpt_placementDone_1"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:3 %phi_ln39_loc_load = load i7 %phi_ln39_loc

]]></Node>
<StgValue><ssdm name="phi_ln39_loc_load"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:4 %trunc_ln39_2_cast_loc_load = load i7 %trunc_ln39_2_cast_loc

]]></Node>
<StgValue><ssdm name="trunc_ln39_2_cast_loc_load"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="7">
<![CDATA[
.lr.ph.i.i:5 %trunc_ln39_2_cast_reload_cast = zext i7 %trunc_ln39_2_cast_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln39_2_cast_reload_cast"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
.lr.ph.i.i:6 %store_ln39 = store i7 %phi_ln39_loc_load, i7 %bypassTgtOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i.i:7 %br_ln341 = br i1 %targetBlock2, void, void %_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %placement_dynamic_dict_Opt2Tile_values_addr_4 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln39_2_cast_reload_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_4"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_2 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_4

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="241" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_2 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_4

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_2"/></StgValue>
</operation>

<operation id="242" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="5">
<![CDATA[
:2 %trunc_ln41 = trunc i5 %placement_dynamic_dict_Opt2Tile_values_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="243" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %store_ln41 = store i4 %trunc_ln41, i4 %bypassTgtTile

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="244" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln42 = br void %_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="245" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i:0 %xor_ln46 = xor i1 %bypassSrcOpt_placementDone_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="246" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i:1 %store_ln46 = store i1 %bypassSrcOpt_placementDone_1, i1 %dependency_forward

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="247" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i:2 %store_ln48 = store i1 %xor_ln46, i1 %dependency_backward

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i:3 %br_ln288 = br void

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="249" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="5" op_9_bw="4" op_10_bw="5" op_11_bw="2" op_12_bw="2" op_13_bw="4" op_14_bw="1" op_15_bw="1" op_16_bw="4" op_17_bw="4" op_18_bw="4" op_19_bw="1" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="5" op_24_bw="1" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
:0 %tmp = call i1 @BypassOptPlacement_Gen_Record, i8 %bypassOptIdx, i8 %bypassOpt, i8 %bypassSrcOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %placement_dynamic_dict_Opt2PC_values, i8 %IDX_pd_bypass, i8 %DynamicPlacement_II, i5 %bypassSrcTile, i4 %bypassTgtTile, i5 %shape_idx, i2 %Tile2XY_0, i2 %Tile2XY_1, i4 %CGRA_NumTiles_shapes_values, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %placement_dynamic_dict_Opt2Tile_keys, i5 %placement_dynamic_dict_Opt2Tile_values, i1 %placement_done_values

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="250" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="5" op_9_bw="4" op_10_bw="5" op_11_bw="2" op_12_bw="2" op_13_bw="4" op_14_bw="1" op_15_bw="1" op_16_bw="4" op_17_bw="4" op_18_bw="4" op_19_bw="1" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="5" op_24_bw="1" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
:0 %tmp = call i1 @BypassOptPlacement_Gen_Record, i8 %bypassOptIdx, i8 %bypassOpt, i8 %bypassSrcOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %placement_dynamic_dict_Opt2PC_values, i8 %IDX_pd_bypass, i8 %DynamicPlacement_II, i5 %bypassSrcTile, i4 %bypassTgtTile, i5 %shape_idx, i2 %Tile2XY_0, i2 %Tile2XY_1, i4 %CGRA_NumTiles_shapes_values, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %placement_dynamic_dict_Opt2Tile_keys, i5 %placement_dynamic_dict_Opt2Tile_values, i1 %placement_done_values

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="251" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln290 = br i1 %tmp, void %.loopexit.loopexit, void %codeRepl20

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="252" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="253" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="7" op_5_bw="7" op_6_bw="8" op_7_bw="7" op_8_bw="8" op_9_bw="8" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
codeRepl20:1 %call_ln291 = call void @Dependency_Update_BypassMode_SrcTgt, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2Tile_keys, i1 %dependency_forward, i7 %bypassSrcOpt_keyIdx, i7 %bypassTgtOpt, i8 %bypassSrcOpt, i7 %bypassTgtOpt_keyIdx, i8 %dependency_successor_values, i8 %dependency_predecessor_values, i1 %dependency_backward

]]></Node>
<StgValue><ssdm name="call_ln291"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="254" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="7" op_5_bw="7" op_6_bw="8" op_7_bw="7" op_8_bw="8" op_9_bw="8" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
codeRepl20:1 %call_ln291 = call void @Dependency_Update_BypassMode_SrcTgt, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2Tile_keys, i1 %dependency_forward, i7 %bypassSrcOpt_keyIdx, i7 %bypassTgtOpt, i8 %bypassSrcOpt, i7 %bypassTgtOpt_keyIdx, i8 %dependency_successor_values, i8 %dependency_predecessor_values, i1 %dependency_backward

]]></Node>
<StgValue><ssdm name="call_ln291"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
codeRepl20:2 %bypassOpt_load = load i8 %bypassOpt

]]></Node>
<StgValue><ssdm name="bypassOpt_load"/></StgValue>
</operation>

<operation id="256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl20:3 %store_ln126 = store i8 %bypassOpt_load, i8 %bypassSrcOpt

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="7" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
codeRepl20:5 %targetBlock4 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1, i8 %bypassOpt_load, i7 %phi_ln127_loc, i7 %trunc_ln127_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="258" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="7" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
codeRepl20:5 %targetBlock4 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1, i8 %bypassOpt_load, i7 %phi_ln127_loc, i7 %trunc_ln127_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="259" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl20:0 %specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln291"/></StgValue>
</operation>

<operation id="260" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl20:4 %store_ln127 = store i7 0, i7 %bypassSrcOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="261" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
codeRepl20:6 %phi_ln127_loc_load = load i7 %phi_ln127_loc

]]></Node>
<StgValue><ssdm name="phi_ln127_loc_load"/></StgValue>
</operation>

<operation id="262" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
codeRepl20:7 %trunc_ln127_2_cast_loc_load = load i7 %trunc_ln127_2_cast_loc

]]></Node>
<StgValue><ssdm name="trunc_ln127_2_cast_loc_load"/></StgValue>
</operation>

<operation id="263" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="7">
<![CDATA[
codeRepl20:8 %trunc_ln127_2_cast_reload_cast = zext i7 %trunc_ln127_2_cast_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln127_2_cast_reload_cast"/></StgValue>
</operation>

<operation id="264" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:9 %store_ln127 = store i7 %phi_ln127_loc_load, i7 %bypassSrcOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="265" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl20:10 %br_ln126 = br i1 %targetBlock4, void, void %_Z20Update_BypassSrcInfov.exit.i

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="266" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %placement_dynamic_dict_Opt2Tile_values_addr_5 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln127_2_cast_reload_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_5"/></StgValue>
</operation>

<operation id="267" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_3 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_5

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="268" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_3 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_5

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_3"/></StgValue>
</operation>

<operation id="269" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln129 = store i5 %placement_dynamic_dict_Opt2Tile_values_load_3, i5 %bypassSrcTile

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="270" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln130 = br void %_Z20Update_BypassSrcInfov.exit.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="271" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:0 %bypassTgtTile_load = load i4 %bypassTgtTile

]]></Node>
<StgValue><ssdm name="bypassTgtTile_load"/></StgValue>
</operation>

<operation id="272" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:1 %zext_ln137 = zext i4 %bypassTgtTile_load

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="273" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:2 %Tile2XY_0_addr_2 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr_2"/></StgValue>
</operation>

<operation id="274" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:3 %Tile2XY_0_load_2 = load i4 %Tile2XY_0_addr_2

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_2"/></StgValue>
</operation>

<operation id="275" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:5 %bypassSrcTile_load = load i5 %bypassSrcTile

]]></Node>
<StgValue><ssdm name="bypassSrcTile_load"/></StgValue>
</operation>

<operation id="276" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="5">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:6 %zext_ln137_2 = zext i5 %bypassSrcTile_load

]]></Node>
<StgValue><ssdm name="zext_ln137_2"/></StgValue>
</operation>

<operation id="277" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:7 %Tile2XY_0_addr_3 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln137_2

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr_3"/></StgValue>
</operation>

<operation id="278" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:8 %Tile2XY_0_load_3 = load i4 %Tile2XY_0_addr_3

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_3"/></StgValue>
</operation>

<operation id="279" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:13 %Tile2XY_1_addr_2 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr_2"/></StgValue>
</operation>

<operation id="280" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:14 %Tile2XY_1_load_2 = load i4 %Tile2XY_1_addr_2

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_2"/></StgValue>
</operation>

<operation id="281" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:16 %Tile2XY_1_addr_3 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln137_2

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr_3"/></StgValue>
</operation>

<operation id="282" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:17 %Tile2XY_1_load_3 = load i4 %Tile2XY_1_addr_3

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="283" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:3 %Tile2XY_0_load_2 = load i4 %Tile2XY_0_addr_2

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_2"/></StgValue>
</operation>

<operation id="284" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:4 %zext_ln137_1 = zext i2 %Tile2XY_0_load_2

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="285" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:8 %Tile2XY_0_load_3 = load i4 %Tile2XY_0_addr_3

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_3"/></StgValue>
</operation>

<operation id="286" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:9 %zext_ln137_3 = zext i2 %Tile2XY_0_load_3

]]></Node>
<StgValue><ssdm name="zext_ln137_3"/></StgValue>
</operation>

<operation id="287" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:10 %sub_ln137 = sub i3 %zext_ln137_1, i3 %zext_ln137_3

]]></Node>
<StgValue><ssdm name="sub_ln137"/></StgValue>
</operation>

<operation id="288" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:11 %abscond58 = icmp_sgt  i3 %sub_ln137, i3 0

]]></Node>
<StgValue><ssdm name="abscond58"/></StgValue>
</operation>

<operation id="289" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:12 %empty_213 = sub i3 0, i3 %sub_ln137

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="290" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:14 %Tile2XY_1_load_2 = load i4 %Tile2XY_1_addr_2

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_2"/></StgValue>
</operation>

<operation id="291" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:15 %zext_ln138 = zext i2 %Tile2XY_1_load_2

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="292" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:17 %Tile2XY_1_load_3 = load i4 %Tile2XY_1_addr_3

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_3"/></StgValue>
</operation>

<operation id="293" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:18 %zext_ln138_1 = zext i2 %Tile2XY_1_load_3

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="294" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:19 %sub_ln138 = sub i3 %zext_ln138, i3 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="sub_ln138"/></StgValue>
</operation>

<operation id="295" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:20 %abscond61 = icmp_sgt  i3 %sub_ln138, i3 0

]]></Node>
<StgValue><ssdm name="abscond61"/></StgValue>
</operation>

<operation id="296" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:21 %empty_214 = sub i3 0, i3 %sub_ln138

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="297" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:22 %tmp_30 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln137, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="298" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:23 %tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_213, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="299" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:24 %empty_215 = select i1 %abscond58, i2 %tmp_30, i2 %tmp_31

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="300" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:25 %icmp_ln143 = icmp_ne  i2 %empty_215, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="301" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:26 %tmp_32 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln138, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="302" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:27 %tmp_33 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_214, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="303" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:28 %empty_216 = select i1 %abscond61, i2 %tmp_32, i2 %tmp_33

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="304" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:29 %icmp_ln143_1 = icmp_ne  i2 %empty_216, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="305" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:30 %and_ln143 = and i1 %icmp_ln143, i1 %icmp_ln143_1

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="306" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:31 %br_ln294 = br i1 %and_ln143, void, void %_Z26bypassOptGen_and_Placementcc.exit

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="307" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln288 = br void

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="308" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_Z26bypassOptGen_and_Placementcc.exit:0 %IDX_pd_lastBypass = load i8 %IDX_pd_bypass

]]></Node>
<StgValue><ssdm name="IDX_pd_lastBypass"/></StgValue>
</operation>

<operation id="309" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z26bypassOptGen_and_Placementcc.exit:1 %icmp_ln343 = icmp_sgt  i8 %IDX_pd_lastBypass, i8 %IDX_pd_bypass_MAX_1

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="310" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z26bypassOptGen_and_Placementcc.exit:2 %IDX_pd_bypass_MAX_2 = select i1 %icmp_ln343, i8 %IDX_pd_lastBypass, i8 %IDX_pd_bypass_MAX_1

]]></Node>
<StgValue><ssdm name="IDX_pd_bypass_MAX_2"/></StgValue>
</operation>

<operation id="311" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
_Z26bypassOptGen_and_Placementcc.exit:3 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="312" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge:0 %IDX_pd_bypass_MAX_0_lcssa = phi i8 %initial_IDX_pd, void, i8 %IDX_pd_bypass_MAX_1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="IDX_pd_bypass_MAX_0_lcssa"/></StgValue>
</operation>

<operation id="313" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:1 %store_ln347 = store i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="314" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:2 %DynamicPlacement_II_load_1 = load i8 %DynamicPlacement_II

]]></Node>
<StgValue><ssdm name="DynamicPlacement_II_load_1"/></StgValue>
</operation>

<operation id="315" st_id="41" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>

<operation id="316" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:6 %upperLimit_2 = add i8 %DynamicPlacement_II_load_1, i8 %IDX_pd_bypass_MAX_0_lcssa

]]></Node>
<StgValue><ssdm name="upperLimit_2"/></StgValue>
</operation>

<operation id="317" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge:7 %store_ln349 = store i8 %upperLimit_2, i8 %upperLimit_1

]]></Node>
<StgValue><ssdm name="store_ln349"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="318" st_id="42" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="319" st_id="43" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="320" st_id="44" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="321" st_id="45" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="322" st_id="46" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="323" st_id="47" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="324" st_id="48" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="325" st_id="49" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="326" st_id="50" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="327" st_id="51" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="328" st_id="52" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>

<operation id="329" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="7">
<![CDATA[
._crit_edge:4 %trunc_ln348 = trunc i7 %srem_ln348

]]></Node>
<StgValue><ssdm name="trunc_ln348"/></StgValue>
</operation>

<operation id="330" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
._crit_edge:5 %store_ln348 = store i7 %trunc_ln348, i7 %IDX_pd_modulo

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="331" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8 %br_ln0 = br void %codeRepl22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="332" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="4">
<![CDATA[
codeRepl22:1 %curOptPotentialPlacement_load_2 = load i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_load_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="333" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl22:0 %upperLimit_3 = load i8 %upperLimit_1

]]></Node>
<StgValue><ssdm name="upperLimit_3"/></StgValue>
</operation>

<operation id="334" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="4">
<![CDATA[
codeRepl22:1 %curOptPotentialPlacement_load_2 = load i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_load_2"/></StgValue>
</operation>

<operation id="335" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8">
<![CDATA[
codeRepl22:2 %DynamicPlacement_II_load_2 = load i8 %DynamicPlacement_II

]]></Node>
<StgValue><ssdm name="DynamicPlacement_II_load_2"/></StgValue>
</operation>

<operation id="336" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="11" op_5_bw="8" op_6_bw="7" op_7_bw="1" op_8_bw="8" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl22:3 %targetBlock3 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, i5 %curOptPotentialPlacement_load_2, i8 %DynamicPlacement_II_load_2, i8 %upperLimit_3, i11 %add_ln356_loc, i8 %IDX_pd_load_1_loc, i7 %IDX_pd_modulo, i1 %placement_dynamic_occupy, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="targetBlock3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="337" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="11" op_5_bw="8" op_6_bw="7" op_7_bw="1" op_8_bw="8" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl22:3 %targetBlock3 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, i5 %curOptPotentialPlacement_load_2, i8 %DynamicPlacement_II_load_2, i8 %upperLimit_3, i11 %add_ln356_loc, i8 %IDX_pd_load_1_loc, i7 %IDX_pd_modulo, i1 %placement_dynamic_occupy, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="targetBlock3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="338" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
codeRepl22:4 %add_ln356_loc_load = load i11 %add_ln356_loc

]]></Node>
<StgValue><ssdm name="add_ln356_loc_load"/></StgValue>
</operation>

<operation id="339" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="11">
<![CDATA[
codeRepl22:5 %add_ln356_reload_cast = zext i11 %add_ln356_loc_load

]]></Node>
<StgValue><ssdm name="add_ln356_reload_cast"/></StgValue>
</operation>

<operation id="340" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
codeRepl22:6 %IDX_pd_load_1 = load i8 %IDX_pd_load_1_loc

]]></Node>
<StgValue><ssdm name="IDX_pd_load_1"/></StgValue>
</operation>

<operation id="341" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl22:7 %br_ln314 = br i1 %targetBlock3, void, void

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="342" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln314 = store i8 %i_9, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln314"/></StgValue>
</operation>

<operation id="343" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln314 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="344" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %placement_dynamic_occupy_addr_1 = getelementptr i1 %placement_dynamic_occupy, i64 0, i64 %add_ln356_reload_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_occupy_addr_1"/></StgValue>
</operation>

<operation id="345" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="11" op_2_bw="0">
<![CDATA[
:1 %store_ln6 = store i1 1, i11 %placement_dynamic_occupy_addr_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="346" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="5" op_1_bw="7" op_2_bw="0">
<![CDATA[
:2 %store_ln7 = store i5 %curOptPotentialPlacement_load_2, i7 %placement_dynamic_dict_Opt2Tile_values_addr_1

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="347" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %placement_dynamic_dict_Opt2PC_values_addr_1 = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_values_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4 %store_ln8 = store i8 %IDX_pd_load_1, i7 %placement_dynamic_dict_Opt2PC_values_addr_1

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="349" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %placement_done_values_addr_2 = getelementptr i1 %placement_done_values, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="placement_done_values_addr_2"/></StgValue>
</operation>

<operation id="350" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:6 %store_ln9 = store i1 1, i7 %placement_done_values_addr_2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="351" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln358 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="352" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5">
<![CDATA[
:0 %firstTile = load i5 0

]]></Node>
<StgValue><ssdm name="firstTile"/></StgValue>
</operation>

<operation id="353" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:1 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %initial_IDX_pd_modulo, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="354" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="5">
<![CDATA[
:2 %sext_ln6 = sext i5 %firstTile

]]></Node>
<StgValue><ssdm name="sext_ln6"/></StgValue>
</operation>

<operation id="355" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln6 = add i11 %tmp_s, i11 %sext_ln6

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="356" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="11">
<![CDATA[
:4 %zext_ln6 = zext i11 %add_ln6

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="357" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %placement_dynamic_occupy_addr = getelementptr i1 %placement_dynamic_occupy, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="placement_dynamic_occupy_addr"/></StgValue>
</operation>

<operation id="358" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
:6 %store_ln6 = store i1 1, i11 %placement_dynamic_occupy_addr

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="359" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="8">
<![CDATA[
:7 %zext_ln7 = zext i8 %curOpt_idx_load

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="360" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %placement_dynamic_dict_Opt2Tile_values_addr = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr"/></StgValue>
</operation>

<operation id="361" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="5" op_1_bw="7">
<![CDATA[
:9 %store_ln7 = store i5 %firstTile, i7 %placement_dynamic_dict_Opt2Tile_values_addr

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="362" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %placement_dynamic_dict_Opt2PC_values_addr = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_values_addr"/></StgValue>
</operation>

<operation id="363" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:11 %store_ln8 = store i8 %initial_IDX_pd, i7 %placement_dynamic_dict_Opt2PC_values_addr

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="364" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %placement_done_values_addr = getelementptr i1 %placement_done_values, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="placement_done_values_addr"/></StgValue>
</operation>

<operation id="365" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:13 %store_ln9 = store i1 1, i7 %placement_done_values_addr

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="366" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln309 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="367" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
.loopexit:0 %retval_0 = phi i1 1, void, i1 1, void, i1 0, void %.loopexit.loopexit, i1 0, void %.loopexit.loopexit48

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="368" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1">
<![CDATA[
.loopexit:1 %ret_ln370 = ret i1 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln370"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
