<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2024.1 (64-bit)                              -->
<!--                                                                         -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                   -->
<!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.   -->

<Project Product="Vivado" Version="7" Minor="67" Path="/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="92123fb088d04bab8b865e6e59af6491"/>
    <Option Name="Part" Val="xczu7ev-ffvc1156-2-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorVersionXsim" Val="2024.1"/>
    <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
    <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
    <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
    <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
    <Option Name="SimulatorVersionRiviera" Val="2023.04"/>
    <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
    <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionQuesta" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionXcelium" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionVCS" Val="9.2.0"/>
    <Option Name="SimulatorGccVersionRiviera" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionActiveHdl" Val="9.3.0"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../finn-rtllib/memstream"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_0_rjie33l0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_0_5seh08r4"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_1_0_8otggfz7"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_1_1_vnr1l_ww"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_u6onkpjo"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_2_0_yzbmql18"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_2_1_jnp0m9s2"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_1xkrlwqc"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_3_0_omz_6c91"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_3_1_uiunvh86"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_3_2_sx6uffs2"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_3_3_tu1jerp8"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_3d7clfw2"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_4_csvz1vgo"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_0_stk8ixk_"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_5_m4p52ftv"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_Thresholding_rtl_0_u8xh134b"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_6_0_9k7gg131"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_6_1_d_1akv5m"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_6_2_gzvdfaei"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_6_3_ihmxelha"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_6_4_p7mlh5ga"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingMaxPool_hls_0_zs8t69q7/project_StreamingMaxPool_hls_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_7_bxo7mi0c"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_65iqk4rh"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_8_f9kiaohv"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_1_fkxmgl6l"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_9_8r_9t71i"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_7nge6cj3"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_10_gcsu0r62"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_h9jbfs0u"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_11_3edzik0p"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c96bu0nx"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_12_n21zi69l"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_1_zqeudctg"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_13_mt5hx8y7"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_3nqrorw8"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_14_ynlzcxis"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_Thresholding_rtl_1_k3w_t2pk"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_15_bmb0v3xw"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingMaxPool_hls_1_zd74_llz/project_StreamingMaxPool_hls_1/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_16_2mcpe2iw"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_xje365x9"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_17_kwhaj0o1"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_2_794dl0mc"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_18_7ehuq1rj"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_mupu1zh1"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_19_5fofgipu"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_k1jy70f1"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_20_nmcw0c80"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_u47t6mmp"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_21_aslwksf4"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_2_oeq4dach"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_22_18b9ngzx"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_ypljhfo5"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_23_6u3txwix"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_Thresholding_rtl_2_khjrmccp"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_24_mm3xu4l1"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingMaxPool_hls_2_9xlmtjbx/project_StreamingMaxPool_hls_2/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_25_31c_7vuw"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_8epm36d_"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_26_p31wvwuz"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_3_1y3cohjd"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_27_2zxrss02"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_f3a4lv6q"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_28_kuq3kuy4"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kt9aplcm"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_29_n_b3twrg"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_qtjzgucz"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_30_c0yk6fll"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_3_0ba2zerz"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_31_r06i4x1j"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_dumg7z42"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_32_7nq1bku9"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_Thresholding_rtl_3_dxydf12m"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_33_ubcmt18_"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingMaxPool_hls_3_rfk8vg3j/project_StreamingMaxPool_hls_3/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_34_p5zve864"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_iy_r484m"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_35_nsrbaxnm"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_4_si84icy1"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_36_jkvvkmi3"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_zslepy95"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_37_tg0ox1xu"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_3ywur_xu"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_38_dy3b60yu"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_v2m7cmuq"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_39_pz3ob1y8"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_4_ynhrbura"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_40_0w3woewg"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_17__1pwo4xz"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_41_hpicpvt9"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_Thresholding_rtl_4__9z1675w"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_42_efgem2re"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingMaxPool_hls_4_lkq9dkom/project_StreamingMaxPool_hls_4/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_43_ysmsfznn"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_6os_0hj8"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_44_egzsh17s"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_5_pdyvlebd"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_45_9b3lheoh"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_mg0mnp0e"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_46_nemo6w2l"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_pwydcnwe"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_47_xrwzs6c0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_rtazazqn"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_48_6vfr6yw1"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_5_044bw2qu"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_49_j5vi3cji"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_Thresholding_rtl_5_t9fj7lgx"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_50_1hw7_dpe"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingMaxPool_hls_5_pyfanv3m/project_StreamingMaxPool_hls_5/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_51_19s3tjc6"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_c4zct6fc"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_52_pxqrgpao"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_6_kmx9litu"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_53_zzcq2z9y"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_24duu9ai"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_54_7_x9uwy8"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_8n9u5k2i"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_55_edy_dhmt"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_pou0ekb6"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_56_qhg1t2lh"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_6_kudosabw"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_57_qonfwq8j"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_Thresholding_rtl_6_v8hdeadp"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_58_0_6bjt54"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingMaxPool_hls_6_egq6n3sk/project_StreamingMaxPool_hls_6/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_59_dg3avbcg"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_7_gfiyws_m"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_60_0gutefwm"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_Thresholding_rtl_7_14oysxvz"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_61_na6sylxb"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_8_ss72c51x"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_62_bsy3wqi3"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_Thresholding_rtl_8_9a86zv57"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_63_gvpkbvrr"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_9_jqypr93c"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_64_63ltd1_g"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_ChannelwiseOp_hls_0_ozwmg2rd/project_ChannelwiseOp_hls_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_65_u84siv9v"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_LabelSelect_hls_0_3dztxsi_/project_LabelSelect_hls_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_66_t9y2uv0_"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableResourceEstimation" Val="FALSE"/>
    <Option Name="SimCompileState" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
    <Option Name="ClassicSocBoot" Val="FALSE"/>
    <Option Name="LocalIPRepoLeafDirName" Val="ip_repo"/>
  </Configuration>
  <FileSets Version="1" Minor="32">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_0_rjie33l0/Q_srl.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_0_rjie33l0/StreamingFIFO_rtl_0.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_6_kmx9litu/axi2we.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_6_kmx9litu/fmpadding.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_6_kmx9litu/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_0_5seh08r4/FMPadding_rtl_0.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_1_1_vnr1l_ww/StreamingFIFO_rtl_1_1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_ypljhfo5/dwc.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_ypljhfo5/dwc_axi.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_u6onkpjo/StreamingDataWidthConverter_rtl_0.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_2_1_jnp0m9s2/StreamingFIFO_rtl_2_1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_1xkrlwqc/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_h9jbfs0u/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_k1jy70f1/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kt9aplcm/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_3ywur_xu/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_pwydcnwe/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_8n9u5k2i/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_1xkrlwqc/ConvolutionInputGenerator_rtl_0_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_8n9u5k2i/swg_common.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_1xkrlwqc/ConvolutionInputGenerator_rtl_0_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_3_2_sx6uffs2/StreamingFIFO_rtl_3_2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_3_3_tu1jerp8/StreamingFIFO_rtl_3_3.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_3d7clfw2/StreamingDataWidthConverter_rtl_1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../finn-rtllib/mvu/mvu_4sx4u.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../finn-rtllib/mvu/mvu_8sx8u_dsp48.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../finn-rtllib/mvu/mvu_vvu_axi.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../finn-rtllib/mvu/replay_buffer.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_0_stk8ixk_/MVAU_rtl_0_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_5_m4p52ftv/StreamingFIFO_rtl_5.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_8/axilite_if.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_0/Thresholding_rtl_0_axi_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_6_4_p7mlh5ga/StreamingFIFO_rtl_6_4.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_7_bxo7mi0c/StreamingFIFO_rtl_7.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_65iqk4rh/StreamingDataWidthConverter_rtl_2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_8_f9kiaohv/StreamingFIFO_rtl_8.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_1_fkxmgl6l/FMPadding_rtl_1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_9_8r_9t71i/StreamingFIFO_rtl_9.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_7nge6cj3/StreamingDataWidthConverter_rtl_3.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_10_gcsu0r62/StreamingFIFO_rtl_10.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_h9jbfs0u/ConvolutionInputGenerator_rtl_1_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_h9jbfs0u/ConvolutionInputGenerator_rtl_1_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_11_3edzik0p/StreamingFIFO_rtl_11.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c96bu0nx/StreamingDataWidthConverter_rtl_4.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_12_n21zi69l/StreamingFIFO_rtl_12.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_1_zqeudctg/MVAU_rtl_1_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_13_mt5hx8y7/StreamingFIFO_rtl_13.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_3nqrorw8/StreamingDataWidthConverter_rtl_5.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_14_ynlzcxis/StreamingFIFO_rtl_14.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_1/Thresholding_rtl_1_axi_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_15_bmb0v3xw/StreamingFIFO_rtl_15.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_16_2mcpe2iw/StreamingFIFO_rtl_16.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_xje365x9/StreamingDataWidthConverter_rtl_6.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_17_kwhaj0o1/StreamingFIFO_rtl_17.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_2_794dl0mc/FMPadding_rtl_2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_18_7ehuq1rj/StreamingFIFO_rtl_18.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_mupu1zh1/StreamingDataWidthConverter_rtl_7.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_19_5fofgipu/StreamingFIFO_rtl_19.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_k1jy70f1/ConvolutionInputGenerator_rtl_2_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_k1jy70f1/ConvolutionInputGenerator_rtl_2_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_20_nmcw0c80/StreamingFIFO_rtl_20.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_u47t6mmp/StreamingDataWidthConverter_rtl_8.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_21_aslwksf4/StreamingFIFO_rtl_21.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_2_oeq4dach/MVAU_rtl_2_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_22_18b9ngzx/StreamingFIFO_rtl_22.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_ypljhfo5/StreamingDataWidthConverter_rtl_9.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_23_6u3txwix/StreamingFIFO_rtl_23.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_2/Thresholding_rtl_2_axi_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_24_mm3xu4l1/StreamingFIFO_rtl_24.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_25_31c_7vuw/StreamingFIFO_rtl_25.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_8epm36d_/StreamingDataWidthConverter_rtl_10.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_26_p31wvwuz/StreamingFIFO_rtl_26.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_3_1y3cohjd/FMPadding_rtl_3.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_27_2zxrss02/StreamingFIFO_rtl_27.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_f3a4lv6q/StreamingDataWidthConverter_rtl_11.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_28_kuq3kuy4/StreamingFIFO_rtl_28.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kt9aplcm/ConvolutionInputGenerator_rtl_3_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kt9aplcm/ConvolutionInputGenerator_rtl_3_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_29_n_b3twrg/StreamingFIFO_rtl_29.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_qtjzgucz/StreamingDataWidthConverter_rtl_12.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_30_c0yk6fll/StreamingFIFO_rtl_30.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_3_0ba2zerz/MVAU_rtl_3_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_31_r06i4x1j/StreamingFIFO_rtl_31.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_dumg7z42/StreamingDataWidthConverter_rtl_13.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_32_7nq1bku9/StreamingFIFO_rtl_32.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_3/Thresholding_rtl_3_axi_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_33_ubcmt18_/StreamingFIFO_rtl_33.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_34_p5zve864/StreamingFIFO_rtl_34.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_iy_r484m/StreamingDataWidthConverter_rtl_14.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_35_nsrbaxnm/StreamingFIFO_rtl_35.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_4_si84icy1/FMPadding_rtl_4.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_36_jkvvkmi3/StreamingFIFO_rtl_36.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_zslepy95/StreamingDataWidthConverter_rtl_15.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_37_tg0ox1xu/StreamingFIFO_rtl_37.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_3ywur_xu/ConvolutionInputGenerator_rtl_4_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_3ywur_xu/ConvolutionInputGenerator_rtl_4_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_38_dy3b60yu/StreamingFIFO_rtl_38.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_v2m7cmuq/StreamingDataWidthConverter_rtl_16.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_39_pz3ob1y8/StreamingFIFO_rtl_39.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_4_ynhrbura/MVAU_rtl_4_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_40_0w3woewg/StreamingFIFO_rtl_40.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_17__1pwo4xz/StreamingDataWidthConverter_rtl_17.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_41_hpicpvt9/StreamingFIFO_rtl_41.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_4/Thresholding_rtl_4_axi_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_42_efgem2re/StreamingFIFO_rtl_42.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_43_ysmsfznn/StreamingFIFO_rtl_43.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_6os_0hj8/StreamingDataWidthConverter_rtl_18.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_44_egzsh17s/StreamingFIFO_rtl_44.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_5_pdyvlebd/FMPadding_rtl_5.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_45_9b3lheoh/StreamingFIFO_rtl_45.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_mg0mnp0e/StreamingDataWidthConverter_rtl_19.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_46_nemo6w2l/StreamingFIFO_rtl_46.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_pwydcnwe/ConvolutionInputGenerator_rtl_5_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_pwydcnwe/ConvolutionInputGenerator_rtl_5_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_47_xrwzs6c0/StreamingFIFO_rtl_47.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_rtazazqn/StreamingDataWidthConverter_rtl_20.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_48_6vfr6yw1/StreamingFIFO_rtl_48.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_5_044bw2qu/MVAU_rtl_5_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_49_j5vi3cji/StreamingFIFO_rtl_49.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_5/Thresholding_rtl_5_axi_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_50_1hw7_dpe/StreamingFIFO_rtl_50.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_51_19s3tjc6/StreamingFIFO_rtl_51.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_c4zct6fc/StreamingDataWidthConverter_rtl_21.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_52_pxqrgpao/StreamingFIFO_rtl_52.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_6_kmx9litu/FMPadding_rtl_6.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_53_zzcq2z9y/StreamingFIFO_rtl_53.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_24duu9ai/StreamingDataWidthConverter_rtl_22.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_54_7_x9uwy8/StreamingFIFO_rtl_54.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_8n9u5k2i/ConvolutionInputGenerator_rtl_6_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_8n9u5k2i/ConvolutionInputGenerator_rtl_6_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_55_edy_dhmt/StreamingFIFO_rtl_55.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_pou0ekb6/StreamingDataWidthConverter_rtl_23.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_56_qhg1t2lh/StreamingFIFO_rtl_56.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_6_kudosabw/MVAU_rtl_6_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_57_qonfwq8j/StreamingFIFO_rtl_57.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_6/Thresholding_rtl_6_axi_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_58_0_6bjt54/StreamingFIFO_rtl_58.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_59_dg3avbcg/StreamingFIFO_rtl_59.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_7_gfiyws_m/MVAU_rtl_7_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_60_0gutefwm/StreamingFIFO_rtl_60.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_7/Thresholding_rtl_7_axi_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_61_na6sylxb/StreamingFIFO_rtl_61.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_8_ss72c51x/MVAU_rtl_8_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_62_bsy3wqi3/StreamingFIFO_rtl_62.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_8/Thresholding_rtl_8_axi_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_63_gvpkbvrr/StreamingFIFO_rtl_63.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_MVAU_rtl_9_jqypr93c/MVAU_rtl_9_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_64_63ltd1_g/StreamingFIFO_rtl_64.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_65_u84siv9v/StreamingFIFO_rtl_65.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_66_t9y2uv0_/StreamingFIFO_rtl_66.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/finn_design/finn_design.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ChannelwiseOp_hls_0_0/finn_design_ChannelwiseOp_hls_0_0.xci">
          <Proxy FileSetName="finn_design_ChannelwiseOp_hls_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_3_0/finn_design_ConvolutionInputGenerator_rtl_3_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_4_0/finn_design_ConvolutionInputGenerator_rtl_4_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_5_0/finn_design_ConvolutionInputGenerator_rtl_5_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_6_0/finn_design_ConvolutionInputGenerator_rtl_6_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_0_0/finn_design_FMPadding_rtl_0_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_1_0/finn_design_FMPadding_rtl_1_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_2_0/finn_design_FMPadding_rtl_2_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_3_0/finn_design_FMPadding_rtl_3_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_4_0/finn_design_FMPadding_rtl_4_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_5_0/finn_design_FMPadding_rtl_5_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_6_0/finn_design_FMPadding_rtl_6_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_LabelSelect_hls_0_0/finn_design_LabelSelect_hls_0_0.xci">
          <Proxy FileSetName="finn_design_LabelSelect_hls_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_0_0/finn_design_MVAU_rtl_0_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_0_wstrm_0/finn_design_MVAU_rtl_0_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_0_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_1_0/finn_design_MVAU_rtl_1_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_1_wstrm_0/finn_design_MVAU_rtl_1_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_1_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_2_0/finn_design_MVAU_rtl_2_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_2_wstrm_0/finn_design_MVAU_rtl_2_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_2_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_3_0/finn_design_MVAU_rtl_3_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_3_wstrm_0/finn_design_MVAU_rtl_3_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_3_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_4_0/finn_design_MVAU_rtl_4_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_4_wstrm_0/finn_design_MVAU_rtl_4_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_4_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_5_0/finn_design_MVAU_rtl_5_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_5_wstrm_0/finn_design_MVAU_rtl_5_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_5_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_6_0/finn_design_MVAU_rtl_6_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_6_wstrm_0/finn_design_MVAU_rtl_6_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_6_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_7_0/finn_design_MVAU_rtl_7_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_7_wstrm_0/finn_design_MVAU_rtl_7_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_7_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_8_0/finn_design_MVAU_rtl_8_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_8_wstrm_0/finn_design_MVAU_rtl_8_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_8_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_9_0/finn_design_MVAU_rtl_9_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_rtl_9_wstrm_0/finn_design_MVAU_rtl_9_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_rtl_9_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_10_0/finn_design_StreamingDataWidthConverter_rtl_10_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_11_0/finn_design_StreamingDataWidthConverter_rtl_11_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_11_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_12_0/finn_design_StreamingDataWidthConverter_rtl_12_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_12_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_13_0/finn_design_StreamingDataWidthConverter_rtl_13_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_13_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_14_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_15_0/finn_design_StreamingDataWidthConverter_rtl_15_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_15_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_16_0/finn_design_StreamingDataWidthConverter_rtl_16_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_16_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_17_0/finn_design_StreamingDataWidthConverter_rtl_17_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_17_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_18_0/finn_design_StreamingDataWidthConverter_rtl_18_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_18_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_19_0/finn_design_StreamingDataWidthConverter_rtl_19_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_19_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_20_0/finn_design_StreamingDataWidthConverter_rtl_20_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_20_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_21_0/finn_design_StreamingDataWidthConverter_rtl_21_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_21_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_22_0/finn_design_StreamingDataWidthConverter_rtl_22_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_22_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_23_0/finn_design_StreamingDataWidthConverter_rtl_23_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_23_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_4_0/finn_design_StreamingDataWidthConverter_rtl_4_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_5_0/finn_design_StreamingDataWidthConverter_rtl_5_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_6_0/finn_design_StreamingDataWidthConverter_rtl_6_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_7_0/finn_design_StreamingDataWidthConverter_rtl_7_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_8_0/finn_design_StreamingDataWidthConverter_rtl_8_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_9_0/finn_design_StreamingDataWidthConverter_rtl_9_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_11_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_12_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_13_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_14_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_15_0/finn_design_StreamingFIFO_rtl_15_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_15_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_16_0/finn_design_StreamingFIFO_rtl_16_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_16_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_17_0/finn_design_StreamingFIFO_rtl_17_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_17_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_18_0/finn_design_StreamingFIFO_rtl_18_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_18_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_19_0/finn_design_StreamingFIFO_rtl_19_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_19_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_1_1_0/finn_design_StreamingFIFO_rtl_1_1_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_1_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_20_0/finn_design_StreamingFIFO_rtl_20_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_20_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_21_0/finn_design_StreamingFIFO_rtl_21_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_21_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_22_0/finn_design_StreamingFIFO_rtl_22_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_22_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_23_0/finn_design_StreamingFIFO_rtl_23_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_23_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_24_0/finn_design_StreamingFIFO_rtl_24_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_24_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_25_0/finn_design_StreamingFIFO_rtl_25_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_25_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_26_0/finn_design_StreamingFIFO_rtl_26_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_26_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_27_0/finn_design_StreamingFIFO_rtl_27_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_27_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_28_0/finn_design_StreamingFIFO_rtl_28_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_28_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_29_0/finn_design_StreamingFIFO_rtl_29_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_29_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_2_1_0/finn_design_StreamingFIFO_rtl_2_1_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_2_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_30_0/finn_design_StreamingFIFO_rtl_30_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_30_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_31_0/finn_design_StreamingFIFO_rtl_31_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_31_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_32_0/finn_design_StreamingFIFO_rtl_32_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_32_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_33_0/finn_design_StreamingFIFO_rtl_33_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_33_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_34_0/finn_design_StreamingFIFO_rtl_34_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_34_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_35_0/finn_design_StreamingFIFO_rtl_35_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_35_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_36_0/finn_design_StreamingFIFO_rtl_36_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_36_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_37_0/finn_design_StreamingFIFO_rtl_37_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_37_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_38_0/finn_design_StreamingFIFO_rtl_38_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_38_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_39_0/finn_design_StreamingFIFO_rtl_39_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_39_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_3_2_0/finn_design_StreamingFIFO_rtl_3_2_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_3_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_3_3_0/finn_design_StreamingFIFO_rtl_3_3_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_3_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_40_0/finn_design_StreamingFIFO_rtl_40_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_40_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_41_0/finn_design_StreamingFIFO_rtl_41_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_41_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_42_0/finn_design_StreamingFIFO_rtl_42_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_42_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_43_0/finn_design_StreamingFIFO_rtl_43_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_43_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_44_0/finn_design_StreamingFIFO_rtl_44_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_44_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_45_0/finn_design_StreamingFIFO_rtl_45_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_45_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_46_0/finn_design_StreamingFIFO_rtl_46_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_46_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_47_0/finn_design_StreamingFIFO_rtl_47_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_47_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_48_0/finn_design_StreamingFIFO_rtl_48_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_48_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_49_0/finn_design_StreamingFIFO_rtl_49_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_49_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_50_0/finn_design_StreamingFIFO_rtl_50_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_50_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_51_0/finn_design_StreamingFIFO_rtl_51_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_51_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_52_0/finn_design_StreamingFIFO_rtl_52_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_52_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_53_0/finn_design_StreamingFIFO_rtl_53_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_53_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_54_0/finn_design_StreamingFIFO_rtl_54_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_54_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_55_0/finn_design_StreamingFIFO_rtl_55_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_55_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_56_0/finn_design_StreamingFIFO_rtl_56_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_56_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_57_0/finn_design_StreamingFIFO_rtl_57_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_57_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_58_0/finn_design_StreamingFIFO_rtl_58_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_58_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_59_0/finn_design_StreamingFIFO_rtl_59_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_59_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_60_0/finn_design_StreamingFIFO_rtl_60_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_60_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_61_0/finn_design_StreamingFIFO_rtl_61_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_61_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_62_0/finn_design_StreamingFIFO_rtl_62_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_62_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_63_0/finn_design_StreamingFIFO_rtl_63_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_63_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_64_0/finn_design_StreamingFIFO_rtl_64_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_64_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_65_0/finn_design_StreamingFIFO_rtl_65_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_65_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_66_0/finn_design_StreamingFIFO_rtl_66_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_66_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_6_4_0/finn_design_StreamingFIFO_rtl_6_4_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_6_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_2_0/finn_design_StreamingMaxPool_hls_2_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_3_0/finn_design_StreamingMaxPool_hls_3_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_4_0/finn_design_StreamingMaxPool_hls_4_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_5_0/finn_design_StreamingMaxPool_hls_5_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_6_0/finn_design_StreamingMaxPool_hls_6_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_Thresholding_rtl_0_0/finn_design_Thresholding_rtl_0_0.xci">
          <Proxy FileSetName="finn_design_Thresholding_rtl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_Thresholding_rtl_1_0/finn_design_Thresholding_rtl_1_0.xci">
          <Proxy FileSetName="finn_design_Thresholding_rtl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_Thresholding_rtl_2_0/finn_design_Thresholding_rtl_2_0.xci">
          <Proxy FileSetName="finn_design_Thresholding_rtl_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_Thresholding_rtl_3_0/finn_design_Thresholding_rtl_3_0.xci">
          <Proxy FileSetName="finn_design_Thresholding_rtl_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_Thresholding_rtl_4_0/finn_design_Thresholding_rtl_4_0.xci">
          <Proxy FileSetName="finn_design_Thresholding_rtl_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_Thresholding_rtl_5_0/finn_design_Thresholding_rtl_5_0.xci">
          <Proxy FileSetName="finn_design_Thresholding_rtl_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_Thresholding_rtl_6_0/finn_design_Thresholding_rtl_6_0.xci">
          <Proxy FileSetName="finn_design_Thresholding_rtl_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_Thresholding_rtl_7_0/finn_design_Thresholding_rtl_7_0.xci">
          <Proxy FileSetName="finn_design_Thresholding_rtl_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_Thresholding_rtl_8_0/finn_design_Thresholding_rtl_8_0.xci">
          <Proxy FileSetName="finn_design_Thresholding_rtl_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_fifo_0/finn_design_fifo_0.xci">
          <Proxy FileSetName="finn_design_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_fifo_1/finn_design_fifo_1.xci">
          <Proxy FileSetName="finn_design_fifo_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_fifo_2/finn_design_fifo_2.xci">
          <Proxy FileSetName="finn_design_fifo_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_fifo_3/finn_design_fifo_3.xci">
          <Proxy FileSetName="finn_design_fifo_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_fifo_4/finn_design_fifo_4.xci">
          <Proxy FileSetName="finn_design_fifo_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_fifo_5/finn_design_fifo_5.xci">
          <Proxy FileSetName="finn_design_fifo_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_fifo_6/finn_design_fifo_6.xci">
          <Proxy FileSetName="finn_design_fifo_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_fifo_7/finn_design_fifo_7.xci">
          <Proxy FileSetName="finn_design_fifo_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_fifo_8/finn_design_fifo_8.xci">
          <Proxy FileSetName="finn_design_fifo_8"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/finn_design/hdl/finn_design_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_0_5seh08r4/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_0_5seh08r4/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_0_5seh08r4/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_1_1_vnr1l_ww/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_u6onkpjo/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_u6onkpjo/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_2_1_jnp0m9s2/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_1xkrlwqc/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_3_2_sx6uffs2/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_3_3_tu1jerp8/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_3d7clfw2/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_3d7clfw2/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_5_m4p52ftv/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_0/axilite_if.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_0/thresholding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_0/thresholding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_6_4_p7mlh5ga/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_7_bxo7mi0c/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_65iqk4rh/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_65iqk4rh/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_8_f9kiaohv/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_1_fkxmgl6l/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_1_fkxmgl6l/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_1_fkxmgl6l/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_9_8r_9t71i/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_7nge6cj3/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_7nge6cj3/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_10_gcsu0r62/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_h9jbfs0u/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_11_3edzik0p/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c96bu0nx/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c96bu0nx/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_12_n21zi69l/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_13_mt5hx8y7/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_3nqrorw8/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_3nqrorw8/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_14_ynlzcxis/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_1/axilite_if.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_1/thresholding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_1/thresholding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_15_bmb0v3xw/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_16_2mcpe2iw/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_xje365x9/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_xje365x9/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_17_kwhaj0o1/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_2_794dl0mc/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_2_794dl0mc/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_2_794dl0mc/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_18_7ehuq1rj/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_mupu1zh1/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_mupu1zh1/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_19_5fofgipu/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_k1jy70f1/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_20_nmcw0c80/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_u47t6mmp/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_u47t6mmp/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_21_aslwksf4/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_22_18b9ngzx/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_23_6u3txwix/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_2/axilite_if.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_2/thresholding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_2/thresholding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_24_mm3xu4l1/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_25_31c_7vuw/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_8epm36d_/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_8epm36d_/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_26_p31wvwuz/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_3_1y3cohjd/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_3_1y3cohjd/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_3_1y3cohjd/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_27_2zxrss02/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_f3a4lv6q/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_f3a4lv6q/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_28_kuq3kuy4/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kt9aplcm/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_29_n_b3twrg/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_qtjzgucz/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_qtjzgucz/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_30_c0yk6fll/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_31_r06i4x1j/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_dumg7z42/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_dumg7z42/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_32_7nq1bku9/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_3/axilite_if.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_3/thresholding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_3/thresholding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_33_ubcmt18_/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_34_p5zve864/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_iy_r484m/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_iy_r484m/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_35_nsrbaxnm/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_4_si84icy1/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_4_si84icy1/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_4_si84icy1/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_36_jkvvkmi3/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_zslepy95/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_zslepy95/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_37_tg0ox1xu/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_3ywur_xu/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_38_dy3b60yu/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_v2m7cmuq/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_v2m7cmuq/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_39_pz3ob1y8/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_40_0w3woewg/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_17__1pwo4xz/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_17__1pwo4xz/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_41_hpicpvt9/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_4/axilite_if.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_4/thresholding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_4/thresholding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_42_efgem2re/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_43_ysmsfznn/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_6os_0hj8/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_6os_0hj8/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_44_egzsh17s/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_5_pdyvlebd/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_5_pdyvlebd/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_FMPadding_rtl_5_pdyvlebd/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_45_9b3lheoh/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_mg0mnp0e/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_mg0mnp0e/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_46_nemo6w2l/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_pwydcnwe/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_47_xrwzs6c0/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_rtazazqn/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_rtazazqn/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_48_6vfr6yw1/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_49_j5vi3cji/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_5/axilite_if.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_5/thresholding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_5/thresholding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_50_1hw7_dpe/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_51_19s3tjc6/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_c4zct6fc/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_c4zct6fc/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_52_pxqrgpao/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_53_zzcq2z9y/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_24duu9ai/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_24duu9ai/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_54_7_x9uwy8/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_55_edy_dhmt/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_pou0ekb6/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_pou0ekb6/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_56_qhg1t2lh/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_57_qonfwq8j/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_6/axilite_if.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_6/thresholding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_6/thresholding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_58_0_6bjt54/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_59_dg3avbcg/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_60_0gutefwm/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_7/axilite_if.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_7/thresholding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/ip/verilog/rtl_ops/Thresholding_rtl_7/thresholding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_61_na6sylxb/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_62_bsy3wqi3/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_63_gvpkbvrr/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_64_63ltd1_g/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_65_u84siv9v/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../tmp/code_gen_ipgen_StreamingFIFO_rtl_66_t9y2uv0_/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="finn_design_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ConvolutionInputGenerator_rtl_0"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../../../tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_1xkrlwqc/ConvolutionInputGenerator_rtl_0_wrapper.v"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_63_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_63_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_63_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_63_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_2_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_2_1_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_2_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_2_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_3_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_3_2_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_3_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_3_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_0_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_fifo_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_fifo_5" RelGenDir="$PGENDIR/finn_design_fifo_5">
      <Config>
        <Option Name="TopModule" Val="finn_design_fifo_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_8_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_8_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_LabelSelect_hls_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_LabelSelect_hls_0_0" RelGenDir="$PGENDIR/finn_design_LabelSelect_hls_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_LabelSelect_hls_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_Thresholding_rtl_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_Thresholding_rtl_8_0" RelGenDir="$PGENDIR/finn_design_Thresholding_rtl_8_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_Thresholding_rtl_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_66_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_66_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_66_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_66_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_9_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_9_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_9_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_9_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_9_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_9_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_64_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_64_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_64_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_64_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ChannelwiseOp_hls_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ChannelwiseOp_hls_0_0" RelGenDir="$PGENDIR/finn_design_ChannelwiseOp_hls_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ChannelwiseOp_hls_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_65_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_65_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_65_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_65_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_6_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_6_4_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_6_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_6_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_fifo_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_fifo_6" RelGenDir="$PGENDIR/finn_design_fifo_6">
      <Config>
        <Option Name="TopModule" Val="finn_design_fifo_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_fifo_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_fifo_7" RelGenDir="$PGENDIR/finn_design_fifo_7">
      <Config>
        <Option Name="TopModule" Val="finn_design_fifo_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_Thresholding_rtl_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_Thresholding_rtl_2_0" RelGenDir="$PGENDIR/finn_design_Thresholding_rtl_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_Thresholding_rtl_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_24_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_24_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_24_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_24_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_2_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_25_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_25_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_25_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_25_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_10_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_10_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_2_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_2_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_2_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_2_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_2_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_22_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_22_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_22_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_22_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_9_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_9_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_23_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_23_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_23_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_23_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_fifo_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_fifo_8" RelGenDir="$PGENDIR/finn_design_fifo_8">
      <Config>
        <Option Name="TopModule" Val="finn_design_fifo_8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_3_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_3_3_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_3_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_3_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_11_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_11_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_11_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_11_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_51_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_51_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_51_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_51_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_21_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_21_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_21_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_21_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_52_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_52_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_52_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_52_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_23_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_23_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_23_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_23_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_6_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_53_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_53_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_53_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_53_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_22_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_22_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_22_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_22_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_54_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_54_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_54_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_54_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_6_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_55_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_55_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_55_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_55_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_26_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_26_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_26_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_26_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_3_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_27_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_27_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_27_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_27_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_56_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_56_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_56_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_56_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_44_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_44_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_44_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_44_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_5_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_45_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_45_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_45_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_45_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_19_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_19_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_19_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_19_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_49_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_49_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_49_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_49_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_Thresholding_rtl_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_Thresholding_rtl_5_0" RelGenDir="$PGENDIR/finn_design_Thresholding_rtl_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_Thresholding_rtl_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_50_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_50_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_50_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_50_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_5_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_46_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_46_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_46_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_46_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_5_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_47_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_47_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_47_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_47_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_20_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_20_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_20_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_20_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_48_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_48_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_48_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_48_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_5_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_5_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_5_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_5_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_5_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_17_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_17_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_17_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_17_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_7_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_7_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_14_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_14_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_14_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_14_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_2_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_Thresholding_rtl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_Thresholding_rtl_1_0" RelGenDir="$PGENDIR/finn_design_Thresholding_rtl_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_Thresholding_rtl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_19_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_19_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_19_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_19_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_6_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_15_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_15_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_15_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_15_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_8_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_8_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_21_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_21_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_21_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_21_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_20_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_20_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_20_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_20_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_16_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_16_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_16_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_16_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_18_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_18_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_18_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_18_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_2_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_1_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_42_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_42_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_42_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_42_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_41_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_41_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_41_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_41_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_Thresholding_rtl_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_Thresholding_rtl_4_0" RelGenDir="$PGENDIR/finn_design_Thresholding_rtl_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_Thresholding_rtl_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_0_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_0_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_0_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_0_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_43_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_43_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_43_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_43_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_4_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_18_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_18_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_18_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_18_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_0_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_6_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_8_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_8_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_8_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_8_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_Thresholding_rtl_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_Thresholding_rtl_6_0" RelGenDir="$PGENDIR/finn_design_Thresholding_rtl_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_Thresholding_rtl_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_62_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_62_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_62_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_62_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_Thresholding_rtl_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_Thresholding_rtl_7_0" RelGenDir="$PGENDIR/finn_design_Thresholding_rtl_7_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_Thresholding_rtl_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_58_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_58_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_58_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_58_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_7_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_7_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_7_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_7_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_6_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_60_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_60_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_60_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_60_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_59_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_59_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_59_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_59_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_8_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_8_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_7_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_7_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_57_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_57_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_57_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_57_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_61_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_61_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_61_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_61_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_6_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_6_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_6_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_6_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_2_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_13_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_13_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_13_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_13_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_1_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_9_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_9_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_3_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_1_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_1_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_1_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_1_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_11_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_11_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_11_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_11_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_5_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_1_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_12_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_12_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_12_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_12_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_17_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_17_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_17_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_17_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_40_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_40_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_40_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_40_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_4_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_4_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_4_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_4_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_4_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_1_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_4_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_32_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_32_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_32_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_32_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_5_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_31_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_31_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_31_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_31_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_12_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_12_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_12_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_12_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_3_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_3_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_3_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_3_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_33_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_33_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_33_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_33_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_Thresholding_rtl_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_Thresholding_rtl_3_0" RelGenDir="$PGENDIR/finn_design_Thresholding_rtl_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_Thresholding_rtl_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_13_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_13_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_13_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_13_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_30_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_30_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_30_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_30_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_fifo_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_fifo_3" RelGenDir="$PGENDIR/finn_design_fifo_3">
      <Config>
        <Option Name="TopModule" Val="finn_design_fifo_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_29_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_29_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_29_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_29_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_28_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_28_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_28_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_28_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_0_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_3_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_0_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_rtl_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_rtl_3_0" RelGenDir="$PGENDIR/finn_design_MVAU_rtl_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_rtl_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_fifo_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_fifo_2" RelGenDir="$PGENDIR/finn_design_fifo_2">
      <Config>
        <Option Name="TopModule" Val="finn_design_fifo_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_1_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_fifo_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_fifo_4" RelGenDir="$PGENDIR/finn_design_fifo_4">
      <Config>
        <Option Name="TopModule" Val="finn_design_fifo_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_Thresholding_rtl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_Thresholding_rtl_0_0" RelGenDir="$PGENDIR/finn_design_Thresholding_rtl_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_Thresholding_rtl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_7_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_7_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_16_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_16_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_16_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_16_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_34_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_34_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_34_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_34_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_36_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_36_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_36_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_36_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_39_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_39_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_39_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_39_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_38_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_38_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_38_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_38_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_35_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_35_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_35_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_35_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_4_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_14_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_14_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_14_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_14_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_3_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_37_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_37_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_37_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_37_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_4_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_10_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_10_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_15_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_15_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_15_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_15_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_0_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_fifo_0" RelGenDir="$PGENDIR/finn_design_fifo_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_1_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_1_1_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_1_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_1_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_0_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_fifo_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_fifo_1" RelGenDir="$PGENDIR/finn_design_fifo_1">
      <Config>
        <Option Name="TopModule" Val="finn_design_fifo_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="22">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_63_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_63_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_63_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_63_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_63_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_63_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_2_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_2_1_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_2_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_2_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_2_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_2_1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_3_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_3_2_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_3_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_3_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_2_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_0_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_5_synth_1" Type="Ft3:Synth" SrcSet="finn_design_fifo_5" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_fifo_5_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_5_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_5_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_8_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_8_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_8_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_LabelSelect_hls_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_LabelSelect_hls_0_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_LabelSelect_hls_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_LabelSelect_hls_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_LabelSelect_hls_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_LabelSelect_hls_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_8_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_Thresholding_rtl_8_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_Thresholding_rtl_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_8_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_66_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_66_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_66_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_66_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_66_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_66_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_9_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_9_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_9_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_9_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_9_wstrm_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_9_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_9_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_9_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_9_wstrm_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_64_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_64_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_64_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_64_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_64_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_64_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ChannelwiseOp_hls_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ChannelwiseOp_hls_0_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ChannelwiseOp_hls_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ChannelwiseOp_hls_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ChannelwiseOp_hls_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ChannelwiseOp_hls_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_65_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_65_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_65_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_65_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_65_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_65_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_6_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_6_4_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_6_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_6_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_6_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_6_4_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_6_synth_1" Type="Ft3:Synth" SrcSet="finn_design_fifo_6" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_fifo_6_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_6_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_6_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_7_synth_1" Type="Ft3:Synth" SrcSet="finn_design_fifo_7" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_fifo_7_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_7_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_7_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_Thresholding_rtl_2_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_Thresholding_rtl_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_2_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_24_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_24_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_24_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_24_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_24_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_24_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_2_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_2_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_25_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_25_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_25_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_25_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_25_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_25_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_10_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_10_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_10_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_10_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_10_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_10_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_2_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_2_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_2_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_2_wstrm_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_2_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_2_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_2_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_2_wstrm_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_22_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_22_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_22_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_22_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_22_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_22_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_9_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_9_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_9_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_23_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_23_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_23_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_23_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_23_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_23_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_8_synth_1" Type="Ft3:Synth" SrcSet="finn_design_fifo_8" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_8" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_fifo_8_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_8_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_8_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_3_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_3_3_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_3_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_3_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_3_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_11_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_11_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_11_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_11_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_11_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_11_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_51_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_51_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_51_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_51_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_51_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_51_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_21_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_21_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_21_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_21_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_21_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_21_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_52_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_52_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_52_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_52_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_52_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_52_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_23_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_23_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_23_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_23_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_23_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_23_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_6_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_6_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_53_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_53_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_53_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_53_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_53_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_53_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_22_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_22_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_22_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_22_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_22_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_22_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_54_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_54_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_54_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_54_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_54_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_54_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_6_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_6_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_55_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_55_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_55_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_55_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_55_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_55_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_26_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_26_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_26_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_26_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_26_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_26_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_3_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_3_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_27_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_27_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_27_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_27_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_27_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_27_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_56_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_56_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_56_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_56_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_56_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_56_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_44_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_44_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_44_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_44_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_44_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_44_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_5_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_5_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_45_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_45_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_45_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_45_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_45_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_45_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_19_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_19_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_19_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_19_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_19_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_19_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_49_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_49_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_49_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_49_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_49_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_49_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_Thresholding_rtl_5_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_Thresholding_rtl_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_5_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_50_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_50_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_50_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_50_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_50_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_50_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_5_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_5_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_46_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_46_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_46_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_46_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_46_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_46_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_5_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_5_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_47_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_47_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_47_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_47_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_47_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_47_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_20_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_20_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_20_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_20_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_20_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_20_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_48_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_48_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_48_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_48_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_48_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_48_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_5_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_5_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_5_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_5_wstrm_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_5_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_5_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_5_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_5_wstrm_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_17_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_17_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_17_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_17_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_17_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_17_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_7_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_7_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_7_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_14_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_14_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_14_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_14_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_14_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_14_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_2_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_2_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_Thresholding_rtl_1_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_Thresholding_rtl_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_19_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_19_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_19_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_19_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_19_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_19_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_6_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_6_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_15_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_15_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_15_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_15_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_15_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_15_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_8_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_8_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_8_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_21_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_21_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_21_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_21_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_21_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_21_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_20_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_20_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_20_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_20_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_20_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_20_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_16_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_16_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_16_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_16_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_16_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_16_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_18_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_18_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_18_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_18_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_18_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_18_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_2_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_2_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_1_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_42_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_42_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_42_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_42_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_42_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_42_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_41_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_41_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_41_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_41_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_41_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_41_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_Thresholding_rtl_4_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_Thresholding_rtl_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_4_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_0_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_0_wstrm_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_0_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_0_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_0_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_0_wstrm_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_43_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_43_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_43_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_43_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_43_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_43_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_4_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_4_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_18_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_18_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_18_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_18_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_18_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_18_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_0_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_6_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_6_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_8_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_8_wstrm_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_8_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_8_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_8_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_8_wstrm_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_Thresholding_rtl_6_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_Thresholding_rtl_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_6_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_62_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_62_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_62_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_62_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_62_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_62_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_7_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_Thresholding_rtl_7_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_Thresholding_rtl_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_7_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_58_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_58_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_58_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_58_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_58_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_58_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_7_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_7_wstrm_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_7_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_7_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_7_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_7_wstrm_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_6_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_6_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_60_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_60_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_60_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_60_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_60_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_60_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_59_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_59_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_59_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_59_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_59_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_59_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_8_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_8_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_8_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_7_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_7_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_7_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_57_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_57_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_57_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_57_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_57_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_57_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_61_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_61_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_61_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_61_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_61_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_61_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_6_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_6_wstrm_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_6_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_6_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_6_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_6_wstrm_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_2_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_2_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_13_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_13_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_13_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_13_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_13_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_13_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_1_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_9_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_9_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_9_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_3_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_3_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_1_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_1_wstrm_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_1_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_1_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_1_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_1_wstrm_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_11_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_11_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_11_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_11_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_11_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_11_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_5_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_5_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_1_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_12_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_12_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_12_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_12_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_12_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_12_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_17_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_17_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_17_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_17_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_17_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_17_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_40_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_40_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_40_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_40_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_40_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_40_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_4_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_4_wstrm_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_4_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_4_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_4_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_4_wstrm_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_4_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_4_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_1_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_4_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_4_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_32_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_32_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_32_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_32_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_32_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_32_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_5_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_5_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_31_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_31_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_31_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_31_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_31_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_31_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_12_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_12_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_12_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_12_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_12_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_12_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_3_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_3_wstrm_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_3_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_3_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_3_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_3_wstrm_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_33_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_33_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_33_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_33_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_33_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_33_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_Thresholding_rtl_3_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_Thresholding_rtl_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_3_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_13_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_13_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_13_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_13_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_13_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_13_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_30_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_30_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_30_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_30_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_30_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_30_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_3_synth_1" Type="Ft3:Synth" SrcSet="finn_design_fifo_3" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_fifo_3_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_3_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_3_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_29_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_29_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_29_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_29_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_29_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_29_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_28_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_28_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_28_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_28_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_28_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_28_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_0_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_3_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_3_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_0_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_rtl_3_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_rtl_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_3_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_2_synth_1" Type="Ft3:Synth" SrcSet="finn_design_fifo_2" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_fifo_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_2_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_1_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_4_synth_1" Type="Ft3:Synth" SrcSet="finn_design_fifo_4" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_fifo_4_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_4_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_4_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_Thresholding_rtl_0_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_Thresholding_rtl_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_7_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_7_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_7_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_16_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_16_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_16_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_16_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_16_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_16_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_34_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_34_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_34_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_34_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_34_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_34_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_36_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_36_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_36_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_36_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_36_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_36_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_39_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_39_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_39_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_39_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_39_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_39_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_38_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_38_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_38_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_38_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_38_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_38_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_35_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_35_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_35_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_35_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_35_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_35_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_4_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_4_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_14_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_14_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_3_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_3_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_37_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_37_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_37_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_37_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_37_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_37_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_4_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_4_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_10_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_10_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_10_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_10_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_10_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_10_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_15_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_15_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_15_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_15_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_15_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_15_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_0_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_fifo_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_fifo_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_1_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_1_1_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_1_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_1_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_1_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_1_1_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_0_0" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_0_0_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_1_synth_1" Type="Ft3:Synth" SrcSet="finn_design_fifo_1" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_fifo_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_1_synth_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 10 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_63_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_63_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_63_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_63_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_63_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_2_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_2_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_2_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_2_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_2_1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_3_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_3_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_3_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_2_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_5_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_fifo_5_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_5_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_5_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_8_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_8_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_LabelSelect_hls_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_LabelSelect_hls_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_LabelSelect_hls_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_LabelSelect_hls_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_LabelSelect_hls_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_8_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_Thresholding_rtl_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_8_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_66_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_66_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_66_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_66_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_66_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_9_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_9_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_9_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_9_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_9_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_9_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_9_wstrm_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_64_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_64_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_64_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_64_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_64_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ChannelwiseOp_hls_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ChannelwiseOp_hls_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ChannelwiseOp_hls_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ChannelwiseOp_hls_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ChannelwiseOp_hls_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_65_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_65_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_65_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_65_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_65_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_6_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_6_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_6_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_6_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_6_4_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_6_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_fifo_6_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_6_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_6_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_7_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_fifo_7_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_7_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_7_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_Thresholding_rtl_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_2_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_24_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_24_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_24_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_24_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_24_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_2_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_25_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_25_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_25_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_25_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_25_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_10_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_10_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_10_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_10_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_10_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_2_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_2_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_2_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_2_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_2_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_2_wstrm_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_22_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_22_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_22_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_22_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_22_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_9_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_9_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_23_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_23_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_23_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_23_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_23_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_8_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_8" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_fifo_8_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_8_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_8_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_3_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_3_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_3_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_3_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_11_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_11_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_11_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_11_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_11_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_51_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_51_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_51_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_51_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_51_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_21_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_21_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_21_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_21_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_21_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_52_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_52_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_52_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_52_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_52_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_23_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_23_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_23_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_23_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_23_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_6_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_53_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_53_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_53_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_53_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_53_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_22_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_22_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_22_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_22_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_22_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_54_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_54_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_54_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_54_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_54_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_6_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_55_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_55_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_55_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_55_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_55_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_26_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_26_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_26_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_26_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_26_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_3_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_27_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_27_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_27_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_27_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_27_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_56_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_56_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_56_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_56_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_56_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_44_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_44_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_44_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_44_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_44_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_5_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_45_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_45_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_45_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_45_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_45_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_19_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_19_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_19_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_19_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_19_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_49_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_49_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_49_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_49_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_49_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_Thresholding_rtl_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_5_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_50_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_50_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_50_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_50_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_50_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_5_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_46_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_46_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_46_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_46_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_46_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_5_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_47_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_47_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_47_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_47_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_47_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_20_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_20_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_20_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_20_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_20_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_48_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_48_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_48_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_48_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_48_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_5_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_5_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_5_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_5_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_5_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_5_wstrm_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_17_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_17_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_17_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_17_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_17_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_7_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_14_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_14_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_14_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_14_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_14_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_2_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_Thresholding_rtl_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_19_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_19_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_19_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_19_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_19_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_6_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_15_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_15_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_15_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_15_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_15_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_8_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_8_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_21_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_21_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_21_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_21_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_21_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_20_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_20_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_20_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_20_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_20_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_16_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_16_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_16_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_16_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_16_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_18_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_18_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_18_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_18_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_18_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_2_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_42_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_42_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_42_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_42_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_42_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_41_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_41_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_41_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_41_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_41_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_Thresholding_rtl_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_4_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_0_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_0_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_0_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_0_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_0_wstrm_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_43_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_43_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_43_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_43_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_43_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_4_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_18_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_18_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_18_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_18_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_18_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_6_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_8_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_8_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_8_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_8_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_8_wstrm_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_Thresholding_rtl_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_6_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_62_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_62_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_62_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_62_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_62_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_Thresholding_rtl_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_7_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_58_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_58_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_58_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_58_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_58_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_7_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_7_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_7_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_7_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_7_wstrm_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_6_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_60_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_60_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_60_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_60_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_60_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_59_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_59_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_59_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_59_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_59_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_8_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_8_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_7_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_57_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_57_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_57_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_57_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_57_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_61_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_61_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_61_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_61_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_61_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_6_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_6_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_6_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_6_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_6_wstrm_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_2_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_13_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_13_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_13_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_13_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_13_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_9_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_9_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_3_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_1_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_1_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_1_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_1_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_1_wstrm_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_11_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_11_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_11_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_11_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_11_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_5_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_12_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_12_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_12_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_12_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_12_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_17_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_17_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_17_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_17_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_17_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_40_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_40_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_40_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_40_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_40_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_4_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_4_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_4_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_4_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_4_wstrm_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_4_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_4_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_32_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_32_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_32_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_32_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_32_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_5_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_31_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_31_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_31_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_31_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_31_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_12_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_12_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_12_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_12_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_12_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_3_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_3_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_3_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_3_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_3_wstrm_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_33_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_33_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_33_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_33_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_33_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_Thresholding_rtl_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_3_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_13_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_13_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_13_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_13_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_13_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_30_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_30_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_30_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_30_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_30_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_3_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_fifo_3_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_3_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_3_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_29_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_29_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_29_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_29_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_29_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_28_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_28_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_28_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_28_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_28_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_3_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_rtl_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_MVAU_rtl_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_rtl_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_rtl_3_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_2_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_fifo_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_2_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_4_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_fifo_4_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_4_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_4_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_Thresholding_rtl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_Thresholding_rtl_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_Thresholding_rtl_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_Thresholding_rtl_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_7_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_16_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_16_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_16_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_16_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_16_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_34_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_34_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_34_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_34_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_34_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_36_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_36_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_36_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_36_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_36_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_39_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_39_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_39_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_39_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_39_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_38_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_38_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_38_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_38_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_38_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_35_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_35_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_35_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_35_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_35_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_4_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_14_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_14_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_14_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_14_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingMaxPool_hls_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_3_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_37_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_37_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_37_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_37_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_37_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_4_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_10_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_10_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_10_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_10_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_10_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_15_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_15_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_15_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_15_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_15_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_FMPadding_rtl_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_fifo_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_1_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingFIFO_rtl_1_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_1_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_1_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_1_1_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_0_0_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_fifo_1_impl_1" Type="Ft2:EntireDesign" Part="xczu7ev-ffvc1156-2-e" ConstrsSet="finn_design_fifo_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_fifo_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_fifo_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_fifo_1_impl_1" ParallelReportGen="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1753]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
