Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_lsu_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_bus_if_wb32>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 39.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_muldiv>.
Parsing module <arecip_lut>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 23.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_decode>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 38.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_rnd>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 16.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 28.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 20.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_decode_execute_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v" into library work
Parsing module <mor1kx_true_dpram_sclk>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 47.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 35.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_i2f>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_wb_mux_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 18.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_execute_ctrl_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v" into library work
Parsing module <mor1kx_simple_dpram_sclk>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_dmmu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_rf_cappuccino>.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" included at line 78.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 35.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_f2i>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_rf_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v" into library work
Parsing module <mor1kx_cache_lru>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 42.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_fcmp>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_branch_prediction>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_execute_alu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ticktimer>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 14.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_store_buffer>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 37.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_tcm_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 45.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_wb_mux_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" into library work
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_immu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 28.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_avalon.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_bus_if_avalon>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" into library work
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 25: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 37: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 53: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 69: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 83: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 27.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 20.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_lsu_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_pic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cfgrs>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 12858: Port avm_d_address_o is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 12955: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 12964: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13025: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13066: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13209: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13240: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13268: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13299: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13327: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13358: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13386: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13417: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13445: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13476: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13504: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13535: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13563: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13594: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13622: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13653: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13681: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13712: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13740: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13771: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13799: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13830: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13858: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13889: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13917: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13948: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13976: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14007: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14035: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14066: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14094: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14125: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14153: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14179: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 44: Using initial value of soc_netsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 88: Using initial value of soc_netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 101: Using initial value of soc_netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 120: Using initial value of soc_netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 133: Using initial value of soc_netsoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 161: Using initial value of soc_netsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 167: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 269: Using initial value of soc_suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 282: Using initial value of soc_suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 283: Using initial value of soc_suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 319: Using initial value of soc_suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 320: Using initial value of soc_suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 336: Using initial value of soc_suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 373: Using initial value of soc_suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 401: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 440: Using initial value of soc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 599: Using initial value of soc_netsoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 615: Using initial value of soc_netsoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 631: Using initial value of soc_netsoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 647: Using initial value of soc_netsoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 790: Using initial value of soc_netsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 806: Using initial value of soc_netsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 822: Using initial value of soc_netsoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 838: Using initial value of soc_netsoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 858: Using initial value of soc_netsoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 874: Using initial value of soc_netsoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 890: Using initial value of soc_netsoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 906: Using initial value of soc_netsoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 980: Using initial value of soc_netsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 981: Using initial value of soc_netsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 985: Using initial value of soc_netsoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 986: Using initial value of soc_netsoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1013: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1014: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1030: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1102: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1103: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1119: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1191: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1192: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1208: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1280: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1281: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1297: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1369: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1370: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1386: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1458: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1459: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1475: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1547: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1548: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1564: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1636: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1637: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1653: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1705: Using initial value of soc_netsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1706: Using initial value of soc_netsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1707: Using initial value of soc_netsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1725: Using initial value of soc_netsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1726: Using initial value of soc_netsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1741: Using initial value of soc_netsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1742: Using initial value of soc_netsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1747: Using initial value of soc_netsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1748: Using initial value of soc_netsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1749: Using initial value of soc_netsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1750: Using initial value of soc_netsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1751: Using initial value of soc_netsoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1752: Using initial value of soc_netsoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1753: Using initial value of soc_netsoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1754: Using initial value of soc_netsoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1779: Using initial value of soc_netsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1782: Using initial value of soc_netsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1855: Using initial value of soc_ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1858: Using initial value of soc_ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1859: Using initial value of soc_ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1889: Using initial value of soc_ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1906: Using initial value of soc_ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1961: Using initial value of soc_ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 1997: Using initial value of soc_ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2072: Using initial value of soc_ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2075: Using initial value of soc_ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2076: Using initial value of soc_ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2280: Using initial value of soc_ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2312: Using initial value of soc_ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2313: Using initial value of soc_ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2329: Using initial value of soc_ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2357: Using initial value of soc_ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2361: Using initial value of soc_ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2364: Using initial value of soc_ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2389: Using initial value of soc_ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2390: Using initial value of soc_ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2406: Using initial value of soc_ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2444: Using initial value of soc_ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2457: Using initial value of soc_ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2470: Using initial value of soc_ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2485: Using initial value of soc_ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2549: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2550: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2551: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2552: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2553: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2554: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2555: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 2556: Using initial value of vns_locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 12919: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3405: Assignment to soc_opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3445: Assignment to soc_opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3450: Assignment to soc_opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3668: Assignment to soc_suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3669: Assignment to soc_suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3673: Assignment to soc_suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3719: Assignment to soc_suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3744: Assignment to soc_suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3745: Assignment to soc_suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3749: Assignment to soc_suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3799: Assignment to soc_half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3886: Assignment to soc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3887: Assignment to soc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3890: Assignment to soc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3891: Assignment to soc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3914: Assignment to soc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3946: Assignment to soc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3962: Assignment to soc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3982: Assignment to soc_netsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 3998: Assignment to soc_netsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4014: Assignment to soc_netsoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4030: Assignment to soc_netsoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4396: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4493: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4494: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4495: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4655: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4656: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4657: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4817: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4818: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4819: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4979: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4980: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 4981: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5141: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5142: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5143: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5303: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5304: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5305: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5465: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5466: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5467: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5627: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5628: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5629: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5763: Assignment to soc_netsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5800: Assignment to soc_netsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5990: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5991: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5995: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 5996: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6000: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6001: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6005: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6006: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6010: Assignment to vns_roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6011: Assignment to vns_roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6015: Assignment to vns_roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6016: Assignment to vns_roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6020: Assignment to vns_roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6021: Assignment to vns_roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6025: Assignment to vns_roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6026: Assignment to vns_roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6093: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6094: Assignment to soc_netsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6176: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6161: Assignment to soc_netsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6374: Assignment to soc_ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6508: Assignment to soc_ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6554: Assignment to soc_ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6555: Assignment to soc_ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6556: Assignment to soc_ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6728: Assignment to soc_ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6862: Assignment to soc_ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6866: Assignment to soc_ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6897: Assignment to soc_ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6898: Assignment to soc_ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6900: Assignment to soc_ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6901: Assignment to soc_ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6903: Assignment to soc_ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6946: Assignment to soc_ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6990: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6993: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 6997: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7000: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7025: Assignment to soc_ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7026: Assignment to soc_ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7160: Assignment to soc_ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7161: Assignment to soc_ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7251: Assignment to soc_ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7252: Assignment to soc_ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7254: Assignment to soc_ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7255: Assignment to soc_ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7256: Assignment to soc_ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7258: Assignment to soc_ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7259: Assignment to soc_ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7261: Assignment to soc_ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7262: Assignment to soc_ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7263: Assignment to soc_ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7269: Assignment to soc_ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7270: Assignment to soc_ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7276: Assignment to soc_ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7277: Assignment to soc_ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7291: Assignment to soc_netsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7292: Assignment to soc_netsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7296: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7323: Assignment to soc_netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7324: Assignment to soc_netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7326: Assignment to soc_netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7327: Assignment to soc_netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7328: Assignment to soc_netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7334: Assignment to soc_netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7335: Assignment to soc_netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7338: Assignment to soc_netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7341: Assignment to soc_netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7342: Assignment to soc_netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7344: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7345: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7347: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7348: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7349: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7386: Assignment to soc_netsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7396: Assignment to vns_netsoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7397: Assignment to vns_netsoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7398: Assignment to vns_netsoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7399: Assignment to vns_netsoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7400: Assignment to vns_netsoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7401: Assignment to vns_netsoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7402: Assignment to vns_netsoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7403: Assignment to vns_netsoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7404: Assignment to soc_netsoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7414: Assignment to vns_netsoc_csrbank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7415: Assignment to vns_netsoc_csrbank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7416: Assignment to vns_netsoc_csrbank1_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7417: Assignment to vns_netsoc_csrbank1_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7418: Assignment to vns_netsoc_csrbank1_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7419: Assignment to vns_netsoc_csrbank1_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7420: Assignment to vns_netsoc_csrbank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7421: Assignment to vns_netsoc_csrbank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7422: Assignment to vns_netsoc_csrbank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7423: Assignment to vns_netsoc_csrbank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7424: Assignment to vns_netsoc_csrbank1_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7425: Assignment to vns_netsoc_csrbank1_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7426: Assignment to vns_netsoc_csrbank1_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7427: Assignment to vns_netsoc_csrbank1_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7428: Assignment to vns_netsoc_csrbank1_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7429: Assignment to vns_netsoc_csrbank1_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7430: Assignment to vns_netsoc_csrbank1_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7431: Assignment to vns_netsoc_csrbank1_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7432: Assignment to soc_ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7433: Assignment to soc_ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7438: Assignment to soc_ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7440: Assignment to vns_netsoc_csrbank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7441: Assignment to vns_netsoc_csrbank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7442: Assignment to vns_netsoc_csrbank1_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7443: Assignment to vns_netsoc_csrbank1_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7450: Assignment to soc_ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7451: Assignment to soc_ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7456: Assignment to vns_netsoc_csrbank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7457: Assignment to vns_netsoc_csrbank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7458: Assignment to vns_netsoc_csrbank1_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7459: Assignment to vns_netsoc_csrbank1_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7460: Assignment to vns_netsoc_csrbank1_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7461: Assignment to vns_netsoc_csrbank1_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7462: Assignment to vns_netsoc_csrbank1_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7463: Assignment to vns_netsoc_csrbank1_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7464: Assignment to vns_netsoc_csrbank1_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7465: Assignment to vns_netsoc_csrbank1_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7466: Assignment to vns_netsoc_csrbank1_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7467: Assignment to vns_netsoc_csrbank1_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7468: Assignment to vns_netsoc_csrbank1_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7469: Assignment to vns_netsoc_csrbank1_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7470: Assignment to vns_netsoc_csrbank1_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7471: Assignment to vns_netsoc_csrbank1_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7472: Assignment to vns_netsoc_csrbank1_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7473: Assignment to vns_netsoc_csrbank1_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7508: Assignment to vns_netsoc_csrbank2_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7509: Assignment to vns_netsoc_csrbank2_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7516: Assignment to vns_netsoc_csrbank3_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7517: Assignment to vns_netsoc_csrbank3_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7532: Assignment to vns_netsoc_csrbank4_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7533: Assignment to vns_netsoc_csrbank4_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7534: Assignment to vns_netsoc_csrbank4_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7535: Assignment to vns_netsoc_csrbank4_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7536: Assignment to vns_netsoc_csrbank4_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7537: Assignment to vns_netsoc_csrbank4_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7538: Assignment to vns_netsoc_csrbank4_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7539: Assignment to vns_netsoc_csrbank4_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7540: Assignment to vns_netsoc_csrbank4_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7541: Assignment to vns_netsoc_csrbank4_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7542: Assignment to vns_netsoc_csrbank4_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7543: Assignment to vns_netsoc_csrbank4_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7544: Assignment to vns_netsoc_csrbank4_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7545: Assignment to vns_netsoc_csrbank4_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7546: Assignment to vns_netsoc_csrbank4_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7547: Assignment to vns_netsoc_csrbank4_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7548: Assignment to vns_netsoc_csrbank4_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7549: Assignment to vns_netsoc_csrbank4_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7550: Assignment to vns_netsoc_csrbank4_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7551: Assignment to vns_netsoc_csrbank4_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7552: Assignment to vns_netsoc_csrbank4_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7553: Assignment to vns_netsoc_csrbank4_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7554: Assignment to vns_netsoc_csrbank4_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7555: Assignment to vns_netsoc_csrbank4_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7556: Assignment to vns_netsoc_csrbank4_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7557: Assignment to vns_netsoc_csrbank4_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7558: Assignment to vns_netsoc_csrbank4_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7559: Assignment to vns_netsoc_csrbank4_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7560: Assignment to vns_netsoc_csrbank4_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7561: Assignment to vns_netsoc_csrbank4_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7562: Assignment to vns_netsoc_csrbank4_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7563: Assignment to vns_netsoc_csrbank4_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7564: Assignment to vns_netsoc_csrbank4_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7565: Assignment to vns_netsoc_csrbank4_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7566: Assignment to vns_netsoc_csrbank4_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7567: Assignment to vns_netsoc_csrbank4_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7568: Assignment to vns_netsoc_csrbank4_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7569: Assignment to vns_netsoc_csrbank4_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7570: Assignment to vns_netsoc_csrbank4_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7571: Assignment to vns_netsoc_csrbank4_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7572: Assignment to vns_netsoc_csrbank4_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7573: Assignment to vns_netsoc_csrbank4_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7574: Assignment to vns_netsoc_csrbank4_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7575: Assignment to vns_netsoc_csrbank4_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7576: Assignment to vns_netsoc_csrbank4_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7577: Assignment to vns_netsoc_csrbank4_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7578: Assignment to vns_netsoc_csrbank4_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7579: Assignment to vns_netsoc_csrbank4_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7580: Assignment to vns_netsoc_csrbank4_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7581: Assignment to vns_netsoc_csrbank4_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7582: Assignment to vns_netsoc_csrbank4_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7583: Assignment to vns_netsoc_csrbank4_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7584: Assignment to vns_netsoc_csrbank4_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7585: Assignment to vns_netsoc_csrbank4_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7586: Assignment to vns_netsoc_csrbank4_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7587: Assignment to vns_netsoc_csrbank4_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7588: Assignment to vns_netsoc_csrbank4_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7589: Assignment to vns_netsoc_csrbank4_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7590: Assignment to vns_netsoc_csrbank4_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7591: Assignment to vns_netsoc_csrbank4_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7592: Assignment to vns_netsoc_csrbank4_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7593: Assignment to vns_netsoc_csrbank4_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7594: Assignment to vns_netsoc_csrbank4_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7595: Assignment to vns_netsoc_csrbank4_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7596: Assignment to vns_netsoc_csrbank4_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7597: Assignment to vns_netsoc_csrbank4_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7598: Assignment to vns_netsoc_csrbank4_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7599: Assignment to vns_netsoc_csrbank4_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7600: Assignment to vns_netsoc_csrbank4_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7601: Assignment to vns_netsoc_csrbank4_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7602: Assignment to vns_netsoc_csrbank4_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7603: Assignment to vns_netsoc_csrbank4_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7604: Assignment to vns_netsoc_csrbank4_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7605: Assignment to vns_netsoc_csrbank4_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7606: Assignment to vns_netsoc_csrbank4_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7607: Assignment to vns_netsoc_csrbank4_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7608: Assignment to vns_netsoc_csrbank4_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7609: Assignment to vns_netsoc_csrbank4_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7610: Assignment to vns_netsoc_csrbank4_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7611: Assignment to vns_netsoc_csrbank4_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7612: Assignment to vns_netsoc_csrbank4_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7613: Assignment to vns_netsoc_csrbank4_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7614: Assignment to vns_netsoc_csrbank4_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7615: Assignment to vns_netsoc_csrbank4_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7616: Assignment to vns_netsoc_csrbank4_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7617: Assignment to vns_netsoc_csrbank4_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7618: Assignment to vns_netsoc_csrbank4_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7619: Assignment to vns_netsoc_csrbank4_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7667: Assignment to vns_netsoc_csrbank5_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7668: Assignment to vns_netsoc_csrbank5_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7697: Assignment to soc_netsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7713: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7714: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7715: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7716: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7717: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7718: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7719: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7720: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7723: Assignment to soc_netsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7739: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7740: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7741: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7742: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7743: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7744: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7745: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7746: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7749: Assignment to soc_netsoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7765: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7766: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7767: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7768: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7769: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7770: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7771: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7772: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7775: Assignment to soc_netsoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7791: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7792: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7793: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7794: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7795: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7796: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7797: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7798: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7799: Assignment to soc_netsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7801: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7802: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7803: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7804: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7805: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7806: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7807: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7808: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7809: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7810: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7811: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7812: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7813: Assignment to vns_netsoc_csrbank6_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7814: Assignment to vns_netsoc_csrbank6_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7891: Assignment to vns_netsoc_csrbank7_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7892: Assignment to vns_netsoc_csrbank7_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7919: Assignment to soc_netsoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7921: Assignment to vns_netsoc_csrbank8_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7922: Assignment to vns_netsoc_csrbank8_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7923: Assignment to vns_netsoc_csrbank8_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7924: Assignment to vns_netsoc_csrbank8_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7925: Assignment to vns_netsoc_csrbank8_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7926: Assignment to vns_netsoc_csrbank8_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7927: Assignment to vns_netsoc_csrbank8_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7928: Assignment to vns_netsoc_csrbank8_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7929: Assignment to soc_netsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7930: Assignment to soc_netsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7956: Assignment to vns_netsoc_csrbank9_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7957: Assignment to vns_netsoc_csrbank9_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7958: Assignment to vns_netsoc_csrbank9_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7959: Assignment to vns_netsoc_csrbank9_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7960: Assignment to soc_suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7961: Assignment to soc_suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 7991: Assignment to vns_netsoc_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 8002: Assignment to vns_netsoc_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 9522: Assignment to soc_ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 9758: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 9759: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 9724: Assignment to soc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 9810: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 9811: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 9851: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 10048: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 11317: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 9795: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <mor1kx(DBUS_WB_TYPE="B3_REGISTERED_FEEDBACK",FEATURE_ADDC="ENABLED",FEATURE_CMOV="ENABLED",FEATURE_DATACACHE="ENABLED",FEATURE_DMMU="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_IMMU="ENABLED",FEATURE_INSTRUCTIONCACHE="ENABLED",FEATURE_TIMER="ENABLED",IBUS_WB_TYPE="B3_REGISTERED_FEEDBACK",OPTION_CPU0="CAPPUCCINO",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_PIC_TRIGGER="LEVEL",OPTION_RESET_PC=1'b0)>.

Elaborating module <mor1kx_bus_if_wb32(BUS_IF_TYPE="B3_REGISTERED_FEEDBACK",BURST_LENGTH=4)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v" Line 57. $display mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK

Elaborating module
<mor1kx_cpu(OPTION_OPERAND_WIDTH=32,OPTION_CPU="CAPPUCCINO",FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="ENABLED",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="ENABLED",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DSX="ENABLED",FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY_FLAG="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,OPTION_RF_ADDR_WIDTH=5,OPT
ION_RF_WORDS=32,OPTION_RESET_PC=1'b0,FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",OPTION_SHIFTER="BARREL",FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8,FEATURE_MULTICORE="NONE",FEATURE_TRACEPORT_EXEC="NONE")>.

Elaborating module
<mor1kx_cpu_cappuccino(OPTION_OPERAND_WIDTH=32,FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="ENABLED",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="ENABLED",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_MULTICORE="NONE",FEATURE_TRACEPORT_EXEC="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY
_FLAG="ENABLED",OPTION_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,OPTION_RESET_PC=1'b0,FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_MSYNC="ENABLED",FEATURE_PSYNC="NONE",FEATURE_CSYNC="NONE",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",OPTION_SHIFTER="BARREL",FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8)>.

Elaborating module <mor1kx_fetch_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="ENABLED",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1)>.

Elaborating module <mor1kx_icache(OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'b01010,DATA_WIDTH=32,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=4'b1000,DATA_WIDTH=32'b010100,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_immu(FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_OPERAND_WIDTH=32,OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1)>.

Elaborating module <mor1kx_true_dpram_sclk(ADDR_WIDTH=6,DATA_WIDTH=32)>.

Elaborating module <mor1kx_decode(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,OPTION_RF_ADDR_WIDTH=5,FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",FEATURE_MAC="NONE",FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_MSYNC="ENABLED",FEATURE_PSYNC="NONE",FEATURE_CSYNC="NONE",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v" Line 296: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <mor1kx_decode_execute_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,OPTION_RF_ADDR_WIDTH=5,FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_FPU="NONE",FEATURE_MULTIPLIER="THREESTAGE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" Line 669: Assignment to execute_opc_insn_o ignored, since the identifier is never used

Elaborating module <mor1kx_branch_prediction(OPTION_OPERAND_WIDTH=32)>.

Elaborating module <mor1kx_execute_alu(OPTION_OPERAND_WIDTH=32,FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY_FLAG="ENABLED",FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",FEATURE_FPU="NONE",OPTION_SHIFTER="BARREL",CALCULATE_BRANCH_DEST="FALSE")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" Line 430: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" Line 640: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <mor1kx_lsu_cappuccino(FEATURE_DATACACHE="ENABLED",OPTION_OPERAND_WIDTH=32,OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="ENABLED",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8,FEATURE_ATOMIC="ENABLED")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 264: Assignment to except_dtlb_miss_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 272: Assignment to except_dpagefault_r ignored, since the identifier is never used

Elaborating module <mor1kx_store_buffer(DEPTH_WIDTH=8,OPTION_OPERAND_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" Line 64: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" Line 70: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=8,DATA_WIDTH=32'sb01100101,ENABLE_BYPASS=1)>.

Elaborating module <mor1kx_dcache(OPTION_OPERAND_WIDTH=32,OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE")>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'b01010,DATA_WIDTH=32,ENABLE_BYPASS=1)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=4'b1000,DATA_WIDTH=32'b010100,ENABLE_BYPASS=1'b0)>.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" Line 204: Net <snoop_way_out[0][19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" Line 212: Net <snoop_way_hit[0]> does not have a driver.

Elaborating module <mor1kx_dmmu(FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_OPERAND_WIDTH=32,OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1)>.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v" Line 99: Net <tlb_reload_huge> does not have a driver.

Elaborating module <mor1kx_wb_mux_cappuccino(OPTION_OPERAND_WIDTH=32)>.

Elaborating module <mor1kx_rf_cappuccino(OPTION_OPERAND_WIDTH=32,FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,OPTION_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,FEATURE_DEBUGUNIT="NONE")>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'sb0101,DATA_WIDTH=32,CLEAR_ON_INIT=0,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_execute_ctrl_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,FEATURE_FPU="NONE",FEATURE_MULTIPLIER="THREESTAGE")>.

Elaborating module <mor1kx_ctrl_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,FEATURE_DMMU="ENABLED",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,FEATURE_IMMU="ENABLED",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_FPU="NONE",FEATURE_MULTICORE="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY_FLAG="ENABLED")>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 713: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 718: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 722: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mor1kx_cfgrs(FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",OPTION_PIC_TRIGGER="LEVEL",FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="ENABLED",FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,FEATURE_DMMU="ENABLED",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,FEATURE_IMMU="ENABLED",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_FPU="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",FEATURE_DELAYSLOT="ENABLED",FEATURE_EVBAR="ENABLED")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 995: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mor1kx_pic(OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0)>.

Elaborating module <mor1kx_ticktimer>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 1117: Assignment to spr_read ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 301: Net <pstep[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 304: Net <stepped_into_exception> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 305: Net <stepped_into_rfe> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 308: Net <stall_on_trap> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 542: Assignment to spr_bus_addr_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 543: Assignment to spr_bus_we_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 544: Assignment to spr_bus_stb_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 545: Assignment to spr_bus_dat_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 546: Assignment to spr_sr_o ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 521: Input port spr_bus_dat_dmmu_i[31] is not connected on this instance

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 12998: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13001: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13096: Assignment to soc_opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13112: Assignment to soc_suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 13129: Assignment to soc_suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14216: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14230: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14244: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14258: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14272: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14286: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14300: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14314: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14399: Assignment to soc_ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14415: Assignment to soc_ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14431: Assignment to soc_ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14445: Assignment to soc_ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14461: Assignment to soc_ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14477: Assignment to soc_ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14491: Assignment to soc_ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14705: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 14725: Assignment to encoder_rst ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" Line 12880: Input port avm_d_readdata_i[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs1>.
WARNING:Xst:2898 - Port 'avm_d_readdata_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_readdata_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_addr_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_dat_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'multicore_coreid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'multicore_numcores_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'snoop_adr_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_d_waitrequest_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_d_readdatavalid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_waitrequest_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_readdatavalid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_stb_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_we_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_stall_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'snoop_en_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <iwbm_cti_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <iwbm_bte_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <dwbm_cti_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <dwbm_bte_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <avm_d_address_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <avm_d_byteenable_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <avm_d_burstcount_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <avm_d_writedata_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <avm_i_address_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <avm_i_byteenable_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <avm_i_burstcount_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <du_dat_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <traceport_exec_pc_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <traceport_exec_insn_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <traceport_exec_wbdata_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <traceport_exec_wbreg_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <avm_d_read_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <avm_d_write_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <avm_i_read_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <du_ack_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <du_stall_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <traceport_exec_valid_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 12880: Output port <traceport_exec_wben_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 14367: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 14367: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 14367: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 14367: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 14367: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_or1k.linux/gateware/top.v" line 14367: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 16384x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 7x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <soc_half_rate_phy_record1_cke> equivalent to <soc_half_rate_phy_record0_cke> has been removed
    Register <soc_half_rate_phy_record1_odt> equivalent to <soc_half_rate_phy_record0_odt> has been removed
    Register <memadr_27> equivalent to <memadr_13> has been removed
    Register <memadr_25> equivalent to <memadr_13> has been removed
    Register <memadr_23> equivalent to <memadr_13> has been removed
    Register <memadr_21> equivalent to <memadr_13> has been removed
    Register <memadr_19> equivalent to <memadr_13> has been removed
    Register <memadr_17> equivalent to <memadr_13> has been removed
    Register <memadr_15> equivalent to <memadr_13> has been removed
    Register <soc_dfi_dfi_p3_rddata_valid> equivalent to <soc_dfi_dfi_p2_rddata_valid> has been removed
    Register <memadr_28> equivalent to <memadr_10> has been removed
    Register <memadr_26> equivalent to <memadr_10> has been removed
    Register <memadr_24> equivalent to <memadr_10> has been removed
    Register <memadr_22> equivalent to <memadr_10> has been removed
    Register <memadr_20> equivalent to <memadr_10> has been removed
    Register <memadr_18> equivalent to <memadr_10> has been removed
    Register <memadr_16> equivalent to <memadr_10> has been removed
    Register <memadr_14> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <soc_ethphy_rx_dv_d> equivalent to <soc_ethphy_source_valid> has been removed
    Register <soc_half_rate_phy_record1_reset_n> equivalent to <soc_half_rate_phy_record0_reset_n> has been removed
    Found 1-bit register for signal <soc_ethphy_source_valid>.
    Found 8-bit register for signal <soc_ethphy_source_payload_data>.
    Found 1-bit register for signal <vns_liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <soc_ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <vns_liteethmaccrc32checker_state>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <soc_ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <soc_ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs1>.
    Found 8-bit register for signal <soc_ethphy_tx_data>.
    Found 1-bit register for signal <soc_ethphy_tx_valid>.
    Found 4-bit register for signal <soc_ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <soc_ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <soc_ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <vns_liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <soc_ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <soc_ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <vns_liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <soc_ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <vns_liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <soc_ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <soc_ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs1>.
    Found 11-bit register for signal <soc_crg_por>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <soc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <soc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_half_rate_phy_postamble>.
    Found 5-bit register for signal <soc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <soc_half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <soc_netsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_netsoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_netsoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_netsoc_interface_we>.
    Found 8-bit register for signal <soc_netsoc_interface_dat_w>.
    Found 14-bit register for signal <soc_netsoc_interface_adr>.
    Found 32-bit register for signal <soc_netsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_netsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_netsoc_counter>.
    Found 32-bit register for signal <soc_netsoc_value>.
    Found 32-bit register for signal <soc_netsoc_value_status>.
    Found 1-bit register for signal <soc_netsoc_zero_pending>.
    Found 1-bit register for signal <soc_netsoc_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <soc_opsis_i2c_samp_count>.
    Found 1-bit register for signal <soc_opsis_i2c_samp_carry>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_i>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_i>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_r>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_r>.
    Found 4-bit register for signal <soc_opsis_i2c_counter>.
    Found 8-bit register for signal <soc_opsis_i2c_din>.
    Found 1-bit register for signal <soc_opsis_i2c_is_read>.
    Found 1-bit register for signal <soc_opsis_i2c_data_drv>.
    Found 1-bit register for signal <soc_opsis_i2c_data_bit>.
    Found 4-bit register for signal <vns_opsisi2c_state>.
    Found 1-bit register for signal <soc_suart_sink_ready>.
    Found 8-bit register for signal <soc_suart_tx_reg>.
    Found 4-bit register for signal <soc_suart_tx_bitcount>.
    Found 1-bit register for signal <soc_suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_suart_uart_clk_txen>.
    Found 1-bit register for signal <soc_suart_source_valid>.
    Found 1-bit register for signal <soc_suart_rx_r>.
    Found 1-bit register for signal <soc_suart_rx_busy>.
    Found 4-bit register for signal <soc_suart_rx_bitcount>.
    Found 8-bit register for signal <soc_suart_source_payload_data>.
    Found 8-bit register for signal <soc_suart_rx_reg>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_suart_uart_clk_rxen>.
    Found 1-bit register for signal <soc_suart_tx_pending>.
    Found 1-bit register for signal <soc_suart_tx_old_trigger>.
    Found 1-bit register for signal <soc_suart_rx_pending>.
    Found 1-bit register for signal <soc_suart_rx_old_trigger>.
    Found 1-bit register for signal <soc_suart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_suart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_rx_fifo_level0>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 26-bit register for signal <soc_front_panel_count>.
    Found 1-bit register for signal <soc_phase_sys>.
    Found 32-bit register for signal <soc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <soc_netsoc_sdram_timer_count>.
    Found 14-bit register for signal <soc_netsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_netsoc_sdram_generator_done>.
    Found 4-bit register for signal <soc_netsoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_netsoc_sdram_time0>.
    Found 4-bit register for signal <soc_netsoc_sdram_time1>.
    Found 3-bit register for signal <soc_netsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_netsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_netsoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <soc_netsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <soc_netsoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <soc_netsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <soc_netsoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <soc_netsoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <soc_netsoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <soc_netsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 2-bit register for signal <soc_netsoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 32-bit register for signal <soc_ethmac_preamble_errors_status>.
    Found 32-bit register for signal <soc_ethmac_crc_errors_status>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <soc_ethmac_writer_counter>.
    Found 1-bit register for signal <soc_ethmac_writer_slot>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_writer_fifo_level>.
    Found 3-bit register for signal <vns_liteethmacsramwriter_state>.
    Found 32-bit register for signal <soc_ethmac_writer_errors_status>.
    Found 11-bit register for signal <soc_ethmac_reader_counter>.
    Found 1-bit register for signal <soc_ethmac_reader_last_d>.
    Found 1-bit register for signal <soc_ethmac_reader_done_pending>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_reader_fifo_level>.
    Found 2-bit register for signal <vns_liteethmacsramreader_state>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <soc_ethmac_slave_sel_r>.
    Found 1-bit register for signal <vns_netsoc_grant>.
    Found 6-bit register for signal <vns_netsoc_slave_sel_r>.
    Found 20-bit register for signal <vns_netsoc_count>.
    Found 8-bit register for signal <vns_netsoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <vns_netsoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethmac_writer_storage_full>.
    Found 1-bit register for signal <soc_ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <soc_ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethphy_crg_storage_full>.
    Found 3-bit register for signal <soc_ethphy_mdio_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface3_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_front_panel_leds_storage_full>.
    Found 1-bit register for signal <vns_netsoc_sel_r>.
    Found 8-bit register for signal <vns_netsoc_interface4_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_netsoc_interface5_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <soc_opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <soc_opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <soc_opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <vns_opsisi2c_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface6_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_netsoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_netsoc_interface7_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<0>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_netsoc_en_storage_full>.
    Found 1-bit register for signal <soc_netsoc_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface9_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_suart_eventmanager_storage_full>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <soc_phase_sel>.
    Found 1-bit register for signal <soc_phase_sys2x>.
    Found 1-bit register for signal <soc_wr_data_en_d>.
    Found 2-bit register for signal <soc_rddata_valid>.
    Found 32-bit register for signal <soc_rddata0>.
    Found 32-bit register for signal <soc_rddata1>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sys>.
    Found 1-bit register for signal <soc_half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <soc_half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <soc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <soc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <soc_half_rate_phy_rddata_sr>.
    Found 14-bit register for signal <memadr>.
    Found 13-bit register for signal <memadr_1>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 9-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 9-bit register for signal <memadr_13>.
    Found finite state machine <FSM_0> for signal <vns_liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <soc_netsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <soc_netsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <vns_liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <vns_liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_1975_OUT> created at line 9553.
    Found 2-bit subtractor for signal <soc_ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_2020_OUT> created at line 9660.
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_2055_OUT> created at line 9717.
    Found 32-bit subtractor for signal <soc_netsoc_value[31]_GND_1_o_sub_2084_OUT> created at line 9833.
    Found 5-bit subtractor for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_sub_2144_OUT> created at line 10006.
    Found 5-bit subtractor for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_sub_2153_OUT> created at line 10028.
    Found 26-bit subtractor for signal <soc_front_panel_count[25]_GND_1_o_sub_2177_OUT> created at line 10075.
    Found 9-bit subtractor for signal <soc_netsoc_sdram_timer_count[8]_GND_1_o_sub_2185_OUT> created at line 10106.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2206_OUT> created at line 10164.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_2210_OUT> created at line 10187.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_2214_OUT> created at line 10202.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_2218_OUT> created at line 10217.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2230_OUT> created at line 10244.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_2234_OUT> created at line 10267.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_2238_OUT> created at line 10282.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_2242_OUT> created at line 10297.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2254_OUT> created at line 10324.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_2258_OUT> created at line 10347.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_2262_OUT> created at line 10362.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_2266_OUT> created at line 10377.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2278_OUT> created at line 10404.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_2282_OUT> created at line 10427.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_2286_OUT> created at line 10442.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_2290_OUT> created at line 10457.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2302_OUT> created at line 10484.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_2306_OUT> created at line 10507.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_2310_OUT> created at line 10522.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_2314_OUT> created at line 10537.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2326_OUT> created at line 10564.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_2330_OUT> created at line 10587.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_2334_OUT> created at line 10602.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_2338_OUT> created at line 10617.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2350_OUT> created at line 10644.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_2354_OUT> created at line 10667.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_2358_OUT> created at line 10682.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_2362_OUT> created at line 10697.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2374_OUT> created at line 10724.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_2378_OUT> created at line 10747.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_2382_OUT> created at line 10762.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_2386_OUT> created at line 10777.
    Found 5-bit subtractor for signal <soc_netsoc_sdram_time0[4]_GND_1_o_sub_2390_OUT> created at line 10788.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_time1[3]_GND_1_o_sub_2393_OUT> created at line 10795.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_twtrcon_count[2]_GND_1_o_sub_2517_OUT> created at line 11349.
    Found 2-bit subtractor for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_sub_2594_OUT> created at line 11472.
    Found 2-bit subtractor for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_sub_2605_OUT> created at line 11505.
    Found 20-bit subtractor for signal <vns_netsoc_count[19]_GND_1_o_sub_2608_OUT> created at line 11545.
    Found 2-bit adder for signal <n7930> created at line 5904.
    Found 2-bit adder for signal <soc_netsoc_sdram_tfawcon_count> created at line 5904.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_951_OUT> created at line 6795.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_954_OUT> created at line 6804.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_973_OUT> created at line 6838.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_976_OUT> created at line 6847.
    Found 32-bit adder for signal <soc_ethmac_writer_errors_status[31]_GND_1_o_add_1029_OUT> created at line 7095.
    Found 11-bit adder for signal <soc_ethmac_reader_counter[10]_GND_1_o_add_1053_OUT> created at line 7127.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_1965_OUT> created at line 9537.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_1969_OUT> created at line 9544.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_1972_OUT> created at line 9549.
    Found 2-bit adder for signal <soc_ethmac_rx_converter_converter_demux[1]_GND_1_o_add_1981_OUT> created at line 9576.
    Found 4-bit adder for signal <soc_ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_2013_OUT> created at line 9644.
    Found 3-bit adder for signal <soc_ethmac_preamble_inserter_cnt[2]_GND_1_o_add_2016_OUT> created at line 9652.
    Found 16-bit adder for signal <soc_ethmac_padding_inserter_counter[15]_GND_1_o_add_2024_OUT> created at line 9674.
    Found 2-bit adder for signal <soc_ethmac_tx_converter_converter_mux[1]_GND_1_o_add_2027_OUT> created at line 9691.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_sel_PWR_1_o_add_2060_OUT<0>> created at line 9728.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_half_PWR_1_o_add_2061_OUT<0>> created at line 9730.
    Found 32-bit adder for signal <soc_netsoc_ctrl_bus_errors[31]_GND_1_o_add_2072_OUT> created at line 9798.
    Found 2-bit adder for signal <soc_netsoc_counter[1]_GND_1_o_add_2079_OUT> created at line 9823.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_2088_OUT> created at line 9849.
    Found 4-bit adder for signal <n7972> created at line 9856.
    Found 4-bit adder for signal <soc_opsis_i2c_counter[3]_GND_1_o_add_2095_OUT> created at line 9870.
    Found 4-bit adder for signal <soc_suart_tx_bitcount[3]_GND_1_o_add_2109_OUT> created at line 9921.
    Found 33-bit adder for signal <n7978> created at line 9937.
    Found 4-bit adder for signal <soc_suart_rx_bitcount[3]_GND_1_o_add_2121_OUT> created at line 9950.
    Found 33-bit adder for signal <n7982> created at line 9969.
    Found 4-bit adder for signal <soc_suart_tx_fifo_produce[3]_GND_1_o_add_2137_OUT> created at line 9995.
    Found 4-bit adder for signal <soc_suart_tx_fifo_consume[3]_GND_1_o_add_2139_OUT> created at line 9998.
    Found 5-bit adder for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_add_2141_OUT> created at line 10002.
    Found 4-bit adder for signal <soc_suart_rx_fifo_produce[3]_GND_1_o_add_2146_OUT> created at line 10017.
    Found 4-bit adder for signal <soc_suart_rx_fifo_consume[3]_GND_1_o_add_2148_OUT> created at line 10020.
    Found 5-bit adder for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_add_2150_OUT> created at line 10024.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_2158_OUT> created at line 10040.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_2171_OUT> created at line 10066.
    Found 4-bit adder for signal <soc_netsoc_sdram_generator_counter[3]_GND_1_o_add_2193_OUT> created at line 10136.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2199_OUT> created at line 10153.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2201_OUT> created at line 10156.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_2203_OUT> created at line 10160.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2223_OUT> created at line 10233.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2225_OUT> created at line 10236.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_2227_OUT> created at line 10240.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2247_OUT> created at line 10313.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2249_OUT> created at line 10316.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_2251_OUT> created at line 10320.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2271_OUT> created at line 10393.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2273_OUT> created at line 10396.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_2275_OUT> created at line 10400.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2295_OUT> created at line 10473.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2297_OUT> created at line 10476.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_2299_OUT> created at line 10480.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2319_OUT> created at line 10553.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2321_OUT> created at line 10556.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_2323_OUT> created at line 10560.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2343_OUT> created at line 10633.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2345_OUT> created at line 10636.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_2347_OUT> created at line 10640.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2367_OUT> created at line 10713.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2369_OUT> created at line 10716.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_2371_OUT> created at line 10720.
    Found 1-bit adder for signal <soc_netsoc_sdram_trrdcon_count_GND_1_o_add_2511_OUT<0>> created at line 11310.
    Found 25-bit adder for signal <n8054> created at line 11360.
    Found 24-bit adder for signal <soc_netsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2521_OUT> created at line 11369.
    Found 24-bit adder for signal <soc_netsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2523_OUT> created at line 11372.
    Found 32-bit adder for signal <soc_ethmac_preamble_errors_status[31]_GND_1_o_add_2581_OUT> created at line 11439.
    Found 32-bit adder for signal <soc_ethmac_crc_errors_status[31]_GND_1_o_add_2583_OUT> created at line 11442.
    Found 32-bit adder for signal <soc_ethmac_writer_counter[31]_GND_1_o_add_2585_OUT> created at line 11454.
    Found 1-bit adder for signal <soc_ethmac_writer_slot_PWR_1_o_add_2588_OUT<0>> created at line 11458.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_produce_PWR_1_o_add_2589_OUT<0>> created at line 11461.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_consume_PWR_1_o_add_2590_OUT<0>> created at line 11464.
    Found 2-bit adder for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_add_2591_OUT> created at line 11468.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_produce_PWR_1_o_add_2600_OUT<0>> created at line 11494.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_consume_PWR_1_o_add_2601_OUT<0>> created at line 11497.
    Found 2-bit adder for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_add_2602_OUT> created at line 11501.
    Found 4-bit adder for signal <soc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_3039_OUT> created at line 12828.
    Found 8x8-bit Read Only RAM for signal <soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_858_OUT>
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 32-bit 4-to-1 multiplexer for signal <soc_netsoc_interface0_wb_sdram_dat_r> created at line 6074.
    Found 1-bit 3-to-1 multiplexer for signal <soc_netsoc_ack> created at line 6173.
    Found 8-bit 4-to-1 multiplexer for signal <soc_ethmac_crc32_inserter_cnt[1]_soc_ethmac_crc32_inserter_value[7]_wide_mux_880_OUT> created at line 6443.
    Found 10-bit 4-to-1 multiplexer for signal <soc_ethmac_tx_converter_converter_source_payload_data> created at line 6713.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 8078.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 8107.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 8165.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 8194.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 8252.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 8281.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 8310.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 8339.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 8368.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 8426.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 8455.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 8513.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 8542.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 8571.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 9032.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 9049.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 9066.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 9083.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 9100.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 9117.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 9151.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 9168.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 9185.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 9202.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 9219.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed20> created at line 9236.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed21> created at line 9253.
    Found 40-bit 4-to-1 multiplexer for signal <soc_ethmac_rx_converter_converter_demux[1]_soc_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_1984_OUT> created at line 9594.
    Found 8-bit 12-to-1 multiplexer for signal <vns_netsoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2610_OUT> created at line 11552.
    Found 8-bit 31-to-1 multiplexer for signal <vns_netsoc_interface1_bank_bus_adr[4]_GND_1_o_wide_mux_2612_OUT> created at line 11597.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_interface2_bank_bus_adr[1]_GND_1_o_wide_mux_2614_OUT> created at line 11711.
    Found 8-bit 8-to-1 multiplexer for signal <vns_netsoc_interface5_bank_bus_adr[2]_GND_1_o_wide_mux_2622_OUT> created at line 11886.
    Found 8-bit 63-to-1 multiplexer for signal <vns_netsoc_interface6_bank_bus_adr[5]_GND_1_o_wide_mux_2630_OUT> created at line 11942.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_interface7_bank_bus_adr[1]_GND_1_o_wide_mux_2641_OUT> created at line 12246.
    Found 8-bit 21-to-1 multiplexer for signal <vns_netsoc_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_2644_OUT> created at line 12268.
    Found 8-bit 7-to-1 multiplexer for signal <vns_netsoc_interface9_bank_bus_adr[2]_GND_1_o_wide_mux_2646_OUT> created at line 12358.
    Found 1-bit 8-to-1 multiplexer for signal <_n11795> created at line 9885.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 13095
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 13132
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 13132
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 13132
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 13132
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 14385
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 14494
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 14497
    Found 7-bit comparator equal for signal <soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_15_o> created at line 3481
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_row_hit> created at line 4440
    Found 14-bit comparator not equal for signal <n0484> created at line 4456
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_row_hit> created at line 4602
    Found 14-bit comparator not equal for signal <n0576> created at line 4618
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_row_hit> created at line 4764
    Found 14-bit comparator not equal for signal <n0663> created at line 4780
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_row_hit> created at line 4926
    Found 14-bit comparator not equal for signal <n0750> created at line 4942
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_row_hit> created at line 5088
    Found 14-bit comparator not equal for signal <n0837> created at line 5104
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_row_hit> created at line 5250
    Found 14-bit comparator not equal for signal <n0924> created at line 5266
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_row_hit> created at line 5412
    Found 14-bit comparator not equal for signal <n1011> created at line 5428
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_row_hit> created at line 5574
    Found 14-bit comparator not equal for signal <n1098> created at line 5590
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_586_o> created at line 5785
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_587_o> created at line 5785
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_588_o> created at line 5786
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_589_o> created at line 5786
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_590_o> created at line 5787
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_591_o> created at line 5787
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_592_o> created at line 5788
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_593_o> created at line 5788
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_594_o> created at line 5789
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_595_o> created at line 5789
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_596_o> created at line 5790
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_597_o> created at line 5790
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_598_o> created at line 5791
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_599_o> created at line 5791
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_600_o> created at line 5792
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_601_o> created at line 5792
    Found 23-bit comparator equal for signal <soc_netsoc_tag_do_tag[22]_GND_1_o_equal_812_o> created at line 6109
    Found 16-bit comparator greater for signal <_n12626> created at line 6606
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[6]_soc_ethmac_tx_cdc_consume_wdomain[6]_equal_944_o> created at line 6785
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[5]_soc_ethmac_tx_cdc_consume_wdomain[5]_equal_945_o> created at line 6785
    Found 5-bit comparator not equal for signal <n2144> created at line 6785
    Found 7-bit comparator not equal for signal <n2147> created at line 6786
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[6]_soc_ethmac_rx_cdc_consume_wdomain[6]_equal_966_o> created at line 6828
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[5]_soc_ethmac_rx_cdc_consume_wdomain[5]_equal_967_o> created at line 6828
    Found 5-bit comparator not equal for signal <n2180> created at line 6828
    Found 7-bit comparator equal for signal <n2183> created at line 6829
    Found 11-bit comparator greater for signal <soc_ethmac_reader_last_INV_263_o> created at line 7127
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_1956_o> created at line 9507
    Found 1-bit comparator equal for signal <soc_half_rate_phy_phase_half_soc_half_rate_phy_phase_sys_equal_2060_o> created at line 9725
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_2088_o> created at line 9848
    Found 1-bit comparator equal for signal <soc_phase_sys2x_soc_phase_sys_equal_3038_o> created at line 12813
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_3101_o> created at line 13090
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  39 RAM(s).
	inferred 108 Adder/Subtractor(s).
	inferred 2736 D-type flip-flop(s).
	inferred  49 Comparator(s).
	inferred 1346 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <mor1kx>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_CPU0 = "CAPPUCCINO"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 1'b0
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_SHIFTER = "BARREL"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
        BUS_IF_TYPE = "WISHBONE32"
        IBUS_WB_TYPE = "B3_REGISTERED_FEEDBACK"
        DBUS_WB_TYPE = "B3_REGISTERED_FEEDBACK"
WARNING:Xst:2898 - Port 'spr_bus_dat_dmmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_immu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_mac_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_pmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_pcu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_fpu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_dmmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_immu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_mac_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_pmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_pcu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_fpu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:647 - Input <avm_d_readdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_readdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_d_waitrequest_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_d_readdatavalid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_waitrequest_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_readdatavalid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_addr_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_dat_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_sr_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_we_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_stb_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <avm_d_address_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_byteenable_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_burstcount_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_writedata_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_address_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_byteenable_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_burstcount_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_read_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_write_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_read_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mor1kx> synthesized.

Synthesizing Unit <mor1kx_bus_if_wb32>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v".
        BUS_IF_TYPE = "B3_REGISTERED_FEEDBACK"
        BURST_LENGTH = 4
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbm_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mor1kx_bus_if_wb32> synthesized.

Synthesizing Unit <mor1kx_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_CPU = "CAPPUCCINO"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 1'b0
        OPTION_TCM_FETCHER = "DISABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        OPTION_SHIFTER = "BARREL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
WARNING:Xst:647 - Input <spr_bus_dat_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mor1kx_cpu> synthesized.

Synthesizing Unit <mor1kx_cpu_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 1'b0
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        OPTION_SHIFTER = "BARREL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" line 626: Output port <execute_opc_insn_o> of the instance <mor1kx_decode_execute_cappuccino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" line 1374: Output port <ctrl_bubble_o> of the instance <mor1kx_ctrl_cappuccino> is unconnected or connected to loadless signal.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_insn_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_pc_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_valid_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    Summary:
	no macro.
Unit <mor1kx_cpu_cappuccino> synthesized.

Synthesizing Unit <mor1kx_fetch_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
    Found 1-bit register for signal <fetching_brcond>.
    Found 1-bit register for signal <fetching_mispredicted_branch>.
    Found 1-bit register for signal <ctrl_branch_exception_r>.
    Found 32-bit register for signal <pc_fetch>.
    Found 1-bit register for signal <fetch_exception_taken_o>.
    Found 1-bit register for signal <fetch_valid_o>.
    Found 32-bit register for signal <decode_insn_o>.
    Found 32-bit register for signal <pc_decode_o>.
    Found 1-bit register for signal <decode_except_ibus_err_o>.
    Found 1-bit register for signal <decode_except_itlb_miss_o>.
    Found 1-bit register for signal <decode_except_ipagefault_o>.
    Found 1-bit register for signal <nop_ack>.
    Found 1-bit register for signal <imem_err>.
    Found 1-bit register for signal <ibus_ack>.
    Found 1-bit register for signal <exception_while_tlb_reload>.
    Found 1-bit register for signal <tlb_reload_ack>.
    Found 1-bit register for signal <ibus_req>.
    Found 32-bit register for signal <ibus_adr>.
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <ibus_dat>.
    Found 32-bit register for signal <tlb_reload_data>.
    Found 1-bit register for signal <ic_enable_r>.
    Found 1-bit register for signal <flush>.
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 24                                             |
    | Inputs             | 15                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <pc_fetch[31]_GND_6_o_add_6_OUT> created at line 241.
    Found 4-bit adder for signal <next_ibus_adr<3:0>> created at line 371.
    Found 1-bit 4-to-1 multiplexer for signal <_n0375> created at line 384.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 208 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_fetch_cappuccino> synthesized.

Synthesizing Unit <mor1kx_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
WARNING:Xst:647 - Input <cpu_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wradr_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <spr_bus_ack_o>.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <refill_valid>.
    Found 8-bit register for signal <invalidate_adr>.
    Found 4-bit register for signal <refill_valid_r>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n0107> created at line 230.
    Found 1-bit 4-to-1 multiplexer for signal <refill_done> created at line 233.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_adr_match_i[3]_refill_valid_r[3]_Mux_16_o> created at line 234.
    Found 19-bit comparator equal for signal <check_way_match> created at line 203
    Found 27-bit comparator equal for signal <cpu_adr_match_i[30]_wradr_i[30]_equal_18_o> created at line 235
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_icache> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 32'b00000000000000000000000000001010
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_1> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 4'b1000
        DATA_WIDTH = 32'b00000000000000000000000000010100
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 20-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_2> synthesized.

Synthesizing Unit <mor1kx_immu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v".
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_OPERAND_WIDTH = 32
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
WARNING:Xst:647 - Input <virt_addr_i<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<23:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_addr_i<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_pagefault_clear_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <spr_bus_ack_r>.
    Found 32-bit register for signal <spr_bus_dat_r>.
    Found 1-bit register for signal <itlb_match_spr_cs_r>.
    Found 1-bit register for signal <itlb_trans_spr_cs_r>.
    Found 1-bit register for signal <spr_way_idx_r<0>>.
    Found 1-bit register for signal <spr_bus_ack>.
    Found 19-bit comparator equal for signal <itlb_match_dout[0][31]_virt_addr_match_i[31]_equal_9_o> created at line 136
    Found 8-bit comparator equal for signal <itlb_match_huge_dout[0][31]_virt_addr_match_i[31]_equal_10_o> created at line 139
    WARNING:Xst:2404 -  FFs/Latches <immucr<1:32>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_req_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_addr_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_huge<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_pagefault<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_trans_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_trans_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_match_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_match_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <immucr_spr_cs_r<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  55 Multiplexer(s).
Unit <mor1kx_immu> synthesized.

Synthesizing Unit <mor1kx_true_dpram_sclk>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v".
        ADDR_WIDTH = 6
        DATA_WIDTH = 32
    Found 64x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata_b>.
    Found 32-bit register for signal <rdata_a>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mor1kx_true_dpram_sclk> synthesized.

Synthesizing Unit <mor1kx_decode>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_MAC = "NONE"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator greater for signal <decode_op_jbr_o> created at line 212
    Summary:
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mor1kx_decode> synthesized.

Synthesizing Unit <mor1kx_decode_execute_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_DELAY_SLOT = "ENABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_FPU = "NONE"
        FEATURE_INBUILT_CHECKERS = "ENABLED"
WARNING:Xst:647 - Input <decode_op_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <execute_op_add_o>.
    Found 1-bit register for signal <execute_op_mul_o>.
    Found 1-bit register for signal <execute_op_mul_signed_o>.
    Found 1-bit register for signal <execute_op_mul_unsigned_o>.
    Found 1-bit register for signal <execute_op_div_o>.
    Found 1-bit register for signal <execute_op_div_signed_o>.
    Found 1-bit register for signal <execute_op_div_unsigned_o>.
    Found 1-bit register for signal <execute_op_shift_o>.
    Found 1-bit register for signal <execute_op_ffl1_o>.
    Found 1-bit register for signal <execute_op_movhi_o>.
    Found 1-bit register for signal <execute_op_msync_o>.
    Found 1-bit register for signal <execute_op_mfspr_o>.
    Found 1-bit register for signal <execute_op_mtspr_o>.
    Found 1-bit register for signal <execute_op_lsu_load_o>.
    Found 1-bit register for signal <execute_op_lsu_store_o>.
    Found 1-bit register for signal <execute_op_lsu_atomic_o>.
    Found 1-bit register for signal <execute_op_setflag_o>.
    Found 1-bit register for signal <execute_op_jbr_o>.
    Found 1-bit register for signal <execute_op_jr_o>.
    Found 1-bit register for signal <execute_op_jal_o>.
    Found 1-bit register for signal <execute_op_brcond_o>.
    Found 1-bit register for signal <execute_op_branch_o>.
    Found 1-bit register for signal <execute_op_rfe_o>.
    Found 1-bit register for signal <execute_rf_wb_o>.
    Found 5-bit register for signal <execute_rfd_adr_o>.
    Found 2-bit register for signal <execute_lsu_length_o>.
    Found 1-bit register for signal <execute_lsu_zext_o>.
    Found 16-bit register for signal <execute_imm16_o>.
    Found 32-bit register for signal <execute_immediate_o>.
    Found 1-bit register for signal <execute_immediate_sel_o>.
    Found 10-bit register for signal <execute_immjbr_upper_o>.
    Found 4-bit register for signal <execute_opc_alu_o>.
    Found 4-bit register for signal <execute_opc_alu_secondary_o>.
    Found 6-bit register for signal <execute_opc_insn_o>.
    Found 1-bit register for signal <execute_adder_do_sub_o>.
    Found 1-bit register for signal <execute_adder_do_carry_o>.
    Found 1-bit register for signal <execute_except_syscall_o>.
    Found 1-bit register for signal <execute_except_trap_o>.
    Found 1-bit register for signal <execute_except_illegal_o>.
    Found 1-bit register for signal <execute_except_ibus_err_o>.
    Found 1-bit register for signal <execute_except_itlb_miss_o>.
    Found 1-bit register for signal <execute_except_ipagefault_o>.
    Found 1-bit register for signal <execute_except_ibus_align_o>.
    Found 1-bit register for signal <decode_valid_o>.
    Found 32-bit register for signal <pc_execute_o>.
    Found 32-bit register for signal <execute_mispredict_target_o>.
    Found 1-bit register for signal <execute_predicted_flag_o>.
    Found 32-bit register for signal <execute_jal_result_o>.
    Found 1-bit register for signal <execute_bubble_o>.
    Found 1-bit register for signal <execute_op_alu_o>.
    Found 32-bit adder for signal <branch_to_imm_target> created at line 486.
    Found 32-bit adder for signal <next_pc_after_branch_insn> created at line 511.
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_ctrl_rfd_adr_i[4]_equal_42_o> created at line 477
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_ctrl_rfd_adr_i[4]_equal_43_o> created at line 478
    Found 1-bit comparator equal for signal <decode_opc_insn_i[2]_predicted_flag_i_equal_45_o> created at line 484
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_execute_rfd_adr_o[4]_equal_60_o> created at line 551
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_execute_rfd_adr_o[4]_equal_61_o> created at line 552
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <mor1kx_decode_execute_cappuccino> synthesized.

Synthesizing Unit <mor1kx_branch_prediction>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v".
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <immjbr_upper_i<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit comparator not equal for signal <n0000> created at line 45
    Summary:
	inferred   1 Comparator(s).
Unit <mor1kx_branch_prediction> synthesized.

Synthesizing Unit <mor1kx_execute_alu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v".
        OPTION_OPERAND_WIDTH = 32
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_SHIFTER = "BARREL"
        CALCULATE_BRANCH_DEST = "FALSE"
WARNING:Xst:647 - Input <imm16_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_immediate_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpu_round_mode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <immjbr_upper_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_rfa_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_rfb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_decode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipeline_flush_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_immediate_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jbr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <threestagemultiply.mul_opb>.
    Found 32-bit register for signal <threestagemultiply.mul_result1>.
    Found 32-bit register for signal <threestagemultiply.mul_result2>.
    Found 3-bit register for signal <threestagemultiply.mul_valid_shr>.
    Found 1-bit register for signal <div_done>.
    Found 6-bit register for signal <div_count>.
    Found 32-bit register for signal <div_n>.
    Found 32-bit register for signal <div_d>.
    Found 32-bit register for signal <div_r>.
    Found 1-bit register for signal <div_neg>.
    Found 1-bit register for signal <div_by_zero_r>.
    Found 32-bit register for signal <threestagemultiply.mul_opa>.
    Found 33-bit subtractor for signal <div_sub> created at line 416.
    Found 33-bit adder for signal <n0428> created at line 203.
    Found 33-bit adder for signal <n0282> created at line 203.
    Found 32-bit adder for signal <rfa_i[31]_GND_15_o_add_38_OUT> created at line 451.
    Found 32-bit adder for signal <rfb_i[31]_GND_15_o_add_41_OUT> created at line 454.
    Found 32-bit adder for signal <div_n[31]_GND_15_o_add_55_OUT> created at line 469.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_30_OUT<5:0>> created at line 430.
    Found 32x32-bit multiplier for signal <n0310> created at line 236.
    Found 64-bit shifter logical right for signal <n0303> created at line 640
    Found 1-bit 13-to-1 multiplexer for signal <flag_set> created at line 714.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<0>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<1>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<2>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<3>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<4>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<5>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<6>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<7>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<8>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<9>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<10>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<11>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<12>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<13>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<14>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<15>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<16>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<17>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<18>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<19>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<20>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<21>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<22>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<23>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<24>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<25>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<26>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<27>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<28>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<29>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<30>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<31>> created at line 766.
    Found 1-bit comparator equal for signal <a[31]_b_mux[31]_equal_10_o> created at line 210
    Found 1-bit comparator equal for signal <a[31]_b[31]_equal_25_o> created at line 391
    Found 32-bit comparator equal for signal <a_eq_b> created at line 599
    Found 1-bit comparator equal for signal <adder_result_sign_adder_signed_overflow_equal_127_o> created at line 601
    Summary:
	inferred   1 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 236 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 120 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <mor1kx_execute_alu> synthesized.

Synthesizing Unit <mor1kx_lsu_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v".
        FEATURE_DATACACHE = "ENABLED"
        OPTION_OPERAND_WIDTH = 32
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_ATOMIC = "ENABLED"
WARNING:Xst:647 - Input <decode_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_en_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" line 730: Output port <cpu_err_o> of the instance <dcache_gen.mor1kx_dcache> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <except_dbus>.
    Found 1-bit register for signal <store_buffer_err_o>.
    Found 1-bit register for signal <dc_refill_r>.
    Found 1-bit register for signal <dbus_err>.
    Found 1-bit register for signal <dbus_ack>.
    Found 1-bit register for signal <write_done>.
    Found 1-bit register for signal <tlb_reload_ack>.
    Found 1-bit register for signal <tlb_reload_done>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <dbus_req_o>.
    Found 32-bit register for signal <dbus_adr>.
    Found 32-bit register for signal <tlb_reload_data>.
    Found 1-bit register for signal <dbus_we>.
    Found 4-bit register for signal <dbus_bsel_o>.
    Found 32-bit register for signal <dbus_dat>.
    Found 1-bit register for signal <dbus_atomic>.
    Found 1-bit register for signal <last_write>.
    Found 1-bit register for signal <atomic_reserve>.
    Found 32-bit register for signal <atomic_addr>.
    Found 1-bit register for signal <atomic_gen.atomic_flag_set>.
    Found 1-bit register for signal <atomic_gen.atomic_flag_clear>.
    Found 1-bit register for signal <store_buffer_write_pending>.
    Found 1-bit register for signal <dc_enable_r>.
    Found 1-bit register for signal <access_done>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 40                                             |
    | Inputs             | 27                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <next_dbus_adr<3:0>> created at line 389.
    Found 4-bit 3-to-1 multiplexer for signal <dbus_bsel> created at line 290.
    Found 32-bit 4-to-1 multiplexer for signal <dbus_dat_aligned> created at line 316.
    Found 32-bit 4-to-1 multiplexer for signal <_n0550> created at line 117.
    Found 32-bit comparator equal for signal <store_buffer_wadr[31]_atomic_addr[31]_equal_88_o> created at line 537
    Found 32-bit comparator equal for signal <dbus_adr[31]_atomic_addr[31]_equal_94_o> created at line 548
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 150 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  61 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_lsu_cappuccino> synthesized.

Synthesizing Unit <mor1kx_store_buffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v".
        DEPTH_WIDTH = 8
        OPTION_OPERAND_WIDTH = 32
    Found 9-bit register for signal <read_pointer>.
    Found 9-bit register for signal <write_pointer>.
    Found 9-bit adder for signal <write_pointer[8]_GND_19_o_add_6_OUT> created at line 64.
    Found 9-bit adder for signal <read_pointer[8]_GND_19_o_add_11_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0002> created at line 56
    Found 8-bit comparator equal for signal <write_pointer[7]_read_pointer[7]_equal_4_o> created at line 57
    Found 9-bit comparator equal for signal <empty_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <mor1kx_store_buffer> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 8
        DATA_WIDTH = 101
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1
    Found 256x101-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <bypass_gen.bypass>.
    Found 101-bit register for signal <rdata>.
    Found 101-bit register for signal <bypass_gen.din_r>.
    Found 8-bit comparator equal for signal <waddr[7]_raddr[7]_equal_6_o> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred 203 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mor1kx_simple_dpram_sclk_3> synthesized.

Synthesizing Unit <mor1kx_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
WARNING:Xst:647 - Input <cpu_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wradr_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_adr_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <snoop_way_out<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <snoop_way_hit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cpu_err_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <write_pending>.
    Found 4-bit register for signal <refill_valid_r>.
    Found 8-bit register for signal <invalidate_adr>.
    Found 4-bit register for signal <refill_valid>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_23> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 53                                             |
    | Inputs             | 17                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n0210> created at line 285.
    Found 1-bit 4-to-1 multiplexer for signal <refill_done> created at line 288.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_adr_match_i[3]_refill_valid_r[3]_Mux_15_o> created at line 289.
    Found 19-bit comparator equal for signal <check_way_match> created at line 244
    Found 27-bit comparator equal for signal <cpu_adr_match_i[30]_wradr_i[30]_equal_17_o> created at line 290
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_dcache> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 32'b00000000000000000000000000001010
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <bypass_gen.bypass>.
    Found 32-bit register for signal <rdata>.
    Found 32-bit register for signal <bypass_gen.din_r>.
    Found 10-bit comparator equal for signal <waddr[9]_raddr[9]_equal_6_o> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mor1kx_simple_dpram_sclk_4> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_5>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 4'b1000
        DATA_WIDTH = 32'b00000000000000000000000000010100
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1'b0
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 20-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_5> synthesized.

Synthesizing Unit <mor1kx_dmmu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v".
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_OPERAND_WIDTH = 32
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
WARNING:Xst:647 - Input <virt_addr_i<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<23:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_addr_i<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_pagefault_clear_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tlb_reload_huge> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <dtlb_match_spr_cs_r>.
    Found 1-bit register for signal <dtlb_trans_spr_cs_r>.
    Found 1-bit register for signal <spr_way_idx_r<0>>.
    Found 1-bit register for signal <spr_bus_ack>.
    Found 19-bit comparator equal for signal <dtlb_match_dout[0][31]_virt_addr_match_i[31]_equal_5_o> created at line 129
    Found 8-bit comparator equal for signal <dtlb_match_huge_dout[0][31]_virt_addr_match_i[31]_equal_6_o> created at line 132
    WARNING:Xst:2404 -  FFs/Latches <dmmucr<1:32>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_req_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_addr_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_pagefault<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_trans_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_trans_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_match_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_match_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dmmucr_spr_cs_r<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  55 Multiplexer(s).
Unit <mor1kx_dmmu> synthesized.

Synthesizing Unit <mor1kx_wb_mux_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_op_mul>.
    Found 32-bit register for signal <rf_result>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <mor1kx_wb_mux_cappuccino> synthesized.

Synthesizing Unit <mor1kx_rf_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v".
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        FEATURE_DEBUGUNIT = "NONE"
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <spr_bus_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <execute_hazard_a>.
    Found 1-bit register for signal <execute_hazard_b>.
    Found 32-bit register for signal <execute_hazard_result_r>.
    Found 1-bit register for signal <ctrl_hazard_a>.
    Found 1-bit register for signal <ctrl_hazard_b>.
    Found 32-bit register for signal <ctrl_hazard_result_r>.
    Found 1-bit register for signal <wb_hazard_a>.
    Found 1-bit register for signal <wb_hazard_b>.
    Found 32-bit register for signal <wb_hazard_result>.
    Found 32-bit register for signal <wb_to_decode_result_a>.
    Found 1-bit register for signal <wb_to_decode_bypass_a>.
    Found 1-bit register for signal <use_last_wb_a>.
    Found 32-bit register for signal <wb_to_decode_result_b>.
    Found 1-bit register for signal <wb_to_decode_bypass_b>.
    Found 1-bit register for signal <use_last_wb_b>.
    Found 32-bit register for signal <execute_rfa>.
    Found 32-bit register for signal <execute_rfb>.
    Found 1-bit register for signal <flushing>.
    Found 5-bit comparator equal for signal <execute_rfd_adr_i[4]_decode_rfa_adr_i[4]_equal_3_o> created at line 123
    Found 5-bit comparator equal for signal <execute_rfd_adr_i[4]_decode_rfb_adr_i[4]_equal_4_o> created at line 125
    Found 5-bit comparator equal for signal <wb_rfd_adr_i[4]_fetch_rfa_adr_i[4]_equal_23_o> created at line 183
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_wb_rfd_adr_i[4]_equal_24_o> created at line 186
    Found 5-bit comparator equal for signal <ctrl_rfd_adr_i[4]_decode_rfa_adr_i[4]_equal_29_o> created at line 194
    Found 5-bit comparator equal for signal <wb_rfd_adr_i[4]_fetch_rfb_adr_i[4]_equal_33_o> created at line 211
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_wb_rfd_adr_i[4]_equal_34_o> created at line 214
    Found 5-bit comparator equal for signal <ctrl_rfd_adr_i[4]_decode_rfb_adr_i[4]_equal_39_o> created at line 222
    Summary:
	inferred 235 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mor1kx_rf_cappuccino> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_6>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 5
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_6> synthesized.

Synthesizing Unit <mor1kx_execute_ctrl_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_FPU = "NONE"
        FEATURE_MULTIPLIER = "THREESTAGE"
WARNING:Xst:647 - Input <fpcsr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpcsr_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ctrl_except_itlb_miss_o>.
    Found 1-bit register for signal <ctrl_except_ipagefault_o>.
    Found 1-bit register for signal <ctrl_except_ibus_align_o>.
    Found 1-bit register for signal <ctrl_except_illegal_o>.
    Found 1-bit register for signal <ctrl_except_syscall_o>.
    Found 1-bit register for signal <ctrl_except_trap_o>.
    Found 1-bit register for signal <ctrl_except_dbus_o>.
    Found 1-bit register for signal <ctrl_except_align_o>.
    Found 1-bit register for signal <ctrl_except_dtlb_miss_o>.
    Found 1-bit register for signal <ctrl_except_dpagefault_o>.
    Found 32-bit register for signal <ctrl_alu_result_o>.
    Found 32-bit register for signal <ctrl_lsu_adr_o>.
    Found 32-bit register for signal <ctrl_rfb_o>.
    Found 1-bit register for signal <ctrl_flag_set_o>.
    Found 1-bit register for signal <ctrl_flag_clear_o>.
    Found 1-bit register for signal <ctrl_carry_set_o>.
    Found 1-bit register for signal <ctrl_carry_clear_o>.
    Found 1-bit register for signal <ctrl_overflow_set_o>.
    Found 1-bit register for signal <ctrl_overflow_clear_o>.
    Found 32-bit register for signal <pc_ctrl_o>.
    Found 12-bit register for signal <ctrl_fpcsr_o>.
    Found 1-bit register for signal <ctrl_fpcsr_set_o>.
    Found 1-bit register for signal <ctrl_op_mfspr_o>.
    Found 1-bit register for signal <ctrl_op_mtspr_o>.
    Found 1-bit register for signal <ctrl_op_rfe_o>.
    Found 1-bit register for signal <ctrl_op_msync_o>.
    Found 1-bit register for signal <ctrl_op_lsu_load_o>.
    Found 1-bit register for signal <ctrl_op_lsu_store_o>.
    Found 1-bit register for signal <ctrl_op_lsu_atomic_o>.
    Found 2-bit register for signal <ctrl_lsu_length_o>.
    Found 1-bit register for signal <ctrl_lsu_zext_o>.
    Found 1-bit register for signal <ctrl_rf_wb_o>.
    Found 5-bit register for signal <ctrl_rfd_adr_o>.
    Found 1-bit register for signal <wb_rf_wb_o>.
    Found 5-bit register for signal <wb_rfd_adr_o>.
    Found 1-bit register for signal <ctrl_except_ibus_err_o>.
    WARNING:Xst:2404 -  FFs/Latches <ctrl_op_mul_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <mor1kx_execute_ctrl_cappuccino> synthesized.

Synthesizing Unit <mor1kx_ctrl_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        FEATURE_DMMU = "ENABLED"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        FEATURE_IMMU = "ENABLED"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_PMU = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_FPU = "NONE"
        FEATURE_MULTICORE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_NUM_SHADOW_GPR = 0
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        SPR_SR_WIDTH = 16
        SPR_SR_RESET_VALUE = 16'b1000000000000001
WARNING:Xst:647 - Input <ctrl_alu_result_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_fpcsr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_mac_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_pmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_pcu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <multicore_coreid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <multicore_numcores_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_fpcsr_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <du_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <du_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_mac_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_pmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_pcu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" line 1038: Output port <spr_picmr_o> of the instance <pic.mor1kx_pic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" line 1082: Output port <spr_ttcr_o> of the instance <tt.mor1kx_ticktimer> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pstep<2:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stepped_into_exception> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stepped_into_rfe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stall_on_trap> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <exception_pc_addr>.
    Found 1-bit register for signal <padv_ctrl>.
    Found 1-bit register for signal <execute_waiting_r>.
    Found 1-bit register for signal <decode_execute_halt>.
    Found 1-bit register for signal <exception_r>.
    Found 1-bit register for signal <exception_taken>.
    Found 32-bit register for signal <last_branch_insn_pc>.
    Found 1-bit register for signal <waiting_for_fetch>.
    Found 1-bit register for signal <doing_rfe_r>.
    Found 12-bit register for signal <spr_fpcsr>.
    Found 1-bit register for signal <spr_sr<14>>.
    Found 1-bit register for signal <spr_sr<13>>.
    Found 1-bit register for signal <spr_sr<12>>.
    Found 1-bit register for signal <spr_sr<11>>.
    Found 1-bit register for signal <spr_sr<10>>.
    Found 1-bit register for signal <spr_sr<9>>.
    Found 1-bit register for signal <spr_sr<8>>.
    Found 1-bit register for signal <spr_sr<7>>.
    Found 1-bit register for signal <spr_sr<6>>.
    Found 1-bit register for signal <spr_sr<5>>.
    Found 1-bit register for signal <spr_sr<4>>.
    Found 1-bit register for signal <spr_sr<3>>.
    Found 1-bit register for signal <spr_sr<2>>.
    Found 1-bit register for signal <spr_sr<1>>.
    Found 1-bit register for signal <spr_sr<0>>.
    Found 16-bit register for signal <spr_esr>.
    Found 1-bit register for signal <ctrl_bubble_o>.
    Found 32-bit register for signal <spr_epcr>.
    Found 32-bit register for signal <spr_eear>.
    Found 32-bit register for signal <spr_ppc>.
    Found 32-bit register for signal <spr_npc>.
    Found 32-bit register for signal <spr_evbar>.
    Found 1-bit register for signal <execute_delay_slot>.
    Found 1-bit register for signal <ctrl_delay_slot>.
    Found 1-bit register for signal <ctrl_stage_exceptions>.
    Found 32-bit subtractor for signal <pc_ctrl_i[31]_GND_29_o_sub_3_OUT> created at line 365.
    Found 32-bit adder for signal <pc_ctrl_i[31]_spr_epcr[31]_mux_100_OUT> created at line 770.
    WARNING:Xst:2404 -  FFs/Latches <du_npc_written<0:0>> (without init value) have a constant value of 0 in block <mor1kx_ctrl_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <cpu_stall<0:0>> (without init value) have a constant value of 0 in block <mor1kx_ctrl_cappuccino>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 278 D-type flip-flop(s).
	inferred  41 Multiplexer(s).
Unit <mor1kx_ctrl_cappuccino> synthesized.

Synthesizing Unit <mor1kx_cfgrs>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v".
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        FEATURE_DMMU = "ENABLED"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        FEATURE_IMMU = "ENABLED"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_PIC = "ENABLED"
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_PMU = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_PIC_TRIGGER = "LEVEL"
        FEATURE_DSX = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_NUM_SHADOW_GPR = 0
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_DELAYSLOT = "ENABLED"
        FEATURE_EVBAR = "ENABLED"
        FEATURE_AECSR = "NONE"
WARNING:Xst:653 - Signal <spr_dmmucfgr<14:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spr_immucfgr<14:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mor1kx_cfgrs> synthesized.

Synthesizing Unit <mor1kx_pic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v".
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
WARNING:Xst:647 - Input <spr_addr_i<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <spr_picmr>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mor1kx_pic> synthesized.

Synthesizing Unit <mor1kx_ticktimer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v".
WARNING:Xst:647 - Input <spr_addr_i<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <spr_ttmr<30>>.
    Found 1-bit register for signal <spr_ttmr<29>>.
    Found 1-bit register for signal <spr_ttmr<28>>.
    Found 1-bit register for signal <spr_ttmr<27>>.
    Found 1-bit register for signal <spr_ttmr<26>>.
    Found 1-bit register for signal <spr_ttmr<25>>.
    Found 1-bit register for signal <spr_ttmr<24>>.
    Found 1-bit register for signal <spr_ttmr<23>>.
    Found 1-bit register for signal <spr_ttmr<22>>.
    Found 1-bit register for signal <spr_ttmr<21>>.
    Found 1-bit register for signal <spr_ttmr<20>>.
    Found 1-bit register for signal <spr_ttmr<19>>.
    Found 1-bit register for signal <spr_ttmr<18>>.
    Found 1-bit register for signal <spr_ttmr<17>>.
    Found 1-bit register for signal <spr_ttmr<16>>.
    Found 1-bit register for signal <spr_ttmr<15>>.
    Found 1-bit register for signal <spr_ttmr<14>>.
    Found 1-bit register for signal <spr_ttmr<13>>.
    Found 1-bit register for signal <spr_ttmr<12>>.
    Found 1-bit register for signal <spr_ttmr<11>>.
    Found 1-bit register for signal <spr_ttmr<10>>.
    Found 1-bit register for signal <spr_ttmr<9>>.
    Found 1-bit register for signal <spr_ttmr<8>>.
    Found 1-bit register for signal <spr_ttmr<7>>.
    Found 1-bit register for signal <spr_ttmr<6>>.
    Found 1-bit register for signal <spr_ttmr<5>>.
    Found 1-bit register for signal <spr_ttmr<4>>.
    Found 1-bit register for signal <spr_ttmr<3>>.
    Found 1-bit register for signal <spr_ttmr<2>>.
    Found 1-bit register for signal <spr_ttmr<1>>.
    Found 1-bit register for signal <spr_ttmr<0>>.
    Found 32-bit register for signal <spr_ttcr>.
    Found 1-bit register for signal <spr_ttmr<31>>.
    Found 32-bit adder for signal <spr_ttcr[31]_GND_33_o_add_14_OUT> created at line 88.
    Found 28-bit comparator equal for signal <ttcr_match> created at line 60
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <mor1kx_ticktimer> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 50
 1024x32-bit dual-port RAM                             : 2
 16384x32-bit single-port Read Only RAM                : 1
 16x10-bit dual-port RAM                               : 2
 256x101-bit dual-port RAM                             : 1
 256x20-bit dual-port RAM                              : 2
 2x14-bit dual-port RAM                                : 1
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x32-bit dual-port RAM                               : 4
 64x42-bit dual-port RAM                               : 2
 7x8-bit single-port Read Only RAM                     : 1
 8192x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 127
 1-bit adder                                           : 8
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 6
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 17
 20-bit subtractor                                     : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 19
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 9
 32-bit adder                                          : 13
 32-bit subtractor                                     : 2
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 15
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 739
 1-bit register                                        : 405
 10-bit register                                       : 3
 101-bit register                                      : 2
 11-bit register                                       : 2
 12-bit register                                       : 2
 13-bit register                                       : 1
 14-bit register                                       : 13
 15-bit register                                       : 3
 16-bit register                                       : 3
 2-bit register                                        : 34
 20-bit register                                       : 3
 21-bit register                                       : 8
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 42
 32-bit register                                       : 81
 4-bit register                                        : 33
 40-bit register                                       : 1
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 11
 7-bit register                                        : 18
 8-bit register                                        : 51
 9-bit register                                        : 6
# Comparators                                          : 84
 1-bit comparator equal                                : 26
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 19-bit comparator equal                               : 4
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 12
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 4
 9-bit comparator equal                                : 1
# Multiplexers                                         : 1912
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1476
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 46
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 101-bit 2-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 15
 20-bit 2-to-1 multiplexer                             : 5
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 17
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 209
 32-bit 4-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 36
 4-bit 3-to-1 multiplexer                              : 1
 40-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 29
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 24
# Xors                                                 : 115
 1-bit xor2                                            : 73
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mor1kx_execute_alu>.
The following registers are absorbed into counter <div_count>: 1 register on signal <div_count>.
	Found pipelined multiplier on signal <n0310>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0310 by adding 5 register level(s).
Unit <mor1kx_execute_alu> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_1> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_2> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 101-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 101-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_3> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_4> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_5>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_5> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_6>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_6> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_store_buffer>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
Unit <mor1kx_store_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_true_dpram_sclk>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata_a> <rdata_b>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_a>          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    |     doA            | connected to signal <rdata_a>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <we_b>          | high     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     diB            | connected to signal <din_b>         |          |
    |     doB            | connected to signal <rdata_b>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_true_dpram_sclk> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_front_panel_count>: 1 register on signal <soc_front_panel_count>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_level>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <soc_ethmac_rx_converter_converter_demux>: 1 register on signal <soc_ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <soc_ethmac_tx_gap_inserter_counter>: 1 register on signal <soc_ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_preamble_inserter_cnt>: 1 register on signal <soc_ethmac_preamble_inserter_cnt>.
The following registers are absorbed into accumulator <soc_ethmac_crc32_inserter_cnt>: 1 register on signal <soc_ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <soc_ethmac_padding_inserter_counter>: 1 register on signal <soc_ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_tx_converter_converter_mux>: 1 register on signal <soc_ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_level>: 1 register on signal <soc_ethmac_writer_fifo_level>.
The following registers are absorbed into counter <soc_ethmac_writer_slot>: 1 register on signal <soc_ethmac_writer_slot>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_half>: 1 register on signal <soc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_sel>: 1 register on signal <soc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <soc_half_rate_phy_bitslip_cnt>: 1 register on signal <soc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_netsoc_sdram_timer_count>: 1 register on signal <soc_netsoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_netsoc_ctrl_bus_errors>: 1 register on signal <soc_netsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_netsoc_counter>: 1 register on signal <soc_netsoc_counter>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_suart_tx_bitcount>: 1 register on signal <soc_suart_tx_bitcount>.
The following registers are absorbed into counter <soc_suart_rx_bitcount>: 1 register on signal <soc_suart_rx_bitcount>.
The following registers are absorbed into counter <soc_suart_tx_fifo_produce>: 1 register on signal <soc_suart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_tx_fifo_consume>: 1 register on signal <soc_suart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_tx_fifo_level0>: 1 register on signal <soc_suart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_suart_rx_fifo_produce>: 1 register on signal <soc_suart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_rx_fifo_consume>: 1 register on signal <soc_suart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_level0>: 1 register on signal <soc_suart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_twtrcon_count>: 1 register on signal <soc_netsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_netsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_netsoc_sdram_bandwidth_nreads>: 1 register on signal <soc_netsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_ethmac_preamble_errors_status>: 1 register on signal <soc_ethmac_preamble_errors_status>.
The following registers are absorbed into counter <soc_ethmac_crc_errors_status>: 1 register on signal <soc_ethmac_crc_errors_status>.
The following registers are absorbed into accumulator <soc_ethmac_writer_counter>: 1 register on signal <soc_ethmac_writer_counter>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_produce>: 1 register on signal <soc_ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_consume>: 1 register on signal <soc_ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_consume>: 1 register on signal <soc_ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_produce>: 1 register on signal <soc_ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_level>: 1 register on signal <soc_ethmac_reader_fifo_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_time0>: 1 register on signal <soc_netsoc_sdram_time0>.
The following registers are absorbed into counter <soc_netsoc_sdram_time1>: 1 register on signal <soc_netsoc_sdram_time1>.
The following registers are absorbed into counter <soc_netsoc_sdram_trrdcon_count>: 1 register on signal <soc_netsoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <vns_netsoc_count>: 1 register on signal <vns_netsoc_count>.
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_sink_sink_valid_soc_ethmac_writer_ongoing_AND_489_o_0> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <soc_ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <soc_ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_rx_converter_converter_source_last,soc_ethmac_rx_converter_converter_source_first,soc_ethmac_rx_converter_converter_source_payload_data<39>,soc_ethmac_rx_converter_converter_source_payload_data<29>,soc_ethmac_rx_converter_converter_source_payload_data<19>,soc_ethmac_rx_converter_converter_source_payload_data<9>,soc_ethmac_rx_converter_converter_source_payload_data<38>,soc_ethmac_rx_converter_converter_source_payload_data<28>,soc_ethmac_rx_converter_converter_source_payload_data<18>,soc_ethmac_rx_converter_converter_source_payload_data<8>,soc_ethmac_rx_converter_converter_source_payload_data<37:30>,soc_ethmac_rx_converter_converter_source_payload_data<27:20>,soc_ethmac_rx_converter_converter_source_payload_data<17:10>,soc_ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_858_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <soc_netsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_netsoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_reader_source_source_last,"00000",soc_ethmac_reader_source_source_payload_last_be,soc_ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <soc_ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45> |          |
    |     doA            | connected to signal <soc_netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <(soc_netsoc_tag_di_dirty,"0000",vns_rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<13:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <soc_netsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(soc_ethmac_preamble_checker_source_last,"000",soc_ethphy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_writer_counter,soc_ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_reader_length_storage_full,soc_ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <div_r_31> of sequential type is unconnected in block <mor1kx_execute_alu>.
WARNING:Xst:2677 - Node <soc_netsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_netsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_netsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 42
 1024x32-bit dual-port block RAM                       : 2
 16384x32-bit single-port block Read Only RAM          : 1
 16x10-bit dual-port distributed RAM                   : 2
 256x101-bit dual-port block RAM                       : 1
 256x20-bit dual-port block RAM                        : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port block RAM                         : 2
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x32-bit dual-port block RAM                         : 4
 64x42-bit dual-port block RAM                         : 2
 7x8-bit single-port distributed Read Only RAM         : 1
 8192x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 30
 11-bit adder                                          : 1
 2-bit adder carry in                                  : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 9
 32-bit subtractor                                     : 2
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 7
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 97
 1-bit up counter                                      : 8
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit up counter                                     : 2
 26-bit down counter                                   : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 19
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 5
 9-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 3936
 Flip-Flops                                            : 3936
# Comparators                                          : 84
 1-bit comparator equal                                : 26
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 19-bit comparator equal                               : 4
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 12
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 4
 9-bit comparator equal                                : 1
# Multiplexers                                         : 2277
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1865
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 74
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 101-bit 2-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 4
 20-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 185
 32-bit 4-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 34
 4-bit 3-to-1 multiplexer                              : 1
 40-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 25
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 24
# Xors                                                 : 115
 1-bit xor2                                            : 73
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <exception_pc_addr_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_12> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_8> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_9> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_10> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_11> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_12> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_8> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_9> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_10> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_11> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_fpcsr_o_0> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_1> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_2> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_3> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_4> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_5> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_6> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_7> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_8> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_9> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_10> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_11> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_set_o> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_netsoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <soc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <soc_dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_dfi_dfi_p1_rddata_valid> 
WARNING:Xst:1710 - FF/Latch <imem_err> (without init value) has a constant value of 0 in block <mor1kx_fetch_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_except_ibus_err_o> (without init value) has a constant value of 0 in block <mor1kx_fetch_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbus_err> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <store_buffer_err_o> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <except_dbus> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <vns_liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <vns_liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <vns_bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <vns_bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <soc_netsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <soc_netsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/FSM_20> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 001   | 10
 010   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/FSM_21> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0100  | 00
 0001  | 01
 0010  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/FSM_22> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 011   | 011
 010   | 010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/FSM_23> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 01000 | 011
 00100 | 010
 10000 | 110
-------------------
WARNING:Xst:2677 - Node <Mmult_n03103> of sequential type is unconnected in block <mor1kx_execute_alu>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <atomic_addr_0> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <atomic_addr_1> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface7_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface7_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface7_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface7_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_half_rate_phy_record2_wrdata_mask_1> <soc_half_rate_phy_record2_wrdata_mask_2> <soc_half_rate_phy_record2_wrdata_mask_3> <soc_half_rate_phy_record3_wrdata_mask_0> <soc_half_rate_phy_record3_wrdata_mask_1> <soc_half_rate_phy_record3_wrdata_mask_2> <soc_half_rate_phy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_0> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_0> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_1> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_1> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_2> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter1_q_binary_6> 

Optimizing unit <rgmii_if> ...

Optimizing unit <mor1kx_cpu_cappuccino> ...

Optimizing unit <mor1kx_fetch_cappuccino> ...

Optimizing unit <mor1kx_icache> ...

Optimizing unit <mor1kx_immu> ...

Optimizing unit <mor1kx_lsu_cappuccino> ...

Optimizing unit <mor1kx_dmmu> ...

Optimizing unit <mor1kx_simple_dpram_sclk_3> ...

Optimizing unit <mor1kx_dcache> ...

Optimizing unit <mor1kx_simple_dpram_sclk_4> ...

Optimizing unit <mor1kx_ctrl_cappuccino> ...

Optimizing unit <mor1kx_pic> ...

Optimizing unit <mor1kx_ticktimer> ...

Optimizing unit <mor1kx_decode> ...

Optimizing unit <mor1kx_decode_execute_cappuccino> ...

Optimizing unit <mor1kx_execute_alu> ...

Optimizing unit <mor1kx_wb_mux_cappuccino> ...

Optimizing unit <mor1kx_rf_cappuccino> ...

Optimizing unit <mor1kx_execute_ctrl_cappuccino> ...
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_ack> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_ack> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_70> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_69> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_err_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/wb_op_mul> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_err_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dbus_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jbr_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_count_0> <soc_netsoc_sdram_bandwidth_counter_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_netsoc_sdram_bandwidth_period> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_sdram_bandwidth_counter_1> 
INFO:Xst:3203 - The FF/Latch <soc_spiflash_clk> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_netsoc_sdram_timer_count_1> 
INFO:Xst:3203 - The FF/Latch <soc_opsis_i2c_samp_carry> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_netsoc_sdram_timer_count_0> 
INFO:Xst:3203 - The FF/Latch <soc_opsis_i2c_samp_count_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_netsoc_sdram_timer_count_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 35.
INFO:Xst:2261 - The FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_zext_o> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB2> <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_0_BRB3> 
INFO:Xst:2261 - The FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB0> 
INFO:Xst:2261 - The FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_branch_exception_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB5> 
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) _n14197<5>11_FRB soc_netsoc_interface_adr_2 soc_netsoc_interface_adr_0 has(ve) been forward balanced into : _n14206<5>1_FRB.
	Register(s) soc_netsoc_interface_adr_0 soc_netsoc_interface_adr_2 soc_netsoc_interface_adr_4 has(ve) been forward balanced into : soc_netsoc_sdram_phaseinjector3_command_issue_re11_FRB.
	Register(s) soc_netsoc_interface_adr_1 soc_netsoc_interface_adr_0 soc_netsoc_interface_adr_4 has(ve) been forward balanced into : vns_netsoc_csrbank6_dfii_pi2_wrdata1_re11_FRB.
	Register(s) soc_netsoc_interface_adr_12 soc_netsoc_interface_adr_10 soc_netsoc_interface_adr_9 soc_netsoc_interface_adr_13 soc_netsoc_interface_adr_11 has(ve) been forward balanced into : vns_netsoc_csrbank6_sel<13>1_FRB.
	Register(s) soc_netsoc_interface_adr_2 soc_netsoc_interface_adr_1 soc_netsoc_interface_adr_0 soc_netsoc_interface_adr_4 has(ve) been forward balanced into : vns_netsoc_csrbank6_dfii_pi3_wrdata1_re11_FRB.
	Register(s) soc_netsoc_interface_adr_3 soc_netsoc_interface_adr_4 soc_netsoc_interface_adr_1 soc_netsoc_interface_adr_5 has(ve) been forward balanced into : _n14197<5>11_FRB.
	Register(s) vns_netsoc_csrbank6_dfii_pi2_wrdata1_re11_FRB soc_netsoc_interface_adr_5 soc_netsoc_interface_adr_2 soc_netsoc_interface_adr_3 has(ve) been forward balanced into : _n14128<5>1_FRB.
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB1 ddram_cas_n_BRB4 ddram_cas_n_BRB5 .
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB1 ddram_ras_n_BRB3 ddram_ras_n_BRB4 ddram_ras_n_BRB5 ddram_ras_n_BRB6 ddram_ras_n_BRB7.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB1 ddram_we_n_BRB4 ddram_we_n_BRB5 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB6 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_atomic_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_atomic_o_BRB3 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_movhi_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_movhi_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB10.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o_BRB3 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_store_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_store_o_BRB3 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mfspr_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mfspr_o_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mtspr_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mtspr_o_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_0_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_1_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_2_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB4 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB8.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB9.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB4 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_0_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_1_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_2_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB13
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB14 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB15.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB13
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB14 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB16 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB8
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB11 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB12 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB15 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB16 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB17
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB19 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB20 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB21 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB23 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB26 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB27 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB30
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB31 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB32 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB35 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB36.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b_BRB3 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_a has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_a_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b_BRB1.
	Register(s) soc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : soc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) soc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_1_BRB0 soc_half_rate_phy_rddata_sr_1_BRB1 soc_half_rate_phy_rddata_sr_1_BRB2 soc_half_rate_phy_rddata_sr_1_BRB3 soc_half_rate_phy_rddata_sr_1_BRB4 soc_half_rate_phy_rddata_sr_1_BRB5.
	Register(s) soc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_2_BRB0 soc_half_rate_phy_rddata_sr_2_BRB1 soc_half_rate_phy_rddata_sr_2_BRB2 soc_half_rate_phy_rddata_sr_2_BRB3 soc_half_rate_phy_rddata_sr_2_BRB5 soc_half_rate_phy_rddata_sr_2_BRB6 soc_half_rate_phy_rddata_sr_2_BRB7 soc_half_rate_phy_rddata_sr_2_BRB8 soc_half_rate_phy_rddata_sr_2_BRB9 soc_half_rate_phy_rddata_sr_2_BRB10 soc_half_rate_phy_rddata_sr_2_BRB11.
	Register(s) soc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_3_BRB0 soc_half_rate_phy_rddata_sr_3_BRB1 soc_half_rate_phy_rddata_sr_3_BRB2 soc_half_rate_phy_rddata_sr_3_BRB3 soc_half_rate_phy_rddata_sr_3_BRB4 soc_half_rate_phy_rddata_sr_3_BRB5 soc_half_rate_phy_rddata_sr_3_BRB6 soc_half_rate_phy_rddata_sr_3_BRB7 soc_half_rate_phy_rddata_sr_3_BRB8 soc_half_rate_phy_rddata_sr_3_BRB10 soc_half_rate_phy_rddata_sr_3_BRB11 soc_half_rate_phy_rddata_sr_3_BRB12 soc_half_rate_phy_rddata_sr_3_BRB13 soc_half_rate_phy_rddata_sr_3_BRB14.
	Register(s) soc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_4_BRB0 soc_half_rate_phy_rddata_sr_4_BRB1 soc_half_rate_phy_rddata_sr_4_BRB2 soc_half_rate_phy_rddata_sr_4_BRB3 soc_half_rate_phy_rddata_sr_4_BRB4 soc_half_rate_phy_rddata_sr_4_BRB5 soc_half_rate_phy_rddata_sr_4_BRB6 soc_half_rate_phy_rddata_sr_4_BRB7 soc_half_rate_phy_rddata_sr_4_BRB8 soc_half_rate_phy_rddata_sr_4_BRB10 soc_half_rate_phy_rddata_sr_4_BRB11 soc_half_rate_phy_rddata_sr_4_BRB12 soc_half_rate_phy_rddata_sr_4_BRB13 soc_half_rate_phy_rddata_sr_4_BRB14.
	Register(s) soc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_5_BRB0 soc_half_rate_phy_rddata_sr_5_BRB1 soc_half_rate_phy_rddata_sr_5_BRB2 soc_half_rate_phy_rddata_sr_5_BRB3 soc_half_rate_phy_rddata_sr_5_BRB4 soc_half_rate_phy_rddata_sr_5_BRB5 soc_half_rate_phy_rddata_sr_5_BRB6 soc_half_rate_phy_rddata_sr_5_BRB7 soc_half_rate_phy_rddata_sr_5_BRB9 soc_half_rate_phy_rddata_sr_5_BRB10 soc_half_rate_phy_rddata_sr_5_BRB11 soc_half_rate_phy_rddata_sr_5_BRB12 soc_half_rate_phy_rddata_sr_5_BRB13 soc_half_rate_phy_rddata_sr_5_BRB14.
	Register(s) soc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record0_cas_n_BRB1 soc_half_rate_phy_record0_cas_n_BRB2 soc_half_rate_phy_record0_cas_n_BRB3 soc_half_rate_phy_record0_cas_n_BRB4.
	Register(s) soc_half_rate_phy_record0_cke has(ve) been backward balanced into : soc_half_rate_phy_record0_cke_BRB0 .
	Register(s) soc_half_rate_phy_record0_odt has(ve) been backward balanced into : soc_half_rate_phy_record0_odt_BRB0 .
	Register(s) soc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record0_ras_n_BRB2 soc_half_rate_phy_record0_ras_n_BRB3 .
	Register(s) soc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : soc_half_rate_phy_record0_reset_n_BRB0 soc_half_rate_phy_record0_reset_n_BRB1.
	Register(s) soc_half_rate_phy_record0_we_n has(ve) been backward balanced into : soc_half_rate_phy_record0_we_n_BRB2 soc_half_rate_phy_record0_we_n_BRB3 .
	Register(s) soc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record1_cas_n_BRB0 soc_half_rate_phy_record1_cas_n_BRB1 soc_half_rate_phy_record1_cas_n_BRB2 soc_half_rate_phy_record1_cas_n_BRB5 soc_half_rate_phy_record1_cas_n_BRB6 soc_half_rate_phy_record1_cas_n_BRB7 soc_half_rate_phy_record1_cas_n_BRB8 soc_half_rate_phy_record1_cas_n_BRB9 soc_half_rate_phy_record1_cas_n_BRB10 soc_half_rate_phy_record1_cas_n_BRB11.
	Register(s) soc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record1_ras_n_BRB1 soc_half_rate_phy_record1_ras_n_BRB2 soc_half_rate_phy_record1_ras_n_BRB4.
	Register(s) soc_half_rate_phy_record1_we_n has(ve) been backward balanced into : soc_half_rate_phy_record1_we_n_BRB1 soc_half_rate_phy_record1_we_n_BRB2 soc_half_rate_phy_record1_we_n_BRB4.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB19 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB24 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB27 vns_new_master_rdata_valid0_BRB28
vns_new_master_rdata_valid0_BRB29 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31 vns_new_master_rdata_valid0_BRB32 vns_new_master_rdata_valid0_BRB33 vns_new_master_rdata_valid0_BRB34 vns_new_master_rdata_valid0_BRB35 vns_new_master_rdata_valid0_BRB36 vns_new_master_rdata_valid0_BRB37 vns_new_master_rdata_valid0_BRB38 vns_new_master_rdata_valid0_BRB39 vns_new_master_rdata_valid0_BRB40 vns_new_master_rdata_valid0_BRB41 vns_new_master_rdata_valid0_BRB42 vns_new_master_rdata_valid0_BRB43 vns_new_master_rdata_valid0_BRB44 vns_new_master_rdata_valid0_BRB45 vns_new_master_rdata_valid0_BRB46 vns_new_master_rdata_valid0_BRB47 vns_new_master_rdata_valid0_BRB48.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB20 vns_new_master_rdata_valid1_BRB21 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB26 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28
vns_new_master_rdata_valid1_BRB29 vns_new_master_rdata_valid1_BRB30 vns_new_master_rdata_valid1_BRB31 vns_new_master_rdata_valid1_BRB32 vns_new_master_rdata_valid1_BRB33 vns_new_master_rdata_valid1_BRB34 vns_new_master_rdata_valid1_BRB35 vns_new_master_rdata_valid1_BRB36 vns_new_master_rdata_valid1_BRB37 vns_new_master_rdata_valid1_BRB38 vns_new_master_rdata_valid1_BRB39 vns_new_master_rdata_valid1_BRB40 vns_new_master_rdata_valid1_BRB41 vns_new_master_rdata_valid1_BRB42 vns_new_master_rdata_valid1_BRB43 vns_new_master_rdata_valid1_BRB44 vns_new_master_rdata_valid1_BRB45 vns_new_master_rdata_valid1_BRB46 vns_new_master_rdata_valid1_BRB47 vns_new_master_rdata_valid1_BRB48 vns_new_master_rdata_valid1_BRB49.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB18 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20 vns_new_master_rdata_valid2_BRB21 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26 vns_new_master_rdata_valid2_BRB27 vns_new_master_rdata_valid2_BRB28
vns_new_master_rdata_valid2_BRB29.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5.
	Register(s) vns_new_master_wdata_ready0 has(ve) been backward balanced into : vns_new_master_wdata_ready0_BRB0 vns_new_master_wdata_ready0_BRB1 vns_new_master_wdata_ready0_BRB2 vns_new_master_wdata_ready0_BRB3 vns_new_master_wdata_ready0_BRB4 vns_new_master_wdata_ready0_BRB5.
Unit <top> processed.
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_11 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o_BRB0 has been replicated 1 time(s)
FlipFlop mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o_BRB1 has been replicated 1 time(s)
FlipFlop soc_netsoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop soc_netsoc_interface_adr_3 has been replicated 3 time(s)
FlipFlop soc_netsoc_interface_adr_5 has been replicated 2 time(s)
FlipFlop soc_netsoc_interface_we has been replicated 3 time(s)
FlipFlop soc_netsoc_sdram_storage_full_0 has been replicated 4 time(s)
FlipFlop soc_phase_sel has been replicated 4 time(s)
FlipFlop vns_netsoc_csrbank6_sel<13>1_FRB has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <soc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB4>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB5>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB4>.
	Found 2-bit shift register for signal <ddram_we_n_BRB4>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB4>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB1>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB29>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB11>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB32>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB34>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB6>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB35>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB36>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB37>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB38>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB39>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB40>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB41>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB42>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB44>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB8>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB45>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB46>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB47>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB48>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB49>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB12>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB13>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB14>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4382
 Flip-Flops                                            : 4382
# Shift Registers                                      : 68
 2-bit shift register                                  : 28
 3-bit shift register                                  : 28
 4-bit shift register                                  : 7
 5-bit shift register                                  : 4
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9178
#      GND                         : 1
#      INV                         : 206
#      LUT1                        : 329
#      LUT2                        : 632
#      LUT3                        : 915
#      LUT4                        : 855
#      LUT5                        : 1498
#      LUT6                        : 2877
#      MUXCY                       : 932
#      MUXF7                       : 141
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 759
# FlipFlops/Latches                : 4472
#      FD                          : 530
#      FDE                         : 999
#      FDP                         : 12
#      FDPE                        : 2
#      FDR                         : 905
#      FDRE                        : 1830
#      FDS                         : 58
#      FDSE                        : 120
#      IDDR2                       : 5
#      ODDR2                       : 11
# RAMS                             : 327
#      RAM16X1D                    : 245
#      RAMB16BWER                  : 63
#      RAMB8BWER                   : 19
# Shift Registers                  : 68
#      SRLC16E                     : 68
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 77
#      BUFIO2                      : 1
#      IBUF                        : 8
#      IBUFG                       : 2
#      IOBUF                       : 23
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 48
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      IODELAY2                    : 11
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4472  out of  54576     8%  
 Number of Slice LUTs:                 7870  out of  27288    28%  
    Number used as Logic:              7312  out of  27288    26%  
    Number used as Memory:              558  out of   6408     8%  
       Number used as RAM:              490
       Number used as SRL:               68

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9432
   Number with an unused Flip Flop:    4960  out of   9432    52%  
   Number with an unused LUT:          1562  out of   9432    16%  
   Number of fully used LUT-FF pairs:  2910  out of   9432    30%  
   Number of unique control sets:       238

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                  79  out of    296    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               73  out of    116    62%  
    Number using Block RAM only:         73
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 4322  |
clk100                             | PLL_ADV:CLKOUT2        | 111   |
clk100                             | PLL_ADV:CLKOUT4        | 180   |
eth_clocks_rx                      | IBUFG+BUFG             | 271   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.703ns (Maximum Frequency: 129.819MHz)
   Minimum input arrival time before clock: 4.306ns
   Maximum output required time after clock: 5.580ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 7.703ns (frequency: 129.819MHz)
  Total number of paths / destination ports: 10878191 / 13918
-------------------------------------------------------------------------
Delay:               2.461ns (Levels of Logic = 2)
  Source:            soc_netsoc_interface_adr_3_1 (FF)
  Destination:       soc_half_rate_phy_r_drive_dq_0 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 2.0X +230

  Data Path: soc_netsoc_interface_adr_3_1 to soc_half_rate_phy_r_drive_dq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.924  soc_netsoc_interface_adr_3_1 (soc_netsoc_interface_adr_3_1)
     LUT5:I0->O            1   0.203   0.580  soc_half_rate_phy_dfi_p1_wrdata_en1_SW0 (N1915)
     LUT6:I5->O            2   0.205   0.000  soc_half_rate_phy_dfi_p1_wrdata_en1 (soc_half_rate_phy_dfi_p1_wrdata_en)
     FD:D                      0.102          soc_half_rate_phy_r_drive_dq_0
    ----------------------------------------
    Total                      2.461ns (0.957ns logic, 1.504ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.256ns (frequency: 137.812MHz)
  Total number of paths / destination ports: 10878 / 694
-------------------------------------------------------------------------
Delay:               7.256ns (Levels of Logic = 5)
  Source:            vns_xilinxmultiregimpl10_regs1_5 (FF)
  Destination:       soc_ethmac_rx_converter_converter_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: vns_xilinxmultiregimpl10_regs1_5 to soc_ethmac_rx_converter_converter_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  vns_xilinxmultiregimpl10_regs1_5 (vns_xilinxmultiregimpl10_regs1_5)
     LUT6:I0->O            6   0.203   0.973  soc_ethmac_rx_cdc_asyncfifo_writable2 (soc_ethmac_rx_cdc_asyncfifo_writable2)
     LUT3:I0->O            5   0.205   0.715  soc_ethmac_rx_cdc_asyncfifo_writable4 (soc_ethmac_rx_cdc_asyncfifo_writable)
     LUT5:I4->O           46   0.205   1.491  soc_ethmac_crc32_checker_fifo_out1 (soc_ethmac_crc32_checker_fifo_out)
     LUT6:I5->O            2   0.205   0.617  _n119261 (_n11926)
     LUT2:I1->O            2   0.205   0.616  Mcount_soc_ethmac_rx_converter_converter_demux_val1 (Mcount_soc_ethmac_rx_converter_converter_demux_val)
     FDRE:R                    0.430          soc_ethmac_rx_converter_converter_demux_0
    ----------------------------------------
    Total                      7.256ns (1.900ns logic, 5.356ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 545 / 194
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       soc_front_panel_count_1 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to soc_front_panel_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.354  pwrsw_IBUF (pwrsw_IBUF)
     LUT2:I0->O           26   0.203   1.206  _n12760_inv1 (_n12760_inv)
     FDRE:CE                   0.322          soc_front_panel_count_1
    ----------------------------------------
    Total                      4.306ns (1.747ns logic, 2.559ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.580  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I1->O            2   0.205   0.616  vns_xilinxasyncresetsynchronizerimpl31 (vns_xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.831ns (0.635ns logic, 1.196ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 246 / 194
-------------------------------------------------------------------------
Offset:              5.580ns (Levels of Logic = 3)
  Source:            ddram_ras_n_BRB3 (FF)
  Destination:       ddram_ras_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: ddram_ras_n_BRB3 to ddram_ras_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  ddram_ras_n_BRB3 (ddram_ras_n_BRB3)
     LUT5:I0->O            1   0.203   0.580  soc_half_rate_phy_record1_ras_n_glue_set (N1872)
     LUT3:I2->O            1   0.205   0.579  Mmux_vns_array_muxed311 (ddram_ras_n_OBUF)
     OBUF:I->O                 2.571          ddram_ras_n_OBUF (ddram_ras_n)
    ----------------------------------------
    Total                      5.580ns (3.426ns logic, 2.154ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 135 / 119
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.284|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   14.479|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.256|         |    1.063|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 130.00 secs
Total CPU time to Xst completion: 128.95 secs
 
--> 


Total memory usage is 577168 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1093 (   0 filtered)
Number of infos    :  106 (   0 filtered)

