###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.46.136)
#  Generated on:      Mon Aug 26 19:37:38 2024
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin FIFO/DUT3/\RD_PTR_reg[0] /CK 
Endpoint:   FIFO/DUT3/\RD_PTR_reg[0] /SI        (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/DUT3/\RD_PTR_binary_reg[4] /QN (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.123
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |           | 0.000 |       |   0.000 |   -0.083 | 
     | U3_mux2X1/U1                    | B ^ -> Y ^   | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.083 | 
     | FIFO/DUT3/\RD_PTR_binary_reg[4] | CK ^ -> QN ^ | SDFFRX1M  | 0.054 | 0.123 |   0.123 |    0.039 | 
     | FIFO/DUT3/\RD_PTR_reg[0]        | SI ^         | SDFFRQX2M | 0.054 | 0.000 |   0.123 |    0.040 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |    0.083 | 
     | U3_mux2X1/U1             | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.083 | 
     | FIFO/DUT3/\RD_PTR_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.083 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin FIFO/DUT2/\WR_PTR_reg[0] /CK 
Endpoint:   FIFO/DUT2/\WR_PTR_reg[0] /SI        (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: FIFO/DUT2/\WR_PTR_binary_reg[4] /QN (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.124
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |           | 0.000 |       |   0.000 |   -0.085 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^   | MX2X6M    | 0.000 | 0.000 |   0.000 |   -0.085 | 
     | FIFO/DUT2/\WR_PTR_binary_reg[4] | CK ^ -> QN ^ | SDFFRX1M  | 0.057 | 0.124 |   0.124 |    0.039 | 
     | FIFO/DUT2/\WR_PTR_reg[0]        | SI ^         | SDFFRQX2M | 0.057 | 0.000 |   0.124 |    0.039 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |    0.085 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.085 | 
     | FIFO/DUT2/\WR_PTR_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.085 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin DATA_SYNC/\stages_reg[1] /CK 
Endpoint:   DATA_SYNC/\stages_reg[1] /D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: DATA_SYNC/\stages_reg[0] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.140
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.093 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | DATA_SYNC/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.036 | 0.140 |   0.140 |    0.048 | 
     | DATA_SYNC/\stages_reg[1] | D ^         | SDFFRQX2M | 0.036 | 0.000 |   0.140 |    0.048 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |    0.093 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.093 | 
     | DATA_SYNC/\stages_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.093 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin FIFO/DUT1/\SYNC_reg[1] /CK 
Endpoint:   FIFO/DUT1/\SYNC_reg[1] /D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT1/\REG_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.141
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.094 | 
     | U0_mux2X1/U1           | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | FIFO/DUT1/\REG_reg[1]  | CK ^ -> Q ^ | SDFFRQX2M | 0.037 | 0.141 |   0.141 |    0.047 | 
     | FIFO/DUT1/\SYNC_reg[1] | D ^         | SDFFRQX2M | 0.037 | 0.000 |   0.141 |    0.048 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.094 | 
     | U0_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.094 | 
     | FIFO/DUT1/\SYNC_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.094 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin UART_RX/DUT6/\p_data_reg[1] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: UART_RX/DUT6/\p_data_reg[0] /QN (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.133
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |           |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |           | 0.000 |       |   0.000 |   -0.094 | 
     | U2_mux2X1/U1                | B ^ -> Y ^   | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | UART_RX/DUT6/\p_data_reg[0] | CK ^ -> QN ^ | SDFFRX1M  | 0.071 | 0.132 |   0.132 |    0.039 | 
     | UART_RX/DUT6/\p_data_reg[1] | SI ^         | SDFFRQX2M | 0.071 | 0.000 |   0.133 |    0.039 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.000 |       |   0.000 |    0.094 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.094 | 
     | UART_RX/DUT6/\p_data_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.094 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin FIFO/DUT0/\SYNC_reg[2] /CK 
Endpoint:   FIFO/DUT0/\SYNC_reg[2] /D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT0/\REG_reg[2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.142
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.094 | 
     | U3_mux2X1/U1           | B ^ -> Y ^  | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.094 | 
     | FIFO/DUT0/\REG_reg[2]  | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.142 |   0.142 |    0.047 | 
     | FIFO/DUT0/\SYNC_reg[2] | D ^         | SDFFRQX2M | 0.038 | 0.000 |   0.142 |    0.048 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.094 | 
     | U3_mux2X1/U1           | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.094 | 
     | FIFO/DUT0/\SYNC_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.094 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin RST_SYNC_1/\stages_reg[1] /CK 
Endpoint:   RST_SYNC_1/\stages_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: RST_SYNC_1/\stages_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.139
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.095 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | RST_SYNC_1/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.034 | 0.139 |   0.139 |    0.044 | 
     | RST_SYNC_1/\stages_reg[1] | D ^         | SDFFRQX1M | 0.034 | 0.000 |   0.139 |    0.044 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.095 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.095 | 
     | RST_SYNC_1/\stages_reg[1] | CK ^       | SDFFRQX1M | 0.000 | 0.000 |   0.000 |    0.095 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin FIFO/DUT0/\SYNC_reg[3] /CK 
Endpoint:   FIFO/DUT0/\SYNC_reg[3] /D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT0/\REG_reg[3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.143
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.095 | 
     | U3_mux2X1/U1           | B ^ -> Y ^  | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | FIFO/DUT0/\REG_reg[3]  | CK ^ -> Q ^ | SDFFRQX2M | 0.040 | 0.143 |   0.143 |    0.047 | 
     | FIFO/DUT0/\SYNC_reg[3] | D ^         | SDFFRQX2M | 0.040 | 0.000 |   0.143 |    0.048 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.095 | 
     | U3_mux2X1/U1           | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.095 | 
     | FIFO/DUT0/\SYNC_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.095 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin RST_SYNC_2/\stages_reg[1] /CK 
Endpoint:   RST_SYNC_2/\stages_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: RST_SYNC_2/\stages_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.140
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.096 | 
     | U1_mux2X1/U1              | B ^ -> Y ^  | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.096 | 
     | RST_SYNC_2/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.036 | 0.140 |   0.140 |    0.044 | 
     | RST_SYNC_2/\stages_reg[1] | D ^         | SDFFRQX1M | 0.036 | 0.000 |   0.140 |    0.044 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.096 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.096 | 
     | RST_SYNC_2/\stages_reg[1] | CK ^       | SDFFRQX1M | 0.000 | 0.000 |   0.000 |    0.096 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[0][2] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[0][2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[0][1] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.137
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.097 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | FIFO/DUT4/\MEM_reg[0][1] | CK ^ -> Q ^ | SDFFQX2M | 0.052 | 0.137 |   0.137 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[0][2] | SI ^        | SDFFQX2M | 0.052 | 0.000 |   0.137 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.097 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.097 | 
     | FIFO/DUT4/\MEM_reg[0][2] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.097 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[2][0] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[2][0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[1][7] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.137
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.097 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | FIFO/DUT4/\MEM_reg[1][7] | CK ^ -> Q ^ | SDFFQX2M | 0.053 | 0.137 |   0.137 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[2][0] | SI ^        | SDFFQX2M | 0.053 | 0.000 |   0.137 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.097 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.097 | 
     | FIFO/DUT4/\MEM_reg[2][0] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.097 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[4][6] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[4][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[4][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.137
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.097 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | FIFO/DUT4/\MEM_reg[4][5] | CK ^ -> Q ^ | SDFFQX2M | 0.053 | 0.137 |   0.137 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[4][6] | SI ^        | SDFFQX2M | 0.053 | 0.000 |   0.137 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.097 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.097 | 
     | FIFO/DUT4/\MEM_reg[4][6] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.097 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[7][2] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[7][2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[7][1] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.137
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.097 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.097 | 
     | FIFO/DUT4/\MEM_reg[7][1] | CK ^ -> Q ^ | SDFFQX2M | 0.053 | 0.137 |   0.137 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[7][2] | SI ^        | SDFFQX2M | 0.053 | 0.000 |   0.137 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.097 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.097 | 
     | FIFO/DUT4/\MEM_reg[7][2] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.097 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[1][1] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[1][1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[1][0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.138
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.098 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.098 | 
     | FIFO/DUT4/\MEM_reg[1][0] | CK ^ -> Q ^ | SDFFQX2M | 0.053 | 0.138 |   0.138 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[1][1] | SI ^        | SDFFQX2M | 0.053 | 0.000 |   0.138 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.098 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.098 | 
     | FIFO/DUT4/\MEM_reg[1][1] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.098 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin FIFO/DUT1/\SYNC_reg[0] /CK 
Endpoint:   FIFO/DUT1/\SYNC_reg[0] /D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT1/\REG_reg[0] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.145
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.098 | 
     | U0_mux2X1/U1           | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   -0.098 | 
     | FIFO/DUT1/\REG_reg[0]  | CK ^ -> Q ^ | SDFFRQX2M | 0.042 | 0.145 |   0.145 |    0.047 | 
     | FIFO/DUT1/\SYNC_reg[0] | D ^         | SDFFRQX2M | 0.042 | 0.000 |   0.145 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.098 | 
     | U0_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.098 | 
     | FIFO/DUT1/\SYNC_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.098 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[3][1] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[3][1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[3][0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.138
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.098 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.098 | 
     | FIFO/DUT4/\MEM_reg[3][0] | CK ^ -> Q ^ | SDFFQX2M | 0.054 | 0.138 |   0.138 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[3][1] | SI ^        | SDFFQX2M | 0.054 | 0.000 |   0.138 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.098 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.098 | 
     | FIFO/DUT4/\MEM_reg[3][1] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.098 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[3][6] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[3][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[3][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.139
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.099 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | FIFO/DUT4/\MEM_reg[3][5] | CK ^ -> Q ^ | SDFFQX2M | 0.055 | 0.139 |   0.139 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[3][6] | SI ^        | SDFFQX2M | 0.055 | 0.000 |   0.139 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.099 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.099 | 
     | FIFO/DUT4/\MEM_reg[3][6] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.099 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[5][6] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[5][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[5][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.139
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.099 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | FIFO/DUT4/\MEM_reg[5][5] | CK ^ -> Q ^ | SDFFQX2M | 0.055 | 0.139 |   0.139 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[5][6] | SI ^        | SDFFQX2M | 0.055 | 0.000 |   0.139 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.099 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.099 | 
     | FIFO/DUT4/\MEM_reg[5][6] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.099 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin FIFO/DUT1/\SYNC_reg[3] /CK 
Endpoint:   FIFO/DUT1/\SYNC_reg[3] /D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT1/\REG_reg[3] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.146
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.099 | 
     | U0_mux2X1/U1           | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | FIFO/DUT1/\REG_reg[3]  | CK ^ -> Q ^ | SDFFRQX2M | 0.044 | 0.146 |   0.146 |    0.047 | 
     | FIFO/DUT1/\SYNC_reg[3] | D ^         | SDFFRQX2M | 0.044 | 0.000 |   0.146 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.099 | 
     | U0_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.099 | 
     | FIFO/DUT1/\SYNC_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.099 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin FIFO/DUT0/\SYNC_reg[1] /CK 
Endpoint:   FIFO/DUT0/\SYNC_reg[1] /D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT0/\REG_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.146
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.099 | 
     | U3_mux2X1/U1           | B ^ -> Y ^  | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | FIFO/DUT0/\REG_reg[1]  | CK ^ -> Q ^ | SDFFRQX2M | 0.044 | 0.146 |   0.146 |    0.047 | 
     | FIFO/DUT0/\SYNC_reg[1] | D ^         | SDFFRQX2M | 0.044 | 0.000 |   0.146 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.099 | 
     | U3_mux2X1/U1           | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.099 | 
     | FIFO/DUT0/\SYNC_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.099 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[0][6] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[0][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[0][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.139
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.099 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | FIFO/DUT4/\MEM_reg[0][5] | CK ^ -> Q ^ | SDFFQX2M | 0.056 | 0.139 |   0.139 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[0][6] | SI ^        | SDFFQX2M | 0.056 | 0.000 |   0.139 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.099 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.099 | 
     | FIFO/DUT4/\MEM_reg[0][6] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.099 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[3][3] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[3][3] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[3][2] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.139
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.099 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | FIFO/DUT4/\MEM_reg[3][2] | CK ^ -> Q ^ | SDFFQX2M | 0.056 | 0.139 |   0.139 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[3][3] | SI ^        | SDFFQX2M | 0.056 | 0.000 |   0.139 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.099 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.099 | 
     | FIFO/DUT4/\MEM_reg[3][3] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.099 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[7][4] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[7][4] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[7][3] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.139
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.099 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | FIFO/DUT4/\MEM_reg[7][3] | CK ^ -> Q ^ | SDFFQX2M | 0.056 | 0.139 |   0.139 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[7][4] | SI ^        | SDFFQX2M | 0.056 | 0.000 |   0.139 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.099 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.099 | 
     | FIFO/DUT4/\MEM_reg[7][4] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.099 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin FIFO/DUT1/\SYNC_reg[2] /CK 
Endpoint:   FIFO/DUT1/\SYNC_reg[2] /D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT1/\REG_reg[2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.146
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.099 | 
     | U0_mux2X1/U1           | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   -0.099 | 
     | FIFO/DUT1/\REG_reg[2]  | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.146 |   0.146 |    0.047 | 
     | FIFO/DUT1/\SYNC_reg[2] | D ^         | SDFFRQX2M | 0.045 | 0.000 |   0.146 |    0.047 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.000 |       |   0.000 |    0.099 | 
     | U0_mux2X1/U1           | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.099 | 
     | FIFO/DUT1/\SYNC_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.099 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[6][2] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[6][2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[6][1] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | FIFO/DUT4/\MEM_reg[6][1] | CK ^ -> Q ^ | SDFFQX2M | 0.056 | 0.139 |   0.139 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[6][2] | SI ^        | SDFFQX2M | 0.056 | 0.000 |   0.140 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.100 | 
     | FIFO/DUT4/\MEM_reg[6][2] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[1][6] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[1][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[1][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | FIFO/DUT4/\MEM_reg[1][5] | CK ^ -> Q ^ | SDFFQX2M | 0.057 | 0.140 |   0.140 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[1][6] | SI ^        | SDFFQX2M | 0.057 | 0.000 |   0.140 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.100 | 
     | FIFO/DUT4/\MEM_reg[1][6] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[2][4] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[2][4] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[2][3] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | FIFO/DUT4/\MEM_reg[2][3] | CK ^ -> Q ^ | SDFFQX2M | 0.057 | 0.140 |   0.140 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[2][4] | SI ^        | SDFFQX2M | 0.057 | 0.000 |   0.140 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.100 | 
     | FIFO/DUT4/\MEM_reg[2][4] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin DATA_SYNC/\stages_reg[1] /CK 
Endpoint:   DATA_SYNC/\stages_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: DATA_SYNC/\stages_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | DATA_SYNC/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.036 | 0.140 |   0.140 |    0.040 | 
     | DATA_SYNC/\stages_reg[1] | SI ^        | SDFFRQX2M | 0.036 | 0.000 |   0.140 |    0.040 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |    0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.100 | 
     | DATA_SYNC/\stages_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[7][0] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[7][0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[6][7] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | FIFO/DUT4/\MEM_reg[6][7] | CK ^ -> Q ^ | SDFFQX2M | 0.057 | 0.140 |   0.140 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[7][0] | SI ^        | SDFFQX2M | 0.057 | 0.000 |   0.140 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.100 | 
     | FIFO/DUT4/\MEM_reg[7][0] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[5][7] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[5][7] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[5][6] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | FIFO/DUT4/\MEM_reg[5][6] | CK ^ -> Q ^ | SDFFQX2M | 0.057 | 0.140 |   0.140 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[5][7] | SI ^        | SDFFQX1M | 0.057 | 0.000 |   0.140 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.100 | 
     | FIFO/DUT4/\MEM_reg[5][7] | CK ^       | SDFFQX1M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[6][5] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[6][5] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[6][4] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | FIFO/DUT4/\MEM_reg[6][4] | CK ^ -> Q ^ | SDFFQX2M | 0.057 | 0.140 |   0.140 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[6][5] | SI ^        | SDFFQX2M | 0.057 | 0.000 |   0.140 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.100 | 
     | FIFO/DUT4/\MEM_reg[6][5] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[1][2] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[1][2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[1][1] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | FIFO/DUT4/\MEM_reg[1][1] | CK ^ -> Q ^ | SDFFQX2M | 0.058 | 0.140 |   0.140 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[1][2] | SI ^        | SDFFQX2M | 0.058 | 0.000 |   0.140 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.100 | 
     | FIFO/DUT4/\MEM_reg[1][2] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[2][7] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[2][7] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[2][6] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.140
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.100 | 
     | FIFO/DUT4/\MEM_reg[2][6] | CK ^ -> Q ^ | SDFFQX2M | 0.058 | 0.140 |   0.140 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[2][7] | SI ^        | SDFFQX2M | 0.058 | 0.000 |   0.140 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.100 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.100 | 
     | FIFO/DUT4/\MEM_reg[2][7] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[6][6] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[6][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[6][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | FIFO/DUT4/\MEM_reg[6][5] | CK ^ -> Q ^ | SDFFQX2M | 0.058 | 0.140 |   0.140 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[6][6] | SI ^        | SDFFQX2M | 0.058 | 0.000 |   0.141 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.101 | 
     | FIFO/DUT4/\MEM_reg[6][6] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.101 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[0][1] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[0][1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[0][0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | FIFO/DUT4/\MEM_reg[0][0] | CK ^ -> Q ^ | SDFFQX2M | 0.058 | 0.140 |   0.140 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[0][1] | SI ^        | SDFFQX2M | 0.058 | 0.000 |   0.141 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.101 | 
     | FIFO/DUT4/\MEM_reg[0][1] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.101 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin FIFO/DUT1/\REG_reg[2] /CK 
Endpoint:   FIFO/DUT1/\REG_reg[2] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT1/\REG_reg[1] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |           |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.101 | 
     | U0_mux2X1/U1          | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | FIFO/DUT1/\REG_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.037 | 0.141 |   0.141 |    0.040 | 
     | FIFO/DUT1/\REG_reg[2] | SI ^        | SDFFRQX2M | 0.037 | 0.000 |   0.141 |    0.040 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.101 | 
     | U0_mux2X1/U1          | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.101 | 
     | FIFO/DUT1/\REG_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.101 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[7][3] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[7][3] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[7][2] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | FIFO/DUT4/\MEM_reg[7][2] | CK ^ -> Q ^ | SDFFQX2M | 0.059 | 0.141 |   0.141 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[7][3] | SI ^        | SDFFQX2M | 0.059 | 0.000 |   0.141 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.101 | 
     | FIFO/DUT4/\MEM_reg[7][3] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.101 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[1][0] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[1][0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[0][7] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | FIFO/DUT4/\MEM_reg[0][7] | CK ^ -> Q ^ | SDFFQX2M | 0.059 | 0.141 |   0.141 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[1][0] | SI ^        | SDFFQX2M | 0.059 | 0.000 |   0.141 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.101 | 
     | FIFO/DUT4/\MEM_reg[1][0] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.101 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[7][7] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[7][7] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[7][6] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | FIFO/DUT4/\MEM_reg[7][6] | CK ^ -> Q ^ | SDFFQX2M | 0.059 | 0.141 |   0.141 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[7][7] | SI ^        | SDFFQX2M | 0.059 | 0.000 |   0.141 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.101 | 
     | FIFO/DUT4/\MEM_reg[7][7] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.101 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[6][7] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[6][7] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[6][6] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | FIFO/DUT4/\MEM_reg[6][6] | CK ^ -> Q ^ | SDFFQX2M | 0.059 | 0.141 |   0.141 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[6][7] | SI ^        | SDFFQX2M | 0.059 | 0.000 |   0.141 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.101 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.101 | 
     | FIFO/DUT4/\MEM_reg[6][7] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.101 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin FIFO/DUT0/\REG_reg[3] /CK 
Endpoint:   FIFO/DUT0/\REG_reg[3] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: FIFO/DUT0/\REG_reg[2] /Q  (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.142
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |           |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.102 | 
     | U3_mux2X1/U1          | B ^ -> Y ^  | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | FIFO/DUT0/\REG_reg[2] | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.142 |   0.142 |    0.040 | 
     | FIFO/DUT0/\REG_reg[3] | SI ^        | SDFFRQX2M | 0.038 | 0.000 |   0.142 |    0.040 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |           | 0.000 |       |   0.000 |    0.102 | 
     | U3_mux2X1/U1          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.102 | 
     | FIFO/DUT0/\REG_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.102 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[5][0] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[5][0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[4][7] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.142
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | FIFO/DUT4/\MEM_reg[4][7] | CK ^ -> Q ^ | SDFFQX2M | 0.060 | 0.142 |   0.142 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[5][0] | SI ^        | SDFFQX2M | 0.060 | 0.000 |   0.142 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | FIFO/DUT4/\MEM_reg[5][0] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.102 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[2][6] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[2][6] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[2][5] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.142
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | FIFO/DUT4/\MEM_reg[2][5] | CK ^ -> Q ^ | SDFFQX2M | 0.060 | 0.142 |   0.142 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[2][6] | SI ^        | SDFFQX2M | 0.060 | 0.000 |   0.142 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | FIFO/DUT4/\MEM_reg[2][6] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.102 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[5][1] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[5][1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[5][0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.142
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | FIFO/DUT4/\MEM_reg[5][0] | CK ^ -> Q ^ | SDFFQX2M | 0.060 | 0.142 |   0.142 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[5][1] | SI ^        | SDFFQX2M | 0.060 | 0.000 |   0.142 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | FIFO/DUT4/\MEM_reg[5][1] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.102 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin RST_SYNC_1/\stages_reg[1] /CK 
Endpoint:   RST_SYNC_1/\stages_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: RST_SYNC_1/\stages_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.139
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.000 |       |   0.000 |   -0.102 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | RST_SYNC_1/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.034 | 0.139 |   0.139 |    0.037 | 
     | RST_SYNC_1/\stages_reg[1] | SI ^        | SDFFRQX1M | 0.034 | 0.000 |   0.139 |    0.037 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.102 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |    0.102 | 
     | RST_SYNC_1/\stages_reg[1] | CK ^       | SDFFRQX1M | 0.000 | 0.000 |   0.000 |    0.102 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[2][5] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[2][5] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[2][4] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.142
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | FIFO/DUT4/\MEM_reg[2][4] | CK ^ -> Q ^ | SDFFQX2M | 0.060 | 0.142 |   0.142 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[2][5] | SI ^        | SDFFQX2M | 0.060 | 0.000 |   0.142 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | FIFO/DUT4/\MEM_reg[2][5] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.102 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[4][7] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[4][7] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[4][6] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.142
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | FIFO/DUT4/\MEM_reg[4][6] | CK ^ -> Q ^ | SDFFQX2M | 0.060 | 0.142 |   0.142 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[4][7] | SI ^        | SDFFQX2M | 0.060 | 0.000 |   0.142 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | FIFO/DUT4/\MEM_reg[4][7] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.102 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin FIFO/DUT3/\RD_ADDR_reg[3] /CK 
Endpoint:   FIFO/DUT3/\RD_ADDR_reg[3] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT3/\RD_ADDR_reg[2] /QN (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.140
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |           |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^   |           | 0.000 |       |   0.000 |   -0.102 | 
     | U3_mux2X1/U1              | B ^ -> Y ^   | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | FIFO/DUT3/\RD_ADDR_reg[2] | CK ^ -> QN ^ | SDFFRX1M  | 0.084 | 0.140 |   0.140 |    0.038 | 
     | FIFO/DUT3/\RD_ADDR_reg[3] | SI ^         | SDFFRQX2M | 0.084 | 0.000 |   0.140 |    0.038 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |    0.102 | 
     | U3_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |    0.102 | 
     | FIFO/DUT3/\RD_ADDR_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.102 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[3][0] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[3][0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[2][7] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.142
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | FIFO/DUT4/\MEM_reg[2][7] | CK ^ -> Q ^ | SDFFQX2M | 0.060 | 0.142 |   0.142 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[3][0] | SI ^        | SDFFQX2M | 0.060 | 0.000 |   0.142 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | FIFO/DUT4/\MEM_reg[3][0] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.102 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin FIFO/DUT4/\MEM_reg[4][1] /CK 
Endpoint:   FIFO/DUT4/\MEM_reg[4][1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: FIFO/DUT4/\MEM_reg[4][0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.142
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |          | 0.000 |       |   0.000 |   -0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^  | MX2X6M   | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | FIFO/DUT4/\MEM_reg[4][0] | CK ^ -> Q ^ | SDFFQX2M | 0.061 | 0.142 |   0.142 |    0.040 | 
     | FIFO/DUT4/\MEM_reg[4][1] | SI ^        | SDFFQX2M | 0.061 | 0.000 |   0.142 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |            |          |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |          | 0.000 |       |   0.000 |    0.102 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |    0.102 | 
     | FIFO/DUT4/\MEM_reg[4][1] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |    0.102 | 
     +---------------------------------------------------------------------------------------+ 

