<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AutoLogic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AutoLogic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AutoLogic.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="AutoLogic.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AutoLogic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AutoLogic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AutoLogic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="AutoLogic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AutoLogic.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="AutoLogic.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="AutoLogic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="AutoLogic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AutoLogic.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="AutoLogic.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AutoLogic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AutoLogic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="AutoLogic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="AutoLogic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="AutoLogic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="AutoLogic.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="AutoLogic.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="AutoLogic.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AutoLogic.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AutoLogic_AutoLogic_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AutoLogic_AutoLogic_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AutoLogic_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AutoLogic_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="AutoLogic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AutoLogic_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AutoLogic_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AutoLogic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AutoLogic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AutoLogic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="AutoLogic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AutoLogic_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AutoLogic_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="AutoLogic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="AutoLogic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AutoLogic_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AutoLogic_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AutoLogic_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="AutoLogic_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="AutoLogic_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AutoLogic_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AutoLogic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="autologic.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="autologic.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="autologic.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477499557" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1477499557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477511969" xil_pn:in_ck="3469975223242832041" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477511969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AutoTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1477512179" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7778781743838381885" xil_pn:start_ts="1477512179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477512181" xil_pn:in_ck="3828707083803804947" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8632147960115176827" xil_pn:start_ts="1477512179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AutoLogic.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1477500400" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9151456211100011763" xil_pn:start_ts="1477500400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477511971" xil_pn:in_ck="3656917557591935138" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1477511971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AutoLogic.vhf"/>
      <outfile xil_pn:name="AutoTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1477512186" xil_pn:in_ck="3656917557591935138" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5400232660187761411" xil_pn:start_ts="1477512181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AutoLogic_beh.prj"/>
      <outfile xil_pn:name="AutoLogic_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1477512202" xil_pn:in_ck="-4746237021076233788" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7578259429208840534" xil_pn:start_ts="1477512202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AutoLogic_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1477511995" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1477511995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477511997" xil_pn:in_ck="3828707083803804947" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8992012290716605317" xil_pn:start_ts="1477511995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AutoLogic.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1477511997" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9151456211100011763" xil_pn:start_ts="1477511997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477511997" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1477511997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477511997" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3071792640929456947" xil_pn:start_ts="1477511997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477511997" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1477511997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477511997" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1486284214701045309" xil_pn:start_ts="1477511997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477512009" xil_pn:in_ck="3828707083803808377" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="1542265883315712406" xil_pn:start_ts="1477511997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AutoLogic.jhd"/>
      <outfile xil_pn:name="AutoLogic.lso"/>
      <outfile xil_pn:name="AutoLogic.ngc"/>
      <outfile xil_pn:name="AutoLogic.ngr"/>
      <outfile xil_pn:name="AutoLogic.prj"/>
      <outfile xil_pn:name="AutoLogic.stx"/>
      <outfile xil_pn:name="AutoLogic.syr"/>
      <outfile xil_pn:name="AutoLogic.xst"/>
      <outfile xil_pn:name="AutoLogic_AutoLogic_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="AutoLogic_beh.prj"/>
      <outfile xil_pn:name="AutoLogic_vhdl.prj"/>
      <outfile xil_pn:name="AutoLogic_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1477512009" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119258460799560823" xil_pn:start_ts="1477512009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477512017" xil_pn:in_ck="3828707083803799629" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="151269414348084091" xil_pn:start_ts="1477512009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AutoLogic.bld"/>
      <outfile xil_pn:name="AutoLogic.ngd"/>
      <outfile xil_pn:name="AutoLogic_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1477512024" xil_pn:in_ck="3828707083803799630" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-3037193059779134713" xil_pn:start_ts="1477512017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AutoLogic.pcf"/>
      <outfile xil_pn:name="AutoLogic_map.map"/>
      <outfile xil_pn:name="AutoLogic_map.mrp"/>
      <outfile xil_pn:name="AutoLogic_map.ncd"/>
      <outfile xil_pn:name="AutoLogic_map.ngm"/>
      <outfile xil_pn:name="AutoLogic_map.xrpt"/>
      <outfile xil_pn:name="AutoLogic_summary.xml"/>
      <outfile xil_pn:name="AutoLogic_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1477512042" xil_pn:in_ck="7206998682491024999" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3190258778073453786" xil_pn:start_ts="1477512024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AutoLogic.ncd"/>
      <outfile xil_pn:name="AutoLogic.pad"/>
      <outfile xil_pn:name="AutoLogic.par"/>
      <outfile xil_pn:name="AutoLogic.ptwx"/>
      <outfile xil_pn:name="AutoLogic.unroutes"/>
      <outfile xil_pn:name="AutoLogic.xpi"/>
      <outfile xil_pn:name="AutoLogic_pad.csv"/>
      <outfile xil_pn:name="AutoLogic_pad.txt"/>
      <outfile xil_pn:name="AutoLogic_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1477512050" xil_pn:in_ck="3828707083803799498" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="4513092874982558118" xil_pn:start_ts="1477512042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AutoLogic.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="autologic.bgn"/>
      <outfile xil_pn:name="autologic.bit"/>
      <outfile xil_pn:name="autologic.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1477512042" xil_pn:in_ck="3828707083803799498" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1477512039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AutoLogic.twr"/>
      <outfile xil_pn:name="AutoLogic.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
