

================================================================
== Synthesis Summary Report of 'krnl_s2mm'
================================================================
+ General Information: 
    * Date:           Sun Dec 12 13:56:00 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        far_reco_v2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu57p-fsvk2892-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------+--------+-------+----------+-----------+----------+----------+---------+----------+---------+----+-------------+--------------+-----+
    |            Modules           |  Issue |       | Latency  |  Latency  | Iteration|          |   Trip  |          |         |    |             |              |     |
    |            & Loops           |  Type  | Slack | (cycles) |    (ns)   |  Latency | Interval |  Count  | Pipelined|  BRAM   | DSP|      FF     |      LUT     | URAM|
    +------------------------------+--------+-------+----------+-----------+----------+----------+---------+----------+---------+----+-------------+--------------+-----+
    |+ krnl_s2mm                   |  Timing|  -0.25|  32000019|  3.200e+08|         -|  32000020|        -|        no|  2 (~0%)|   -|  226168 (8%)|  390311 (29%)|    -|
    | + grp_shift_and_fill_fu_862  |      II|   4.09|         0|      0.000|         -|         1|        -|       yes|        -|   -|            -|   10913 (~0%)|    -|
    | + grp_match_fu_901           |      II|   0.00|         9|     90.000|         -|         1|        -|       yes|        -|   -|  158469 (6%)|  374217 (28%)|    -|
    | o outer_loop                 |      II|   7.30|  32000017|  3.200e+08|        50|        32|  1000000|       yes|        -|   -|            -|             -|    -|
    +------------------------------+--------+-------+----------+-----------+----------+----------+---------+----------+---------+----+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| n2k       | both          | 512   | 16    | 1   | 64    | 1     | 1      | 64    | 1     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------------------------------------+
| Argument | Direction | Datatype                                      |
+----------+-----------+-----------------------------------------------+
| out      | out       | ap_uint<16>*                                  |
| n2k      | in        | stream<hls::axis<ap_uint<512>, 1, 1, 16>, 0>& |
| size     | in        | unsigned int                                  |
+----------+-----------+-----------------------------------------------+

* SW-to-HW Mapping
+----------+-----------------------+-----------+----------+-----------------------+
| Argument | HW Name               | HW Type   | HW Usage | HW Info               |
+----------+-----------------------+-----------+----------+-----------------------+
| out      | m_axi_gmem            | interface |          |                       |
| out      | s_axi_control out_r_1 | register  | offset   | offset=0x10, range=32 |
| out      | s_axi_control out_r_2 | register  | offset   | offset=0x14, range=32 |
| n2k      | n2k                   | interface |          |                       |
| size     | s_axi_control size    | register  |          | offset=0x1c, range=32 |
+----------+-----------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Bursts and Widening Missed
+--------------+----------+--------------------+------------------------+------------+------------------------------------------------+
| HW Interface | Variable | Loop               | Problem                | Resolution | Location                                       |
+--------------+----------+--------------------+------------------------+------------+------------------------------------------------+
| m_axi_gmem   | out      | main_matching_loop | Stride is incompatible | 214-230    | Documents/reco_v2/reco/tmp/krnl_s2mm.cpp:65:22 |
+--------------+----------+--------------------+------------------------+------------+------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)
