vhdtdtfi -lib work E:/Git/FPGA/UART_1.0/Sync_Reciver.v -lang verilog -prj UART_1.0 -o Sync_Reciver.spl -module Sync_Reciver -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w Sync_Reciver.spl E:/Git/FPGA/UART_1.0/Sync_Reciver.sym 
vhdtdtfi -lib work E:/Git/FPGA/UART_1.0/Sync_Reciver.v -lang verilog -prj UART_1.0 -o Sync_Reciver.spl -module Sync_Reciver -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w Sync_Reciver.spl E:/Git/FPGA/UART_1.0/Sync_Reciver.sym 
vhdtdtfi -lib work E:/Git/FPGA/UART_1.0/Sync_Reciver.v -lang verilog -prj UART_1.0 -o Sync_Reciver.spl -module Sync_Reciver -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w Sync_Reciver.spl E:/Git/FPGA/UART_1.0/Sync_Reciver.sym 
