Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 22:13:22 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/delay_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.335ns (57.312%)  route 0.994ns (42.688%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          0.994     2.179    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.232     2.411 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5/O
                         net (fo=1, routed)           0.000     2.411    bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.851 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.851    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.116 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.116    bd_0_i/hls_inst/inst/addr_right_4_fu_760_p26_out[9]
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[9]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[9]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.330ns (57.220%)  route 0.994ns (42.780%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          0.994     2.179    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.232     2.411 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5/O
                         net (fo=1, routed)           0.000     2.411    bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.851 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.851    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.111 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.111    bd_0_i/hls_inst/inst/addr_right_4_fu_760_p26_out[11]
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.315ns (55.898%)  route 1.037ns (44.102%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          1.037     2.222    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.232     2.454 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.877 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.877    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.139 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.139    bd_0_i/hls_inst/inst/addr_right_6_fu_776_p24_out[11]
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.310ns (55.804%)  route 1.037ns (44.196%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          1.037     2.222    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.232     2.454 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.877 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.877    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.134 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.134    bd_0_i/hls_inst/inst/addr_right_6_fu_776_p24_out[9]
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[9]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[9]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 1.355ns (59.473%)  route 0.923ns (40.527%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 f  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/Q
                         net (fo=32, routed)          0.923     2.108    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[5]
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.235     2.343 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756[7]_i_4/O
                         net (fo=1, routed)           0.000     2.343    bd_0_i/hls_inst/inst/addr_right_12_reg_1756[7]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.800 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.800    bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[7]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.065 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.065    bd_0_i/hls_inst/inst/addr_right_12_fu_824_p213_out[9]
    SLICE_X48Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[9]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X48Y80         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[9]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.208ns (52.145%)  route 1.109ns (47.855%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 f  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/Q
                         net (fo=32, routed)          1.109     2.294    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[7]
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.234     2.528 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762[7]_i_2/O
                         net (fo=1, routed)           0.000     2.528    bd_0_i/hls_inst/inst/addr_right_13_reg_1762[7]_i_2_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.842 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.842    bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[7]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.104 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.104    bd_0_i/hls_inst/inst/addr_right_13_fu_832_p212_out[11]
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.350ns (59.384%)  route 0.923ns (40.616%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 f  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/Q
                         net (fo=32, routed)          0.923     2.108    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[5]
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.235     2.343 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756[7]_i_4/O
                         net (fo=1, routed)           0.000     2.343    bd_0_i/hls_inst/inst/addr_right_12_reg_1756[7]_i_4_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.800 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.800    bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[7]_i_1_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.060 r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.060    bd_0_i/hls_inst/inst/addr_right_12_fu_824_p213_out[11]
    SLICE_X48Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X48Y80         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.203ns (52.042%)  route 1.109ns (47.958%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 f  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[7]/Q
                         net (fo=32, routed)          1.109     2.294    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[7]
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.234     2.528 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762[7]_i_2/O
                         net (fo=1, routed)           0.000     2.528    bd_0_i/hls_inst/inst/addr_right_13_reg_1762[7]_i_2_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     2.842 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.842    bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[7]_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.099 r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.099    bd_0_i/hls_inst/inst/addr_right_13_fu_832_p212_out[9]
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[9]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/addr_right_13_reg_1762_reg[9]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 1.270ns (56.086%)  route 0.994ns (43.914%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          0.994     2.179    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.232     2.411 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5/O
                         net (fo=1, routed)           0.000     2.411    bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.851 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.851    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.051 r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.051    bd_0_i/hls_inst/inst/addr_right_4_fu_760_p26_out[10]
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y80         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[10]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[10]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.252ns (54.684%)  route 1.037ns (45.316%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1062, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y81         FDRE                                         r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398     1.185 r  bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/Q
                         net (fo=32, routed)          1.037     2.222    bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg[4]
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.232     2.454 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.877 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.877    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     3.076 r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.076    bd_0_i/hls_inst/inst/addr_right_6_fu_776_p24_out[10]
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=1062, unset)         0.748     3.526    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y85         FDRE                                         r  bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[10]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[10]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  0.515    




