Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 21 08:45:00 2023
| Host         : Angel running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -file j1soc-timing_synth.rpt
| Design       : j1soc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: per_d7s/dp/cfreq_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.199      -55.539                     75                 1521        0.067        0.000                      0                 1521        3.750        0.000                       0                   600  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.199      -55.539                     75                 1521        0.067        0.000                      0                 1521        3.750        0.000                       0                   600  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           75  Failing Endpoints,  Worst Slack       -2.199ns,  Total Violation      -55.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.199ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.487ns  (logic 2.950ns (45.478%)  route 3.537ns (54.522%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 7.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     7.285    sys_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     7.381 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=599, unplaced)       0.584     7.965    dpRm/dlptRAM/ram_reg_2
                         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    10.419 f  dpRm/dlptRAM/ram_reg/DOBDO[15]
                         net (fo=2, unplaced)         0.803    11.222    cpu0/ram0/DOBDO[1]
                         LUT6 (Prop_lut6_I0_O)        0.124    11.346 f  cpu0/ram0/ram_reg_0_i_44/O
                         net (fo=1, unplaced)         0.732    12.078    cpu0/ram0/ram_reg_0_i_44_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    12.202 f  cpu0/ram0/ram_reg_0_i_24/O
                         net (fo=1, unplaced)         0.732    12.934    cpu0/ram0/ram_reg_0_i_24_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    13.058 r  cpu0/ram0/ram_reg_0_i_16/O
                         net (fo=3, unplaced)         0.467    13.525    cpu0/ram0/ram_reg_0_i_16_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.649 r  cpu0/ram0/ram_reg_0_i_15/O
                         net (fo=16, unplaced)        0.803    14.451    cpu0/ram0/we_a0
                         RAMB36E1                                     r  cpu0/ram0/ram_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    sys_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=599, unplaced)       0.439    12.704    cpu0/ram0/sys_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  cpu0/ram0/ram_reg_0/CLKARDCLK
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.252    cpu0/ram0/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -14.451    
  -------------------------------------------------------------------
                         slack                                 -2.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 per_u/uart/d_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_u/uart/d_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    sys_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=599, unplaced)       0.114     0.728    per_u/uart/sys_clk_i_IBUF_BUFG
                         FDRE                                         r  per_u/uart/d_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  per_u/uart/d_reg[13]/Q
                         net (fo=2, unplaced)         0.086     0.961    per_u/uart/d_reg_n_0_[13]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.053 r  per_u/uart/d_reg[11]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.053    per_u/uart/d_reg[11]_i_1_n_4
                         FDRE                                         r  per_u/uart/d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    sys_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=599, unplaced)       0.259     1.082    per_u/uart/sys_clk_i_IBUF_BUFG
                         FDRE                                         r  per_u/uart/d_reg[14]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    per_u/uart/d_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                dpRm/dlptRAM/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                cpu0/dstack_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                cpu0/dstack_reg_0_31_0_5/RAMD_D1/CLK



