--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DK.twx DK.ncd -o DK.twr DK.pcf -ucf DK.ucf

Design file:              DK.ncd
Physical constraint file: DK.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
LB          |    5.600(R)|    0.923(R)|clk_BUFGP         |   0.000|
RB          |    6.211(R)|    0.051(R)|clk_BUFGP         |   0.000|
UB          |    7.685(R)|   -1.316(R)|clk_BUFGP         |   0.000|
sw1         |    2.904(R)|   -0.175(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
HS          |    7.665(R)|clk_BUFGP         |   0.000|
RGB<0>      |   10.284(R)|clk_BUFGP         |   0.000|
RGB<1>      |   10.625(R)|clk_BUFGP         |   0.000|
RGB<2>      |   10.608(R)|clk_BUFGP         |   0.000|
RGB<3>      |   10.179(R)|clk_BUFGP         |   0.000|
RGB<4>      |   10.361(R)|clk_BUFGP         |   0.000|
RGB<5>      |   10.295(R)|clk_BUFGP         |   0.000|
RGB<6>      |   10.339(R)|clk_BUFGP         |   0.000|
RGB<7>      |    9.795(R)|clk_BUFGP         |   0.000|
VS          |    7.909(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.053|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw0            |RGB<0>         |    9.300|
sw0            |RGB<1>         |    9.641|
sw0            |RGB<2>         |    9.624|
sw0            |RGB<3>         |    9.195|
sw0            |RGB<4>         |    9.377|
sw0            |RGB<5>         |    9.311|
sw0            |RGB<6>         |    9.355|
sw0            |RGB<7>         |    8.811|
---------------+---------------+---------+


Analysis completed Fri Jan 11 14:18:09 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4519 MB



