#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_dump_var_vpdg('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vcsd_dump_var_vpdg')
ANF: vcsd_begin_no_value_var_info('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: scsd_fgp_get_is_cpu_affinity_disabled('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: scsd_fgp_get_is_cpu_affinity_disabled')
ANF: vhdi_dt_get_type('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_dt_get_vhdl_integer_range_info('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_dt_get_vhdl_integer_range_info')
ANF: vhdi_def_traverse_module('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_set_int_subtype('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_set_int_subtype')
ANF: vhdi_set_fixed_point('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_set_fixed_point')
ANF: vhdi_get_fsdb_option('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: /home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv
 option[1]: -sml=verdi
 option[2]: +UVM_VERDI_TRACE=UVM_AWARE
 option[3]: +fsdb+gate=off
 option[4]: -ucli2Proc
 option[5]: -ucli
 option[6]: -l
 option[7]: /home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/verdiLog/sim.log
 option[8]: /tools/synopsys/vcs/W-2024.09-SP1/linux64/bin/vcs1
 option[9]: -Mcc=gcc
 option[10]: -Mcplusplus=g++
 option[11]: -Masflags=
 option[12]: -Mcfl= -pipe -fPIC -O -I/tools/synopsys/vcs/W-2024.09-SP1/include 
 option[13]: -Mxllcflags=
 option[14]: -Mxcflags= -pipe -fPIC -I/tools/synopsys/vcs/W-2024.09-SP1/include
 option[15]: -Mldflags= -rdynamic 
 option[16]: -Mout=simv
 option[17]: -Mamsrun=
 option[18]: -Mvcsaceobjs=
 option[19]: -Mobjects= /tools/synopsys/vcs/W-2024.09-SP1/linux64/lib/libvirsim.so /tools/synopsys/vcs/W-2024.09-SP1/linux64/lib/liberrorinf.so /tools/synopsys/vcs/W-2024.09-SP1/linux64/lib/libsnpsmalloc.so /tools/synopsys/vcs/W-2024.09-SP1/linux64/lib/libvfs.so 
 option[20]: -Mexternalobj=
 option[21]: -Msaverestoreobj=/tools/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_save_restore_new.o
 option[22]: -Mcrt0=
 option[23]: -Mcrtn=
 option[24]: -Mcsrc=
 option[25]: -Msyslibs=/tools/synopsys/verdi/W-2024.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[26]: -full64
 option[27]: -kdb
 option[28]: -Xufe=2steps
 option[29]: -kdb=common_elab
 option[30]: -Xufe=2steps
 option[31]: -debug_access+all
 option[32]: +vpi
 option[33]: +vcsd1
 option[34]: +itf+/tools/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcsdp_lite.tab
 option[35]: -kdb=common_elab
 option[36]: -Xufe=2steps
 option[37]: -kdb=common_elab
 option[38]: -Xufe=2steps
 option[39]: -picarchive
 option[40]: -P
 option[41]: /tools/synopsys/verdi/W-2024.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
 option[42]: -fsdb
 option[43]: -sverilog
 option[44]: -gen_obj
 option[45]: -v
 option[46]: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/GF22FDX_SC7P5T_116CPP_BASE_CSC20L.v
 option[47]: -v
 option[48]: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/prim.v
 option[49]: -Xfile_begin_f=gate_fft_top_filelist
 option[50]: ./fft_top.v
 option[51]: ./tb_fft_top_gate.sv
 option[52]: -Xfile_end
 option[53]: -load
 option[54]: /tools/synopsys/verdi/W-2024.09-SP2/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release W-2024.09-SP1_Full64
Linux 5.14.0-427.13.1.el9_4.x86_64 #1 SMP PREEMPT_DYNAMIC Wed Apr 10 10:29:16 EDT 2024 x86_64
CPU cores: 64
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		524288
memorylocked		8192 kbytes
maxproc		4126066
======================================
(Special)Runtime environment variables:

Runtime environment variables:
LC_HOME=/tools/synopsys/lc/V-2023.12-SP5-5
SHELL=/bin/csh
SYNOPSYS=/tools/synopsys
PRIMESIM_HOME=/tools/synopsys/primesim/W-2024.09-SP2-2
GROUP=aedu34
MACHTYPE=x86_64
HOSTNAME=kccisynop2
VCS_HOME=/tools/synopsys/vcs/W-2024.09-SP1
SPS_RGB_PATH=/tools/synopsys/verdi/W-2024.09-SP2/etc/rgb
MALLOC_ARENA_MAX=1
CUSTOM_COMPILER=/tools/synopsys/customcompiler/W-2024.09-SP2-3
XMODIFIERS=@im=none
VERDI_HOME=/tools/synopsys/verdi/W-2024.09-SP2
PT_HOME=/tools/synopsys/prime/W-2024.09-SP4
VERDI_QT5=1
PWD=/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim
LOGNAME=aedu34
XDG_SESSION_TYPE=tty
MODULESHOME=/usr/share/Modules
MANPATH=/usr/share/man:
SPS_FONT_PATH=/tools/synopsys/verdi/W-2024.09-SP2/font
HSP_HOME=/tools/synopsys/hspice/W-2024.09-SP2-2/hspice
MOTD_SHOWN=pam
XNLSPATH=/tools/synopsys/verdi/W-2024.09-SP2/etc/access/nls
__MODULES_SHARE_MANPATH=:1
HOME=/home/aedu34
LD_NOVERSION=1
LANG=C
WV_HOME=/tools/synopsys/wv/W-2024.09-SP2-4
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.m4a=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.oga=01;36:*.opus=01;36:*.spx=01;36:*.xspf=01;36:
OSTYPE=linux
VERDI_ORIGNAL_LD_LIBRARY_PATH=
SSH_CONNECTION=10.10.15.141 63553 10.10.15.20 22
VCS_EXEC_DONE=1
SPS_XFONT_PATH=/tools/synopsys/verdi/W-2024.09-SP2/XFont
NOVASHLPPATH=/tools/synopsys/verdi/W-2024.09-SP2/doc
ICV_HOME_DIR=/tools/synopsys/icvalidator/W-2024.09-SP2-6
XDG_SESSION_CLASS=user
SNPSLMD_LICENSE_FILE=27020@10.10.15.20
TERM=xterm
HOST=kccisynop2
LESSOPEN=||/usr/bin/lesspipe.sh %s
USER=aedu34
LOADEDMODULES=
DISPLAY=localhost:11.0
VCS_PATHMAP_PRELOAD_DONE=1
STARRC_HOME=/tools/synopsys/starrc/Q-2019.12-SP5-4
FM_HOME=/tools/synopsys/fm/W-2024.09-SP4
SHLVL=1
NOVAS_SYNC_MOTIF_DISP=
QT_VERDI_ENABLE_ICON_MEM_FIX=1
XDG_SESSION_ID=42000
LM_LICENSE_FILE=/tools/synopsys/scl/2023.09/linux64/bin/Synopsys_Temp_Key_Site_54278_snpslmd_portAdded.txt
LD_LIBRARY_PATH=
VCS_STACK_EXEC=true
XDG_RUNTIME_DIR=/run/user/1087
S_COLORS=auto
SSH_CLIENT=10.10.15.141 63553 22
PRIMEWAVE=/tools/synopsys/primewave/W-2024.09-SP2-3
__MODULES_LMINIT=module use --append /usr/share/Modules/modulefiles:module use --append /etc/modulefiles:module use --append /usr/share/modulefiles
ICC2_HOME=/tools/synopsys/icc2/W-2024.09-SP1
VC_STATIC_HOME=/tools/synopsys/vc_static/W-2024.09-2
SYS_PROG_NAME=verdi
LC_ALL=C
VENDOR=unknown
PATH=/tools/synopsys/icc2/W-2024.09-SP1/bin:/tools/synopsys/prime/W-2024.09-SP4/bin:/tools/synopsys/lc/V-2023.12-SP5-5/bin:/tools/synopsys/syn/V-2023.12-SP5-4/bin:/tools/synopsys/fm/W-2024.09-SP4/bin:/tools/synopsys/vcs/W-2024.09-SP1/bin:/tools/synopsys/verdi/W-2024.09-SP2/bin:/tools/synopsys/vc_static/W-2024.09-2/bin:/tools/synopsys/starrc/Q-2019.12-SP5-4/bin:/tools/synopsys/customcompiler/W-2024.09-SP2-3/bin:/tools/synopsys/wv/W-2024.09-SP2-4/bin:/tools/synopsys/primewave/W-2024.09-SP2-3/bin:/tools/synopsys/primesim/W-2024.09-SP2-2/bin:/tools/synopsys/starrc/Q-2019.12-SP5-4/bin:/tools/synopsys/hspice/W-2024.09-SP2-2/hspice/linux64:/tools/synopsys/icvalidator/W-2024.09-SP2-6/bin/linux64:/usr/share/Modules/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/sbin:/bin:/usr/bin:/usr/sbin:/usr/include:/lib:/lib64:/usr/lib:/usr/lib64:/etc:/usr/Synopsys/installer
MODULEPATH=/etc/scl/modulefiles:/usr/share/Modules/modulefiles:/etc/modulefiles:/usr/share/modulefiles
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1087/bus
MAIL=/var/spool/mail/aedu34
SSH_TTY=/dev/pts/1
HOSTTYPE=x86_64-linux
QT_PLUGIN_PATH=/tools/synopsys/verdi/W-2024.09-SP2/platform/LINUXAMD64/lib/Qt5/plugins
SYS_INST_DIR=/tools/synopsys/verdi/W-2024.09-SP2
SYN_HOME=/tools/synopsys/syn/V-2023.12-SP5-4
REMOTEHOST=10.10.15.141
MODULES_CMD=/usr/share/Modules/libexec/modulecmd.tcl
NOVAS_LC_ALL=C
SIMV_DAIDIR_PATH=/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/./simv.daidir
NOVAS_SIGNAL_BASE_EXTRACTION=1
SIGNAL_BASE_EXTRACTION=1
NOVAS_VERDI_SVTB_BETA=1
VERDI_SVTB_BETA=1
NOVAS_VERDI_SVTB_ALPHA=1
VERDI_SVTB_ALPHA=1
NOVAS_VERDI_TB_HT=1
VERDI_TB_HT=1
NOVAS_WAVE_REDRAW_ALLVC=1
WAVE_REDRAW_ALLVC=1
NOVAS_TCL_LIBRARY=/tools/synopsys/verdi/W-2024.09-SP2/etc/access/tcl86_library
TCL_LIBRARY=/tools/synopsys/verdi/W-2024.09-SP2/etc/access/tcl86_library
XKEYSYMDB=/tools/synopsys/verdi/W-2024.09-SP2/etc/access/XKeysymDB2.1
XLOCALEDIR=/tools/synopsys/verdi/W-2024.09-SP2/etc/access/locale
QTWEBENGINE_CHROMIUM_FLAGS=--log-level=3
QT_XCB_NO_XI2=1
NOVAS_SIGNAL_BASED_BA=0
SIGNAL_BASED_BA=0
SNPS_SIM_DEFAULT_GUI=verdi
FSDB_FILE=/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/inter.fsdb
VCS_UCLI_STDIN_BLOCKING=1
FSDB_VHDL_PROTECTED=1
FSDB_RD_IR_ENABLE=1
FSDB_SVA_STATUS=1
SYNOPSYS_SIM=/tools/synopsys/vcs/W-2024.09-SP1
DISABLE_LIBRARY_MAP_CHECK=1
AST_DUMP=11
TRMIS_REVERSE_JUMP_TO_EARLIEST=1
TS_TRMIS_DECIDE_RM_RC_ATTR=0
TFV_FSDB_MIS_BATCH_REMOVE_INTF_RC_HAVING_INTF_MISMATCH=0
TFV_FSDB_MIS_BATCH_ENABLE_FSDB_GATE=1
TFV_FSDB_MIS_BATCH_DUMP_TDC=0
TFV_FSDB_MIS_RCA_MODE=1
VCS_STOP_SAFE=1
DVE_SIM_SELECT_LOOP=on
FLEXLM_BORROWFILE=/home/aedu34/.kccisynop2-borrow.txt
Runtime command line arguments:
argv[0]=/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv
argv[1]=-sml=verdi
argv[2]=+UVM_VERDI_TRACE=UVM_AWARE
argv[3]=+fsdb+gate=off
argv[4]=-ucli2Proc
argv[5]=-ucli
argv[6]=-l
argv[7]=/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/verdiLog/sim.log
285 profile - 100
          CPU/Mem usage: 0.030 sys,  0.250 user,  332.42M mem
286 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
287 User CPU time used: 0 seconds
288 System CPU time used: 0 seconds
289 pliAppInit
290 ndpGetenv(FSDB_FILE): /home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/inter.fsdb
291 ndpGetenv(FSDB_SVA_STATUS): 1
292 ndpGetenv(FSDB_VHDL_PROTECTED): 1
293 FSDB_GATE & FSDB_RTL is disabled.
294 FSDB_DYNAMIC_ALIAS is enabled.
295 libnuma.so open fail. libnuma.so: cannot open shared object file: No such file or directory
296 FSDB NUMA optimize not available.
297 FSDB_PACKED_MODE is enabled.
298 FSDB_GATE_PACKED is enabled.
299 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
300 FSDB_REDUCE_VC_MEM is enabled.
301 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
302 Enable Parallel Dumping.
303 pliAppMiscSet: New Sim Round
304 pliEntryInit
305 LIBSSCORE=found /tools/synopsys/verdi/W-2024.09-SP2/share/PLI/lib/LINUXAMD64/libsscore_vcs202409.so through $NOVAS_HOME setting.
306 FSDB Dumper for VCS, Release Verdi_W-2024.09-SP2, Linux x86_64/64bit, 03/03/2025
307 (C) 1996 - 2025 by Synopsys, Inc.
308 sps_tcl_fsdbDumpfile_main at 0
309 argv[0]: /home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/inter.fsdb
310 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
311 *Verdi* : Create FSDB file '/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/inter.fsdb'
312 [spi_vcs_vd_ppi_create_root]: no upf option
313 DUMPER_MEMORY_REDUCTION is enabled.
314 compile option from '/home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/simv.daidir/vcs_rebuild'.
315   "vcs '-full64' '-kdb' '-sverilog' '-debug_access+all' '-v' '/pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/GF22FDX_SC7P5T_116CPP_BASE_CSC20L.v' '-v' '/pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/prim.v' '-f' 'gate_fft_top_filelist' 2>&1"
316 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
317 *Verdi* : Flush all FSDB Files at 0 fs.
318 DVDI_is_vir_unload_enabled is enable
319 FSDB_VCS_ENABLE_NATIVE_VC is enable
320 FSDB_VCS_ENABLE_MEMORY_NATIVE_VC is enabled
321 spi_vcs_vd_vlog_vc_enable_vector_strength is skipped since VCS is not support.
322 sps_tcl_fsdbDumpvars_vd_main
323 argv[0]: 1
324 argv[1]: tb_fft_top.dut.clk
325 argv[2]: +all
326 argv[3]: +trace_process
327 *Verdi* : Dumping the signal (tb_fft_top.dut.clk).
328 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.280 user,  450.12M mem
                   incr: 0.010 sys,  0.000 user,  26.11M mem
                   accu: 0.010 sys,  0.000 user,  26.11M mem
              accu incr: 0.010 sys,  0.000 user,  26.11M mem

          Count usage: 0 var,  1 idcode,  1 callback
                 incr: 0 var,  1 idcode,  1 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  1 idcode,  1 callback
329 Idcode  0 - bc1:0  mda:0
330 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
331 User CPU time used: 0 seconds
332 System CPU time used: 0 seconds
333 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.280 user,  450.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.010 sys,  0.000 user,  26.11M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  1 idcode,  1 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
334 Idcode  0 - bc1:0  mda:0
335 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
336 User CPU time used: 0 seconds
337 System CPU time used: 0 seconds
338 sps_tcl_fsdbDumpvars_vd_main
339 argv[0]: 1
340 argv[1]: tb_fft_top.dut.rstn
341 argv[2]: +all
342 argv[3]: +trace_process
343 *Verdi* : Dumping the signal (tb_fft_top.dut.rstn).
344 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.280 user,  450.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  2 idcode,  2 callback
                 incr: 0 var,  1 idcode,  1 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  1 idcode,  1 callback
345 Idcode  0 - bc1:0  mda:0
346 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
347 User CPU time used: 0 seconds
348 System CPU time used: 0 seconds
349 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.280 user,  450.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  2 idcode,  2 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
350 Idcode  0 - bc1:0  mda:0
351 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
352 User CPU time used: 0 seconds
353 System CPU time used: 0 seconds
354 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
355 *Verdi* : Flush all FSDB Files at 0 fs.
356 sps_tcl_fsdbDumpvars_vd_main
357 argv[0]: 1
358 argv[1]: tb_fft_top.dut.MODUL0.do_count
359 argv[2]: +all
360 argv[3]: +trace_process
361 *Verdi* : Dumping the signal (tb_fft_top.dut.MODUL0.do_count).
362 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.320 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.000 user,  1.05M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 0 var,  3 idcode,  3 callback
                 incr: 0 var,  1 idcode,  1 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  1 idcode,  1 callback
363 Idcode  0 - bc1:0  mda:0
364 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
365 User CPU time used: 0 seconds
366 System CPU time used: 0 seconds
367 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.320 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  1.05M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  3 idcode,  3 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
368 Idcode  0 - bc1:0  mda:0
369 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
370 User CPU time used: 0 seconds
371 System CPU time used: 0 seconds
372 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
373 *Verdi* : Flush all FSDB Files at 0 fs.
374 sps_tcl_fsdbDumpvars_vd_main
375 argv[0]: 1
376 argv[1]: tb_fft_top.dut.MODUL0.bf1_1.in_en
377 argv[2]: +all
378 argv[3]: +trace_process
379 *Verdi* : Dumping the signal (tb_fft_top.dut.MODUL0.bf1_1.in_en).
380 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  4 idcode,  4 callback
                 incr: 0 var,  1 idcode,  1 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  1 idcode,  1 callback
381 Idcode  0 - bc1:0  mda:0
382 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
383 User CPU time used: 0 seconds
384 System CPU time used: 0 seconds
385 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  4 idcode,  4 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
386 Idcode  0 - bc1:0  mda:0
387 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
388 User CPU time used: 0 seconds
389 System CPU time used: 0 seconds
390 sps_tcl_fsdbDumpvars_vd_main
391 argv[0]: 1
392 argv[1]: tb_fft_top.dut.MODUL0.bf1_1.x0_re
393 argv[2]: +all
394 argv[3]: +trace_process
395 *Verdi* : Dumping the signal (tb_fft_top.dut.MODUL0.bf1_1.x0_re).
396 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  5 idcode,  5 callback
                 incr: 0 var,  1 idcode,  1 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  1 idcode,  1 callback
397 Idcode  0 - bc1:0  mda:0
398 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
399 User CPU time used: 0 seconds
400 System CPU time used: 0 seconds
401 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  5 idcode,  5 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
402 Idcode  0 - bc1:0  mda:0
403 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
404 User CPU time used: 0 seconds
405 System CPU time used: 0 seconds
406 sps_tcl_fsdbDumpvars_vd_main
407 argv[0]: 1
408 argv[1]: tb_fft_top.dut.MODUL0.bf1_1.x0_im
409 argv[2]: +all
410 argv[3]: +trace_process
411 *Verdi* : Dumping the signal (tb_fft_top.dut.MODUL0.bf1_1.x0_im).
412 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  6 idcode,  6 callback
                 incr: 0 var,  1 idcode,  1 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  1 idcode,  1 callback
413 Idcode  0 - bc1:0  mda:0
414 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
415 User CPU time used: 0 seconds
416 System CPU time used: 0 seconds
417 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  6 idcode,  6 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
418 Idcode  0 - bc1:0  mda:0
419 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
420 User CPU time used: 0 seconds
421 System CPU time used: 0 seconds
422 sps_tcl_fsdbDumpvars_vd_main
423 argv[0]: 1
424 argv[1]: tb_fft_top.dut.MODUL0.bf1_1.x1_re
425 argv[2]: +all
426 argv[3]: +trace_process
427 *Verdi* : Dumping the signal (tb_fft_top.dut.MODUL0.bf1_1.x1_re).
428 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  7 idcode,  7 callback
                 incr: 0 var,  1 idcode,  1 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  1 idcode,  1 callback
429 Idcode  0 - bc1:0  mda:0
430 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
431 User CPU time used: 0 seconds
432 System CPU time used: 0 seconds
433 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  7 idcode,  7 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
434 Idcode  0 - bc1:0  mda:0
435 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
436 User CPU time used: 0 seconds
437 System CPU time used: 0 seconds
438 sps_tcl_fsdbDumpvars_vd_main
439 argv[0]: 1
440 argv[1]: tb_fft_top.dut.MODUL0.bf1_1.x1_im
441 argv[2]: +all
442 argv[3]: +trace_process
443 *Verdi* : Dumping the signal (tb_fft_top.dut.MODUL0.bf1_1.x1_im).
444 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  8 idcode,  8 callback
                 incr: 0 var,  1 idcode,  1 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  1 idcode,  1 callback
445 Idcode  0 - bc1:0  mda:0
446 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
447 User CPU time used: 0 seconds
448 System CPU time used: 0 seconds
449 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.12M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  8 idcode,  8 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
450 Idcode  0 - bc1:0  mda:0
451 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
452 User CPU time used: 0 seconds
453 System CPU time used: 0 seconds
454 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
455 *Verdi* : Flush all FSDB Files at 0 fs.
456 sps_tcl_fsdbDumpvars_vd_main
457 argv[0]: 1
458 argv[1]: tb_fft_top.dut.MODUL0.do_count_en
459 argv[2]: +all
460 argv[3]: +trace_process
461 *Verdi* : Dumping the signal (tb_fft_top.dut.MODUL0.do_count_en).
462 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.19M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  9 idcode,  9 callback
                 incr: 0 var,  1 idcode,  1 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  1 idcode,  1 callback
463 Idcode  0 - bc1:0  mda:0
464 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
465 User CPU time used: 0 seconds
466 System CPU time used: 0 seconds
467 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.040 sys,  0.330 user,  454.19M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 0 var,  9 idcode,  9 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
468 Idcode  0 - bc1:0  mda:0
469 Elapsed time:    0:00:00    Sat Aug  2 17:42:01 2025
470 User CPU time used: 0 seconds
471 System CPU time used: 0 seconds
472 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
473 *Verdi* : Flush all FSDB Files at 0 fs.
474 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
475 *Verdi* : Flush all FSDB Files at 0 fs.
476 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
477 *Verdi* : Flush all FSDB Files at 0 fs.
478 sps_tcl_fsdbDumpflush_vd_main at 3355000 : N/A(0)
479 *Verdi* : Flush all FSDB Files at 3,355,000 fs.
480 End of simulation at 3355000
481 Memory usage: 471.667 M
482 Maximum resident set size: 255 MB
483 Hard page faults: 2
484 Soft page faults: 6744
485 Elapsed time:    0:48:57    Sat Aug  2 18:30:58 2025
486 User CPU time used: 1 seconds
487 System CPU time used: 0 seconds
488 Begin FSDB profile info:
489 FSDB Writer : bc1(679) bcn(523) mtf/stf(0/8)
FSDB Writer elapsed time : flush(0.005532) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
490 End FSDB profile info
491 FSDB closed. Name: /home/aedu34/asic_adu_red/verilog/fft_top_gate_sim/inter.fsdb Size: 12700
492 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
493                      - BlockUsed:1 Acquire:0 BufferUsed:96648
494                      - Flush:19 Expand:0 ProducerWait:0 ConsumerWait:0
495                      - MainProducerTime:1.845515255 TotalConsumerTime:0.000000000
496                      - ElapsedTime:2937.272904000
497 Producer   0 profile - BlockUsed:3 Acquire:0 BufferUsed:96648
498 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
499                      - BlockUsed:3 Acquire:0 BufferUsed:96648
500 SimExit
501 Elapsed time:    0:48:57    Sat Aug  2 18:30:58 2025
502 User CPU time used: 1 seconds
503 System CPU time used: 0 seconds
504 Sim process exit
