Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
 
--> Reading design: seg7.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "seg7.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "seg7"
Output Format                      : NGC
Target Device                      : xc4vsx25-10-ff668

---- Source Options
Top Module Name                    : seg7
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seg7.v" in library work
Module <seg7> compiled
No errors in compilation
Analysis of file <"seg7.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <seg7> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <seg7>.
Module <seg7> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <seg7>.
    Related source file is "seg7.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <num> of Case statement line 50 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <num> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <num>.
    Found 1-bit register for signal <clk_new>.
    Found 32-bit up counter for signal <counter_reg1>.
    Found 32-bit up counter for signal <flag>.
    Found 10-bit register for signal <num>.
    Found 7-bit register for signal <seg>.
    Found 3-bit register for signal <seg_en>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <seg7> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 4
 1-bit register                                        : 1
 10-bit register                                       : 1
 3-bit register                                        : 1
 7-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <seg_4> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_0> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_1> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_2> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_4> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_6> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_8> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_9> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seg_4> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_0> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_1> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_2> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_4> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_6> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_8> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_9> (without init value) has a constant value of 0 in block <seg7>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <seg_3> in Unit <seg7> is equivalent to the following FF/Latch, which will be removed : <seg_6> 
INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <seg7> is equivalent to the following FF/Latch, which will be removed : <seg_2> 

Optimizing unit <seg7> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block seg7, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : seg7.ngr
Top Level Output File Name         : seg7
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 263
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 62
#      LUT2                        : 11
#      LUT3                        : 4
#      LUT4                        : 39
#      MUXCY                       : 78
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 75
#      FD                          : 36
#      FDE                         : 1
#      FDR                         : 34
#      FDS                         : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx25ff668-10 

 Number of Slices:                       64  out of  10240     0%  
 Number of Slice Flip Flops:             75  out of  20480     0%  
 Number of 4 input LUTs:                119  out of  20480     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    320     4%  
 Number of GCLKs:                         2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkin                              | BUFGP                  | 33    |
clk_new1                           | BUFG                   | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 5.080ns (Maximum Frequency: 196.835MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.694ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkin'
  Clock period: 4.203ns (frequency: 237.901MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               4.203ns (Levels of Logic = 9)
  Source:            counter_reg1_8 (FF)
  Destination:       counter_reg1_0 (FF)
  Source Clock:      clkin rising
  Destination Clock: clkin rising

  Data Path: counter_reg1_8 to counter_reg1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.360   0.758  counter_reg1_8 (counter_reg1_8)
     LUT4:I0->O            1   0.195   0.000  clk_new_cmp_eq0000_wg_lut<0> (clk_new_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  clk_new_cmp_eq0000_wg_cy<0> (clk_new_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  clk_new_cmp_eq0000_wg_cy<1> (clk_new_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  clk_new_cmp_eq0000_wg_cy<2> (clk_new_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  clk_new_cmp_eq0000_wg_cy<3> (clk_new_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  clk_new_cmp_eq0000_wg_cy<4> (clk_new_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  clk_new_cmp_eq0000_wg_cy<5> (clk_new_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  clk_new_cmp_eq0000_wg_cy<6> (clk_new_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.263   0.932  clk_new_cmp_eq0000_wg_cy<7> (clk_new_cmp_eq0000)
     FDR:R                     1.062          counter_reg1_0
    ----------------------------------------
    Total                      4.203ns (2.514ns logic, 1.690ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_new1'
  Clock period: 5.080ns (frequency: 196.835MHz)
  Total number of paths / destination ports: 1752 / 48
-------------------------------------------------------------------------
Delay:               5.080ns (Levels of Logic = 9)
  Source:            flag_21 (FF)
  Destination:       flag_31 (FF)
  Source Clock:      clk_new1 rising
  Destination Clock: clk_new1 rising

  Data Path: flag_21 to flag_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.360   0.758  flag_21 (flag_21)
     LUT4:I0->O            1   0.195   0.000  seg_en_cmp_eq00001_wg_lut<1> (seg_en_cmp_eq00001_wg_lut<1>)
     MUXCY:S->O            1   0.366   0.000  seg_en_cmp_eq00001_wg_cy<1> (seg_en_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  seg_en_cmp_eq00001_wg_cy<2> (seg_en_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  seg_en_cmp_eq00001_wg_cy<3> (seg_en_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  seg_en_cmp_eq00001_wg_cy<4> (seg_en_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  seg_en_cmp_eq00001_wg_cy<5> (seg_en_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  seg_en_cmp_eq00001_wg_cy<6> (seg_en_cmp_eq00001_wg_cy<6>)
     MUXCY:CI->O          30   0.369   1.083  seg_en_cmp_eq00001_wg_cy<7> (seg_en_cmp_eq00001_wg_cy<7>)
     LUT3:I2->O            9   0.195   0.469  num_mux0000<6>11 (num_mux0000<6>1)
     FDR:R                     1.062          flag_31
    ----------------------------------------
    Total                      5.080ns (2.770ns logic, 2.310ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_new1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.694ns (Levels of Logic = 1)
  Source:            seg_3 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk_new1 rising

  Data Path: seg_3 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.360   0.377  seg_3 (seg_3)
     OBUF:I->O                 3.957          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      4.694ns (4.317ns logic, 0.377ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.48 secs
 
--> 

Total memory usage is 4530276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    3 (   0 filtered)

