library ieee;
use ieee.std_logic_1164.all;

entity AND_2 is

	port ( a,b : in bit;
			c : out bit);
			
end entity;

architecture and_2 of AND_2 is

	AND_2:process 
	begin
		c<= a and b;
		wait on a,b;
	end process AND_2;
end and_2;