set_property SRC_FILE_INFO {cfile:/home/keith/Documents/VHDL-lib/top/lab_1/part_2/ip/clk_base/clk_base.xdc rfile:../../../../ip/clk_base/clk_base.xdc id:1 order:EARLY scoped_inst:U0} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_100MHz]] 0.1
