# Sequence-Detector-2
# ğŸ”„ Sequence Detector (1011) â€“ Mealy FSM (Verilog)

## ğŸ¯ Objective
To design a **Mealy Finite State Machine** (FSM) that detects the binary sequence **"1011"** in a serial input stream and outputs high (`z = 1`) immediately when the sequence is completed.

---

## ğŸ“œ Description
This Verilog-based project detects the **1011** pattern using a **4-state Mealy FSM**, where the **output depends on both the current state and input**.  
The FSM transitions through defined states based on input `x`, and asserts output `z = 1` when the complete sequence is identified.

---

## âš™ï¸ Working Principle

### ğŸ” State Transition:
- **S0** â†’ Initial State  
- **S1** â†’ Seen â€˜1â€™  
- **S2** â†’ Seen â€˜10â€™  
- **S3** â†’ Seen â€˜101â€™  
- If `x == 1` in S3 â†’ Output `z = 1` (Sequence "1011" detected)

### ğŸ’¡ Mealy Machine Characteristics:
- Output changes with input (faster detection)
- Uses fewer states than Moore
- Output is generated in state S3 if `x == 1`

---

## ğŸ§  Skills Demonstrated
- Mealy FSM Design (state + input based output)
- Verilog RTL Coding
- Clocked FSM Behavior
- Simulation Testbench Writing

---

## ğŸ”§ Tools Used
- **ModelSim** (Simulation & Waveform Verification)
- **Verilog HDL** (RTL Design)
- **GitHub** (Version Control)
- **GVim (Coding Environment)

---

## ğŸ“ˆ Outcome
- Successfully detected `1011` sequence
- Verified simulation output using waveform
- Gained confidence in FSM design & Mealy model implementation

---

## ğŸ“‚ Files Included
- `seq_1011_detector.v` â€“ FSM Verilog code (Mealy machine)
- `seq_1011_detector_tb.v` â€“ Testbench for input sequence
- `waveform.png` â€“ Screenshot of simulation waveform


