INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Users/kevin/Desktop/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/kevin/Desktop/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Users/kevin/Desktop/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixmul -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/sim/verilog/AESL_autofifo_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/sim/verilog/AESL_autofifo_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/sim/verilog/AESL_autofifo_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrixmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul_mac_mulcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mac_mulcud_DSP48_0
INFO: [VRFC 10-311] analyzing module matrixmul_mac_mulcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul_mac_muldEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muldEe_DSP48_1
INFO: [VRFC 10-311] analyzing module matrixmul_mac_muldEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul_mux_32_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_mux_32_bkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrixmul_mux_32_bkb(ID=1,din0_W...
Compiling module xil_defaultlib.matrixmul_mac_mulcud_DSP48_0
Compiling module xil_defaultlib.matrixmul_mac_mulcud(ID=1,NUM_ST...
Compiling module xil_defaultlib.matrixmul_mac_muldEe_DSP48_1
Compiling module xil_defaultlib.matrixmul_mac_muldEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.matrixmul
Compiling module xil_defaultlib.AESL_autofifo_a
Compiling module xil_defaultlib.AESL_autofifo_b
Compiling module xil_defaultlib.AESL_autofifo_res
Compiling module xil_defaultlib.apatb_matrixmul_top
Compiling module work.glbl
Built simulation snapshot matrixmul
