Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  7 10:00:14 2021
| Host         : DESKTOP-DAO2O90 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rvtop_control_sets_placed.rpt
| Design       : rvtop
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             936 |          446 |
| Yes          | No                    | Yes                    |              56 |           32 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------------+--------------------------------------+------------------+----------------+
|   Clock Signal   |                    Enable Signal                    |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------------------+--------------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[2][31]_i_1_n_0  |                                      |                3 |              4 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[8][31]_i_1_n_0  |                                      |                3 |              4 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[2][31]_i_1_n_0  | rv_core_inst/ex_inst/regs_inst/rst_i |               16 |             28 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[8][31]_i_1_n_0  | rv_core_inst/ex_inst/regs_inst/rst_i |               16 |             28 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[18][31]_i_1_n_0 |                                      |               14 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[14][31]_i_1_n_0 |                                      |               17 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[19][31]_i_1_n_0 |                                      |               12 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[10][31]_i_1_n_0 |                                      |               19 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[12][31]_i_1_n_0 |                                      |               19 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[15][31]_i_1_n_0 |                                      |               14 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[17][31]_i_1_n_0 |                                      |               11 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[11][31]_i_1_n_0 |                                      |               20 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[1][31]_i_1_n_0  |                                      |               13 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[20][31]_i_1_n_0 |                                      |               14 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[31][31]_i_1_n_0 |                                      |               12 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[4][31]_i_1_n_0  |                                      |               15 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[5][31]_i_1_n_0  |                                      |               14 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[3][31]_i_1_n_0  |                                      |               17 |             32 |
|  clk_i_IBUF_BUFG |                                                     | rv_core_inst/ex_inst/regs_inst/rst_i |               12 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[28][31]_i_1_n_0 |                                      |               16 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[21][31]_i_1_n_0 |                                      |               18 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[24][31]_i_1_n_0 |                                      |               15 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[16][31]_i_1_n_0 |                                      |               12 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[13][31]_i_1_n_0 |                                      |               18 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[6][31]_i_1_n_0  |                                      |               11 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[26][31]_i_1_n_0 |                                      |               13 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[27][31]_i_1_n_0 |                                      |               13 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[25][31]_i_1_n_0 |                                      |               16 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[9][31]_i_1_n_0  |                                      |               23 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[22][31]_i_1_n_0 |                                      |               12 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[29][31]_i_1_n_0 |                                      |               17 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[23][31]_i_1_n_0 |                                      |               17 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[30][31]_i_1_n_0 |                                      |               15 |             32 |
|  clk_i_IBUF_BUFG | rv_core_inst/ex_inst/regs_inst/regs[7][31]_i_1_n_0  |                                      |               13 |             32 |
|  clk_i_IBUF_BUFG | dmem_inst_i_41_n_0                                  |                                      |               32 |            128 |
+------------------+-----------------------------------------------------+--------------------------------------+------------------+----------------+


