{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624378572409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624378572409 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EV21 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"EV21\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624378572427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624378572497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624378572497 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 13% 15% " "Can't achieve requested value 13% for clock output PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] of parameter duty cycle -- achieved value of 15%" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1624378572570 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 13% 15% " "Can't achieve requested value 13% for clock output PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] of parameter duty cycle -- achieved value of 15%" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1624378572570 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 13% 15% " "Can't achieve requested value 13% for clock output PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] of parameter duty cycle -- achieved value of 15%" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1624378572570 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] 13% 15% " "Can't achieve requested value 13% for clock output PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] of parameter duty cycle -- achieved value of 15%" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1624378572570 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1624378572570 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 50 90 250000 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 90 degrees (250000 ps) for PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1624378572570 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 50 270 750000 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 270 degrees (750000 ps) for PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1624378572570 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] 1 50 180 500000 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 180 degrees (500000 ps) for PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1624378572570 ""}  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1624378572570 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_vga_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1624378572572 ""}  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_vga_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1624378572572 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624378572726 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624378572733 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624378572779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624378572779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624378572779 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624378572779 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 3664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624378572785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 3666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624378572785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 3668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624378572785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 3670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624378572785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 3672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624378572785 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624378572785 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624378572807 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624378572872 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 " "The parameters of the PLL PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 and the PLL PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 and PLL PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 6 " "The value of the parameter \"M\" for the PLL atom PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 is 6" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1624378573482 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1624378573482 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1624378573482 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 and PLL PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 9228 " "The value of the parameter \"Min Lock Period\" for the PLL atom PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 is 9228" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1624378573482 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1624378573482 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1624378573482 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 and PLL PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 19998 " "The value of the parameter \"Max Lock Period\" for the PLL atom PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 is 19998" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1624378573482 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1624378573482 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1624378573482 ""}  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_vga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1624378573482 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/CPU.bdf" { { 872 272 512 1024 "inst12" "" } } } } { "db/pll_vga_altpll.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_vga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1624378573495 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "The Timing Analyzer is analyzing 65 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1624378574186 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EV21.sdc " "Synopsys Design Constraints File file not found: 'EV21.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1624378574189 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1624378574189 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1624378574200 ""}
{ "Warning" "WSTA_SCC_LOOP" "40 " "Found combinational loop of 40 nodes" { { "Warning" "WSTA_SCC_NODE" "inst6\|inst6\|Selector0~2\|combout " "Node \"inst6\|inst6\|Selector0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[0\]~1\|dataa " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[0\]~1\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[0\]~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[1\]~2\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[1\]~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[1\]~2\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[1\]~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[2\]~4\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[2\]~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[2\]~4\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[2\]~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[3\]~6\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[3\]~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[3\]~6\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[3\]~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[4\]~8\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[4\]~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[4\]~8\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[4\]~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[5\]~10\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[5\]~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[5\]~10\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[5\]~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[6\]~12\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[6\]~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[6\]~12\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[6\]~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[7\]~14\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[7\]~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[7\]~14\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[7\]~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[8\]~16\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[8\]~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[8\]~16\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[8\]~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[9\]~18\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[9\]~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[9\]~18\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[9\]~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[10\]~20\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[10\]~20\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[10\]~20\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[10\]~20\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[11\]~22\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[11\]~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[11\]~22\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[11\]~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[12\]~24\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[12\]~24\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[12\]~24\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[12\]~24\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[13\]~26\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[13\]~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[13\]~26\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[13\]~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[14\]~28\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[14\]~28\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[14\]~28\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[14\]~28\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[15\]~30\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[15\]~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[15\]~30\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[15\]~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[16\]~32\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[16\]~32\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[16\]~32\|cout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[16\]~32\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[17\]~34\|cin " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[17\]~34\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[17\]~34\|combout " "Node \"inst6\|inst\|LPM_ADD_SUB_component\|auto_generated\|result_int\[17\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst6\|Selector0~1\|dataa " "Node \"inst6\|inst6\|Selector0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst6\|Selector0~1\|combout " "Node \"inst6\|inst6\|Selector0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst6\|Selector0~2\|datab " "Node \"inst6\|inst6\|Selector0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624378574205 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/SELEC_ALU.v" 25 -1 0 } } { "db/add_sub_i7i.tdf" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/add_sub_i7i.tdf" 34 12 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1624378574205 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|inst6\|Mux16~0  from: dataa  to: combout " "Cell: inst6\|inst6\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624378574247 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|inst6\|Mux16~0  from: datab  to: combout " "Cell: inst6\|inst6\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624378574247 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1624378574247 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1624378574259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624378574261 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1624378574263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624378574408 ""}  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624378574408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624378574408 ""}  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624378574408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_4) " "Automatically promoted node PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624378574409 ""}  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624378574409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_4) " "Automatically promoted node PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624378574409 ""}  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624378574409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_VGA:inst12\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624378574409 ""}  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/db/pll_vga_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624378574409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ELATCH_v:inst4\|always0~0  " "Automatically promoted node ELATCH_v:inst4\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624378574409 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 1367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624378574409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst6\|SELEC_ALU:inst6\|Mux16~0  " "Automatically promoted node ALU:inst6\|SELEC_ALU:inst6\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624378574409 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/SELEC_ALU.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 0 { 0 ""} 0 2112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624378574409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624378574920 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624378574921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624378574922 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624378574924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624378574926 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624378574929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624378575157 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1624378575158 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624378575158 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624378575302 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1624378575315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624378577093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624378577672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624378577712 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624378583766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624378583766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624378584438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1624378590433 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624378590433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1624378646766 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624378646766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:01 " "Fitter routing operations ending: elapsed time is 00:01:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624378646771 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.58 " "Total time spent on timing analysis during the Fitter is 5.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1624378647170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624378647197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624378647896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624378647898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624378648548 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624378649572 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1624378650174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/output_files/EV21.fit.smsg " "Generated suppressed messages file C:/Users/Maxi Figueroa/Documents/Quartus/CPU V3/output_files/EV21.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624378650432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 56 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5355 " "Peak virtual memory: 5355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624378651540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 13:17:31 2021 " "Processing ended: Tue Jun 22 13:17:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624378651540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624378651540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624378651540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624378651540 ""}
