# do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:52:53 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 13:52:53 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 13:52:53 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:53:19 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 13:53:19 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:53:19 on Dec 16,2017, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 13:53:19 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:55:47 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 13:55:47 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:55:47 on Dec 16,2017, Elapsed time: 0:02:28
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 13:55:47 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:56:40 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 13:56:40 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:56:40 on Dec 16,2017, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 13:56:40 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 13:59:24 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 13:59:24 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:59:24 on Dec 16,2017, Elapsed time: 0:02:44
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 13:59:24 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:00:06 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:00:06 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:00:06 on Dec 16,2017, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:00:06 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
quit -sim
# End time: 14:01:09 on Dec 16,2017, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:02:10 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:02:10 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:02:10 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:02:29 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:02:29 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:02:30 on Dec 16,2017, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:02:30 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:02:35 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:02:35 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:02:36 on Dec 16,2017, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:02:36 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:03:02 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:03:02 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:03:02 on Dec 16,2017, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:03:02 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:05:30 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:05:30 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:05:30 on Dec 16,2017, Elapsed time: 0:02:28
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:05:30 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:07:22 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:07:22 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:07:22 on Dec 16,2017, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:07:22 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:10:36 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:10:36 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:10:37 on Dec 16,2017, Elapsed time: 0:03:15
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:10:37 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:12:56 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:12:56 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:12:57 on Dec 16,2017, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:12:57 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:15:23 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:15:23 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:15:23 on Dec 16,2017, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:15:23 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:16:33 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:16:33 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:16:33 on Dec 16,2017, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:16:33 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:17:58 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:17:58 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:17:58 on Dec 16,2017, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:17:58 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:18:44 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:18:44 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:18:44 on Dec 16,2017, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:18:44 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:19:50 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:19:50 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:50 on Dec 16,2017, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:19:50 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:21:32 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:21:32 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:21:32 on Dec 16,2017, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:21:32 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:22:57 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:22:57 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:22:57 on Dec 16,2017, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:22:57 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:23:46 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:23:46 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:23:47 on Dec 16,2017, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:23:47 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do ./doFiles/PLA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:28:34 on Dec 16,2017
# vcom -reportprogress 300 -work work ./vhdl/components/PLA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLA
# -- Compiling architecture dataflow of PLA
# End time: 14:28:34 on Dec 16,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:28:34 on Dec 16,2017, Elapsed time: 0:04:47
# Errors: 0, Warnings: 0
# vsim PLA 
# Start time: 14:28:34 on Dec 16,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pla(dataflow)
# binary
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 14:47:19 on Dec 16,2017, Elapsed time: 0:18:45
# Errors: 0, Warnings: 0
