$comment
	File created using the following command:
		vcd file processor.msim.vcd -direction
$end
$date
	Fri Sep 06 18:27:34 2019
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module eight_bit_look_ahead_adder_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum [7] $end
$var wire 1 & sum [6] $end
$var wire 1 ' sum [5] $end
$var wire 1 ( sum [4] $end
$var wire 1 ) sum [3] $end
$var wire 1 * sum [2] $end
$var wire 1 + sum [1] $end
$var wire 1 , sum [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 sum[0]~output_o $end
$var wire 1 4 sum[1]~output_o $end
$var wire 1 5 sum[2]~output_o $end
$var wire 1 6 sum[3]~output_o $end
$var wire 1 7 sum[4]~output_o $end
$var wire 1 8 sum[5]~output_o $end
$var wire 1 9 sum[6]~output_o $end
$var wire 1 : sum[7]~output_o $end
$var wire 1 ; cout~output_o $end
$var wire 1 < cin~input_o $end
$var wire 1 = b[0]~input_o $end
$var wire 1 > a[0]~input_o $end
$var wire 1 ? add1|xor2~0_combout $end
$var wire 1 @ a[1]~input_o $end
$var wire 1 A b[1]~input_o $end
$var wire 1 B c|or1~0_combout $end
$var wire 1 C add2|xor2~combout $end
$var wire 1 D a[2]~input_o $end
$var wire 1 E b[2]~input_o $end
$var wire 1 F c2|or1~0_combout $end
$var wire 1 G add3|xor2~combout $end
$var wire 1 H a[3]~input_o $end
$var wire 1 I c5|or1~0_combout $end
$var wire 1 J b[3]~input_o $end
$var wire 1 K add4|xor2~combout $end
$var wire 1 L c9|or1~0_combout $end
$var wire 1 M a[4]~input_o $end
$var wire 1 N b[4]~input_o $end
$var wire 1 O add5|xor2~combout $end
$var wire 1 P a[5]~input_o $end
$var wire 1 Q b[5]~input_o $end
$var wire 1 R c14|or1~0_combout $end
$var wire 1 S add6|xor2~combout $end
$var wire 1 T a[6]~input_o $end
$var wire 1 U c20|or1~0_combout $end
$var wire 1 V b[6]~input_o $end
$var wire 1 W add7|xor2~combout $end
$var wire 1 X a[7]~input_o $end
$var wire 1 Y b[7]~input_o $end
$var wire 1 Z add8|xor1~combout $end
$var wire 1 [ c207|or1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0,
0+
0*
0)
0(
0'
0&
0%
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
$end
#10000
b100 !
b110 !
1@
1D
1C
1G
15
14
1+
1*
#30000
b10000 "
b10100 "
1E
1N
1I
0G
1O
17
05
0*
1(
1K
16
1)
#50000
1#
b10 !
b0 !
1<
0@
0D
0I
1?
0C
1G
15
04
13
1,
0+
1*
0K
06
0)
#70000
b100 "
b0 "
0E
0N
0G
0O
07
05
0*
0(
#90000
0#
0<
0?
03
0,
#1000000
