// Seed: 4147781448
module module_0;
  tri1 id_1;
  id_2(
      .id_0(id_1 == id_1),
      .id_1(),
      .id_2((1 - 0)),
      .id_3(id_1),
      .id_4(1 + id_1),
      .id_5(1 & id_1 && id_3),
      .id_6(id_1 == id_3)
  );
  assign id_3 = id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input  tri  id_2,
    output wire id_3,
    output wor  id_4,
    output tri  id_5
);
  final begin
    if (1) id_5 = 1;
    else assume (id_2);
  end
  module_0();
endmodule
