
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="..">
      
      
        <link rel="next" href="../lab5/">
      
      
      <link rel="icon" href="../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.5.3, mkdocs-material-9.5.6">
    
    
      
        <title>实验四 EDA 工具的使用 - 2024 数字逻辑设计 实验指导</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.50c56a3b.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#eda" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="2024 数字逻辑设计 实验指导" class="md-header__button md-logo" aria-label="2024 数字逻辑设计 实验指导" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            2024 数字逻辑设计 实验指导
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              实验四  EDA 工具的使用
            
          </span>
        </div>
      </div>
    </div>
    
    
      <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="2024 数字逻辑设计 实验指导" class="md-nav__button md-logo" aria-label="2024 数字逻辑设计 实验指导" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    2024 数字逻辑设计 实验指导
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    数字逻辑设计 实验介绍
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    实验四  EDA 工具的使用
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    实验四  EDA 工具的使用
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      一 实验目的
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      二 实验环境
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      三 实验原理
    </span>
  </a>
  
    <nav class="md-nav" aria-label="三 实验原理">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1" class="md-nav__link">
    <span class="md-ellipsis">
      1. 介绍
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2_logisim" class="md-nav__link">
    <span class="md-ellipsis">
      2. Logisim 的基本操作
    </span>
  </a>
  
    <nav class="md-nav" aria-label="2. Logisim 的基本操作">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_1" class="md-nav__link">
    <span class="md-ellipsis">
      (1) 电路原理图的绘制
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2_verilog" class="md-nav__link">
    <span class="md-ellipsis">
      (2) 将电路图导出为Verilog
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3_vivado" class="md-nav__link">
    <span class="md-ellipsis">
      3. Vivado 基本操作
    </span>
  </a>
  
    <nav class="md-nav" aria-label="3. Vivado 基本操作">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_vivado" class="md-nav__link">
    <span class="md-ellipsis">
      (1) 创建 Vivado 工程
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2" class="md-nav__link">
    <span class="md-ellipsis">
      (2) 添加工程源文件
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3" class="md-nav__link">
    <span class="md-ellipsis">
      (3) 创建工程源文件
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4" class="md-nav__link">
    <span class="md-ellipsis">
      (4) 运行行为仿真
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#5" class="md-nav__link">
    <span class="md-ellipsis">
      (5) 上板
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      四 实验步骤
    </span>
  </a>
  
    <nav class="md-nav" aria-label="四 实验步骤">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_logisim" class="md-nav__link">
    <span class="md-ellipsis">
      1. 使用 Logisim 实现给定电路并进行仿真
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2_vivado" class="md-nav__link">
    <span class="md-ellipsis">
      2. 使用 Vivado 对给定电路进行行为仿真
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3_vivado_1" class="md-nav__link">
    <span class="md-ellipsis">
      3. 使用Vivado对给定电路进行上板验证
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      五 实验提交要求
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab5/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验五  译码器设计与开关、LED 交互的应用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab6/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验六  子板七段数码管交互的应用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab7/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验七  多路选择器设计及应用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab8/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验八  加减法器与ALU基本原理与设计
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab9/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验九 锁存器与触发器基本原理
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../labA/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验十 VGA交互的使用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../verilog/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Verilog 基础语法
  </span>
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      一 实验目的
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      二 实验环境
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      三 实验原理
    </span>
  </a>
  
    <nav class="md-nav" aria-label="三 实验原理">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1" class="md-nav__link">
    <span class="md-ellipsis">
      1. 介绍
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2_logisim" class="md-nav__link">
    <span class="md-ellipsis">
      2. Logisim 的基本操作
    </span>
  </a>
  
    <nav class="md-nav" aria-label="2. Logisim 的基本操作">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_1" class="md-nav__link">
    <span class="md-ellipsis">
      (1) 电路原理图的绘制
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2_verilog" class="md-nav__link">
    <span class="md-ellipsis">
      (2) 将电路图导出为Verilog
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3_vivado" class="md-nav__link">
    <span class="md-ellipsis">
      3. Vivado 基本操作
    </span>
  </a>
  
    <nav class="md-nav" aria-label="3. Vivado 基本操作">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_vivado" class="md-nav__link">
    <span class="md-ellipsis">
      (1) 创建 Vivado 工程
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2" class="md-nav__link">
    <span class="md-ellipsis">
      (2) 添加工程源文件
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3" class="md-nav__link">
    <span class="md-ellipsis">
      (3) 创建工程源文件
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4" class="md-nav__link">
    <span class="md-ellipsis">
      (4) 运行行为仿真
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#5" class="md-nav__link">
    <span class="md-ellipsis">
      (5) 上板
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      四 实验步骤
    </span>
  </a>
  
    <nav class="md-nav" aria-label="四 实验步骤">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_logisim" class="md-nav__link">
    <span class="md-ellipsis">
      1. 使用 Logisim 实现给定电路并进行仿真
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2_vivado" class="md-nav__link">
    <span class="md-ellipsis">
      2. 使用 Vivado 对给定电路进行行为仿真
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3_vivado_1" class="md-nav__link">
    <span class="md-ellipsis">
      3. 使用Vivado对给定电路进行上板验证
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      五 实验提交要求
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  


<h1 id="eda">实验四  EDA 工具的使用<a class="headerlink" href="#eda" title="Permanent link">&para;</a></h1>
<h2 id="_1">一    实验目的<a class="headerlink" href="#_1" title="Permanent link">&para;</a></h2>
<ol>
<li>了解利用 Logisim Evolution 进行电路原理图绘制、电路仿真的方法</li>
<li>了解利用 Vivado 进行 FPGA 工程管理的方法。</li>
</ol>
<h2 id="_2">二    实验环境<a class="headerlink" href="#_2" title="Permanent link">&para;</a></h2>
<ol>
<li>EDA 工具： Logisim Evolution（依赖于 Java 16）,  Vivado</li>
<li>SWORD 开发板</li>
<li>操作系统： Windows 10+，需要：<ul>
<li>预先配置好 Java 17，可由<a href="https://www.oracle.com/java/technologies/downloads/">此链接</a>下载。下载并安装后，需将 JDK 和 JRE 的安装目录中的 <code>./bin</code> 子目录添加到 <code>Path</code> 环境变量中，且创建 <code>JAVA_HOME</code> 系统变量为 JDK 的安装目录。</li>
<li>预先下载 Logisim Evolution。本套实验指导使用的是 3.8.0 版本。可由<a href="https://github.com/logisim-evolution/logisim-evolution/releases">此链接</a>下载。 Logisim Evolution 依赖 Java 16。</li>
<li>预先安装 Vivado。建议使用 2022.2 以上版本，可由<a href="https://china.xilinx.com/support/download.html">此链接</a>下载。</li>
</ul>
</li>
</ol>
<h2 id="_3">三    实验原理<a class="headerlink" href="#_3" title="Permanent link">&para;</a></h2>
<h3 id="1">1. 介绍<a class="headerlink" href="#1" title="Permanent link">&para;</a></h3>
<ul>
<li><strong>LogiSim</strong> 是一种数字逻辑电路仿真工具，用于模拟数字电路的行为和性能。 它可以用于设计和验证各种数字电路，例如计算机处理器、逻辑门电路、寄存器、时序电路等。  LogiSim 通常提供了直观的用户界面，其中包含各种数字逻辑元件的图标，例如与门、或门、异或门、触发器、计数器等。 用户可以使用这些图标来构建数字逻辑电路，然后使用仿真功能来验证电路的功能和性能。 由于支持通过鼠标拖动来直观地绘制电路，因此被广泛应用于电子工程、计算机科学、通信系统等领域相关课程教学。（摘自《计算机系统I》实验指导书）</li>
<li><strong>FPGA</strong>，即现场课编程逻辑门阵列，属于专用集成电路中的一种半定制电路，是可编程的逻辑列阵，能够有效的解决原有的器件门电路数较少的问题。  FPGA  的基本结构包括可编程输入输出单元，可配置逻辑块，数字时钟管理模块，嵌入式块RAM，布线资源，内嵌专用硬核，底层内嵌功能单元（摘自《计算机系统I》实验指导书）</li>
<li><strong>Verilog</strong> 是一种用于描述、设计电子系统（特别是数字电路）的硬件描述语言。 Verilog 能够在多种抽象级别对数字逻辑系统进行描述：既可以在晶体管、逻辑门进行描述，也可以在寄存器传输级对电路信号在寄存器之间的传输情况进行描述。除了对电路的逻辑功能进行描述， Verilog 代码还能够被用于逻辑仿真、逻辑综合，其中后者可以把寄存器传输级的 Verilog 代码转换为逻辑门级的网表，从而方便在 FPGA 上实现硬件电路。（摘自中文维基百科）</li>
<li><strong>Vivado</strong> 是 Xilinx 开发的一款用于硬件描述语言设计的合成和分析的软件套件，具有用于片上系统开发和高级综合的附加功能。（摘自中文维基百科）</li>
</ul>
<h3 id="2_logisim">2. Logisim 的基本操作<a class="headerlink" href="#2_logisim" title="Permanent link">&para;</a></h3>
<h4 id="1_1">(1) 电路原理图的绘制<a class="headerlink" href="#1_1" title="Permanent link">&para;</a></h4>
<ul>
<li>按 Ctrl+5 或鼠标点击窗口上方的对应按钮，可添加输入端口入电路原理图中：</li>
</ul>
<p><img alt="添加输入端口" src="../img/lab4/1.png" /></p>
<ul>
<li>按 Ctrl+7、 8 、9、0 或用鼠标点击对应按钮，可以分别向电路原理图中添加非门、与门、或门、异或门：</li>
</ul>
<p><img alt="添加门" src="../img/lab4/2.png" /></p>
<ul>
<li>按 Ctrl+6 或用鼠标点击对应按钮，可以向电路原理图中添加输出端口：</li>
</ul>
<p><img alt="添加输出" src="../img/lab4/3.png" /></p>
<ul>
<li>按 Ctrl+3 或用鼠标点击对应按钮，可以在电路原理图中画线：</li>
</ul>
<p><img alt="添加线路" src="../img/lab4/4.png" /></p>
<ul>
<li>画好电路原理图之后，按 Ctrl+1，即可通过点击输入端口来改变输入端口的输入值，从而可以通过遍历所有输入值来检查电路功能是否正常。其中，深绿色表示低电平，亮绿色表示高电平。</li>
</ul>
<p><img alt="logisim 仿真" src="../img/lab4/5.png" /></p>
<ul>
<li>按 Ctrl+2 或鼠标点击对应图标后，双击输入输出端口，即可为其命名。只有将输入、输出端口命名，方可将其正常地转为Verilog。</li>
</ul>
<p><img alt="命名" src="../img/lab4/10.png" /></p>
<h4 id="2_verilog">(2) 将电路图导出为Verilog<a class="headerlink" href="#2_verilog" title="Permanent link">&para;</a></h4>
<p>Vivado 无法读取 Logisim 的工程文件或原理图文件，需要通过将 Logisim 电路图转化为 Verilog 之后，方可在 Vivado 中进行电路实现。通过 Logisim 电路原理图导出 Verilog 的方法如下：</p>
<ul>
<li>首先，点击上方状态栏的 <code>FPGA -&gt; Synthesize &amp; Download</code></li>
</ul>
<p><img alt="导出1" src="../img/lab4/6.png" /></p>
<ul>
<li>在弹出的窗口中，选择目标板为 <code>FPGA4U</code></li>
</ul>
<p><img alt="导出2" src="../img/lab4/7.png" /></p>
<ul>
<li>点击 <code>Settings</code> 按钮。</li>
</ul>
<p><img alt="导出3" src="../img/lab4/8.png" /></p>
<ul>
<li>将弹出窗口中 <code>FPGA Commander Settings</code> 选项下的 <code>Hardware discription language used for FPGA commander</code> 选项更改为 <code>Verilog</code>，将 <code>Workspace location</code> 设置成你想要的文件夹路径，随后可关闭弹出窗口。</li>
</ul>
<p><img alt="导出4" src="../img/lab4/9.png" /></p>
<ul>
<li>点击 <code>Execute</code>，随后点击弹出窗口中的 <code>Done</code> 即可完成。</li>
</ul>
<p><img alt="导出5" src="../img/lab4/11.png" /></p>
<p><img alt="导出6" src="../img/lab4/12.png" /></p>
<ul>
<li>此时即可在之前所设置的<code>Workspace location</code> 目录下  <code>./verilog</code>  子目录中看到生成的 Verilog 文件。</li>
<li>将生成的 Verilog 文件导入 Vivado 时，我们只需要导入 <code>./gates</code> 和 <code>./circuit</code> 子目录的文件。</li>
</ul>
<h3 id="3_vivado">3. Vivado 基本操作<a class="headerlink" href="#3_vivado" title="Permanent link">&para;</a></h3>
<h4 id="1_vivado">(1) 创建 Vivado 工程<a class="headerlink" href="#1_vivado" title="Permanent link">&para;</a></h4>
<ul>
<li>启动 Vivado 之后，选择顶部快捷栏中的 <code>File -&gt; Project -&gt; New</code>：</li>
</ul>
<p><img alt="创建工程" src="../img/lab4/14.png" /></p>
<ul>
<li>按照提示添加工程名称及路径：</li>
</ul>
<p><img alt="创建工程" src="../img/lab4/15.png" /></p>
<ul>
<li>在工程类型下选择图中选项：</li>
</ul>
<p><img alt="创建工程" src="../img/lab4/16.png" /></p>
<ul>
<li>选择<code>xc7k160tffg676-2L</code>开发板：</li>
</ul>
<p><img alt="创建工程" src="../img/lab4/17.png" /></p>
<ul>
<li>点击<code>Finish</code>即可完成工程创建：</li>
</ul>
<p><img alt="创建工程" src="../img/lab4/18.png" /></p>
<h4 id="2">(2) 添加工程源文件<a class="headerlink" href="#2" title="Permanent link">&para;</a></h4>
<ul>
<li>在页面左侧 <code>Flow Navigator</code> 中的 <code>Project Manager</code> 中选择 <code>Add Sources</code>，即可在工程中添加或创建文件。</li>
</ul>
<p><img alt="创建工程" src="../img/lab4/19.png" /></p>
<ul>
<li>随后在弹出窗口中选择添加或创建的源文件的类型。其中， <code>Add or create design sources</code>  表示添加设计源文件， <code>Add or create simulation sources</code> 表示添加仿真激励文件， <code>Add or create constraints</code> 表示添加引脚约束文件。仿真激励文件和引脚约束文件会在后文介绍，此处以添加设计源文件为例。</li>
</ul>
<p><img alt="创建工程" src="../img/lab4/22.png" /></p>
<ul>
<li>点击 <code>Next</code> 进入下一步。此处， <code>Add Files</code> 指添加特定源文件进入当前工程， <code>Add Directories</code> 指添加特定目录下的所有源文件进入工程， <code>Create File</code> 指在工程中新建文件。</li>
</ul>
<p><img alt="创建工程" src="../img/lab4/23.png" /></p>
<ul>
<li>指定了所需要的源文件后，可以选择是否勾选 <code>Copy sources into project</code> 和 <code>Add sources from subdirectories</code> 选项。其中， <code>Copy sources into project</code> 选项勾选后可以将上一步指定的源文件复制一份到当前工程目录中，以方便工程管理和文件管理； <code>Add sources from subdirectories</code> 选项勾选后可以将选中的目录的子目录中的源文件添加到工程中。</li>
</ul>
<p><img alt="创建工程" src="../img/lab4/24.png" /></p>
<ul>
<li>选择完成后，点击 <code>Finish</code>，即可完成添加源文件操作。</li>
</ul>
<h4 id="3">(3) 创建工程源文件<a class="headerlink" href="#3" title="Permanent link">&para;</a></h4>
<ul>
<li>在页面左侧的 <code>Flow Navigator -&gt; Project Manager</code> 中选择 <code>Add Sources</code>，随后选择要创建的文件类型（此处以仿真激励文件为例），并点击下一步：</li>
</ul>
<p><img alt="原理图" src="../img/lab4/25.png" /></p>
<ul>
<li>选择 <code>Create File</code>，随后选择文件类型、输入文件名称：</li>
</ul>
<p><img alt="原理图" src="../img/lab4/26.png" /></p>
<ul>
<li>创建完成后，点击 <code>Finish</code>。随后，输入刚刚创建的文件的模块端口并点击 <code>OK</code>（也可以不输入直接按提示操作到底）：</li>
</ul>
<p><img alt="原理图" src="../img/lab4/27.png" /></p>
<ul>
<li>完成后，使用 Vivado 或其他编辑器编辑该文件即可。</li>
</ul>
<h4 id="4">(4) 运行行为仿真<a class="headerlink" href="#4" title="Permanent link">&para;</a></h4>
<ul>
<li>在窗口左上方的 <code>Sources</code> 中选择将要运行的仿真激励文件，点击右键后选择 <code>Set as Top</code>：</li>
</ul>
<p><img alt="原理图" src="../img/lab4/29.png" /></p>
<ul>
<li>完成后，在窗口左侧的 <code>Flow Navigator -&gt; Simulation</code> 中左键点击 <code>Run Simulation</code>，随后选择 <code>Run Behavioral Simulation</code>：</li>
</ul>
<p><img alt="原理图" src="../img/lab4/30.png" /></p>
<h4 id="5">(5) 上板<a class="headerlink" href="#5" title="Permanent link">&para;</a></h4>
<ul>
<li>将需要上板的模块设置为 Top 模块之后，在窗口左侧的 <code>Flow Navigator -&gt; Synthesis</code> 中左键点击 <code>Run Synthesis</code>，运行综合。</li>
</ul>
<p><img alt="原理图" src="../img/lab4/31.png" /></p>
<ul>
<li>综合完成后，在窗口左侧的 <code>Flow Navigator -&gt; Implementation</code> 中左键点击 <code>Run Implementation</code>，运行电路实现。</li>
</ul>
<p><img alt="原理图" src="../img/lab4/32.png" /></p>
<ul>
<li>实现完成后，在窗口左侧的 <code>Flow Navigator -&gt; Program and Debug</code> 中左键点击 <code>Generate Bitstream</code>，以生成比特流文件。</li>
</ul>
<p><img alt="原理图" src="../img/lab4/33.png" /></p>
<ul>
<li>比特流文件生成完成后，在窗口左侧的 <code>Flow Navigator -&gt; Program and Debug</code> 中左键点击 <code>Open Hardware Manager</code>，并将 Sword 开发板与电脑连接。</li>
</ul>
<p><img alt="原理图" src="../img/lab4/34.png" /></p>
<ul>
<li>打开 <code>Hardware Manager</code> 后，点击窗口左上方 <code>Open Target -&gt; Auto Connect</code>，以将 Vivado 连接到开发板。</li>
<li>成功后，点击 <code>Program Device</code>，将生成的比特流文件加载到开发板上。</li>
<li>完成后，即可上板验证模块实现是否正确。</li>
</ul>
<h2 id="_4">四    实验步骤<a class="headerlink" href="#_4" title="Permanent link">&para;</a></h2>
<h3 id="1_logisim">1. 使用 Logisim 实现给定电路并进行仿真<a class="headerlink" href="#1_logisim" title="Permanent link">&para;</a></h3>
<p>按照上一部分所述方法，使用 Logisim 绘制如下电路图，并生成对应的 Verilog 代码：</p>
<p><img alt="目标原理图" src="../img/lab4/13.png" /></p>
<p>绘制原理图时需注意端口命名。</p>
<h3 id="2_vivado">2. 使用 Vivado 对给定电路进行行为仿真<a class="headerlink" href="#2_vivado" title="Permanent link">&para;</a></h3>
<p>按照上一部分所述方法创建仿真激励文件，并且将如下仿真激励代码添加到该文件中，随后运行行为仿真，观察波形图：</p>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">main_sim</span><span class="p">();</span>

<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">o0</span><span class="p">,</span><span class="w"> </span><span class="n">o1</span><span class="p">,</span><span class="w"> </span><span class="n">o2</span><span class="p">,</span><span class="w"> </span><span class="n">o3</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// 将此处的 &quot;main&quot; 更改为 Logisim 生成的 Verilog 代码中上图电路对应的模块名称</span>
<span class="w">    </span><span class="n">main</span><span class="w"> </span><span class="n">uut</span><span class="p">(.</span><span class="n">I0</span><span class="p">(</span><span class="n">i</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">I1</span><span class="p">(</span><span class="n">i</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">I2</span><span class="p">(</span><span class="n">i</span><span class="p">[</span><span class="mh">2</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">O0</span><span class="p">(</span><span class="n">o0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O1</span><span class="p">(</span><span class="n">o1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O2</span><span class="p">(</span><span class="n">o2</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">O3</span><span class="p">(</span><span class="n">o3</span><span class="p">));</span>

<span class="w">    </span><span class="k">initial</span><span class="w"> </span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="p">#</span><span class="mh">100</span><span class="p">;</span>

<span class="k">endmodule</span>
</code></pre></div>

<h3 id="3_vivado_1">3. 使用Vivado对给定电路进行上板验证<a class="headerlink" href="#3_vivado_1" title="Permanent link">&para;</a></h3>
<p>按照上一部分所述方法创建引脚约束文件，并且将如下引脚约束添加到该文件中，随后将该模块上板。</p>
<div class="codehilite"><pre><span></span><code><span class="cp"># Map input ports</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">IOSTANDARD</span><span class="w"> </span><span class="n">LVCMOS15</span><span class="w">    </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">I0</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">PACKAGE_PIN</span><span class="w"> </span><span class="n">AA10</span><span class="w">       </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">I0</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">IOSTANDARD</span><span class="w"> </span><span class="n">LVCMOS15</span><span class="w">    </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">I1</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">PACKAGE_PIN</span><span class="w"> </span><span class="n">AB10</span><span class="w">       </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">I1</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">IOSTANDARD</span><span class="w"> </span><span class="n">LVCMOS15</span><span class="w">    </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">I2</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">PACKAGE_PIN</span><span class="w"> </span><span class="n">AA13</span><span class="w">       </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">I2</span><span class="p">]</span>
<span class="cp"># Map output ports</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">IOSTANDARD</span><span class="w"> </span><span class="n">LVCMOS33</span><span class="w">    </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">O0</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">PACKAGE_PIN</span><span class="w"> </span><span class="n">Y22</span><span class="w">        </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">O0</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">IOSTANDARD</span><span class="w"> </span><span class="n">LVCMOS33</span><span class="w">    </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">O1</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">PACKAGE_PIN</span><span class="w"> </span><span class="n">Y23</span><span class="w">        </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">O1</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">IOSTANDARD</span><span class="w"> </span><span class="n">LVCMOS33</span><span class="w">    </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">O2</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">PACKAGE_PIN</span><span class="w"> </span><span class="n">AA23</span><span class="w">       </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">O2</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">IOSTANDARD</span><span class="w"> </span><span class="n">LVCMOS33</span><span class="w">    </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">O3</span><span class="p">]</span>
<span class="n">set_property</span><span class="w"> </span><span class="n">PACKAGE_PIN</span><span class="w"> </span><span class="n">Y25</span><span class="w">        </span><span class="p">[</span><span class="n">get_ports</span><span class="w"> </span><span class="n">O3</span><span class="p">]</span>
</code></pre></div>

<p>拨动开关中最右侧三个，观察 Arduino 子板上的 LED 灯，观察电路功能。</p>
<h2 id="_5">五    实验提交要求<a class="headerlink" href="#_5" title="Permanent link">&para;</a></h2>
<ol>
<li>一个包含所有设计源文件（原理图和代码）的压缩包</li>
<li>一份 PDF 格式的实验报告，内容包括：<ul>
<li>实验过程中每个步骤的截图</li>
<li>你对于实验给出的仿真激励代码和引脚约束的含义的理解</li>
</ul>
</li>
</ol>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": [], "search": "../assets/javascripts/workers/search.b8dbb3d2.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../assets/javascripts/bundle.e1c3ead8.min.js"></script>
      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML"></script>
      
    
  </body>
</html>