SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/JK_flipflop.sv
TOPLEVEL        = JK_flipflop
MODULE          = test_JK_flipflop
PYTHONPATH      = /src
HASH            = 2-rtl-design