{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637571121826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637571121833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 09:52:01 2021 " "Processing started: Mon Nov 22 09:52:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637571121833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571121833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_lab2_2 -c fpga_lab2_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_lab2_2 -c fpga_lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571121833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637571122468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637571122468 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "N_leds.qsys " "Elaborating Platform Designer system entity \"N_leds.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571131696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:15 Progress: Loading quartus/N_leds.qsys " "2021.11.22.09:52:15 Progress: Loading quartus/N_leds.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571135439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:15 Progress: Reading input file " "2021.11.22.09:52:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571135934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:16 Progress: Adding N_LEDS_Controller_0 \[N_LEDS_Controller 1.0\] " "2021.11.22.09:52:16 Progress: Adding N_LEDS_Controller_0 \[N_LEDS_Controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571136046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Parameterizing module N_LEDS_Controller_0 " "2021.11.22.09:52:17 Progress: Parameterizing module N_LEDS_Controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.11.22.09:52:17 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Parameterizing module clk_0 " "2021.11.22.09:52:17 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2021.11.22.09:52:17 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Parameterizing module jtag_uart_0 " "2021.11.22.09:52:17 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2021.11.22.09:52:17 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Parameterizing module nios2_gen2_0 " "2021.11.22.09:52:17 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2021.11.22.09:52:17 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Parameterizing module onchip_memory2_0 " "2021.11.22.09:52:17 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Building connections " "2021.11.22.09:52:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Parameterizing connections " "2021.11.22.09:52:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:17 Progress: Validating " "2021.11.22.09:52:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571137497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.22.09:52:18 Progress: Done reading input file " "2021.11.22.09:52:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571138170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_leds.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "N_leds.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571138850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_leds: Generating N_leds \"N_leds\" for QUARTUS_SYNTH " "N_leds: Generating N_leds \"N_leds\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571139380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_LEDS_Controller_0: \"N_leds\" instantiated N_LEDS_Controller \"N_LEDS_Controller_0\" " "N_LEDS_Controller_0: \"N_leds\" instantiated N_LEDS_Controller \"N_LEDS_Controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571143452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'N_leds_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'N_leds_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571143470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=N_leds_jtag_uart_0 --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0003_jtag_uart_0_gen//N_leds_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=N_leds_jtag_uart_0 --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0003_jtag_uart_0_gen//N_leds_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571143470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'N_leds_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'N_leds_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571143823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"N_leds\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"N_leds\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571143842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"N_leds\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"N_leds\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571144394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'N_leds_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'N_leds_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571144408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=N_leds_onchip_memory2_0 --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0004_onchip_memory2_0_gen//N_leds_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=N_leds_onchip_memory2_0 --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0004_onchip_memory2_0_gen//N_leds_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571144409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'N_leds_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'N_leds_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571144985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"N_leds\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"N_leds\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571145009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571147808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571148090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571148393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571148687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"N_leds\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"N_leds\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571150502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"N_leds\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"N_leds\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571150509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"N_leds\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"N_leds\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571150512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'N_leds_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'N_leds_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571150526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=N_leds_nios2_gen2_0_cpu --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0007_cpu_gen//N_leds_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=N_leds_nios2_gen2_0_cpu --dir=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/nicol/AppData/Local/Temp/alt8953_4116695817849729317.dir/0007_cpu_gen//N_leds_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571150526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:31 (*) Starting Nios II generation " "Cpu: # 2021.11.22 09:52:31 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:31 (*)   Checking for plaintext license. " "Cpu: # 2021.11.22 09:52:31 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2021.11.22 09:52:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.11.22 09:52:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:31 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.11.22 09:52:31 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:31 (*)   Plaintext license not found. " "Cpu: # 2021.11.22 09:52:31 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:31 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2021.11.22 09:52:31 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2021.11.22 09:52:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.11.22 09:52:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.11.22 09:52:32 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2021.11.22 09:52:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.11.22 09:52:32 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)   Creating all objects for CPU " "Cpu: # 2021.11.22 09:52:32 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)     Testbench " "Cpu: # 2021.11.22 09:52:32 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)     Instruction decoding " "Cpu: # 2021.11.22 09:52:32 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)       Instruction fields " "Cpu: # 2021.11.22 09:52:32 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)       Instruction decodes " "Cpu: # 2021.11.22 09:52:32 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)       Signals for RTL simulation waveforms " "Cpu: # 2021.11.22 09:52:32 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)       Instruction controls " "Cpu: # 2021.11.22 09:52:32 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)     Pipeline frontend " "Cpu: # 2021.11.22 09:52:32 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:32 (*)     Pipeline backend " "Cpu: # 2021.11.22 09:52:32 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:35 (*)   Generating RTL from CPU objects " "Cpu: # 2021.11.22 09:52:35 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:36 (*)   Creating encrypted RTL " "Cpu: # 2021.11.22 09:52:36 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.11.22 09:52:37 (*) Done Nios II generation " "Cpu: # 2021.11.22 09:52:37 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'N_leds_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'N_leds_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/N_leds/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571157834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571158404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571158409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_leds: Done \"N_leds\" with 29 modules, 49 files " "N_leds: Done \"N_leds\" with 29 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571158409 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "N_leds.qsys " "Finished elaborating Platform Designer system entity \"N_leds.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571159306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/hdl/de0_nano_soc_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/hdl/de0_nano_soc_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_SoC_top_level-rtl " "Found design unit 1: DE0_Nano_SoC_top_level-rtl" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159841 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SoC_top_level " "Found entity 1: DE0_Nano_SoC_top_level" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/n_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/n_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds " "Found entity 1: N_leds" {  } { { "db/ip/n_leds/n_leds.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_irq_mapper " "Found entity 1: N_leds_irq_mapper" {  } { { "db/ip/n_leds/submodules/n_leds_irq_mapper.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_jtag_uart_0_sim_scfifo_w " "Found entity 1: N_leds_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159903 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_jtag_uart_0_scfifo_w " "Found entity 2: N_leds_jtag_uart_0_scfifo_w" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159903 ""} { "Info" "ISGN_ENTITY_NAME" "3 N_leds_jtag_uart_0_sim_scfifo_r " "Found entity 3: N_leds_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159903 ""} { "Info" "ISGN_ENTITY_NAME" "4 N_leds_jtag_uart_0_scfifo_r " "Found entity 4: N_leds_jtag_uart_0_scfifo_r" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159903 ""} { "Info" "ISGN_ENTITY_NAME" "5 N_leds_jtag_uart_0 " "Found entity 5: N_leds_jtag_uart_0" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0 " "Found entity 1: N_leds_mm_interconnect_0" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_avalon_st_adapter " "Found entity 1: N_leds_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_cmd_demux " "Found entity 1: N_leds_mm_interconnect_0_cmd_demux" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_cmd_demux_001 " "Found entity 1: N_leds_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_cmd_mux " "Found entity 1: N_leds_mm_interconnect_0_cmd_mux" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_cmd_mux_002 " "Found entity 1: N_leds_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel n_leds_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637571159963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel n_leds_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637571159963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_router_default_decode " "Found entity 1: N_leds_mm_interconnect_0_router_default_decode" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159965 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_mm_interconnect_0_router " "Found entity 2: N_leds_mm_interconnect_0_router" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel n_leds_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637571159968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel n_leds_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637571159968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_router_001_default_decode " "Found entity 1: N_leds_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159970 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_mm_interconnect_0_router_001 " "Found entity 2: N_leds_mm_interconnect_0_router_001" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel n_leds_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637571159972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel n_leds_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637571159972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_router_002_default_decode " "Found entity 1: N_leds_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159974 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_mm_interconnect_0_router_002 " "Found entity 2: N_leds_mm_interconnect_0_router_002" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel n_leds_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637571159976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel n_leds_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at n_leds_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637571159977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_router_004_default_decode " "Found entity 1: N_leds_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159978 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_mm_interconnect_0_router_004 " "Found entity 2: N_leds_mm_interconnect_0_router_004" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_rsp_demux " "Found entity 1: N_leds_mm_interconnect_0_rsp_demux" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_rsp_demux_002 " "Found entity 1: N_leds_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571159992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571159992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_rsp_mux " "Found entity 1: N_leds_mm_interconnect_0_rsp_mux" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_mm_interconnect_0_rsp_mux_001 " "Found entity 1: N_leds_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0 " "Found entity 1: N_leds_nios2_gen2_0" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: N_leds_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "2 N_leds_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: N_leds_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "3 N_leds_nios2_gen2_0_cpu_bht_module " "Found entity 3: N_leds_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "4 N_leds_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: N_leds_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "5 N_leds_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: N_leds_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "6 N_leds_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: N_leds_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "7 N_leds_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: N_leds_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "8 N_leds_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: N_leds_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "9 N_leds_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: N_leds_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "10 N_leds_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: N_leds_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "11 N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "12 N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "13 N_leds_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: N_leds_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "14 N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "15 N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "16 N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "17 N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "18 N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "19 N_leds_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: N_leds_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "20 N_leds_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: N_leds_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "21 N_leds_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: N_leds_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "22 N_leds_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: N_leds_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "23 N_leds_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: N_leds_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "24 N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "25 N_leds_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: N_leds_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "26 N_leds_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: N_leds_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""} { "Info" "ISGN_ENTITY_NAME" "27 N_leds_nios2_gen2_0_cpu " "Found entity 27: N_leds_nios2_gen2_0_cpu" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: N_leds_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: N_leds_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: N_leds_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_mult_cell " "Found entity 1: N_leds_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_nios2_gen2_0_cpu_test_bench " "Found entity 1: N_leds_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_leds_onchip_memory2_0 " "Found entity 1: N_leds_onchip_memory2_0" {  } { { "db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/sm_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/n_leds/submodules/sm_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WS2812Controller-Comp " "Found design unit 1: WS2812Controller-Comp" {  } { { "db/ip/n_leds/submodules/sm_led.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/sm_led.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160911 ""} { "Info" "ISGN_ENTITY_NAME" "1 WS2812Controller " "Found entity 1: WS2812Controller" {  } { { "db/ip/n_leds/submodules/sm_led.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/sm_led.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/n_leds/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/n_leds/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160925 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/n_leds/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/n_leds/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/n_leds/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160974 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/n_leds/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571160987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571160987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/n_leds/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571161000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571161000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/n_leds/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571161012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571161012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/n_leds/submodules/altera_reset_controller.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571161025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571161025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/n_leds/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/n_leds/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/n_leds/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571161029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571161029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_SoC_top_level " "Elaborating entity \"DE0_Nano_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637571161270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds N_leds:u0 " "Elaborating entity \"N_leds\" for hierarchy \"N_leds:u0\"" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "u0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WS2812Controller N_leds:u0\|WS2812Controller:n_leds_controller_0 " "Elaborating entity \"WS2812Controller\" for hierarchy \"N_leds:u0\|WS2812Controller:n_leds_controller_0\"" {  } { { "db/ip/n_leds/n_leds.v" "n_leds_controller_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_jtag_uart_0 N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"N_leds_jtag_uart_0\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/n_leds/n_leds.v" "jtag_uart_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_jtag_uart_0_scfifo_w N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w " "Elaborating entity \"N_leds_jtag_uart_0_scfifo_w\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "the_N_leds_jtag_uart_0_scfifo_w" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "wfifo" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571161523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571161523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571161523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571161523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571161523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571161523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571161523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571161523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571161523 ""}  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637571161523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571161566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571161566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571161582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571161582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571161598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571161598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571161643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571161643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571161693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571161693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571161744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571161744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_w:the_N_leds_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_jtag_uart_0_scfifo_r N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_r:the_N_leds_jtag_uart_0_scfifo_r " "Elaborating entity \"N_leds_jtag_uart_0_scfifo_r\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|N_leds_jtag_uart_0_scfifo_r:the_N_leds_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "the_N_leds_jtag_uart_0_scfifo_r" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571161765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "N_leds_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571162039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571162039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571162039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571162039 ""}  } { { "db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637571162039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"N_leds:u0\|N_leds_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:N_leds_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"N_leds_nios2_gen2_0\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/n_leds/n_leds.v" "nios2_gen2_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu " "Elaborating entity \"N_leds_nios2_gen2_0_cpu\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v" "cpu" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_test_bench N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_test_bench:the_N_leds_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_test_bench\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_test_bench:the_N_leds_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_ic_data_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571162619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571162619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_data_module:N_leds_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_ic_tag_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571162736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571162736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_ic_tag_module:N_leds_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_bht_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_bht_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_bht" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571162834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571162834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_bht_module:N_leds_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_register_bank_a_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571162940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571162940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_a_module:N_leds_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_register_bank_b_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_b_module:N_leds_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_register_bank_b_module:N_leds_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571162979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_mult_cell N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571163075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571163075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571163974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571164010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_mult_cell:the_N_leds_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571164052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_dc_tag_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571165968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571165983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_3pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571166047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571166047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_tag_module:N_leds_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_dc_data_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571166182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571166182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_data_module:N_leds_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_dc_victim_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571166318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571166318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_dc_victim_module:N_leds_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_debug N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_break N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_break:the_N_leds_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_break:the_N_leds_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk:the_N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk:the_N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_itrace N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_itrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_itrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace\|N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode:N_leds_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_dtrace\|N_leds_nios2_gen2_0_cpu_nios2_oci_td_mode:N_leds_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_fifo N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo\|N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_pib N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_pib:the_N_leds_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_pib:the_N_leds_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_oci_im N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_im:the_N_leds_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_im:the_N_leds_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_avalon_reg N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_avalon_reg:the_N_leds_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_avalon_reg:the_N_leds_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_nios2_ocimem N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "N_leds_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571166980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571166980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_ocimem:the_N_leds_nios2_gen2_0_cpu_nios2_ocimem\|N_leds_nios2_gen2_0_cpu_ociram_sp_ram_module:N_leds_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_debug_slave_wrapper N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571166995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_debug_slave_tck N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|N_leds_nios2_gen2_0_cpu_debug_slave_tck:the_N_leds_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|N_leds_nios2_gen2_0_cpu_debug_slave_tck:the_N_leds_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_N_leds_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_nios2_gen2_0_cpu_debug_slave_sysclk N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|N_leds_nios2_gen2_0_cpu_debug_slave_sysclk:the_N_leds_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"N_leds_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|N_leds_nios2_gen2_0_cpu_debug_slave_sysclk:the_N_leds_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_N_leds_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" "N_leds_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_debug_slave_wrapper:the_N_leds_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:N_leds_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_onchip_memory2_0 N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"N_leds_onchip_memory2_0\" for hierarchy \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/n_leds/n_leds.v" "onchip_memory2_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file N_leds_onchip_memory2_0.hex " "Parameter \"init_file\" = \"N_leds_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637571167116 ""}  } { { "db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637571167116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mbn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbn1 " "Found entity 1: altsyncram_mbn1" {  } { { "db/altsyncram_mbn1.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_mbn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571167181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571167181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbn1 N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated " "Elaborating entity \"altsyncram_mbn1\" for hierarchy \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571167244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571167244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_mbn1.tdf" "decode3" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_mbn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571167291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571167291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"N_leds:u0\|N_leds_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mbn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_mbn1.tdf" "mux2" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/altsyncram_mbn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"N_leds_mm_interconnect_0\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/n_leds/n_leds.v" "mm_interconnect_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:n_leds_controller_0_avalon_slave_0_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:n_leds_controller_0_avalon_slave_0_1_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "n_leds_controller_0_avalon_slave_0_1_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/n_leds/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router:router " "Elaborating entity \"N_leds_mm_interconnect_0_router\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router:router\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "router" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_default_decode N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router:router\|N_leds_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"N_leds_mm_interconnect_0_router_default_decode\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router:router\|N_leds_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_001 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"N_leds_mm_interconnect_0_router_001\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "router_001" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_001_default_decode N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_001:router_001\|N_leds_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"N_leds_mm_interconnect_0_router_001_default_decode\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_001:router_001\|N_leds_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_002 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"N_leds_mm_interconnect_0_router_002\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "router_002" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_002_default_decode N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_002:router_002\|N_leds_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"N_leds_mm_interconnect_0_router_002_default_decode\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_002:router_002\|N_leds_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_004 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"N_leds_mm_interconnect_0_router_004\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "router_004" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_router_004_default_decode N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_004:router_004\|N_leds_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"N_leds_mm_interconnect_0_router_004_default_decode\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_router_004:router_004\|N_leds_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_cmd_demux N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"N_leds_mm_interconnect_0_cmd_demux\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_cmd_demux_001 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"N_leds_mm_interconnect_0_cmd_demux_001\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_cmd_mux N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"N_leds_mm_interconnect_0_cmd_mux\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_cmd_mux_002 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"N_leds_mm_interconnect_0_cmd_mux_002\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_rsp_demux N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"N_leds_mm_interconnect_0_rsp_demux\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_rsp_demux_002 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"N_leds_mm_interconnect_0_rsp_demux_002\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_rsp_mux N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"N_leds_mm_interconnect_0_rsp_mux\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_rsp_mux_001 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"N_leds_mm_interconnect_0_rsp_mux_001\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_avalon_st_adapter N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"N_leds_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0 N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"N_leds:u0\|N_leds_mm_interconnect_0:mm_interconnect_0\|N_leds_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|N_leds_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_leds_irq_mapper N_leds:u0\|N_leds_irq_mapper:irq_mapper " "Elaborating entity \"N_leds_irq_mapper\" for hierarchy \"N_leds:u0\|N_leds_irq_mapper:irq_mapper\"" {  } { { "db/ip/n_leds/n_leds.v" "irq_mapper" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller N_leds:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"N_leds:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/n_leds/n_leds.v" "rst_controller" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/n_leds.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer N_leds:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"N_leds:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/n_leds/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer N_leds:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"N_leds:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/n_leds/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571167945 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" "the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1637571168846 "|DE0_Nano_SoC_top_level|N_leds:u0|N_leds_nios2_gen2_0:nios2_gen2_0|N_leds_nios2_gen2_0_cpu:cpu|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci|N_leds_nios2_gen2_0_cpu_nios2_oci_itrace:the_N_leds_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637571169658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.11.22.09:52:53 Progress: Loading sld0c0787fe/alt_sld_fab_wrapper_hw.tcl " "2021.11.22.09:52:53 Progress: Loading sld0c0787fe/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571173238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571175419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571175623 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571177709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571177799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571177894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571178011 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571178023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571178023 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637571178763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c0787fe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0c0787fe/alt_sld_fab.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571178982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571178982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571179084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571179084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571179101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571179101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571179165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571179165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571179262 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571179262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571179262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/db/ip/sld0c0787fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637571179330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571179330 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1637571185676 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1637571185676 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1637571185750 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1637571185750 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1637571185750 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1637571185751 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1637571185751 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637571185763 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 0 1637571187554 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 0 1637571187554 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1637571187692 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1637571187692 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637571188580 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1637571188580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571188997 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637571191708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571192122 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/output_files/fpga_lab2_2.map.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/output_files/fpga_lab2_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571192695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637571194692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637571194692 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637571195720 "|DE0_Nano_SoC_top_level|KEY_N[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637571195720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7987 " "Implemented 7987 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637571195739 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637571195739 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1637571195739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7577 " "Implemented 7577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637571195739 ""} { "Info" "ICUT_CUT_TM_RAMS" "363 " "Implemented 363 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637571195739 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1637571195739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637571195739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5042 " "Peak virtual memory: 5042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637571195799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 09:53:15 2021 " "Processing ended: Mon Nov 22 09:53:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637571195799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637571195799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637571195799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637571195799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1637571197464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637571197470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 09:53:16 2021 " "Processing started: Mon Nov 22 09:53:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637571197470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1637571197470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_lab2_2 -c fpga_lab2_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_lab2_2 -c fpga_lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1637571197471 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1637571198710 ""}
{ "Info" "0" "" "Project  = fpga_lab2_2" {  } {  } 0 0 "Project  = fpga_lab2_2" 0 0 "Fitter" 0 0 1637571198711 ""}
{ "Info" "0" "" "Revision = fpga_lab2_2" {  } {  } 0 0 "Revision = fpga_lab2_2" 0 0 "Fitter" 0 0 1637571198711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1637571198944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1637571198944 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_lab2_2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"fpga_lab2_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1637571199000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637571199037 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637571199037 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637571199451 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637571199573 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637571200170 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1637571200317 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1637571207097 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 5320 global CLKCTRL_G5 " "FPGA_CLK1_50~inputCLKENA0 with 5320 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1637571207383 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1637571207383 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "N_leds:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 3302 global CLKCTRL_G2 " "N_leds:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 3302 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1637571207384 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1637571207384 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1637571207384 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637571207385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637571207465 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637571207474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637571207499 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1637571207516 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637571209227 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1637571209227 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1637571209338 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1637571209344 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready FPGA_CLK1_50 " "Register N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1637571209384 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1637571209384 "|DE0_Nano_SoC_top_level|FPGA_CLK1_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637571209483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1637571209484 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1637571209506 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1637571209506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1637571209506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1637571209506 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1637571209506 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1637571209629 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637571209643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637571209892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1637571209903 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1637571209903 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1637571209903 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637571209903 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_0 " "Node \"ARDUINO_IO_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_1 " "Node \"ARDUINO_IO_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_10 " "Node \"ARDUINO_IO_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_11 " "Node \"ARDUINO_IO_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_12 " "Node \"ARDUINO_IO_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_13 " "Node \"ARDUINO_IO_13\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_14 " "Node \"ARDUINO_IO_14\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_15 " "Node \"ARDUINO_IO_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_2 " "Node \"ARDUINO_IO_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_3 " "Node \"ARDUINO_IO_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_4 " "Node \"ARDUINO_IO_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_5 " "Node \"ARDUINO_IO_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_6 " "Node \"ARDUINO_IO_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_7 " "Node \"ARDUINO_IO_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_8 " "Node \"ARDUINO_IO_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_9 " "Node \"ARDUINO_IO_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_0 " "Node \"GPIO_0_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_1 " "Node \"GPIO_0_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_10 " "Node \"GPIO_0_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_11 " "Node \"GPIO_0_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_12 " "Node \"GPIO_0_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_13 " "Node \"GPIO_0_13\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_14 " "Node \"GPIO_0_14\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_15 " "Node \"GPIO_0_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_16 " "Node \"GPIO_0_16\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_17 " "Node \"GPIO_0_17\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_18 " "Node \"GPIO_0_18\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_19 " "Node \"GPIO_0_19\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_2 " "Node \"GPIO_0_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_20 " "Node \"GPIO_0_20\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_21 " "Node \"GPIO_0_21\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_22 " "Node \"GPIO_0_22\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_23 " "Node \"GPIO_0_23\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_24 " "Node \"GPIO_0_24\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_25 " "Node \"GPIO_0_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_26 " "Node \"GPIO_0_26\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_27 " "Node \"GPIO_0_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_28 " "Node \"GPIO_0_28\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_29 " "Node \"GPIO_0_29\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_3 " "Node \"GPIO_0_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_30 " "Node \"GPIO_0_30\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_31 " "Node \"GPIO_0_31\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_32 " "Node \"GPIO_0_32\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_33 " "Node \"GPIO_0_33\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_34 " "Node \"GPIO_0_34\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_35 " "Node \"GPIO_0_35\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_4 " "Node \"GPIO_0_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_5 " "Node \"GPIO_0_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_6 " "Node \"GPIO_0_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_7 " "Node \"GPIO_0_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_8 " "Node \"GPIO_0_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_9 " "Node \"GPIO_0_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_0 " "Node \"GPIO_1_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_1 " "Node \"GPIO_1_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_10 " "Node \"GPIO_1_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_11 " "Node \"GPIO_1_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_12 " "Node \"GPIO_1_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_13 " "Node \"GPIO_1_13\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_14 " "Node \"GPIO_1_14\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_15 " "Node \"GPIO_1_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_16 " "Node \"GPIO_1_16\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_17 " "Node \"GPIO_1_17\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_18 " "Node \"GPIO_1_18\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_19 " "Node \"GPIO_1_19\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_2 " "Node \"GPIO_1_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_20 " "Node \"GPIO_1_20\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_21 " "Node \"GPIO_1_21\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_22 " "Node \"GPIO_1_22\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_23 " "Node \"GPIO_1_23\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_24 " "Node \"GPIO_1_24\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_25 " "Node \"GPIO_1_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_26 " "Node \"GPIO_1_26\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_27 " "Node \"GPIO_1_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_28 " "Node \"GPIO_1_28\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_29 " "Node \"GPIO_1_29\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_3 " "Node \"GPIO_1_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_30 " "Node \"GPIO_1_30\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_31 " "Node \"GPIO_1_31\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_32 " "Node \"GPIO_1_32\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_33 " "Node \"GPIO_1_33\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_34 " "Node \"GPIO_1_34\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_35 " "Node \"GPIO_1_35\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_4 " "Node \"GPIO_1_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_5 " "Node \"GPIO_1_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_6 " "Node \"GPIO_1_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_7 " "Node \"GPIO_1_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_8 " "Node \"GPIO_1_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_9 " "Node \"GPIO_1_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CONV_USB_N " "Node \"HPS_CONV_USB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[0\] " "Node \"HPS_DDR3_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[10\] " "Node \"HPS_DDR3_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[11\] " "Node \"HPS_DDR3_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[12\] " "Node \"HPS_DDR3_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[13\] " "Node \"HPS_DDR3_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[14\] " "Node \"HPS_DDR3_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[1\] " "Node \"HPS_DDR3_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[2\] " "Node \"HPS_DDR3_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[3\] " "Node \"HPS_DDR3_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[4\] " "Node \"HPS_DDR3_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[5\] " "Node \"HPS_DDR3_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[6\] " "Node \"HPS_DDR3_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[7\] " "Node \"HPS_DDR3_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[8\] " "Node \"HPS_DDR3_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR\[9\] " "Node \"HPS_DDR3_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_0 " "Node \"HPS_DDR3_ADDR_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_1 " "Node \"HPS_DDR3_ADDR_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_10 " "Node \"HPS_DDR3_ADDR_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_11 " "Node \"HPS_DDR3_ADDR_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_12 " "Node \"HPS_DDR3_ADDR_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_13 " "Node \"HPS_DDR3_ADDR_13\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_14 " "Node \"HPS_DDR3_ADDR_14\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_2 " "Node \"HPS_DDR3_ADDR_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_3 " "Node \"HPS_DDR3_ADDR_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_4 " "Node \"HPS_DDR3_ADDR_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_5 " "Node \"HPS_DDR3_ADDR_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_6 " "Node \"HPS_DDR3_ADDR_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_7 " "Node \"HPS_DDR3_ADDR_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_8 " "Node \"HPS_DDR3_ADDR_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_9 " "Node \"HPS_DDR3_ADDR_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[0\] " "Node \"HPS_DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[1\] " "Node \"HPS_DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[2\] " "Node \"HPS_DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_0 " "Node \"HPS_DDR3_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_1 " "Node \"HPS_DDR3_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_2 " "Node \"HPS_DDR3_BA_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CAS_N " "Node \"HPS_DDR3_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CKE " "Node \"HPS_DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_N " "Node \"HPS_DDR3_CK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_P " "Node \"HPS_DDR3_CK_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CS_N " "Node \"HPS_DDR3_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[0\] " "Node \"HPS_DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[1\] " "Node \"HPS_DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[2\] " "Node \"HPS_DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[3\] " "Node \"HPS_DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_0 " "Node \"HPS_DDR3_DM_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_1 " "Node \"HPS_DDR3_DM_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_2 " "Node \"HPS_DDR3_DM_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_3 " "Node \"HPS_DDR3_DM_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[0\] " "Node \"HPS_DDR3_DQS_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[1\] " "Node \"HPS_DDR3_DQS_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[2\] " "Node \"HPS_DDR3_DQS_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N\[3\] " "Node \"HPS_DDR3_DQS_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_0 " "Node \"HPS_DDR3_DQS_N_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_1 " "Node \"HPS_DDR3_DQS_N_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_2 " "Node \"HPS_DDR3_DQS_N_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_3 " "Node \"HPS_DDR3_DQS_N_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[0\] " "Node \"HPS_DDR3_DQS_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[1\] " "Node \"HPS_DDR3_DQS_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[2\] " "Node \"HPS_DDR3_DQS_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P\[3\] " "Node \"HPS_DDR3_DQS_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_0 " "Node \"HPS_DDR3_DQS_P_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_1 " "Node \"HPS_DDR3_DQS_P_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_2 " "Node \"HPS_DDR3_DQS_P_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_3 " "Node \"HPS_DDR3_DQS_P_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[0\] " "Node \"HPS_DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[10\] " "Node \"HPS_DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[11\] " "Node \"HPS_DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[12\] " "Node \"HPS_DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[13\] " "Node \"HPS_DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[14\] " "Node \"HPS_DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[15\] " "Node \"HPS_DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[16\] " "Node \"HPS_DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[17\] " "Node \"HPS_DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[18\] " "Node \"HPS_DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[19\] " "Node \"HPS_DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[1\] " "Node \"HPS_DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[20\] " "Node \"HPS_DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[21\] " "Node \"HPS_DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[22\] " "Node \"HPS_DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[23\] " "Node \"HPS_DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[24\] " "Node \"HPS_DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[25\] " "Node \"HPS_DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[26\] " "Node \"HPS_DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[27\] " "Node \"HPS_DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[28\] " "Node \"HPS_DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[29\] " "Node \"HPS_DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[2\] " "Node \"HPS_DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[30\] " "Node \"HPS_DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[31\] " "Node \"HPS_DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[3\] " "Node \"HPS_DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[4\] " "Node \"HPS_DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[5\] " "Node \"HPS_DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[6\] " "Node \"HPS_DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[7\] " "Node \"HPS_DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[8\] " "Node \"HPS_DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[9\] " "Node \"HPS_DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_0 " "Node \"HPS_DDR3_DQ_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_1 " "Node \"HPS_DDR3_DQ_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_10 " "Node \"HPS_DDR3_DQ_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_11 " "Node \"HPS_DDR3_DQ_11\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_12 " "Node \"HPS_DDR3_DQ_12\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_13 " "Node \"HPS_DDR3_DQ_13\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_14 " "Node \"HPS_DDR3_DQ_14\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_15 " "Node \"HPS_DDR3_DQ_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_16 " "Node \"HPS_DDR3_DQ_16\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_17 " "Node \"HPS_DDR3_DQ_17\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_18 " "Node \"HPS_DDR3_DQ_18\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_19 " "Node \"HPS_DDR3_DQ_19\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_2 " "Node \"HPS_DDR3_DQ_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_20 " "Node \"HPS_DDR3_DQ_20\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_21 " "Node \"HPS_DDR3_DQ_21\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_22 " "Node \"HPS_DDR3_DQ_22\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_23 " "Node \"HPS_DDR3_DQ_23\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_24 " "Node \"HPS_DDR3_DQ_24\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_25 " "Node \"HPS_DDR3_DQ_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_26 " "Node \"HPS_DDR3_DQ_26\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_27 " "Node \"HPS_DDR3_DQ_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_28 " "Node \"HPS_DDR3_DQ_28\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_29 " "Node \"HPS_DDR3_DQ_29\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_3 " "Node \"HPS_DDR3_DQ_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_30 " "Node \"HPS_DDR3_DQ_30\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_31 " "Node \"HPS_DDR3_DQ_31\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_4 " "Node \"HPS_DDR3_DQ_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_5 " "Node \"HPS_DDR3_DQ_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_6 " "Node \"HPS_DDR3_DQ_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_7 " "Node \"HPS_DDR3_DQ_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_8 " "Node \"HPS_DDR3_DQ_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_9 " "Node \"HPS_DDR3_DQ_9\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ODT " "Node \"HPS_DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RAS_N " "Node \"HPS_DDR3_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RESET_N " "Node \"HPS_DDR3_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RZQ " "Node \"HPS_DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_WE_N " "Node \"HPS_DDR3_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_GTX_CLK " "Node \"HPS_ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_INT_N " "Node \"HPS_ENET_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDC " "Node \"HPS_ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDIO " "Node \"HPS_ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_CLK " "Node \"HPS_ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[0\] " "Node \"HPS_ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[1\] " "Node \"HPS_ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[2\] " "Node \"HPS_ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[3\] " "Node \"HPS_ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_0 " "Node \"HPS_ENET_RX_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_1 " "Node \"HPS_ENET_RX_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_2 " "Node \"HPS_ENET_RX_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_3 " "Node \"HPS_ENET_RX_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DV " "Node \"HPS_ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[0\] " "Node \"HPS_ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[1\] " "Node \"HPS_ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[2\] " "Node \"HPS_ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[3\] " "Node \"HPS_ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_0 " "Node \"HPS_ENET_TX_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_1 " "Node \"HPS_ENET_TX_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_2 " "Node \"HPS_ENET_TX_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_3 " "Node \"HPS_ENET_TX_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_EN " "Node \"HPS_ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_GSENSOR_INT " "Node \"HPS_GSENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C0_SCLK " "Node \"HPS_I2C0_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C0_SDAT " "Node \"HPS_I2C0_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SCLK " "Node \"HPS_I2C1_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SDAT " "Node \"HPS_I2C1_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY_N " "Node \"HPS_KEY_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED " "Node \"HPS_LED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO " "Node \"HPS_LTC_GPIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CLK " "Node \"HPS_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CMD " "Node \"HPS_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[0\] " "Node \"HPS_SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[1\] " "Node \"HPS_SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[2\] " "Node \"HPS_SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[3\] " "Node \"HPS_SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_0 " "Node \"HPS_SD_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_1 " "Node \"HPS_SD_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_2 " "Node \"HPS_SD_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_3 " "Node \"HPS_SD_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_CLK " "Node \"HPS_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MISO " "Node \"HPS_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MOSI " "Node \"HPS_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_SS " "Node \"HPS_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_RX " "Node \"HPS_UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_TX " "Node \"HPS_UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_CLKOUT " "Node \"HPS_USB_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[0\] " "Node \"HPS_USB_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[1\] " "Node \"HPS_USB_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[2\] " "Node \"HPS_USB_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[3\] " "Node \"HPS_USB_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[4\] " "Node \"HPS_USB_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[5\] " "Node \"HPS_USB_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[6\] " "Node \"HPS_USB_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[7\] " "Node \"HPS_USB_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_0 " "Node \"HPS_USB_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_1 " "Node \"HPS_USB_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_2 " "Node \"HPS_USB_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_3 " "Node \"HPS_USB_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_4 " "Node \"HPS_USB_DATA_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_5 " "Node \"HPS_USB_DATA_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_6 " "Node \"HPS_USB_DATA_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_7 " "Node \"HPS_USB_DATA_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DIR " "Node \"HPS_USB_DIR\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_NXT " "Node \"HPS_USB_NXT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_STP " "Node \"HPS_USB_STP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_0 " "Node \"KEY_N_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_1 " "Node \"KEY_N_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_0 " "Node \"LED_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_1 " "Node \"LED_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_2 " "Node \"LED_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_3 " "Node \"LED_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_4 " "Node \"LED_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_5 " "Node \"LED_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_6 " "Node \"LED_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_7 " "Node \"LED_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_0 " "Node \"SW_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_1 " "Node \"SW_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_2 " "Node \"SW_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_3 " "Node \"SW_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637571210403 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1637571210403 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637571210416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637571213582 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1637571214772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637571228372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637571238224 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637571242911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637571242911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637571245261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y12 X22_Y23 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y12 to location X22_Y23" {  } { { "loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y12 to location X22_Y23"} { { 12 { 0 ""} 11 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1637571253695 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637571253695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1637571281177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637571281177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637571281186 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.80 " "Total time spent on timing analysis during the Fitter is 3.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1637571292161 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637571292307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637571295725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637571295729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637571298884 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637571309289 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1637571309690 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../hdl/DE0_Nano_SoC_top_level.vhd" "" { Text "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/hdl/DE0_Nano_SoC_top_level.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637571309754 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1637571309754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/output_files/fpga_lab2_2.fit.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/EPFL/7Semester/EmbeddedSystems/LAB2_2_FPGA/CS-473/ES_standard_project_template_1.8/hw/quartus/output_files/fpga_lab2_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637571310346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 382 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 382 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6505 " "Peak virtual memory: 6505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637571312963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 09:55:12 2021 " "Processing ended: Mon Nov 22 09:55:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637571312963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637571312963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:28 " "Total CPU time (on all processors): 00:04:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637571312963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637571312963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1637571314293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637571314298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 09:55:14 2021 " "Processing started: Mon Nov 22 09:55:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637571314298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1637571314298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_lab2_2 -c fpga_lab2_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_lab2_2 -c fpga_lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1637571314298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1637571315501 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1637571324596 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1637571324634 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1637571324923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637571325031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 09:55:25 2021 " "Processing ended: Mon Nov 22 09:55:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637571325031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637571325031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637571325031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1637571325031 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1637571325747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1637571326403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637571326409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 09:55:25 2021 " "Processing started: Mon Nov 22 09:55:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637571326409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1637571326409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_lab2_2 -c fpga_lab2_2 " "Command: quartus_sta fpga_lab2_2 -c fpga_lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1637571326409 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1637571326516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1637571327632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1637571327632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571327667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571327668 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637571328632 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1637571328632 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/n_leds_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1637571328709 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/nicol/documents/epfl/7semester/embeddedsystems/lab2_2_fpga/cs-473/es_standard_project_template_1.8/hw/quartus/db/ip/n_leds/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1637571328718 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready FPGA_CLK1_50 " "Register N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1637571328761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1637571328761 "|DE0_Nano_SoC_top_level|FPGA_CLK1_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1637571328833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637571328960 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1637571328996 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637571329014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.697 " "Worst-case setup slack is 11.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.697               0.000 altera_reserved_tck  " "   11.697               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571329048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 altera_reserved_tck  " "    0.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571329055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.262 " "Worst-case recovery slack is 14.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.262               0.000 altera_reserved_tck  " "   14.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571329059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.931 " "Worst-case removal slack is 0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 altera_reserved_tck  " "    0.931               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571329063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.454 " "Worst-case minimum pulse width slack is 15.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.454               0.000 altera_reserved_tck  " "   15.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571329066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571329066 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.360 ns " "Worst Case Available Settling Time: 62.360 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571329112 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637571329112 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637571329116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637571329161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637571333044 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready FPGA_CLK1_50 " "Register N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1637571333517 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1637571333517 "|DE0_Nano_SoC_top_level|FPGA_CLK1_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637571333638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.814 " "Worst-case setup slack is 11.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.814               0.000 altera_reserved_tck  " "   11.814               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571333673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 altera_reserved_tck  " "    0.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571333680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.383 " "Worst-case recovery slack is 14.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.383               0.000 altera_reserved_tck  " "   14.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571333685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.866 " "Worst-case removal slack is 0.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 altera_reserved_tck  " "    0.866               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571333689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.462 " "Worst-case minimum pulse width slack is 15.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.462               0.000 altera_reserved_tck  " "   15.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571333691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571333691 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.432 ns " "Worst Case Available Settling Time: 62.432 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571333725 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637571333725 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637571333728 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637571333917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637571338283 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready FPGA_CLK1_50 " "Register N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1637571338824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1637571338824 "|DE0_Nano_SoC_top_level|FPGA_CLK1_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637571338960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.845 " "Worst-case setup slack is 13.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571338982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571338982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.845               0.000 altera_reserved_tck  " "   13.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571338982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571338982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571338990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571338990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 altera_reserved_tck  " "    0.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571338990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571338990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.448 " "Worst-case recovery slack is 15.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571338995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571338995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.448               0.000 altera_reserved_tck  " "   15.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571338995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571338995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.477 " "Worst-case removal slack is 0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 altera_reserved_tck  " "    0.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571339000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.370 " "Worst-case minimum pulse width slack is 15.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.370               0.000 altera_reserved_tck  " "   15.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571339002 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.645 ns " "Worst Case Available Settling Time: 63.645 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339044 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637571339044 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637571339049 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready FPGA_CLK1_50 " "Register N_leds:u0\|N_leds_nios2_gen2_0:nios2_gen2_0\|N_leds_nios2_gen2_0_cpu:cpu\|N_leds_nios2_gen2_0_cpu_nios2_oci:the_N_leds_nios2_gen2_0_cpu_nios2_oci\|N_leds_nios2_gen2_0_cpu_nios2_oci_debug:the_N_leds_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1637571339404 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1637571339404 "|DE0_Nano_SoC_top_level|FPGA_CLK1_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637571339530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.250 " "Worst-case setup slack is 14.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.250               0.000 altera_reserved_tck  " "   14.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571339561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.013 " "Worst-case hold slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 altera_reserved_tck  " "    0.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571339568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.708 " "Worst-case recovery slack is 15.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.708               0.000 altera_reserved_tck  " "   15.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571339572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 altera_reserved_tck  " "    0.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571339576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.377 " "Worst-case minimum pulse width slack is 15.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.377               0.000 altera_reserved_tck  " "   15.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637571339579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637571339579 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.864 ns " "Worst Case Available Settling Time: 63.864 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637571339615 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637571339615 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637571341456 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637571341458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5217 " "Peak virtual memory: 5217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637571341563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 09:55:41 2021 " "Processing ended: Mon Nov 22 09:55:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637571341563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637571341563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637571341563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637571341563 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 440 s " "Quartus Prime Full Compilation was successful. 0 errors, 440 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637571342347 ""}
