;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 12, @10
	CMP @-127, 100
	ADD -17, <-20
	ADD -17, <-20
	SUB 0, -0
	SUB @-127, 100
	SUB 700, 600
	CMP @121, 103
	SUB @127, 100
	SUB #12, @0
	SUB #12, @0
	SUB 0, 200
	DJN 210, 310
	JMP -17, @-20
	SUB -7, <-20
	CMP #12, @900
	DJN 1, <2
	DJN 1, <2
	JMN -17, @-20
	CMP -7, <-20
	SUB 1, <-1
	SUB -7, <-20
	SUB #12, @900
	JMP -17, @-20
	CMP @127, 100
	CMP -207, <-120
	CMP #-0, @0
	DJN @12, #0
	CMP 210, 310
	SUB @127, 100
	CMP -12, @10
	CMP -12, @10
	CMP -207, <-120
	SLT 121, 31
	ADD -1, <-20
	SUB 700, 600
	MOV -1, <-20
	SPL 0, <336
	SLT 121, 31
	SPL 0, <336
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	ADD 271, 60
	MOV -1, <-20
	MOV -11, <-20
	MOV -1, <-20
	CMP -207, <-120
	ADD 271, 60
