Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 20 for port 'in1' [C:/Users/denis/Verilog_projects/Lab_12/ex_4/ex_4.srcs/sources_1/new/top.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [C:/Users/denis/Verilog_projects/Lab_12/ex_4/ex_4.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'data_in0' [C:/Users/denis/Verilog_projects/Lab_12/ex_4/ex_4.srcs/sources_1/new/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'data_in10' [C:/Users/denis/Verilog_projects/Lab_12/ex_4/ex_4.srcs/sources_1/new/top.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in1' [C:/Users/denis/Verilog_projects/Lab_12/ex_4/ex_4.srcs/sources_1/new/top.v:88]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
