/* Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(10CL025Y) Path("E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/") File("output_file.jic") MfrSpec(OpMask(1) SEC_Device(EPCQ16A) Child_OpMask(1 1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
