After fixing timing loop and BRAM instantiation, run full sim for instruction cache (riscmakers)
