onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /tbc/clk
add wave -noupdate /tbc/en
add wave -noupdate /tbc/EnQueue
add wave -noupdate -radix unsigned -childformat {{/tbc/OpQueueIn(0) -radix unsigned -childformat {{/tbc/OpQueueIn(0).WarpID -radix unsigned} {/tbc/OpQueueIn(0).Operation -radix unsigned} {/tbc/OpQueueIn(0).Rs -radix unsigned} {/tbc/OpQueueIn(0).Rt -radix unsigned} {/tbc/OpQueueIn(0).Rd -radix unsigned} {/tbc/OpQueueIn(0).MemAddr -radix unsigned} {/tbc/OpQueueIn(0).DataIn -radix hexadecimal -childformat {{/tbc/OpQueueIn(0).DataIn(0) -radix float32} {/tbc/OpQueueIn(0).DataIn(1) -radix float32}}}}} {/tbc/OpQueueIn(1) -radix unsigned -childformat {{/tbc/OpQueueIn(1).WarpID -radix unsigned} {/tbc/OpQueueIn(1).Operation -radix unsigned} {/tbc/OpQueueIn(1).Rs -radix unsigned} {/tbc/OpQueueIn(1).Rt -radix unsigned} {/tbc/OpQueueIn(1).Rd -radix unsigned} {/tbc/OpQueueIn(1).MemAddr -radix unsigned} {/tbc/OpQueueIn(1).DataIn -radix hexadecimal -childformat {{/tbc/OpQueueIn(1).DataIn(0) -radix float32} {/tbc/OpQueueIn(1).DataIn(1) -radix float32}}}}}} -expand -subitemconfig {/tbc/OpQueueIn(0) {-height 15 -radix unsigned -childformat {{/tbc/OpQueueIn(0).WarpID -radix unsigned} {/tbc/OpQueueIn(0).Operation -radix unsigned} {/tbc/OpQueueIn(0).Rs -radix unsigned} {/tbc/OpQueueIn(0).Rt -radix unsigned} {/tbc/OpQueueIn(0).Rd -radix unsigned} {/tbc/OpQueueIn(0).MemAddr -radix unsigned} {/tbc/OpQueueIn(0).DataIn -radix hexadecimal -childformat {{/tbc/OpQueueIn(0).DataIn(0) -radix float32} {/tbc/OpQueueIn(0).DataIn(1) -radix float32}}}}} /tbc/OpQueueIn(0).WarpID {-height 15 -radix unsigned} /tbc/OpQueueIn(0).Operation {-height 15 -radix unsigned} /tbc/OpQueueIn(0).Rs {-height 15 -radix unsigned} /tbc/OpQueueIn(0).Rt {-height 15 -radix unsigned} /tbc/OpQueueIn(0).Rd {-height 15 -radix unsigned} /tbc/OpQueueIn(0).MemAddr {-height 15 -radix unsigned} /tbc/OpQueueIn(0).DataIn {-height 15 -radix hexadecimal -childformat {{/tbc/OpQueueIn(0).DataIn(0) -radix float32} {/tbc/OpQueueIn(0).DataIn(1) -radix float32}} -radixshowbase 1 -expand} /tbc/OpQueueIn(0).DataIn(0) {-height 15 -radix float32} /tbc/OpQueueIn(0).DataIn(1) {-height 15 -radix float32} /tbc/OpQueueIn(1) {-height 15 -radix unsigned -childformat {{/tbc/OpQueueIn(1).WarpID -radix unsigned} {/tbc/OpQueueIn(1).Operation -radix unsigned} {/tbc/OpQueueIn(1).Rs -radix unsigned} {/tbc/OpQueueIn(1).Rt -radix unsigned} {/tbc/OpQueueIn(1).Rd -radix unsigned} {/tbc/OpQueueIn(1).MemAddr -radix unsigned} {/tbc/OpQueueIn(1).DataIn -radix hexadecimal -childformat {{/tbc/OpQueueIn(1).DataIn(0) -radix float32} {/tbc/OpQueueIn(1).DataIn(1) -radix float32}}}}} /tbc/OpQueueIn(1).WarpID {-height 15 -radix unsigned} /tbc/OpQueueIn(1).Operation {-height 15 -radix unsigned} /tbc/OpQueueIn(1).Rs {-height 15 -radix unsigned} /tbc/OpQueueIn(1).Rt {-height 15 -radix unsigned} /tbc/OpQueueIn(1).Rd {-height 15 -radix unsigned} /tbc/OpQueueIn(1).MemAddr {-height 15 -radix unsigned} /tbc/OpQueueIn(1).DataIn {-height 15 -radix hexadecimal -childformat {{/tbc/OpQueueIn(1).DataIn(0) -radix float32} {/tbc/OpQueueIn(1).DataIn(1) -radix float32}} -expand} /tbc/OpQueueIn(1).DataIn(0) {-height 15 -radix float32} /tbc/OpQueueIn(1).DataIn(1) {-height 15 -radix float32}} /tbc/OpQueueIn
add wave -noupdate /tbc/reset
add wave -noupdate -radix unsigned /tbc/op1
add wave -noupdate -radix unsigned /tbc/DataOut
add wave -noupdate -divider ID
add wave -noupdate -divider Issue
add wave -noupdate /tbc/uut/Issue_inst/EnQueue
add wave -noupdate -radix unsigned /tbc/uut/Issue_inst/OpIn
add wave -noupdate /tbc/uut/Issue_inst/Nop
add wave -noupdate -radix unsigned /tbc/uut/Issue_inst/OpOut
add wave -noupdate -divider {Decoder RegMap}
add wave -noupdate -radix unsigned /tbc/uut/DecoderRegMap_inst/OpIn
add wave -noupdate /tbc/uut/DecoderRegMap_inst/WrEnRegMap
add wave -noupdate /tbc/uut/DecoderRegMap_inst/WarpIdRegMap
add wave -noupdate /tbc/uut/DecoderRegMap_inst/RegIn1RegMap
add wave -noupdate /tbc/uut/DecoderRegMap_inst/RegIn2RegMap
add wave -noupdate /tbc/uut/DecoderRegMap_inst/OpRegMap
add wave -noupdate /tbc/uut/DecoderRegMap_inst/NumRegMap
add wave -noupdate -radix unsigned /tbc/uut/DecoderRegMap_inst/DataIn
add wave -noupdate /tbc/uut/DecoderRegMap_inst/NopOut
add wave -noupdate -divider Dispatcher
add wave -noupdate /tbc/uut/Dispatcher_Inst/NopIn
add wave -noupdate /tbc/uut/Dispatcher_Inst/op
add wave -noupdate /tbc/uut/Dispatcher_Inst/MuxOut
add wave -noupdate /tbc/uut/Dispatcher_Inst/EnOpOut
add wave -noupdate -divider {Register Map}
add wave -noupdate /tbc/uut/RegMap_Inst/WrEn
add wave -noupdate /tbc/uut/RegMap_Inst/WarpId
add wave -noupdate /tbc/uut/RegMap_Inst/RegIn1
add wave -noupdate /tbc/uut/RegMap_Inst/RegIn2
add wave -noupdate /tbc/uut/RegMap_Inst/OpIn
add wave -noupdate /tbc/uut/RegMap_Inst/NumReg
add wave -noupdate /tbc/uut/RegMap_Inst/BlockAddr1
add wave -noupdate /tbc/uut/RegMap_Inst/BlockAddr2
add wave -noupdate /tbc/uut/RegMap_Inst/RegAddr1
add wave -noupdate /tbc/uut/RegMap_Inst/RegAddr2
add wave -noupdate /tbc/uut/RegMap_Inst/WrEnVect
add wave -noupdate /tbc/uut/RegMap_Inst/NotFound
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/RegMap_Inst/register_map(0) -radix unsigned} {/tbc/uut/RegMap_Inst/register_map(1) -radix unsigned} {/tbc/uut/RegMap_Inst/register_map(2) -radix unsigned} {/tbc/uut/RegMap_Inst/register_map(3) -radix unsigned} {/tbc/uut/RegMap_Inst/register_map(4) -radix unsigned} {/tbc/uut/RegMap_Inst/register_map(5) -radix unsigned} {/tbc/uut/RegMap_Inst/register_map(6) -radix unsigned} {/tbc/uut/RegMap_Inst/register_map(7) -radix unsigned}} -expand -subitemconfig {/tbc/uut/RegMap_Inst/register_map(0) {-height 15 -radix unsigned} /tbc/uut/RegMap_Inst/register_map(1) {-height 15 -radix unsigned} /tbc/uut/RegMap_Inst/register_map(2) {-height 15 -radix unsigned} /tbc/uut/RegMap_Inst/register_map(3) {-height 15 -radix unsigned} /tbc/uut/RegMap_Inst/register_map(4) {-height 15 -radix unsigned} /tbc/uut/RegMap_Inst/register_map(5) {-height 15 -radix unsigned} /tbc/uut/RegMap_Inst/register_map(6) {-height 15 -radix unsigned} /tbc/uut/RegMap_Inst/register_map(7) {-height 15 -radix unsigned}} /tbc/uut/RegMap_Inst/register_map
add wave -noupdate -divider {Reg Write Contrl}
add wave -noupdate /tbc/uut/RegWrContr_inst/op
add wave -noupdate /tbc/uut/RegWrContr_inst/RegAddrWr
add wave -noupdate /tbc/uut/RegWrContr_inst/WrEnVect
add wave -noupdate /tbc/uut/RegWrContr_inst/RegAddrWrOut
add wave -noupdate /tbc/uut/RegWrContr_inst/WrEnVectOut
add wave -noupdate -divider Registers
add wave -noupdate -radix unsigned /tbc/uut/data_regbank_WB_in
add wave -noupdate -radix unsigned /tbc/uut/data_regbank_in
add wave -noupdate -divider {Col 0}
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(0) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(1) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(2) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(3) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(4) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(5) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(6) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(7) -radix float32}} -subitemconfig {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(0) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(1) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(2) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(3) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(4) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(5) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(6) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile(7) {-height 15 -radix float32}} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(0)/RegBlockX/regfile
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(0) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(1) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(2) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(3) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(4) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(5) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(6) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(7) -radix float32}} -subitemconfig {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(0) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(1) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(2) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(3) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(4) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(5) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(6) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile(7) {-height 15 -radix float32}} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(1)/RegBlockX/regfile
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(0) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(1) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(2) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(3) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(4) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(5) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(6) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(7) -radix float32}} -subitemconfig {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(0) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(1) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(2) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(3) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(4) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(5) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(6) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile(7) {-height 15 -radix float32}} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(2)/RegBlockX/regfile
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(0) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(1) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(2) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(3) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(4) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(5) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(6) -radix float32} {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(7) -radix float32}} -subitemconfig {/tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(0) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(1) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(2) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(3) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(4) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(5) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(6) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile(7) {-height 15 -radix float32}} /tbc/uut/RegBlock_Col_Gen(0)/RegBlock_Row_Gen(3)/RegBlockX/regfile
add wave -noupdate -divider {Col 1}
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(0) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(1) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(2) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(3) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(4) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(5) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(6) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(7) -radix float32}} -subitemconfig {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(0) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(1) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(2) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(3) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(4) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(5) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(6) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile(7) {-height 15 -radix float32}} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(0)/RegBlockX/regfile
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(0) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(1) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(2) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(3) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(4) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(5) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(6) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(7) -radix float32}} -subitemconfig {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(0) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(1) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(2) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(3) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(4) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(5) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(6) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile(7) {-height 15 -radix float32}} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(1)/RegBlockX/regfile
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(0) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(1) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(2) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(3) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(4) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(5) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(6) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(7) -radix float32}} -subitemconfig {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(0) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(1) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(2) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(3) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(4) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(5) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(6) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile(7) {-height 15 -radix float32}} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(2)/RegBlockX/regfile
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(0) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(1) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(2) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(3) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(4) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(5) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(6) -radix float32} {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(7) -radix float32}} -subitemconfig {/tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(0) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(1) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(2) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(3) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(4) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(5) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(6) {-height 15 -radix float32} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile(7) {-height 15 -radix float32}} /tbc/uut/RegBlock_Col_Gen(1)/RegBlock_Row_Gen(3)/RegBlockX/regfile
add wave -noupdate -divider EX
add wave -noupdate -divider LSU
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/LSU_inst/InstrIn.WarpID -radix unsigned} {/tbc/uut/LSU_inst/InstrIn.Operation -radix unsigned} {/tbc/uut/LSU_inst/InstrIn.Rs -radix unsigned} {/tbc/uut/LSU_inst/InstrIn.Rt -radix unsigned} {/tbc/uut/LSU_inst/InstrIn.Rd -radix unsigned} {/tbc/uut/LSU_inst/InstrIn.MemAddr -radix unsigned} {/tbc/uut/LSU_inst/InstrIn.DataIn -radix unsigned -childformat {{/tbc/uut/LSU_inst/InstrIn.DataIn(0) -radix float32} {/tbc/uut/LSU_inst/InstrIn.DataIn(1) -radix float32}}}} -subitemconfig {/tbc/uut/LSU_inst/InstrIn.WarpID {-height 15 -radix unsigned} /tbc/uut/LSU_inst/InstrIn.Operation {-height 15 -radix unsigned} /tbc/uut/LSU_inst/InstrIn.Rs {-height 15 -radix unsigned} /tbc/uut/LSU_inst/InstrIn.Rt {-height 15 -radix unsigned} /tbc/uut/LSU_inst/InstrIn.Rd {-height 15 -radix unsigned} /tbc/uut/LSU_inst/InstrIn.MemAddr {-height 15 -radix unsigned} /tbc/uut/LSU_inst/InstrIn.DataIn {-height 15 -radix unsigned -childformat {{/tbc/uut/LSU_inst/InstrIn.DataIn(0) -radix float32} {/tbc/uut/LSU_inst/InstrIn.DataIn(1) -radix float32}} -expand} /tbc/uut/LSU_inst/InstrIn.DataIn(0) {-height 15 -radix float32} /tbc/uut/LSU_inst/InstrIn.DataIn(1) {-height 15 -radix float32}} /tbc/uut/LSU_inst/InstrIn
add wave -noupdate -radix unsigned /tbc/uut/LSU_inst/DataRegIn
add wave -noupdate /tbc/uut/LSU_inst/wren
add wave -noupdate /tbc/uut/LSU_inst/wben
add wave -noupdate /tbc/uut/LSU_inst/raddr
add wave -noupdate /tbc/uut/LSU_inst/waddr
add wave -noupdate -radix unsigned /tbc/uut/LSU_inst/DataSM
add wave -noupdate -divider {FPU Cores}
add wave -noupdate -divider {Core 0}
add wave -noupdate -radix float32 /tbc/uut/FPCore_Generate(0)/FPUX/DataInA
add wave -noupdate -radix float32 /tbc/uut/FPCore_Generate(0)/FPUX/DataInB
add wave -noupdate -radix float32 /tbc/uut/FPCore_Generate(0)/FPUX/DataInC
add wave -noupdate /tbc/uut/FPCore_Generate(0)/FPUX/EnOp
add wave -noupdate /tbc/uut/FPCore_Generate(0)/FPUX/SelMuxIn
add wave -noupdate -radix float32 /tbc/uut/FPCore_Generate(0)/FPUX/DataOut
add wave -noupdate -divider {Core 1}
add wave -noupdate -radix float32 /tbc/uut/FPCore_Generate(1)/FPUX/DataInA
add wave -noupdate -radix float32 /tbc/uut/FPCore_Generate(1)/FPUX/DataInB
add wave -noupdate -radix float32 /tbc/uut/FPCore_Generate(1)/FPUX/DataInC
add wave -noupdate /tbc/uut/FPCore_Generate(1)/FPUX/EnOp
add wave -noupdate /tbc/uut/FPCore_Generate(1)/FPUX/SelMuxIn
add wave -noupdate -radix float32 /tbc/uut/FPCore_Generate(1)/FPUX/DataOut
add wave -noupdate -divider MEM
add wave -noupdate /tbc/uut/SharedMem_Generate(0)/SMemX/raddr
add wave -noupdate /tbc/uut/SharedMem_Generate(0)/SMemX/waddr
add wave -noupdate -radix unsigned /tbc/uut/SharedMem_Generate(0)/SMemX/data
add wave -noupdate /tbc/uut/SharedMem_Generate(0)/SMemX/we
add wave -noupdate -radix float32 /tbc/uut/SharedMem_Generate(0)/SMemX/q
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/SharedMem_Generate(0)/SMemX/ram(127) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(126) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(125) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(124) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(123) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(122) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(121) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(120) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(119) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(118) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(117) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(116) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(115) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(114) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(113) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(112) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(111) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(110) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(109) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(108) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(107) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(106) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(105) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(104) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(103) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(102) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(101) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(100) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(99) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(98) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(97) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(96) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(95) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(94) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(93) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(92) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(91) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(90) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(89) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(88) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(87) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(86) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(85) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(84) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(83) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(82) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(81) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(80) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(79) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(78) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(77) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(76) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(75) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(74) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(73) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(72) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(71) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(70) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(69) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(68) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(67) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(66) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(65) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(64) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(63) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(62) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(61) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(60) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(59) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(58) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(57) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(56) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(55) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(54) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(53) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(52) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(51) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(50) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(49) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(48) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(47) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(46) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(45) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(44) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(43) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(42) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(41) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(40) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(39) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(38) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(37) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(36) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(35) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(34) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(33) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(32) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(31) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(30) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(29) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(28) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(27) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(26) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(25) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(24) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(23) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(22) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(21) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(20) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(19) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(18) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(17) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(16) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(15) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(14) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(13) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(12) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(11) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(10) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(9) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(8) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(7) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(6) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(5) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(4) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(3) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(2) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(1) -radix unsigned} {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(0) -radix unsigned}} -subitemconfig {/tbc/uut/SharedMem_Generate(0)/SMemX/ram(127) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(126) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(125) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(124) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(123) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(122) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(121) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(120) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(119) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(118) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(117) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(116) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(115) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(114) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(113) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(112) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(111) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(110) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(109) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(108) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(107) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(106) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(105) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(104) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(103) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(102) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(101) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(100) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(99) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(98) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(97) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(96) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(95) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(94) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(93) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(92) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(91) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(90) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(89) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(88) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(87) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(86) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(85) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(84) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(83) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(82) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(81) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(80) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(79) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(78) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(77) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(76) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(75) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(74) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(73) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(72) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(71) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(70) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(69) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(68) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(67) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(66) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(65) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(64) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(63) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(62) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(61) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(60) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(59) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(58) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(57) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(56) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(55) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(54) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(53) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(52) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(51) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(50) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(49) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(48) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(47) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(46) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(45) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(44) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(43) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(42) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(41) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(40) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(39) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(38) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(37) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(36) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(35) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(34) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(33) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(32) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(31) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(30) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(29) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(28) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(27) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(26) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(25) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(24) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(23) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(22) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(21) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(20) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(19) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(18) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(17) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(16) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(15) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(14) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(13) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(12) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(11) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(10) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(9) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(8) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(7) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(6) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(5) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(4) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(3) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(2) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(1) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(0)/SMemX/ram(0) {-height 15 -radix unsigned}} /tbc/uut/SharedMem_Generate(0)/SMemX/ram
add wave -noupdate /tbc/uut/SharedMem_Generate(1)/SMemX/raddr
add wave -noupdate /tbc/uut/SharedMem_Generate(1)/SMemX/waddr
add wave -noupdate -radix unsigned /tbc/uut/SharedMem_Generate(1)/SMemX/data
add wave -noupdate /tbc/uut/SharedMem_Generate(1)/SMemX/we
add wave -noupdate -radix float32 /tbc/uut/SharedMem_Generate(1)/SMemX/q
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/SharedMem_Generate(1)/SMemX/ram(127) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(126) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(125) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(124) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(123) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(122) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(121) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(120) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(119) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(118) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(117) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(116) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(115) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(114) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(113) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(112) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(111) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(110) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(109) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(108) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(107) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(106) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(105) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(104) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(103) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(102) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(101) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(100) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(99) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(98) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(97) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(96) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(95) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(94) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(93) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(92) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(91) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(90) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(89) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(88) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(87) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(86) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(85) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(84) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(83) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(82) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(81) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(80) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(79) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(78) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(77) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(76) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(75) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(74) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(73) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(72) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(71) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(70) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(69) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(68) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(67) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(66) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(65) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(64) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(63) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(62) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(61) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(60) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(59) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(58) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(57) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(56) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(55) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(54) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(53) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(52) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(51) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(50) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(49) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(48) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(47) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(46) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(45) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(44) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(43) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(42) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(41) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(40) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(39) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(38) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(37) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(36) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(35) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(34) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(33) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(32) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(31) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(30) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(29) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(28) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(27) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(26) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(25) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(24) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(23) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(22) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(21) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(20) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(19) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(18) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(17) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(16) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(15) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(14) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(13) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(12) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(11) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(10) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(9) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(8) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(7) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(6) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(5) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(4) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(3) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(2) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(1) -radix unsigned} {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(0) -radix unsigned}} -subitemconfig {/tbc/uut/SharedMem_Generate(1)/SMemX/ram(127) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(126) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(125) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(124) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(123) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(122) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(121) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(120) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(119) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(118) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(117) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(116) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(115) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(114) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(113) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(112) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(111) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(110) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(109) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(108) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(107) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(106) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(105) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(104) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(103) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(102) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(101) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(100) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(99) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(98) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(97) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(96) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(95) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(94) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(93) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(92) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(91) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(90) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(89) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(88) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(87) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(86) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(85) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(84) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(83) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(82) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(81) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(80) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(79) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(78) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(77) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(76) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(75) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(74) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(73) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(72) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(71) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(70) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(69) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(68) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(67) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(66) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(65) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(64) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(63) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(62) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(61) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(60) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(59) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(58) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(57) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(56) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(55) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(54) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(53) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(52) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(51) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(50) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(49) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(48) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(47) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(46) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(45) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(44) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(43) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(42) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(41) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(40) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(39) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(38) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(37) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(36) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(35) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(34) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(33) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(32) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(31) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(30) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(29) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(28) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(27) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(26) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(25) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(24) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(23) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(22) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(21) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(20) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(19) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(18) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(17) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(16) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(15) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(14) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(13) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(12) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(11) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(10) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(9) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(8) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(7) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(6) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(5) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(4) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(3) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(2) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(1) {-height 15 -radix unsigned} /tbc/uut/SharedMem_Generate(1)/SMemX/ram(0) {-height 15 -radix unsigned}} /tbc/uut/SharedMem_Generate(1)/SMemX/ram
add wave -noupdate -divider WB
add wave -noupdate /tbc/uut/wb_en_data
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/data_regbank_WB_in(0) -radix float32} {/tbc/uut/data_regbank_WB_in(1) -radix float32}} -expand -subitemconfig {/tbc/uut/data_regbank_WB_in(0) {-height 15 -radix float32} /tbc/uut/data_regbank_WB_in(1) {-height 15 -radix float32}} /tbc/uut/data_regbank_WB_in
add wave -noupdate -radix unsigned -childformat {{/tbc/uut/data_wb_out(0) -radix float32} {/tbc/uut/data_wb_out(1) -radix float32}} -expand -subitemconfig {/tbc/uut/data_wb_out(0) {-height 15 -radix float32} /tbc/uut/data_wb_out(1) {-height 15 -radix float32}} /tbc/uut/data_wb_out
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {649877 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 312
configure wave -valuecolwidth 250
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {649877 ps} {901745 ps}
