
TIM_IT_GPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000284c  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08002a44  08002a44  00012a44  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002a70  08002a70  00012a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002a78  08002a78  00012a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002a7c  08002a7c  00012a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08002a80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000056c  2000000c  08002a8c  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000578  08002a8c  00020578  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000150c5  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002ade  00000000  00000000  000350ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000a1ce  00000000  00000000  00037bdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000d30  00000000  00000000  00041db0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001160  00000000  00000000  00042ae0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006e4d  00000000  00000000  00043c40  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005c7e  00000000  00000000  0004aa8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005070b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000026fc  00000000  00000000  00050788  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	08002a2c 	.word	0x08002a2c

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	08002a2c 	.word	0x08002a2c

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b97a 	b.w	8000544 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	468c      	mov	ip, r1
 800026e:	460d      	mov	r5, r1
 8000270:	4604      	mov	r4, r0
 8000272:	9e08      	ldr	r6, [sp, #32]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d151      	bne.n	800031c <__udivmoddi4+0xb4>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d96d      	bls.n	800035a <__udivmoddi4+0xf2>
 800027e:	fab2 fe82 	clz	lr, r2
 8000282:	f1be 0f00 	cmp.w	lr, #0
 8000286:	d00b      	beq.n	80002a0 <__udivmoddi4+0x38>
 8000288:	f1ce 0c20 	rsb	ip, lr, #32
 800028c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000290:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000294:	fa02 f70e 	lsl.w	r7, r2, lr
 8000298:	ea4c 0c05 	orr.w	ip, ip, r5
 800029c:	fa00 f40e 	lsl.w	r4, r0, lr
 80002a0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002a4:	0c25      	lsrs	r5, r4, #16
 80002a6:	fbbc f8fa 	udiv	r8, ip, sl
 80002aa:	fa1f f987 	uxth.w	r9, r7
 80002ae:	fb0a cc18 	mls	ip, sl, r8, ip
 80002b2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002b6:	fb08 f309 	mul.w	r3, r8, r9
 80002ba:	42ab      	cmp	r3, r5
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x6c>
 80002be:	19ed      	adds	r5, r5, r7
 80002c0:	f108 32ff 	add.w	r2, r8, #4294967295
 80002c4:	f080 8123 	bcs.w	800050e <__udivmoddi4+0x2a6>
 80002c8:	42ab      	cmp	r3, r5
 80002ca:	f240 8120 	bls.w	800050e <__udivmoddi4+0x2a6>
 80002ce:	f1a8 0802 	sub.w	r8, r8, #2
 80002d2:	443d      	add	r5, r7
 80002d4:	1aed      	subs	r5, r5, r3
 80002d6:	b2a4      	uxth	r4, r4
 80002d8:	fbb5 f0fa 	udiv	r0, r5, sl
 80002dc:	fb0a 5510 	mls	r5, sl, r0, r5
 80002e0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002e4:	fb00 f909 	mul.w	r9, r0, r9
 80002e8:	45a1      	cmp	r9, r4
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x98>
 80002ec:	19e4      	adds	r4, r4, r7
 80002ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f2:	f080 810a 	bcs.w	800050a <__udivmoddi4+0x2a2>
 80002f6:	45a1      	cmp	r9, r4
 80002f8:	f240 8107 	bls.w	800050a <__udivmoddi4+0x2a2>
 80002fc:	3802      	subs	r0, #2
 80002fe:	443c      	add	r4, r7
 8000300:	eba4 0409 	sub.w	r4, r4, r9
 8000304:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000308:	2100      	movs	r1, #0
 800030a:	2e00      	cmp	r6, #0
 800030c:	d061      	beq.n	80003d2 <__udivmoddi4+0x16a>
 800030e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000312:	2300      	movs	r3, #0
 8000314:	6034      	str	r4, [r6, #0]
 8000316:	6073      	str	r3, [r6, #4]
 8000318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031c:	428b      	cmp	r3, r1
 800031e:	d907      	bls.n	8000330 <__udivmoddi4+0xc8>
 8000320:	2e00      	cmp	r6, #0
 8000322:	d054      	beq.n	80003ce <__udivmoddi4+0x166>
 8000324:	2100      	movs	r1, #0
 8000326:	e886 0021 	stmia.w	r6, {r0, r5}
 800032a:	4608      	mov	r0, r1
 800032c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000330:	fab3 f183 	clz	r1, r3
 8000334:	2900      	cmp	r1, #0
 8000336:	f040 808e 	bne.w	8000456 <__udivmoddi4+0x1ee>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d302      	bcc.n	8000344 <__udivmoddi4+0xdc>
 800033e:	4282      	cmp	r2, r0
 8000340:	f200 80fa 	bhi.w	8000538 <__udivmoddi4+0x2d0>
 8000344:	1a84      	subs	r4, r0, r2
 8000346:	eb65 0503 	sbc.w	r5, r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	46ac      	mov	ip, r5
 800034e:	2e00      	cmp	r6, #0
 8000350:	d03f      	beq.n	80003d2 <__udivmoddi4+0x16a>
 8000352:	e886 1010 	stmia.w	r6, {r4, ip}
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	b912      	cbnz	r2, 8000362 <__udivmoddi4+0xfa>
 800035c:	2701      	movs	r7, #1
 800035e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000362:	fab7 fe87 	clz	lr, r7
 8000366:	f1be 0f00 	cmp.w	lr, #0
 800036a:	d134      	bne.n	80003d6 <__udivmoddi4+0x16e>
 800036c:	1beb      	subs	r3, r5, r7
 800036e:	0c3a      	lsrs	r2, r7, #16
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	2101      	movs	r1, #1
 8000376:	fbb3 f8f2 	udiv	r8, r3, r2
 800037a:	0c25      	lsrs	r5, r4, #16
 800037c:	fb02 3318 	mls	r3, r2, r8, r3
 8000380:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000384:	fb0c f308 	mul.w	r3, ip, r8
 8000388:	42ab      	cmp	r3, r5
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x134>
 800038c:	19ed      	adds	r5, r5, r7
 800038e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x132>
 8000394:	42ab      	cmp	r3, r5
 8000396:	f200 80d1 	bhi.w	800053c <__udivmoddi4+0x2d4>
 800039a:	4680      	mov	r8, r0
 800039c:	1aed      	subs	r5, r5, r3
 800039e:	b2a3      	uxth	r3, r4
 80003a0:	fbb5 f0f2 	udiv	r0, r5, r2
 80003a4:	fb02 5510 	mls	r5, r2, r0, r5
 80003a8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003ac:	fb0c fc00 	mul.w	ip, ip, r0
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x15c>
 80003b4:	19e4      	adds	r4, r4, r7
 80003b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x15a>
 80003bc:	45a4      	cmp	ip, r4
 80003be:	f200 80b8 	bhi.w	8000532 <__udivmoddi4+0x2ca>
 80003c2:	4618      	mov	r0, r3
 80003c4:	eba4 040c 	sub.w	r4, r4, ip
 80003c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003cc:	e79d      	b.n	800030a <__udivmoddi4+0xa2>
 80003ce:	4631      	mov	r1, r6
 80003d0:	4630      	mov	r0, r6
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	f1ce 0420 	rsb	r4, lr, #32
 80003da:	fa05 f30e 	lsl.w	r3, r5, lr
 80003de:	fa07 f70e 	lsl.w	r7, r7, lr
 80003e2:	fa20 f804 	lsr.w	r8, r0, r4
 80003e6:	0c3a      	lsrs	r2, r7, #16
 80003e8:	fa25 f404 	lsr.w	r4, r5, r4
 80003ec:	ea48 0803 	orr.w	r8, r8, r3
 80003f0:	fbb4 f1f2 	udiv	r1, r4, r2
 80003f4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003f8:	fb02 4411 	mls	r4, r2, r1, r4
 80003fc:	fa1f fc87 	uxth.w	ip, r7
 8000400:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000404:	fb01 f30c 	mul.w	r3, r1, ip
 8000408:	42ab      	cmp	r3, r5
 800040a:	fa00 f40e 	lsl.w	r4, r0, lr
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x1bc>
 8000410:	19ed      	adds	r5, r5, r7
 8000412:	f101 30ff 	add.w	r0, r1, #4294967295
 8000416:	f080 808a 	bcs.w	800052e <__udivmoddi4+0x2c6>
 800041a:	42ab      	cmp	r3, r5
 800041c:	f240 8087 	bls.w	800052e <__udivmoddi4+0x2c6>
 8000420:	3902      	subs	r1, #2
 8000422:	443d      	add	r5, r7
 8000424:	1aeb      	subs	r3, r5, r3
 8000426:	fa1f f588 	uxth.w	r5, r8
 800042a:	fbb3 f0f2 	udiv	r0, r3, r2
 800042e:	fb02 3310 	mls	r3, r2, r0, r3
 8000432:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000436:	fb00 f30c 	mul.w	r3, r0, ip
 800043a:	42ab      	cmp	r3, r5
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x1e6>
 800043e:	19ed      	adds	r5, r5, r7
 8000440:	f100 38ff 	add.w	r8, r0, #4294967295
 8000444:	d26f      	bcs.n	8000526 <__udivmoddi4+0x2be>
 8000446:	42ab      	cmp	r3, r5
 8000448:	d96d      	bls.n	8000526 <__udivmoddi4+0x2be>
 800044a:	3802      	subs	r0, #2
 800044c:	443d      	add	r5, r7
 800044e:	1aeb      	subs	r3, r5, r3
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	e78f      	b.n	8000376 <__udivmoddi4+0x10e>
 8000456:	f1c1 0720 	rsb	r7, r1, #32
 800045a:	fa22 f807 	lsr.w	r8, r2, r7
 800045e:	408b      	lsls	r3, r1
 8000460:	fa05 f401 	lsl.w	r4, r5, r1
 8000464:	ea48 0303 	orr.w	r3, r8, r3
 8000468:	fa20 fe07 	lsr.w	lr, r0, r7
 800046c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000470:	40fd      	lsrs	r5, r7
 8000472:	ea4e 0e04 	orr.w	lr, lr, r4
 8000476:	fbb5 f9fc 	udiv	r9, r5, ip
 800047a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800047e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000482:	fa1f f883 	uxth.w	r8, r3
 8000486:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800048a:	fb09 f408 	mul.w	r4, r9, r8
 800048e:	42ac      	cmp	r4, r5
 8000490:	fa02 f201 	lsl.w	r2, r2, r1
 8000494:	fa00 fa01 	lsl.w	sl, r0, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x244>
 800049a:	18ed      	adds	r5, r5, r3
 800049c:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a0:	d243      	bcs.n	800052a <__udivmoddi4+0x2c2>
 80004a2:	42ac      	cmp	r4, r5
 80004a4:	d941      	bls.n	800052a <__udivmoddi4+0x2c2>
 80004a6:	f1a9 0902 	sub.w	r9, r9, #2
 80004aa:	441d      	add	r5, r3
 80004ac:	1b2d      	subs	r5, r5, r4
 80004ae:	fa1f fe8e 	uxth.w	lr, lr
 80004b2:	fbb5 f0fc 	udiv	r0, r5, ip
 80004b6:	fb0c 5510 	mls	r5, ip, r0, r5
 80004ba:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004be:	fb00 f808 	mul.w	r8, r0, r8
 80004c2:	45a0      	cmp	r8, r4
 80004c4:	d907      	bls.n	80004d6 <__udivmoddi4+0x26e>
 80004c6:	18e4      	adds	r4, r4, r3
 80004c8:	f100 35ff 	add.w	r5, r0, #4294967295
 80004cc:	d229      	bcs.n	8000522 <__udivmoddi4+0x2ba>
 80004ce:	45a0      	cmp	r8, r4
 80004d0:	d927      	bls.n	8000522 <__udivmoddi4+0x2ba>
 80004d2:	3802      	subs	r0, #2
 80004d4:	441c      	add	r4, r3
 80004d6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004da:	eba4 0408 	sub.w	r4, r4, r8
 80004de:	fba0 8902 	umull	r8, r9, r0, r2
 80004e2:	454c      	cmp	r4, r9
 80004e4:	46c6      	mov	lr, r8
 80004e6:	464d      	mov	r5, r9
 80004e8:	d315      	bcc.n	8000516 <__udivmoddi4+0x2ae>
 80004ea:	d012      	beq.n	8000512 <__udivmoddi4+0x2aa>
 80004ec:	b156      	cbz	r6, 8000504 <__udivmoddi4+0x29c>
 80004ee:	ebba 030e 	subs.w	r3, sl, lr
 80004f2:	eb64 0405 	sbc.w	r4, r4, r5
 80004f6:	fa04 f707 	lsl.w	r7, r4, r7
 80004fa:	40cb      	lsrs	r3, r1
 80004fc:	431f      	orrs	r7, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	6037      	str	r7, [r6, #0]
 8000502:	6074      	str	r4, [r6, #4]
 8000504:	2100      	movs	r1, #0
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	4618      	mov	r0, r3
 800050c:	e6f8      	b.n	8000300 <__udivmoddi4+0x98>
 800050e:	4690      	mov	r8, r2
 8000510:	e6e0      	b.n	80002d4 <__udivmoddi4+0x6c>
 8000512:	45c2      	cmp	sl, r8
 8000514:	d2ea      	bcs.n	80004ec <__udivmoddi4+0x284>
 8000516:	ebb8 0e02 	subs.w	lr, r8, r2
 800051a:	eb69 0503 	sbc.w	r5, r9, r3
 800051e:	3801      	subs	r0, #1
 8000520:	e7e4      	b.n	80004ec <__udivmoddi4+0x284>
 8000522:	4628      	mov	r0, r5
 8000524:	e7d7      	b.n	80004d6 <__udivmoddi4+0x26e>
 8000526:	4640      	mov	r0, r8
 8000528:	e791      	b.n	800044e <__udivmoddi4+0x1e6>
 800052a:	4681      	mov	r9, r0
 800052c:	e7be      	b.n	80004ac <__udivmoddi4+0x244>
 800052e:	4601      	mov	r1, r0
 8000530:	e778      	b.n	8000424 <__udivmoddi4+0x1bc>
 8000532:	3802      	subs	r0, #2
 8000534:	443c      	add	r4, r7
 8000536:	e745      	b.n	80003c4 <__udivmoddi4+0x15c>
 8000538:	4608      	mov	r0, r1
 800053a:	e708      	b.n	800034e <__udivmoddi4+0xe6>
 800053c:	f1a8 0802 	sub.w	r8, r8, #2
 8000540:	443d      	add	r5, r7
 8000542:	e72b      	b.n	800039c <__udivmoddi4+0x134>

08000544 <__aeabi_idiv0>:
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop

08000548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000548:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800054a:	4b0e      	ldr	r3, [pc, #56]	; (8000584 <HAL_InitTick+0x3c>)
{
 800054c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800054e:	4a0e      	ldr	r2, [pc, #56]	; (8000588 <HAL_InitTick+0x40>)
 8000550:	7818      	ldrb	r0, [r3, #0]
 8000552:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000556:	fbb3 f3f0 	udiv	r3, r3, r0
 800055a:	6810      	ldr	r0, [r2, #0]
 800055c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000560:	f000 f89e 	bl	80006a0 <HAL_SYSTICK_Config>
 8000564:	4604      	mov	r4, r0
 8000566:	b958      	cbnz	r0, 8000580 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000568:	2d0f      	cmp	r5, #15
 800056a:	d809      	bhi.n	8000580 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800056c:	4602      	mov	r2, r0
 800056e:	4629      	mov	r1, r5
 8000570:	f04f 30ff 	mov.w	r0, #4294967295
 8000574:	f000 f84e 	bl	8000614 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000578:	4b04      	ldr	r3, [pc, #16]	; (800058c <HAL_InitTick+0x44>)
 800057a:	4620      	mov	r0, r4
 800057c:	601d      	str	r5, [r3, #0]
 800057e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000580:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000582:	bd38      	pop	{r3, r4, r5, pc}
 8000584:	20000000 	.word	0x20000000
 8000588:	20000008 	.word	0x20000008
 800058c:	20000004 	.word	0x20000004

08000590 <HAL_Init>:
{
 8000590:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000592:	2003      	movs	r0, #3
 8000594:	f000 f82c 	bl	80005f0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000598:	2000      	movs	r0, #0
 800059a:	f7ff ffd5 	bl	8000548 <HAL_InitTick>
  HAL_MspInit();
 800059e:	f002 f867 	bl	8002670 <HAL_MspInit>
}
 80005a2:	2000      	movs	r0, #0
 80005a4:	bd08      	pop	{r3, pc}
	...

080005a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005a8:	4a03      	ldr	r2, [pc, #12]	; (80005b8 <HAL_IncTick+0x10>)
 80005aa:	4b04      	ldr	r3, [pc, #16]	; (80005bc <HAL_IncTick+0x14>)
 80005ac:	6811      	ldr	r1, [r2, #0]
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	440b      	add	r3, r1
 80005b2:	6013      	str	r3, [r2, #0]
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	20000028 	.word	0x20000028
 80005bc:	20000000 	.word	0x20000000

080005c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005c0:	4b01      	ldr	r3, [pc, #4]	; (80005c8 <HAL_GetTick+0x8>)
 80005c2:	6818      	ldr	r0, [r3, #0]
}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000028 	.word	0x20000028

080005cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005cc:	b538      	push	{r3, r4, r5, lr}
 80005ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005d0:	f7ff fff6 	bl	80005c0 <HAL_GetTick>
 80005d4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005d6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80005d8:	bf1e      	ittt	ne
 80005da:	4b04      	ldrne	r3, [pc, #16]	; (80005ec <HAL_Delay+0x20>)
 80005dc:	781b      	ldrbne	r3, [r3, #0]
 80005de:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005e0:	f7ff ffee 	bl	80005c0 <HAL_GetTick>
 80005e4:	1b40      	subs	r0, r0, r5
 80005e6:	4284      	cmp	r4, r0
 80005e8:	d8fa      	bhi.n	80005e0 <HAL_Delay+0x14>
  {
  }
}
 80005ea:	bd38      	pop	{r3, r4, r5, pc}
 80005ec:	20000000 	.word	0x20000000

080005f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f0:	4a07      	ldr	r2, [pc, #28]	; (8000610 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005f2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005f6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005fa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005fe:	041b      	lsls	r3, r3, #16
 8000600:	0c1b      	lsrs	r3, r3, #16
 8000602:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000606:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800060a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800060c:	60d3      	str	r3, [r2, #12]
 800060e:	4770      	bx	lr
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000614:	4b19      	ldr	r3, [pc, #100]	; (800067c <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000616:	b530      	push	{r4, r5, lr}
 8000618:	68dc      	ldr	r4, [r3, #12]
 800061a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800061e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000622:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000624:	2b04      	cmp	r3, #4
 8000626:	bf28      	it	cs
 8000628:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800062a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800062c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000630:	bf8c      	ite	hi
 8000632:	3c03      	subhi	r4, #3
 8000634:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000636:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 800063a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800063c:	f103 33ff 	add.w	r3, r3, #4294967295
 8000640:	ea01 0103 	and.w	r1, r1, r3
 8000644:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000648:	fa05 f404 	lsl.w	r4, r5, r4
 800064c:	f104 34ff 	add.w	r4, r4, #4294967295
 8000650:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000654:	ea42 0201 	orr.w	r2, r2, r1
 8000658:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 800065c:	db07      	blt.n	800066e <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000662:	b2d2      	uxtb	r2, r2
 8000664:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000668:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 800066c:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066e:	f000 000f 	and.w	r0, r0, #15
 8000672:	b2d2      	uxtb	r2, r2
 8000674:	4b02      	ldr	r3, [pc, #8]	; (8000680 <HAL_NVIC_SetPriority+0x6c>)
 8000676:	541a      	strb	r2, [r3, r0]
 8000678:	bd30      	pop	{r4, r5, pc}
 800067a:	bf00      	nop
 800067c:	e000ed00 	.word	0xe000ed00
 8000680:	e000ed14 	.word	0xe000ed14

08000684 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000684:	2800      	cmp	r0, #0
 8000686:	db08      	blt.n	800069a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000688:	0942      	lsrs	r2, r0, #5
 800068a:	2301      	movs	r3, #1
 800068c:	f000 001f 	and.w	r0, r0, #31
 8000690:	fa03 f000 	lsl.w	r0, r3, r0
 8000694:	4b01      	ldr	r3, [pc, #4]	; (800069c <HAL_NVIC_EnableIRQ+0x18>)
 8000696:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800069a:	4770      	bx	lr
 800069c:	e000e100 	.word	0xe000e100

080006a0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006a0:	3801      	subs	r0, #1
 80006a2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006a6:	d20a      	bcs.n	80006be <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006aa:	21f0      	movs	r1, #240	; 0xf0
 80006ac:	4a06      	ldr	r2, [pc, #24]	; (80006c8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ae:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006b0:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b2:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006b6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006b8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006be:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	e000e010 	.word	0xe000e010
 80006c8:	e000ed00 	.word	0xe000ed00

080006cc <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80006cc:	b570      	push	{r4, r5, r6, lr}
 80006ce:	4604      	mov	r4, r0
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80006d0:	b129      	cbz	r1, 80006de <ETH_MACDMAConfig+0x12>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80006d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006d6:	60c3      	str	r3, [r0, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80006d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006dc:	6083      	str	r3, [r0, #8]
  macinit.Jabber = ETH_JABBER_ENABLE;
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80006de:	69e3      	ldr	r3, [r4, #28]
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
  macinit.VLANTagIdentifier = 0x0;
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 80006e0:	6822      	ldr	r2, [r4, #0]
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80006e2:	2b00      	cmp	r3, #0
                       macinit.Jabber | 
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       (heth->Init).Speed | 
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
 80006e4:	68e0      	ldr	r0, [r4, #12]
 80006e6:	68a3      	ldr	r3, [r4, #8]
  tmpreg = (heth->Instance)->MACCR;
 80006e8:	6815      	ldr	r5, [r2, #0]
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80006ea:	bf08      	it	eq
 80006ec:	f44f 6180 	moveq.w	r1, #1024	; 0x400
                       macinit.LoopbackMode |
 80006f0:	ea43 0300 	orr.w	r3, r3, r0
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80006f4:	482e      	ldr	r0, [pc, #184]	; (80007b0 <ETH_MACDMAConfig+0xe4>)
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80006f6:	bf18      	it	ne
 80006f8:	2100      	movne	r1, #0
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80006fa:	4028      	ands	r0, r5
 80006fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000700:	4303      	orrs	r3, r0
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8000702:	2001      	movs	r0, #1
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8000704:	430b      	orrs	r3, r1
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8000706:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 8000708:	6815      	ldr	r5, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800070a:	f7ff ff5f 	bl	80005cc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 800070e:	6823      	ldr	r3, [r4, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000710:	2240      	movs	r2, #64	; 0x40
                                        macinit.UnicastFramesFilter);
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000712:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg; 
 8000714:	601d      	str	r5, [r3, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000716:	605a      	str	r2, [r3, #4]
   tmpreg = (heth->Instance)->MACFFR;
 8000718:	685d      	ldr	r5, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800071a:	f7ff ff57 	bl	80005cc <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 800071e:	6823      	ldr	r3, [r4, #0]
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000720:	2001      	movs	r0, #1
   (heth->Instance)->MACFFR = tmpreg;
 8000722:	605d      	str	r5, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8000724:	2500      	movs	r5, #0
 8000726:	609d      	str	r5, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8000728:	60dd      	str	r5, [r3, #12]
   tmpreg = (heth->Instance)->MACFCR;
 800072a:	699a      	ldr	r2, [r3, #24]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800072c:	f022 02be 	bic.w	r2, r2, #190	; 0xbe
 8000730:	0412      	lsls	r2, r2, #16
 8000732:	0c12      	lsrs	r2, r2, #16
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8000734:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8000738:	619a      	str	r2, [r3, #24]
   tmpreg = (heth->Instance)->MACFCR;
 800073a:	699e      	ldr	r6, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800073c:	f7ff ff46 	bl	80005cc <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8000740:	6823      	ldr	r3, [r4, #0]
                                            macinit.VLANTagIdentifier);
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000742:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg;
 8000744:	619e      	str	r6, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8000746:	61dd      	str	r5, [r3, #28]
    tmpreg = (heth->Instance)->MACVLANTR;
 8000748:	69dd      	ldr	r5, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800074a:	f7ff ff3f 	bl	80005cc <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 800074e:	6822      	ldr	r2, [r4, #0]
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8000750:	2001      	movs	r0, #1
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8000752:	4b18      	ldr	r3, [pc, #96]	; (80007b4 <ETH_MACDMAConfig+0xe8>)
    (heth->Instance)->MACVLANTR = tmpreg;
 8000754:	61d5      	str	r5, [r2, #28]
    tmpreg = (heth->Instance)->DMAOMR;
 8000756:	f241 0518 	movw	r5, #4120	; 0x1018
 800075a:	5951      	ldr	r1, [r2, r5]
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800075c:	400b      	ands	r3, r1
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800075e:	f043 7308 	orr.w	r3, r3, #35651584	; 0x2200000
 8000762:	f043 0304 	orr.w	r3, r3, #4
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8000766:	5153      	str	r3, [r2, r5]
    tmpreg = (heth->Instance)->DMAOMR;
 8000768:	5956      	ldr	r6, [r2, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800076a:	f7ff ff2f 	bl	80005cc <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 800076e:	6823      	ldr	r3, [r4, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8000770:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8000772:	4a11      	ldr	r2, [pc, #68]	; (80007b8 <ETH_MACDMAConfig+0xec>)
    (heth->Instance)->DMAOMR = tmpreg;
 8000774:	515e      	str	r6, [r3, r5]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8000776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800077a:	601a      	str	r2, [r3, #0]
     tmpreg = (heth->Instance)->DMABMR;
 800077c:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800077e:	f7ff ff25 	bl	80005cc <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8000782:	6822      	ldr	r2, [r4, #0]
 8000784:	f502 5380 	add.w	r3, r2, #4096	; 0x1000
 8000788:	601d      	str	r5, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800078a:	69a3      	ldr	r3, [r4, #24]
 800078c:	2b01      	cmp	r3, #1
 800078e:	d107      	bne.n	80007a0 <ETH_MACDMAConfig+0xd4>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8000790:	f241 011c 	movw	r1, #4124	; 0x101c
 8000794:	5853      	ldr	r3, [r2, r1]
 8000796:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800079a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800079e:	5053      	str	r3, [r2, r1]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80007a0:	6963      	ldr	r3, [r4, #20]
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 80007a2:	4a06      	ldr	r2, [pc, #24]	; (80007bc <ETH_MACDMAConfig+0xf0>)
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 80007a4:	8899      	ldrh	r1, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 80007a6:	6011      	str	r1, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 80007a8:	681a      	ldr	r2, [r3, #0]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 80007aa:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <ETH_MACDMAConfig+0xf4>)
 80007ac:	601a      	str	r2, [r3, #0]
 80007ae:	bd70      	pop	{r4, r5, r6, pc}
 80007b0:	ff20810f 	.word	0xff20810f
 80007b4:	f8de3f23 	.word	0xf8de3f23
 80007b8:	02c12080 	.word	0x02c12080
 80007bc:	40028040 	.word	0x40028040
 80007c0:	40028044 	.word	0x40028044

080007c4 <HAL_ETH_ReadPHYRegister>:
{
 80007c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80007c6:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
{
 80007ca:	4605      	mov	r5, r0
 80007cc:	4616      	mov	r6, r2
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80007ce:	2b82      	cmp	r3, #130	; 0x82
 80007d0:	d030      	beq.n	8000834 <HAL_ETH_ReadPHYRegister+0x70>
  tmpreg = heth->Instance->MACMIIAR;
 80007d2:	6802      	ldr	r2, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80007d4:	2382      	movs	r3, #130	; 0x82
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80007d6:	0189      	lsls	r1, r1, #6
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80007d8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg = heth->Instance->MACMIIAR;
 80007dc:	6913      	ldr	r3, [r2, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80007de:	f401 64f8 	and.w	r4, r1, #1984	; 0x7c0
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 80007e2:	f003 011c 	and.w	r1, r3, #28
 80007e6:	4321      	orrs	r1, r4
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80007e8:	8a04      	ldrh	r4, [r0, #16]
 80007ea:	02e4      	lsls	r4, r4, #11
 80007ec:	b2a4      	uxth	r4, r4
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 80007ee:	430c      	orrs	r4, r1
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 80007f0:	f044 0401 	orr.w	r4, r4, #1
  heth->Instance->MACMIIAR = tmpreg;
 80007f4:	6114      	str	r4, [r2, #16]
  tickstart = HAL_GetTick();
 80007f6:	f7ff fee3 	bl	80005c0 <HAL_GetTick>
 80007fa:	4607      	mov	r7, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80007fc:	f014 0001 	ands.w	r0, r4, #1
 8000800:	d107      	bne.n	8000812 <HAL_ETH_ReadPHYRegister+0x4e>
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8000802:	682b      	ldr	r3, [r5, #0]
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	b29b      	uxth	r3, r3
 8000808:	6033      	str	r3, [r6, #0]
  heth->State = HAL_ETH_STATE_READY;
 800080a:	2301      	movs	r3, #1
 800080c:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 8000810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8000812:	f7ff fed5 	bl	80005c0 <HAL_GetTick>
 8000816:	1bc0      	subs	r0, r0, r7
 8000818:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800081c:	d307      	bcc.n	800082e <HAL_ETH_ReadPHYRegister+0x6a>
      heth->State= HAL_ETH_STATE_READY;
 800081e:	2301      	movs	r3, #1
      return HAL_TIMEOUT;
 8000820:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8000822:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8000826:	2300      	movs	r3, #0
 8000828:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 800082c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpreg = heth->Instance->MACMIIAR;
 800082e:	682b      	ldr	r3, [r5, #0]
 8000830:	691c      	ldr	r4, [r3, #16]
 8000832:	e7e3      	b.n	80007fc <HAL_ETH_ReadPHYRegister+0x38>
    return HAL_BUSY;
 8000834:	2002      	movs	r0, #2
}
 8000836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000838 <HAL_ETH_WritePHYRegister>:
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8000838:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800083c:	2b42      	cmp	r3, #66	; 0x42
{
 800083e:	b570      	push	{r4, r5, r6, lr}
 8000840:	4605      	mov	r5, r0
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8000842:	d02e      	beq.n	80008a2 <HAL_ETH_WritePHYRegister+0x6a>
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8000844:	2342      	movs	r3, #66	; 0x42
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8000846:	018c      	lsls	r4, r1, #6
 8000848:	b292      	uxth	r2, r2
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800084a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800084e:	f404 64f8 	and.w	r4, r4, #1984	; 0x7c0
  tmpreg = heth->Instance->MACMIIAR;
 8000852:	6803      	ldr	r3, [r0, #0]
 8000854:	f044 0403 	orr.w	r4, r4, #3
 8000858:	6918      	ldr	r0, [r3, #16]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800085a:	f000 001c 	and.w	r0, r0, #28
 800085e:	4320      	orrs	r0, r4
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8000860:	8a2c      	ldrh	r4, [r5, #16]
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8000862:	615a      	str	r2, [r3, #20]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8000864:	02e4      	lsls	r4, r4, #11
 8000866:	b2a4      	uxth	r4, r4
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8000868:	4304      	orrs	r4, r0
  heth->Instance->MACMIIAR = tmpreg;
 800086a:	611c      	str	r4, [r3, #16]
  tickstart = HAL_GetTick();
 800086c:	f7ff fea8 	bl	80005c0 <HAL_GetTick>
 8000870:	4606      	mov	r6, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000872:	f014 0001 	ands.w	r0, r4, #1
 8000876:	d103      	bne.n	8000880 <HAL_ETH_WritePHYRegister+0x48>
  heth->State = HAL_ETH_STATE_READY;
 8000878:	2301      	movs	r3, #1
 800087a:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 800087e:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8000880:	f7ff fe9e 	bl	80005c0 <HAL_GetTick>
 8000884:	1b80      	subs	r0, r0, r6
 8000886:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800088a:	d307      	bcc.n	800089c <HAL_ETH_WritePHYRegister+0x64>
      heth->State= HAL_ETH_STATE_READY;
 800088c:	2301      	movs	r3, #1
      return HAL_TIMEOUT;
 800088e:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8000890:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8000894:	2300      	movs	r3, #0
 8000896:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
 800089a:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg = heth->Instance->MACMIIAR;
 800089c:	682b      	ldr	r3, [r5, #0]
 800089e:	691c      	ldr	r4, [r3, #16]
 80008a0:	e7e7      	b.n	8000872 <HAL_ETH_WritePHYRegister+0x3a>
    return HAL_BUSY;
 80008a2:	2002      	movs	r0, #2
}
 80008a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080008a8 <HAL_ETH_Init>:
  uint32_t tempreg = 0, phyreg = 0;
 80008a8:	2300      	movs	r3, #0
{
 80008aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(heth == NULL)
 80008ac:	4604      	mov	r4, r0
  uint32_t tempreg = 0, phyreg = 0;
 80008ae:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 80008b0:	2800      	cmp	r0, #0
 80008b2:	f000 80dc 	beq.w	8000a6e <HAL_ETH_Init+0x1c6>
  if(heth->State == HAL_ETH_STATE_RESET)
 80008b6:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80008ba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80008be:	b91b      	cbnz	r3, 80008c8 <HAL_ETH_Init+0x20>
    heth->Lock = HAL_UNLOCKED;
 80008c0:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 80008c4:	f001 feec 	bl	80026a0 <HAL_ETH_MspInit>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c8:	4b6a      	ldr	r3, [pc, #424]	; (8000a74 <HAL_ETH_Init+0x1cc>)
 80008ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80008cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80008d0:	645a      	str	r2, [r3, #68]	; 0x44
 80008d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008d8:	9301      	str	r3, [sp, #4]
 80008da:	9b01      	ldr	r3, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80008dc:	4b66      	ldr	r3, [pc, #408]	; (8000a78 <HAL_ETH_Init+0x1d0>)
 80008de:	685a      	ldr	r2, [r3, #4]
 80008e0:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80008e4:	605a      	str	r2, [r3, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80008e6:	685a      	ldr	r2, [r3, #4]
 80008e8:	6a21      	ldr	r1, [r4, #32]
 80008ea:	430a      	orrs	r2, r1
 80008ec:	605a      	str	r2, [r3, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80008ee:	6823      	ldr	r3, [r4, #0]
 80008f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	f042 0201 	orr.w	r2, r2, #1
 80008fa:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80008fc:	f7ff fe60 	bl	80005c0 <HAL_GetTick>
 8000900:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8000902:	6823      	ldr	r3, [r4, #0]
 8000904:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8000908:	6812      	ldr	r2, [r2, #0]
 800090a:	07d0      	lsls	r0, r2, #31
 800090c:	d41d      	bmi.n	800094a <HAL_ETH_Init+0xa2>
  tempreg = (heth->Instance)->MACMIIAR;
 800090e:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 8000910:	f000 fcba 	bl	8001288 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 8000914:	4b59      	ldr	r3, [pc, #356]	; (8000a7c <HAL_ETH_Init+0x1d4>)
 8000916:	4a5a      	ldr	r2, [pc, #360]	; (8000a80 <HAL_ETH_Init+0x1d8>)
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8000918:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000)&&(hclk < 35000000))
 800091c:	4403      	add	r3, r0
 800091e:	4293      	cmp	r3, r2
 8000920:	d822      	bhi.n	8000968 <HAL_ETH_Init+0xc0>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8000922:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8000926:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8000928:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800092c:	2100      	movs	r1, #0
 800092e:	4620      	mov	r0, r4
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8000930:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8000932:	f7ff ff81 	bl	8000838 <HAL_ETH_WritePHYRegister>
 8000936:	4605      	mov	r5, r0
 8000938:	b368      	cbz	r0, 8000996 <HAL_ETH_Init+0xee>
      heth->State = HAL_ETH_STATE_READY;
 800093a:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 800093c:	2101      	movs	r1, #1
 800093e:	4620      	mov	r0, r4
 8000940:	f7ff fec4 	bl	80006cc <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 8000944:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;
 8000948:	e00b      	b.n	8000962 <HAL_ETH_Init+0xba>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800094a:	f7ff fe39 	bl	80005c0 <HAL_GetTick>
 800094e:	1b40      	subs	r0, r0, r5
 8000950:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8000954:	d9d5      	bls.n	8000902 <HAL_ETH_Init+0x5a>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8000956:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 8000958:	2300      	movs	r3, #0
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800095a:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800095e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8000962:	4628      	mov	r0, r5
 8000964:	b003      	add	sp, #12
 8000966:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8000968:	4b46      	ldr	r3, [pc, #280]	; (8000a84 <HAL_ETH_Init+0x1dc>)
 800096a:	4a47      	ldr	r2, [pc, #284]	; (8000a88 <HAL_ETH_Init+0x1e0>)
 800096c:	4403      	add	r3, r0
 800096e:	4293      	cmp	r3, r2
 8000970:	d802      	bhi.n	8000978 <HAL_ETH_Init+0xd0>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8000972:	f045 050c 	orr.w	r5, r5, #12
 8000976:	e7d6      	b.n	8000926 <HAL_ETH_Init+0x7e>
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8000978:	4b44      	ldr	r3, [pc, #272]	; (8000a8c <HAL_ETH_Init+0x1e4>)
 800097a:	4a45      	ldr	r2, [pc, #276]	; (8000a90 <HAL_ETH_Init+0x1e8>)
 800097c:	4403      	add	r3, r0
 800097e:	4293      	cmp	r3, r2
 8000980:	d9d1      	bls.n	8000926 <HAL_ETH_Init+0x7e>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8000982:	4b44      	ldr	r3, [pc, #272]	; (8000a94 <HAL_ETH_Init+0x1ec>)
 8000984:	4a44      	ldr	r2, [pc, #272]	; (8000a98 <HAL_ETH_Init+0x1f0>)
 8000986:	4403      	add	r3, r0
 8000988:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800098a:	bf94      	ite	ls
 800098c:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8000990:	f045 0510 	orrhi.w	r5, r5, #16
 8000994:	e7c7      	b.n	8000926 <HAL_ETH_Init+0x7e>
  HAL_Delay(PHY_RESET_DELAY);
 8000996:	20ff      	movs	r0, #255	; 0xff
 8000998:	f7ff fe18 	bl	80005cc <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800099c:	6863      	ldr	r3, [r4, #4]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d053      	beq.n	8000a4a <HAL_ETH_Init+0x1a2>
    tickstart = HAL_GetTick();
 80009a2:	f7ff fe0d 	bl	80005c0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80009a6:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80009aa:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80009ac:	466a      	mov	r2, sp
 80009ae:	2101      	movs	r1, #1
 80009b0:	4620      	mov	r0, r4
 80009b2:	f7ff ff07 	bl	80007c4 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80009b6:	f7ff fe03 	bl	80005c0 <HAL_GetTick>
 80009ba:	1b80      	subs	r0, r0, r6
 80009bc:	42b8      	cmp	r0, r7
 80009be:	d90b      	bls.n	80009d8 <HAL_ETH_Init+0x130>
        ETH_MACDMAConfig(heth, err);
 80009c0:	2101      	movs	r1, #1
 80009c2:	4620      	mov	r0, r4
 80009c4:	f7ff fe82 	bl	80006cc <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 80009c8:	2301      	movs	r3, #1
        return HAL_TIMEOUT;
 80009ca:	2503      	movs	r5, #3
        heth->State= HAL_ETH_STATE_READY;
 80009cc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 80009d0:	2300      	movs	r3, #0
 80009d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 80009d6:	e7c4      	b.n	8000962 <HAL_ETH_Init+0xba>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80009d8:	9b00      	ldr	r3, [sp, #0]
 80009da:	0759      	lsls	r1, r3, #29
 80009dc:	d5e6      	bpl.n	80009ac <HAL_ETH_Init+0x104>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80009de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009e2:	2100      	movs	r1, #0
 80009e4:	4620      	mov	r0, r4
 80009e6:	f7ff ff27 	bl	8000838 <HAL_ETH_WritePHYRegister>
 80009ea:	2800      	cmp	r0, #0
 80009ec:	d1a5      	bne.n	800093a <HAL_ETH_Init+0x92>
    tickstart = HAL_GetTick();
 80009ee:	f7ff fde7 	bl	80005c0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80009f2:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80009f6:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80009f8:	466a      	mov	r2, sp
 80009fa:	2101      	movs	r1, #1
 80009fc:	4620      	mov	r0, r4
 80009fe:	f7ff fee1 	bl	80007c4 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8000a02:	f7ff fddd 	bl	80005c0 <HAL_GetTick>
 8000a06:	1b80      	subs	r0, r0, r6
 8000a08:	42b8      	cmp	r0, r7
 8000a0a:	d8d9      	bhi.n	80009c0 <HAL_ETH_Init+0x118>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8000a0c:	9b00      	ldr	r3, [sp, #0]
 8000a0e:	069a      	lsls	r2, r3, #26
 8000a10:	d5f2      	bpl.n	80009f8 <HAL_ETH_Init+0x150>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8000a12:	466a      	mov	r2, sp
 8000a14:	211f      	movs	r1, #31
 8000a16:	4620      	mov	r0, r4
 8000a18:	f7ff fed4 	bl	80007c4 <HAL_ETH_ReadPHYRegister>
 8000a1c:	2800      	cmp	r0, #0
 8000a1e:	d18c      	bne.n	800093a <HAL_ETH_Init+0x92>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8000a20:	9b00      	ldr	r3, [sp, #0]
 8000a22:	f013 0210 	ands.w	r2, r3, #16
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8000a26:	bf18      	it	ne
 8000a28:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8000a2c:	075b      	lsls	r3, r3, #29
      (heth->Init).Speed = ETH_SPEED_10M; 
 8000a2e:	bf4c      	ite	mi
 8000a30:	2300      	movmi	r3, #0
      (heth->Init).Speed = ETH_SPEED_100M;
 8000a32:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8000a36:	60e2      	str	r2, [r4, #12]
      (heth->Init).Speed = ETH_SPEED_100M;
 8000a38:	60a3      	str	r3, [r4, #8]
  ETH_MACDMAConfig(heth, err);
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4620      	mov	r0, r4
 8000a3e:	f7ff fe45 	bl	80006cc <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 8000a42:	2301      	movs	r3, #1
 8000a44:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 8000a48:	e78b      	b.n	8000962 <HAL_ETH_Init+0xba>
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8000a4a:	68a3      	ldr	r3, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8000a4c:	4629      	mov	r1, r5
 8000a4e:	68e2      	ldr	r2, [r4, #12]
 8000a50:	4620      	mov	r0, r4
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8000a52:	085b      	lsrs	r3, r3, #1
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8000a54:	ea43 02d2 	orr.w	r2, r3, r2, lsr #3
 8000a58:	b292      	uxth	r2, r2
 8000a5a:	f7ff feed 	bl	8000838 <HAL_ETH_WritePHYRegister>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	f47f af6b 	bne.w	800093a <HAL_ETH_Init+0x92>
    HAL_Delay(PHY_CONFIG_DELAY);
 8000a64:	f640 70ff 	movw	r0, #4095	; 0xfff
 8000a68:	f7ff fdb0 	bl	80005cc <HAL_Delay>
 8000a6c:	e7e5      	b.n	8000a3a <HAL_ETH_Init+0x192>
    return HAL_ERROR;
 8000a6e:	2501      	movs	r5, #1
 8000a70:	e777      	b.n	8000962 <HAL_ETH_Init+0xba>
 8000a72:	bf00      	nop
 8000a74:	40023800 	.word	0x40023800
 8000a78:	40013800 	.word	0x40013800
 8000a7c:	feced300 	.word	0xfeced300
 8000a80:	00e4e1bf 	.word	0x00e4e1bf
 8000a84:	fde9f140 	.word	0xfde9f140
 8000a88:	017d783f 	.word	0x017d783f
 8000a8c:	fc6c7900 	.word	0xfc6c7900
 8000a90:	026259ff 	.word	0x026259ff
 8000a94:	fa0a1f00 	.word	0xfa0a1f00
 8000a98:	02faf07f 	.word	0x02faf07f

08000a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aa0:	680b      	ldr	r3, [r1, #0]
{
 8000aa2:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8000c68 <HAL_GPIO_Init+0x1cc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aa8:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000aaa:	2300      	movs	r3, #0
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aac:	4a6c      	ldr	r2, [pc, #432]	; (8000c60 <HAL_GPIO_Init+0x1c4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000aae:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 8000c6c <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 8000ab2:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ab6:	9c01      	ldr	r4, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 8000ab8:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000abc:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000ac0:	45b6      	cmp	lr, r6
 8000ac2:	f040 80b3 	bne.w	8000c2c <HAL_GPIO_Init+0x190>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ac6:	684c      	ldr	r4, [r1, #4]
 8000ac8:	f024 0710 	bic.w	r7, r4, #16
 8000acc:	2f02      	cmp	r7, #2
 8000ace:	d116      	bne.n	8000afe <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 8000ad0:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000ad4:	f003 0b07 	and.w	fp, r3, #7
 8000ad8:	f04f 0c0f 	mov.w	ip, #15
 8000adc:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8000ae0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8000ae4:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000ae8:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000aec:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000af0:	690d      	ldr	r5, [r1, #16]
 8000af2:	fa05 f50b 	lsl.w	r5, r5, fp
 8000af6:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8000afa:	f8ca 5020 	str.w	r5, [sl, #32]
 8000afe:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b02:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000b04:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b08:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b0c:	fa05 f50a 	lsl.w	r5, r5, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b10:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b12:	fa0c fc0a 	lsl.w	ip, ip, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b16:	43ed      	mvns	r5, r5
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b18:	2f01      	cmp	r7, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b1a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b1e:	ea4c 0c0b 	orr.w	ip, ip, fp
      GPIOx->MODER = temp;
 8000b22:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b26:	d811      	bhi.n	8000b4c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000b28:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000b2a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8000b2e:	68cf      	ldr	r7, [r1, #12]
 8000b30:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000b34:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000b38:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000b3a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b3c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000b40:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000b44:	409f      	lsls	r7, r3
 8000b46:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000b4a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000b4c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000b4e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000b50:	688f      	ldr	r7, [r1, #8]
 8000b52:	fa07 f70a 	lsl.w	r7, r7, sl
 8000b56:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000b58:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b5a:	00e5      	lsls	r5, r4, #3
 8000b5c:	d566      	bpl.n	8000c2c <HAL_GPIO_Init+0x190>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5e:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 8000b62:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b66:	f003 0e03 	and.w	lr, r3, #3
 8000b6a:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6e:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
 8000b72:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b76:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b7a:	f8c8 5044 	str.w	r5, [r8, #68]	; 0x44
 8000b7e:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8000b82:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 8000b86:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 8000b8a:	9503      	str	r5, [sp, #12]
 8000b8c:	9d03      	ldr	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b8e:	fa0c f50e 	lsl.w	r5, ip, lr
        temp = SYSCFG->EXTICR[position >> 2];
 8000b92:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000b96:	ea2a 0c05 	bic.w	ip, sl, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000b9a:	4d32      	ldr	r5, [pc, #200]	; (8000c64 <HAL_GPIO_Init+0x1c8>)
 8000b9c:	42a8      	cmp	r0, r5
 8000b9e:	d04c      	beq.n	8000c3a <HAL_GPIO_Init+0x19e>
 8000ba0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ba4:	42a8      	cmp	r0, r5
 8000ba6:	d04a      	beq.n	8000c3e <HAL_GPIO_Init+0x1a2>
 8000ba8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bac:	42a8      	cmp	r0, r5
 8000bae:	d048      	beq.n	8000c42 <HAL_GPIO_Init+0x1a6>
 8000bb0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bb4:	42a8      	cmp	r0, r5
 8000bb6:	d046      	beq.n	8000c46 <HAL_GPIO_Init+0x1aa>
 8000bb8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bbc:	42a8      	cmp	r0, r5
 8000bbe:	d044      	beq.n	8000c4a <HAL_GPIO_Init+0x1ae>
 8000bc0:	4548      	cmp	r0, r9
 8000bc2:	d044      	beq.n	8000c4e <HAL_GPIO_Init+0x1b2>
 8000bc4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000bc8:	42a8      	cmp	r0, r5
 8000bca:	d042      	beq.n	8000c52 <HAL_GPIO_Init+0x1b6>
 8000bcc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bd0:	42a8      	cmp	r0, r5
 8000bd2:	d040      	beq.n	8000c56 <HAL_GPIO_Init+0x1ba>
 8000bd4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bd8:	42a8      	cmp	r0, r5
 8000bda:	d03e      	beq.n	8000c5a <HAL_GPIO_Init+0x1be>
 8000bdc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000be0:	42a8      	cmp	r0, r5
 8000be2:	bf14      	ite	ne
 8000be4:	250a      	movne	r5, #10
 8000be6:	2509      	moveq	r5, #9
 8000be8:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bec:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000bf0:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000bf4:	60bd      	str	r5, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 8000bf6:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->IMR;
 8000bfa:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000bfc:	bf0c      	ite	eq
 8000bfe:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c00:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c02:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
 8000c06:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000c08:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8000c0a:	bf0c      	ite	eq
 8000c0c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c0e:	4335      	orrne	r5, r6
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c10:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
 8000c14:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000c16:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c18:	bf0c      	ite	eq
 8000c1a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c1c:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c1e:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 8000c20:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000c22:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8000c24:	bf54      	ite	pl
 8000c26:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000c28:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000c2a:	60d5      	str	r5, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	2b10      	cmp	r3, #16
 8000c30:	f47f af3f 	bne.w	8000ab2 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000c34:	b005      	add	sp, #20
 8000c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000c3a:	2500      	movs	r5, #0
 8000c3c:	e7d4      	b.n	8000be8 <HAL_GPIO_Init+0x14c>
 8000c3e:	2501      	movs	r5, #1
 8000c40:	e7d2      	b.n	8000be8 <HAL_GPIO_Init+0x14c>
 8000c42:	2502      	movs	r5, #2
 8000c44:	e7d0      	b.n	8000be8 <HAL_GPIO_Init+0x14c>
 8000c46:	2503      	movs	r5, #3
 8000c48:	e7ce      	b.n	8000be8 <HAL_GPIO_Init+0x14c>
 8000c4a:	2504      	movs	r5, #4
 8000c4c:	e7cc      	b.n	8000be8 <HAL_GPIO_Init+0x14c>
 8000c4e:	2505      	movs	r5, #5
 8000c50:	e7ca      	b.n	8000be8 <HAL_GPIO_Init+0x14c>
 8000c52:	2506      	movs	r5, #6
 8000c54:	e7c8      	b.n	8000be8 <HAL_GPIO_Init+0x14c>
 8000c56:	2507      	movs	r5, #7
 8000c58:	e7c6      	b.n	8000be8 <HAL_GPIO_Init+0x14c>
 8000c5a:	2508      	movs	r5, #8
 8000c5c:	e7c4      	b.n	8000be8 <HAL_GPIO_Init+0x14c>
 8000c5e:	bf00      	nop
 8000c60:	40013c00 	.word	0x40013c00
 8000c64:	40020000 	.word	0x40020000
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40021400 	.word	0x40021400

08000c70 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c70:	b10a      	cbz	r2, 8000c76 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000c72:	6181      	str	r1, [r0, #24]
 8000c74:	4770      	bx	lr
 8000c76:	0409      	lsls	r1, r1, #16
 8000c78:	e7fb      	b.n	8000c72 <HAL_GPIO_WritePin+0x2>

08000c7a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000c7a:	6943      	ldr	r3, [r0, #20]
 8000c7c:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000c80:	bf08      	it	eq
 8000c82:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c84:	6181      	str	r1, [r0, #24]
 8000c86:	4770      	bx	lr

08000c88 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000c88:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000c8a:	4604      	mov	r4, r0
{
 8000c8c:	b08b      	sub	sp, #44	; 0x2c
  if (hpcd == NULL)
 8000c8e:	b330      	cbz	r0, 8000cde <HAL_PCD_Init+0x56>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000c90:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8000c94:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000c98:	b91b      	cbnz	r3, 8000ca2 <HAL_PCD_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000c9a:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000c9e:	f001 fded 	bl	800287c <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000ca2:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000ca4:	2303      	movs	r3, #3

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000ca6:	466e      	mov	r6, sp
 8000ca8:	1d27      	adds	r7, r4, #4
  __HAL_PCD_DISABLE(hpcd);
 8000caa:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000cae:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  __HAL_PCD_DISABLE(hpcd);
 8000cb2:	f001 fa3e 	bl	8002132 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000cb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cb8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000cba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cbc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000cbe:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cc2:	4625      	mov	r5, r4
 8000cc4:	e886 0003 	stmia.w	r6, {r0, r1}
 8000cc8:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000ccc:	f855 0b10 	ldr.w	r0, [r5], #16
 8000cd0:	f001 f9f4 	bl	80020bc <USB_CoreInit>
 8000cd4:	4606      	mov	r6, r0
 8000cd6:	b120      	cbz	r0, 8000ce2 <HAL_PCD_Init+0x5a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 8000cde:	2501      	movs	r5, #1
 8000ce0:	e054      	b.n	8000d8c <HAL_PCD_Init+0x104>
    return HAL_ERROR;
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000ce2:	4601      	mov	r1, r0
 8000ce4:	6820      	ldr	r0, [r4, #0]
 8000ce6:	f001 fa2a 	bl	800213e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000cea:	4630      	mov	r0, r6
 8000cec:	f8d4 e004 	ldr.w	lr, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000cf0:	261c      	movs	r6, #28
 8000cf2:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000cf6:	4601      	mov	r1, r0
 8000cf8:	b2c2      	uxtb	r2, r0
 8000cfa:	3001      	adds	r0, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000cfc:	4596      	cmp	lr, r2
 8000cfe:	d81b      	bhi.n	8000d38 <HAL_PCD_Init+0xb0>
 8000d00:	2300      	movs	r3, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000d02:	261c      	movs	r6, #28
 8000d04:	4619      	mov	r1, r3
 8000d06:	b2d8      	uxtb	r0, r3
 8000d08:	3301      	adds	r3, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d0a:	4586      	cmp	lr, r0
 8000d0c:	d822      	bhi.n	8000d54 <HAL_PCD_Init+0xcc>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000d0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d10:	466e      	mov	r6, sp
 8000d12:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d16:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000d18:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000d1c:	e886 0003 	stmia.w	r6, {r0, r1}
 8000d20:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000d24:	6820      	ldr	r0, [r4, #0]
 8000d26:	f001 fa4b 	bl	80021c0 <USB_DevInit>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	4605      	mov	r5, r0
 8000d2e:	b300      	cbz	r0, 8000d72 <HAL_PCD_Init+0xea>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000d30:	2202      	movs	r2, #2
 8000d32:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
 8000d36:	e7d2      	b.n	8000cde <HAL_PCD_Init+0x56>
    hpcd->IN_ep[i].is_in = 1U;
 8000d38:	fb06 4302 	mla	r3, r6, r2, r4
 8000d3c:	f883 c03d 	strb.w	ip, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 8000d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000d44:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000d48:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8000d4c:	6459      	str	r1, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000d4e:	6499      	str	r1, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 8000d50:	6519      	str	r1, [r3, #80]	; 0x50
 8000d52:	e7d1      	b.n	8000cf8 <HAL_PCD_Init+0x70>
    hpcd->OUT_ep[i].is_in = 0U;
 8000d54:	fb06 4200 	mla	r2, r6, r0, r4
 8000d58:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 8000d5c:	f882 01fc 	strb.w	r0, [r2, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000d60:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000d64:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000d68:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000d6c:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
 8000d70:	e7c9      	b.n	8000d06 <HAL_PCD_Init+0x7e>
    return HAL_ERROR;
  }

  hpcd->USB_Address = 0U;
 8000d72:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8000d76:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8000d7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d102      	bne.n	8000d86 <HAL_PCD_Init+0xfe>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8000d80:	4620      	mov	r0, r4
 8000d82:	f000 f806 	bl	8000d92 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8000d86:	6820      	ldr	r0, [r4, #0]
 8000d88:	f001 fade 	bl	8002348 <USB_DevDisconnect>

  return HAL_OK;
}
 8000d8c:	4628      	mov	r0, r5
 8000d8e:	b00b      	add	sp, #44	; 0x2c
 8000d90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000d92 <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
 8000d92:	2101      	movs	r1, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8000d94:	6802      	ldr	r2, [r0, #0]
{
 8000d96:	4603      	mov	r3, r0
  hpcd->lpm_active = 1U;
 8000d98:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8000da2:	6993      	ldr	r3, [r2, #24]
 8000da4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000da8:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8000daa:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000db0:	f043 0303 	orr.w	r3, r3, #3
 8000db4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8000db6:	4770      	bx	lr

08000db8 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000db8:	4a02      	ldr	r2, [pc, #8]	; (8000dc4 <HAL_PWR_EnableBkUpAccess+0xc>)
 8000dba:	6813      	ldr	r3, [r2, #0]
 8000dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc0:	6013      	str	r3, [r2, #0]
 8000dc2:	4770      	bx	lr
 8000dc4:	40007000 	.word	0x40007000

08000dc8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dc8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dcc:	4604      	mov	r4, r0
 8000dce:	b918      	cbnz	r0, 8000dd8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000dd0:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000dd2:	b002      	add	sp, #8
 8000dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dd8:	6803      	ldr	r3, [r0, #0]
 8000dda:	07d8      	lsls	r0, r3, #31
 8000ddc:	d410      	bmi.n	8000e00 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dde:	6823      	ldr	r3, [r4, #0]
 8000de0:	0799      	lsls	r1, r3, #30
 8000de2:	d45e      	bmi.n	8000ea2 <HAL_RCC_OscConfig+0xda>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000de4:	6823      	ldr	r3, [r4, #0]
 8000de6:	0719      	lsls	r1, r3, #28
 8000de8:	f100 80a3 	bmi.w	8000f32 <HAL_RCC_OscConfig+0x16a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dec:	6823      	ldr	r3, [r4, #0]
 8000dee:	075a      	lsls	r2, r3, #29
 8000df0:	f100 80c4 	bmi.w	8000f7c <HAL_RCC_OscConfig+0x1b4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000df4:	69a2      	ldr	r2, [r4, #24]
 8000df6:	2a00      	cmp	r2, #0
 8000df8:	f040 812e 	bne.w	8001058 <HAL_RCC_OscConfig+0x290>
  return HAL_OK;
 8000dfc:	2000      	movs	r0, #0
 8000dfe:	e7e8      	b.n	8000dd2 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e00:	4b93      	ldr	r3, [pc, #588]	; (8001050 <HAL_RCC_OscConfig+0x288>)
 8000e02:	689a      	ldr	r2, [r3, #8]
 8000e04:	f002 020c 	and.w	r2, r2, #12
 8000e08:	2a04      	cmp	r2, #4
 8000e0a:	d007      	beq.n	8000e1c <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e0c:	689a      	ldr	r2, [r3, #8]
 8000e0e:	f002 020c 	and.w	r2, r2, #12
 8000e12:	2a08      	cmp	r2, #8
 8000e14:	d10a      	bne.n	8000e2c <HAL_RCC_OscConfig+0x64>
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	025a      	lsls	r2, r3, #9
 8000e1a:	d507      	bpl.n	8000e2c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e1c:	4b8c      	ldr	r3, [pc, #560]	; (8001050 <HAL_RCC_OscConfig+0x288>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	039b      	lsls	r3, r3, #14
 8000e22:	d5dc      	bpl.n	8000dde <HAL_RCC_OscConfig+0x16>
 8000e24:	6863      	ldr	r3, [r4, #4]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d1d9      	bne.n	8000dde <HAL_RCC_OscConfig+0x16>
 8000e2a:	e7d1      	b.n	8000dd0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e2c:	6863      	ldr	r3, [r4, #4]
 8000e2e:	4d88      	ldr	r5, [pc, #544]	; (8001050 <HAL_RCC_OscConfig+0x288>)
 8000e30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e34:	d111      	bne.n	8000e5a <HAL_RCC_OscConfig+0x92>
 8000e36:	682b      	ldr	r3, [r5, #0]
 8000e38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e3c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000e3e:	f7ff fbbf 	bl	80005c0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e42:	4d83      	ldr	r5, [pc, #524]	; (8001050 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8000e44:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e46:	682b      	ldr	r3, [r5, #0]
 8000e48:	039f      	lsls	r7, r3, #14
 8000e4a:	d4c8      	bmi.n	8000dde <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e4c:	f7ff fbb8 	bl	80005c0 <HAL_GetTick>
 8000e50:	1b80      	subs	r0, r0, r6
 8000e52:	2864      	cmp	r0, #100	; 0x64
 8000e54:	d9f7      	bls.n	8000e46 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000e56:	2003      	movs	r0, #3
 8000e58:	e7bb      	b.n	8000dd2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e5a:	b99b      	cbnz	r3, 8000e84 <HAL_RCC_OscConfig+0xbc>
 8000e5c:	682b      	ldr	r3, [r5, #0]
 8000e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e62:	602b      	str	r3, [r5, #0]
 8000e64:	682b      	ldr	r3, [r5, #0]
 8000e66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e6a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000e6c:	f7ff fba8 	bl	80005c0 <HAL_GetTick>
 8000e70:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e72:	682b      	ldr	r3, [r5, #0]
 8000e74:	0398      	lsls	r0, r3, #14
 8000e76:	d5b2      	bpl.n	8000dde <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e78:	f7ff fba2 	bl	80005c0 <HAL_GetTick>
 8000e7c:	1b80      	subs	r0, r0, r6
 8000e7e:	2864      	cmp	r0, #100	; 0x64
 8000e80:	d9f7      	bls.n	8000e72 <HAL_RCC_OscConfig+0xaa>
 8000e82:	e7e8      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e88:	682b      	ldr	r3, [r5, #0]
 8000e8a:	d103      	bne.n	8000e94 <HAL_RCC_OscConfig+0xcc>
 8000e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e90:	602b      	str	r3, [r5, #0]
 8000e92:	e7d0      	b.n	8000e36 <HAL_RCC_OscConfig+0x6e>
 8000e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e98:	602b      	str	r3, [r5, #0]
 8000e9a:	682b      	ldr	r3, [r5, #0]
 8000e9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ea0:	e7cc      	b.n	8000e3c <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ea2:	4b6b      	ldr	r3, [pc, #428]	; (8001050 <HAL_RCC_OscConfig+0x288>)
 8000ea4:	689a      	ldr	r2, [r3, #8]
 8000ea6:	f012 0f0c 	tst.w	r2, #12
 8000eaa:	d007      	beq.n	8000ebc <HAL_RCC_OscConfig+0xf4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000eac:	689a      	ldr	r2, [r3, #8]
 8000eae:	f002 020c 	and.w	r2, r2, #12
 8000eb2:	2a08      	cmp	r2, #8
 8000eb4:	d111      	bne.n	8000eda <HAL_RCC_OscConfig+0x112>
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	0259      	lsls	r1, r3, #9
 8000eba:	d40e      	bmi.n	8000eda <HAL_RCC_OscConfig+0x112>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ebc:	4b64      	ldr	r3, [pc, #400]	; (8001050 <HAL_RCC_OscConfig+0x288>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	0792      	lsls	r2, r2, #30
 8000ec2:	d502      	bpl.n	8000eca <HAL_RCC_OscConfig+0x102>
 8000ec4:	68e2      	ldr	r2, [r4, #12]
 8000ec6:	2a01      	cmp	r2, #1
 8000ec8:	d182      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	6921      	ldr	r1, [r4, #16]
 8000ece:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000ed2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000ed6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ed8:	e784      	b.n	8000de4 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000eda:	68e3      	ldr	r3, [r4, #12]
 8000edc:	4d5c      	ldr	r5, [pc, #368]	; (8001050 <HAL_RCC_OscConfig+0x288>)
 8000ede:	b1bb      	cbz	r3, 8000f10 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_ENABLE();
 8000ee0:	682b      	ldr	r3, [r5, #0]
 8000ee2:	f043 0301 	orr.w	r3, r3, #1
 8000ee6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000ee8:	f7ff fb6a 	bl	80005c0 <HAL_GetTick>
 8000eec:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eee:	682b      	ldr	r3, [r5, #0]
 8000ef0:	079f      	lsls	r7, r3, #30
 8000ef2:	d507      	bpl.n	8000f04 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ef4:	682b      	ldr	r3, [r5, #0]
 8000ef6:	6922      	ldr	r2, [r4, #16]
 8000ef8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000efc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000f00:	602b      	str	r3, [r5, #0]
 8000f02:	e76f      	b.n	8000de4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f04:	f7ff fb5c 	bl	80005c0 <HAL_GetTick>
 8000f08:	1b80      	subs	r0, r0, r6
 8000f0a:	2802      	cmp	r0, #2
 8000f0c:	d9ef      	bls.n	8000eee <HAL_RCC_OscConfig+0x126>
 8000f0e:	e7a2      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000f10:	682b      	ldr	r3, [r5, #0]
 8000f12:	f023 0301 	bic.w	r3, r3, #1
 8000f16:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000f18:	f7ff fb52 	bl	80005c0 <HAL_GetTick>
 8000f1c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f1e:	682b      	ldr	r3, [r5, #0]
 8000f20:	0798      	lsls	r0, r3, #30
 8000f22:	f57f af5f 	bpl.w	8000de4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f26:	f7ff fb4b 	bl	80005c0 <HAL_GetTick>
 8000f2a:	1b80      	subs	r0, r0, r6
 8000f2c:	2802      	cmp	r0, #2
 8000f2e:	d9f6      	bls.n	8000f1e <HAL_RCC_OscConfig+0x156>
 8000f30:	e791      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f32:	6963      	ldr	r3, [r4, #20]
 8000f34:	4d46      	ldr	r5, [pc, #280]	; (8001050 <HAL_RCC_OscConfig+0x288>)
 8000f36:	b183      	cbz	r3, 8000f5a <HAL_RCC_OscConfig+0x192>
      __HAL_RCC_LSI_ENABLE();
 8000f38:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f3a:	f043 0301 	orr.w	r3, r3, #1
 8000f3e:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8000f40:	f7ff fb3e 	bl	80005c0 <HAL_GetTick>
 8000f44:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f46:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f48:	079b      	lsls	r3, r3, #30
 8000f4a:	f53f af4f 	bmi.w	8000dec <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f4e:	f7ff fb37 	bl	80005c0 <HAL_GetTick>
 8000f52:	1b80      	subs	r0, r0, r6
 8000f54:	2802      	cmp	r0, #2
 8000f56:	d9f6      	bls.n	8000f46 <HAL_RCC_OscConfig+0x17e>
 8000f58:	e77d      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000f5a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f5c:	f023 0301 	bic.w	r3, r3, #1
 8000f60:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8000f62:	f7ff fb2d 	bl	80005c0 <HAL_GetTick>
 8000f66:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f68:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f6a:	079f      	lsls	r7, r3, #30
 8000f6c:	f57f af3e 	bpl.w	8000dec <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f70:	f7ff fb26 	bl	80005c0 <HAL_GetTick>
 8000f74:	1b80      	subs	r0, r0, r6
 8000f76:	2802      	cmp	r0, #2
 8000f78:	d9f6      	bls.n	8000f68 <HAL_RCC_OscConfig+0x1a0>
 8000f7a:	e76c      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f7c:	4b34      	ldr	r3, [pc, #208]	; (8001050 <HAL_RCC_OscConfig+0x288>)
 8000f7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f80:	00d0      	lsls	r0, r2, #3
 8000f82:	d427      	bmi.n	8000fd4 <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8000f86:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f88:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f8c:	641a      	str	r2, [r3, #64]	; 0x40
 8000f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f94:	9301      	str	r3, [sp, #4]
 8000f96:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f98:	4d2e      	ldr	r5, [pc, #184]	; (8001054 <HAL_RCC_OscConfig+0x28c>)
 8000f9a:	682b      	ldr	r3, [r5, #0]
 8000f9c:	05d9      	lsls	r1, r3, #23
 8000f9e:	d51b      	bpl.n	8000fd8 <HAL_RCC_OscConfig+0x210>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fa0:	68a3      	ldr	r3, [r4, #8]
 8000fa2:	4d2b      	ldr	r5, [pc, #172]	; (8001050 <HAL_RCC_OscConfig+0x288>)
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d127      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x230>
 8000fa8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000faa:	f043 0301 	orr.w	r3, r3, #1
 8000fae:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fb0:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000fb4:	f7ff fb04 	bl	80005c0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fb8:	4f25      	ldr	r7, [pc, #148]	; (8001050 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8000fba:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fbc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000fbe:	079b      	lsls	r3, r3, #30
 8000fc0:	d53f      	bpl.n	8001042 <HAL_RCC_OscConfig+0x27a>
    if(pwrclkchanged == SET)
 8000fc2:	2e00      	cmp	r6, #0
 8000fc4:	f43f af16 	beq.w	8000df4 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fc8:	4a21      	ldr	r2, [pc, #132]	; (8001050 <HAL_RCC_OscConfig+0x288>)
 8000fca:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000fcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fd0:	6413      	str	r3, [r2, #64]	; 0x40
 8000fd2:	e70f      	b.n	8000df4 <HAL_RCC_OscConfig+0x2c>
  FlagStatus pwrclkchanged = RESET;
 8000fd4:	2600      	movs	r6, #0
 8000fd6:	e7df      	b.n	8000f98 <HAL_RCC_OscConfig+0x1d0>
      PWR->CR1 |= PWR_CR1_DBP;
 8000fd8:	682b      	ldr	r3, [r5, #0]
 8000fda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fde:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000fe0:	f7ff faee 	bl	80005c0 <HAL_GetTick>
 8000fe4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000fe6:	682b      	ldr	r3, [r5, #0]
 8000fe8:	05da      	lsls	r2, r3, #23
 8000fea:	d4d9      	bmi.n	8000fa0 <HAL_RCC_OscConfig+0x1d8>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000fec:	f7ff fae8 	bl	80005c0 <HAL_GetTick>
 8000ff0:	1bc0      	subs	r0, r0, r7
 8000ff2:	2864      	cmp	r0, #100	; 0x64
 8000ff4:	d9f7      	bls.n	8000fe6 <HAL_RCC_OscConfig+0x21e>
 8000ff6:	e72e      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ff8:	b9ab      	cbnz	r3, 8001026 <HAL_RCC_OscConfig+0x25e>
 8000ffa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ffc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001000:	f023 0301 	bic.w	r3, r3, #1
 8001004:	672b      	str	r3, [r5, #112]	; 0x70
 8001006:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001008:	f023 0304 	bic.w	r3, r3, #4
 800100c:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800100e:	f7ff fad7 	bl	80005c0 <HAL_GetTick>
 8001012:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001014:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001016:	0798      	lsls	r0, r3, #30
 8001018:	d5d3      	bpl.n	8000fc2 <HAL_RCC_OscConfig+0x1fa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800101a:	f7ff fad1 	bl	80005c0 <HAL_GetTick>
 800101e:	1bc0      	subs	r0, r0, r7
 8001020:	4540      	cmp	r0, r8
 8001022:	d9f7      	bls.n	8001014 <HAL_RCC_OscConfig+0x24c>
 8001024:	e717      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001026:	2b05      	cmp	r3, #5
 8001028:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800102a:	d103      	bne.n	8001034 <HAL_RCC_OscConfig+0x26c>
 800102c:	f043 0304 	orr.w	r3, r3, #4
 8001030:	672b      	str	r3, [r5, #112]	; 0x70
 8001032:	e7b9      	b.n	8000fa8 <HAL_RCC_OscConfig+0x1e0>
 8001034:	f023 0301 	bic.w	r3, r3, #1
 8001038:	672b      	str	r3, [r5, #112]	; 0x70
 800103a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800103c:	f023 0304 	bic.w	r3, r3, #4
 8001040:	e7b5      	b.n	8000fae <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001042:	f7ff fabd 	bl	80005c0 <HAL_GetTick>
 8001046:	eba0 0008 	sub.w	r0, r0, r8
 800104a:	42a8      	cmp	r0, r5
 800104c:	d9b6      	bls.n	8000fbc <HAL_RCC_OscConfig+0x1f4>
 800104e:	e702      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
 8001050:	40023800 	.word	0x40023800
 8001054:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001058:	4d24      	ldr	r5, [pc, #144]	; (80010ec <HAL_RCC_OscConfig+0x324>)
 800105a:	68ab      	ldr	r3, [r5, #8]
 800105c:	f003 030c 	and.w	r3, r3, #12
 8001060:	2b08      	cmp	r3, #8
 8001062:	f43f aeb5 	beq.w	8000dd0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8001066:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001068:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800106a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800106e:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001070:	d12f      	bne.n	80010d2 <HAL_RCC_OscConfig+0x30a>
        tickstart = HAL_GetTick();
 8001072:	f7ff faa5 	bl	80005c0 <HAL_GetTick>
 8001076:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001078:	682b      	ldr	r3, [r5, #0]
 800107a:	0199      	lsls	r1, r3, #6
 800107c:	d423      	bmi.n	80010c6 <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800107e:	6a22      	ldr	r2, [r4, #32]
 8001080:	69e3      	ldr	r3, [r4, #28]
 8001082:	4313      	orrs	r3, r2
 8001084:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001086:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800108a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800108c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001090:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001092:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001096:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001098:	4c14      	ldr	r4, [pc, #80]	; (80010ec <HAL_RCC_OscConfig+0x324>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800109a:	0852      	lsrs	r2, r2, #1
 800109c:	3a01      	subs	r2, #1
 800109e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010a2:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80010a4:	682b      	ldr	r3, [r5, #0]
 80010a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80010aa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80010ac:	f7ff fa88 	bl	80005c0 <HAL_GetTick>
 80010b0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010b2:	6823      	ldr	r3, [r4, #0]
 80010b4:	019a      	lsls	r2, r3, #6
 80010b6:	f53f aea1 	bmi.w	8000dfc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010ba:	f7ff fa81 	bl	80005c0 <HAL_GetTick>
 80010be:	1b40      	subs	r0, r0, r5
 80010c0:	2802      	cmp	r0, #2
 80010c2:	d9f6      	bls.n	80010b2 <HAL_RCC_OscConfig+0x2ea>
 80010c4:	e6c7      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010c6:	f7ff fa7b 	bl	80005c0 <HAL_GetTick>
 80010ca:	1b80      	subs	r0, r0, r6
 80010cc:	2802      	cmp	r0, #2
 80010ce:	d9d3      	bls.n	8001078 <HAL_RCC_OscConfig+0x2b0>
 80010d0:	e6c1      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
 80010d2:	f7ff fa75 	bl	80005c0 <HAL_GetTick>
 80010d6:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010d8:	682b      	ldr	r3, [r5, #0]
 80010da:	019b      	lsls	r3, r3, #6
 80010dc:	f57f ae8e 	bpl.w	8000dfc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010e0:	f7ff fa6e 	bl	80005c0 <HAL_GetTick>
 80010e4:	1b00      	subs	r0, r0, r4
 80010e6:	2802      	cmp	r0, #2
 80010e8:	d9f6      	bls.n	80010d8 <HAL_RCC_OscConfig+0x310>
 80010ea:	e6b4      	b.n	8000e56 <HAL_RCC_OscConfig+0x8e>
 80010ec:	40023800 	.word	0x40023800

080010f0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010f0:	4913      	ldr	r1, [pc, #76]	; (8001140 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80010f2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010f4:	688b      	ldr	r3, [r1, #8]
 80010f6:	f003 030c 	and.w	r3, r3, #12
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d003      	beq.n	8001106 <HAL_RCC_GetSysClockFreq+0x16>
 80010fe:	2b08      	cmp	r3, #8
 8001100:	d003      	beq.n	800110a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001102:	4810      	ldr	r0, [pc, #64]	; (8001144 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001104:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001106:	4810      	ldr	r0, [pc, #64]	; (8001148 <HAL_RCC_GetSysClockFreq+0x58>)
 8001108:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800110a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800110c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800110e:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001110:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001114:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001118:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800111c:	bf1a      	itte	ne
 800111e:	480a      	ldrne	r0, [pc, #40]	; (8001148 <HAL_RCC_GetSysClockFreq+0x58>)
 8001120:	2300      	movne	r3, #0
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001122:	4808      	ldreq	r0, [pc, #32]	; (8001144 <HAL_RCC_GetSysClockFreq+0x54>)
 8001124:	fba1 0100 	umull	r0, r1, r1, r0
 8001128:	f7ff f886 	bl	8000238 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800112c:	4b04      	ldr	r3, [pc, #16]	; (8001140 <HAL_RCC_GetSysClockFreq+0x50>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001134:	3301      	adds	r3, #1
 8001136:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001138:	fbb0 f0f3 	udiv	r0, r0, r3
 800113c:	bd08      	pop	{r3, pc}
 800113e:	bf00      	nop
 8001140:	40023800 	.word	0x40023800
 8001144:	00f42400 	.word	0x00f42400
 8001148:	007a1200 	.word	0x007a1200

0800114c <HAL_RCC_ClockConfig>:
{
 800114c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001150:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001152:	4604      	mov	r4, r0
 8001154:	b910      	cbnz	r0, 800115c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001156:	2001      	movs	r0, #1
 8001158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800115c:	4a46      	ldr	r2, [pc, #280]	; (8001278 <HAL_RCC_ClockConfig+0x12c>)
 800115e:	6813      	ldr	r3, [r2, #0]
 8001160:	f003 030f 	and.w	r3, r3, #15
 8001164:	428b      	cmp	r3, r1
 8001166:	d328      	bcc.n	80011ba <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001168:	6821      	ldr	r1, [r4, #0]
 800116a:	078f      	lsls	r7, r1, #30
 800116c:	d430      	bmi.n	80011d0 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800116e:	07c8      	lsls	r0, r1, #31
 8001170:	d443      	bmi.n	80011fa <HAL_RCC_ClockConfig+0xae>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001172:	4a41      	ldr	r2, [pc, #260]	; (8001278 <HAL_RCC_ClockConfig+0x12c>)
 8001174:	6813      	ldr	r3, [r2, #0]
 8001176:	f003 030f 	and.w	r3, r3, #15
 800117a:	429d      	cmp	r5, r3
 800117c:	d367      	bcc.n	800124e <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800117e:	6822      	ldr	r2, [r4, #0]
 8001180:	0751      	lsls	r1, r2, #29
 8001182:	d470      	bmi.n	8001266 <HAL_RCC_ClockConfig+0x11a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001184:	0713      	lsls	r3, r2, #28
 8001186:	d507      	bpl.n	8001198 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001188:	4a3c      	ldr	r2, [pc, #240]	; (800127c <HAL_RCC_ClockConfig+0x130>)
 800118a:	6921      	ldr	r1, [r4, #16]
 800118c:	6893      	ldr	r3, [r2, #8]
 800118e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001192:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001196:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001198:	f7ff ffaa 	bl	80010f0 <HAL_RCC_GetSysClockFreq>
 800119c:	4b37      	ldr	r3, [pc, #220]	; (800127c <HAL_RCC_ClockConfig+0x130>)
 800119e:	4a38      	ldr	r2, [pc, #224]	; (8001280 <HAL_RCC_ClockConfig+0x134>)
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80011a6:	5cd3      	ldrb	r3, [r2, r3]
 80011a8:	40d8      	lsrs	r0, r3
 80011aa:	4b36      	ldr	r3, [pc, #216]	; (8001284 <HAL_RCC_ClockConfig+0x138>)
 80011ac:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80011ae:	2000      	movs	r0, #0
 80011b0:	f7ff f9ca 	bl	8000548 <HAL_InitTick>
  return HAL_OK;
 80011b4:	2000      	movs	r0, #0
 80011b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ba:	6813      	ldr	r3, [r2, #0]
 80011bc:	f023 030f 	bic.w	r3, r3, #15
 80011c0:	430b      	orrs	r3, r1
 80011c2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011c4:	6813      	ldr	r3, [r2, #0]
 80011c6:	f003 030f 	and.w	r3, r3, #15
 80011ca:	4299      	cmp	r1, r3
 80011cc:	d1c3      	bne.n	8001156 <HAL_RCC_ClockConfig+0xa>
 80011ce:	e7cb      	b.n	8001168 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011d0:	f011 0f04 	tst.w	r1, #4
 80011d4:	4b29      	ldr	r3, [pc, #164]	; (800127c <HAL_RCC_ClockConfig+0x130>)
 80011d6:	d003      	beq.n	80011e0 <HAL_RCC_ClockConfig+0x94>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011d8:	689a      	ldr	r2, [r3, #8]
 80011da:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80011de:	609a      	str	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011e0:	070e      	lsls	r6, r1, #28
 80011e2:	d503      	bpl.n	80011ec <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011e4:	689a      	ldr	r2, [r3, #8]
 80011e6:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80011ea:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011ec:	689a      	ldr	r2, [r3, #8]
 80011ee:	68a0      	ldr	r0, [r4, #8]
 80011f0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80011f4:	4302      	orrs	r2, r0
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	e7b9      	b.n	800116e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011fa:	6861      	ldr	r1, [r4, #4]
 80011fc:	4b1f      	ldr	r3, [pc, #124]	; (800127c <HAL_RCC_ClockConfig+0x130>)
 80011fe:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001200:	681a      	ldr	r2, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001202:	d11c      	bne.n	800123e <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001204:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001208:	d0a5      	beq.n	8001156 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800120a:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800120c:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001210:	4e1a      	ldr	r6, [pc, #104]	; (800127c <HAL_RCC_ClockConfig+0x130>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001212:	f022 0203 	bic.w	r2, r2, #3
 8001216:	430a      	orrs	r2, r1
 8001218:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800121a:	f7ff f9d1 	bl	80005c0 <HAL_GetTick>
 800121e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001220:	68b3      	ldr	r3, [r6, #8]
 8001222:	6862      	ldr	r2, [r4, #4]
 8001224:	f003 030c 	and.w	r3, r3, #12
 8001228:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800122c:	d0a1      	beq.n	8001172 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800122e:	f7ff f9c7 	bl	80005c0 <HAL_GetTick>
 8001232:	1bc0      	subs	r0, r0, r7
 8001234:	4540      	cmp	r0, r8
 8001236:	d9f3      	bls.n	8001220 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8001238:	2003      	movs	r0, #3
}
 800123a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800123e:	2902      	cmp	r1, #2
 8001240:	d102      	bne.n	8001248 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001242:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001246:	e7df      	b.n	8001208 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001248:	f012 0f02 	tst.w	r2, #2
 800124c:	e7dc      	b.n	8001208 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800124e:	6813      	ldr	r3, [r2, #0]
 8001250:	f023 030f 	bic.w	r3, r3, #15
 8001254:	432b      	orrs	r3, r5
 8001256:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001258:	6813      	ldr	r3, [r2, #0]
 800125a:	f003 030f 	and.w	r3, r3, #15
 800125e:	429d      	cmp	r5, r3
 8001260:	f47f af79 	bne.w	8001156 <HAL_RCC_ClockConfig+0xa>
 8001264:	e78b      	b.n	800117e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001266:	4905      	ldr	r1, [pc, #20]	; (800127c <HAL_RCC_ClockConfig+0x130>)
 8001268:	68e0      	ldr	r0, [r4, #12]
 800126a:	688b      	ldr	r3, [r1, #8]
 800126c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001270:	4303      	orrs	r3, r0
 8001272:	608b      	str	r3, [r1, #8]
 8001274:	e786      	b.n	8001184 <HAL_RCC_ClockConfig+0x38>
 8001276:	bf00      	nop
 8001278:	40023c00 	.word	0x40023c00
 800127c:	40023800 	.word	0x40023800
 8001280:	08002a55 	.word	0x08002a55
 8001284:	20000008 	.word	0x20000008

08001288 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001288:	4b01      	ldr	r3, [pc, #4]	; (8001290 <HAL_RCC_GetHCLKFreq+0x8>)
 800128a:	6818      	ldr	r0, [r3, #0]
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	20000008 	.word	0x20000008

08001294 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001294:	4b04      	ldr	r3, [pc, #16]	; (80012a8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001296:	4a05      	ldr	r2, [pc, #20]	; (80012ac <HAL_RCC_GetPCLK1Freq+0x18>)
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800129e:	5cd3      	ldrb	r3, [r2, r3]
 80012a0:	4a03      	ldr	r2, [pc, #12]	; (80012b0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80012a2:	6810      	ldr	r0, [r2, #0]
}
 80012a4:	40d8      	lsrs	r0, r3
 80012a6:	4770      	bx	lr
 80012a8:	40023800 	.word	0x40023800
 80012ac:	08002a65 	.word	0x08002a65
 80012b0:	20000008 	.word	0x20000008

080012b4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80012b4:	4b04      	ldr	r3, [pc, #16]	; (80012c8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80012b6:	4a05      	ldr	r2, [pc, #20]	; (80012cc <HAL_RCC_GetPCLK2Freq+0x18>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80012be:	5cd3      	ldrb	r3, [r2, r3]
 80012c0:	4a03      	ldr	r2, [pc, #12]	; (80012d0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80012c2:	6810      	ldr	r0, [r2, #0]
}
 80012c4:	40d8      	lsrs	r0, r3
 80012c6:	4770      	bx	lr
 80012c8:	40023800 	.word	0x40023800
 80012cc:	08002a65 	.word	0x08002a65
 80012d0:	20000008 	.word	0x20000008

080012d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80012d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80012d8:	6802      	ldr	r2, [r0, #0]
{
 80012da:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80012dc:	f012 0601 	ands.w	r6, r2, #1
 80012e0:	d00b      	beq.n	80012fa <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80012e2:	4bba      	ldr	r3, [pc, #744]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80012e4:	6899      	ldr	r1, [r3, #8]
 80012e6:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 80012ea:	6099      	str	r1, [r3, #8]
 80012ec:	6b46      	ldr	r6, [r0, #52]	; 0x34
 80012ee:	6899      	ldr	r1, [r3, #8]
 80012f0:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80012f2:	fab6 f686 	clz	r6, r6
 80012f6:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80012f8:	6099      	str	r1, [r3, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80012fa:	f412 2500 	ands.w	r5, r2, #524288	; 0x80000
 80012fe:	d012      	beq.n	8001326 <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001300:	49b2      	ldr	r1, [pc, #712]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001302:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8001304:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001308:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800130c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    {
      plli2sused = 1;
 8001310:	bf08      	it	eq
 8001312:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001314:	ea43 0305 	orr.w	r3, r3, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001318:	bf16      	itet	ne
 800131a:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 800131e:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001320:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001322:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001326:	02d7      	lsls	r7, r2, #11
 8001328:	d510      	bpl.n	800134c <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800132a:	48a8      	ldr	r0, [pc, #672]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800132c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800132e:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001332:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001336:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800133a:	ea43 0301 	orr.w	r3, r3, r1
 800133e:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001342:	f000 81a9 	beq.w	8001698 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8001346:	2900      	cmp	r1, #0
 8001348:	bf08      	it	eq
 800134a:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 800134c:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 8001350:	bf18      	it	ne
 8001352:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001354:	0690      	lsls	r0, r2, #26
 8001356:	d531      	bpl.n	80013bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001358:	4b9c      	ldr	r3, [pc, #624]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800135a:	4f9d      	ldr	r7, [pc, #628]	; (80015d0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800135c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800135e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001362:	641a      	str	r2, [r3, #64]	; 0x40
 8001364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136a:	9301      	str	r3, [sp, #4]
 800136c:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001374:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001376:	f7ff f923 	bl	80005c0 <HAL_GetTick>
 800137a:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	05d9      	lsls	r1, r3, #23
 8001380:	f140 818c 	bpl.w	800169c <HAL_RCCEx_PeriphCLKConfig+0x3c8>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001384:	4f91      	ldr	r7, [pc, #580]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001386:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001388:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800138c:	f040 8191 	bne.w	80016b2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001390:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001392:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001396:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800139a:	4a8c      	ldr	r2, [pc, #560]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800139c:	f040 81af 	bne.w	80016fe <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80013a0:	6891      	ldr	r1, [r2, #8]
 80013a2:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80013a6:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80013aa:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80013ae:	4301      	orrs	r1, r0
 80013b0:	6091      	str	r1, [r2, #8]
 80013b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013b6:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80013b8:	430b      	orrs	r3, r1
 80013ba:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80013bc:	6823      	ldr	r3, [r4, #0]
 80013be:	06df      	lsls	r7, r3, #27
 80013c0:	d50c      	bpl.n	80013dc <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80013c2:	4a82      	ldr	r2, [pc, #520]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80013c4:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 80013c8:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80013cc:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 80013d0:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 80013d4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80013d6:	4301      	orrs	r1, r0
 80013d8:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80013dc:	0458      	lsls	r0, r3, #17
 80013de:	d508      	bpl.n	80013f2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80013e0:	497a      	ldr	r1, [pc, #488]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80013e2:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80013e4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80013e8:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80013ec:	4302      	orrs	r2, r0
 80013ee:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80013f2:	0419      	lsls	r1, r3, #16
 80013f4:	d508      	bpl.n	8001408 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80013f6:	4975      	ldr	r1, [pc, #468]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80013f8:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80013fa:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80013fe:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001402:	4302      	orrs	r2, r0
 8001404:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001408:	03da      	lsls	r2, r3, #15
 800140a:	d508      	bpl.n	800141e <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800140c:	496f      	ldr	r1, [pc, #444]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800140e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001410:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001414:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001418:	4302      	orrs	r2, r0
 800141a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800141e:	039f      	lsls	r7, r3, #14
 8001420:	d508      	bpl.n	8001434 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001422:	496a      	ldr	r1, [pc, #424]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001424:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8001426:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800142a:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800142e:	4302      	orrs	r2, r0
 8001430:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001434:	0658      	lsls	r0, r3, #25
 8001436:	d508      	bpl.n	800144a <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001438:	4964      	ldr	r1, [pc, #400]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800143a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800143c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001440:	f022 0203 	bic.w	r2, r2, #3
 8001444:	4302      	orrs	r2, r0
 8001446:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800144a:	0619      	lsls	r1, r3, #24
 800144c:	d508      	bpl.n	8001460 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800144e:	495f      	ldr	r1, [pc, #380]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001450:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001452:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001456:	f022 020c 	bic.w	r2, r2, #12
 800145a:	4302      	orrs	r2, r0
 800145c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001460:	05da      	lsls	r2, r3, #23
 8001462:	d508      	bpl.n	8001476 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001464:	4959      	ldr	r1, [pc, #356]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001466:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001468:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800146c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001470:	4302      	orrs	r2, r0
 8001472:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001476:	059f      	lsls	r7, r3, #22
 8001478:	d508      	bpl.n	800148c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800147a:	4954      	ldr	r1, [pc, #336]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800147c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800147e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001482:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001486:	4302      	orrs	r2, r0
 8001488:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800148c:	0558      	lsls	r0, r3, #21
 800148e:	d508      	bpl.n	80014a2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001490:	494e      	ldr	r1, [pc, #312]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001492:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001494:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001498:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800149c:	4302      	orrs	r2, r0
 800149e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80014a2:	0519      	lsls	r1, r3, #20
 80014a4:	d508      	bpl.n	80014b8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80014a6:	4949      	ldr	r1, [pc, #292]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80014a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80014aa:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80014ae:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80014b2:	4302      	orrs	r2, r0
 80014b4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80014b8:	04da      	lsls	r2, r3, #19
 80014ba:	d508      	bpl.n	80014ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80014bc:	4943      	ldr	r1, [pc, #268]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80014be:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80014c0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80014c4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80014c8:	4302      	orrs	r2, r0
 80014ca:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80014ce:	049f      	lsls	r7, r3, #18
 80014d0:	d508      	bpl.n	80014e4 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80014d2:	493e      	ldr	r1, [pc, #248]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80014d4:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80014d6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80014da:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80014de:	4302      	orrs	r2, r0
 80014e0:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80014e4:	0258      	lsls	r0, r3, #9
 80014e6:	d508      	bpl.n	80014fa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80014e8:	4938      	ldr	r1, [pc, #224]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80014ea:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 80014ec:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80014f0:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80014f4:	4302      	orrs	r2, r0
 80014f6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80014fa:	0299      	lsls	r1, r3, #10
 80014fc:	d50c      	bpl.n	8001518 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80014fe:	4833      	ldr	r0, [pc, #204]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001500:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001502:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8001506:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800150a:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1;
 800150e:	bf08      	it	eq
 8001510:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001512:	430a      	orrs	r2, r1
 8001514:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8001518:	f013 0f08 	tst.w	r3, #8
 800151c:	bf18      	it	ne
 800151e:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001520:	035a      	lsls	r2, r3, #13
 8001522:	d508      	bpl.n	8001536 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001524:	4929      	ldr	r1, [pc, #164]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001526:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8001528:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800152c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001530:	4302      	orrs	r2, r0
 8001532:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001536:	021f      	lsls	r7, r3, #8
 8001538:	d509      	bpl.n	800154e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800153a:	4924      	ldr	r1, [pc, #144]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800153c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8001540:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001544:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001548:	4302      	orrs	r2, r0
 800154a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800154e:	0158      	lsls	r0, r3, #5
 8001550:	d509      	bpl.n	8001566 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001552:	491e      	ldr	r1, [pc, #120]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001554:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8001558:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800155c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001560:	4302      	orrs	r2, r0
 8001562:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001566:	0119      	lsls	r1, r3, #4
 8001568:	d509      	bpl.n	800157e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800156a:	4918      	ldr	r1, [pc, #96]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800156c:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8001570:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001574:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001578:	4302      	orrs	r2, r0
 800157a:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800157e:	00da      	lsls	r2, r3, #3
 8001580:	d509      	bpl.n	8001596 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001582:	4912      	ldr	r1, [pc, #72]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001584:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8001588:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 800158c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001590:	4302      	orrs	r2, r0
 8001592:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001596:	2e01      	cmp	r6, #1
 8001598:	f000 80b5 	beq.w	8001706 <HAL_RCCEx_PeriphCLKConfig+0x432>
 800159c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80015a0:	f000 80b1 	beq.w	8001706 <HAL_RCCEx_PeriphCLKConfig+0x432>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80015a4:	2d01      	cmp	r5, #1
 80015a6:	d175      	bne.n	8001694 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80015a8:	4d08      	ldr	r5, [pc, #32]	; (80015cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80015aa:	682b      	ldr	r3, [r5, #0]
 80015ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015b0:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80015b2:	f7ff f805 	bl	80005c0 <HAL_GetTick>
 80015b6:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80015b8:	682b      	ldr	r3, [r5, #0]
 80015ba:	009f      	lsls	r7, r3, #2
 80015bc:	f100 8127 	bmi.w	800180e <HAL_RCCEx_PeriphCLKConfig+0x53a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80015c0:	6821      	ldr	r1, [r4, #0]
 80015c2:	030e      	lsls	r6, r1, #12
 80015c4:	d506      	bpl.n	80015d4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 80015c6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80015c8:	b143      	cbz	r3, 80015dc <HAL_RCCEx_PeriphCLKConfig+0x308>
 80015ca:	e003      	b.n	80015d4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40007000 	.word	0x40007000
 80015d4:	02cd      	lsls	r5, r1, #11
 80015d6:	d51d      	bpl.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0x340>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80015d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015da:	b9db      	cbnz	r3, 8001614 <HAL_RCCEx_PeriphCLKConfig+0x340>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80015dc:	4a93      	ldr	r2, [pc, #588]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0x558>)
 80015de:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80015e2:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80015e6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015ea:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 80015ee:	4303      	orrs	r3, r0
 80015f0:	6960      	ldr	r0, [r4, #20]
 80015f2:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80015f6:	69a0      	ldr	r0, [r4, #24]
 80015f8:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80015fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001600:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001604:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001606:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800160a:	3801      	subs	r0, #1
 800160c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001610:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001614:	0288      	lsls	r0, r1, #10
 8001616:	d515      	bpl.n	8001644 <HAL_RCCEx_PeriphCLKConfig+0x370>
 8001618:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800161a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800161e:	d111      	bne.n	8001644 <HAL_RCCEx_PeriphCLKConfig+0x370>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001620:	4a82      	ldr	r2, [pc, #520]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001622:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001626:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800162a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800162e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001632:	4303      	orrs	r3, r0
 8001634:	6960      	ldr	r0, [r4, #20]
 8001636:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800163a:	6a20      	ldr	r0, [r4, #32]
 800163c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001640:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001644:	070a      	lsls	r2, r1, #28
 8001646:	d519      	bpl.n	800167c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001648:	4978      	ldr	r1, [pc, #480]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0x558>)
 800164a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800164e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001652:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8001656:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800165a:	4313      	orrs	r3, r2
 800165c:	6962      	ldr	r2, [r4, #20]
 800165e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001662:	69e2      	ldr	r2, [r4, #28]
 8001664:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001668:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800166c:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 8001670:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001672:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001676:	4313      	orrs	r3, r2
 8001678:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800167c:	4c6b      	ldr	r4, [pc, #428]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0x558>)
 800167e:	6823      	ldr	r3, [r4, #0]
 8001680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001684:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001686:	f7fe ff9b 	bl	80005c0 <HAL_GetTick>
 800168a:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800168c:	6823      	ldr	r3, [r4, #0]
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	f140 80c4 	bpl.w	800181c <HAL_RCCEx_PeriphCLKConfig+0x548>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001694:	2000      	movs	r0, #0
 8001696:	e009      	b.n	80016ac <HAL_RCCEx_PeriphCLKConfig+0x3d8>
      plli2sused = 1;
 8001698:	2601      	movs	r6, #1
 800169a:	e657      	b.n	800134c <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800169c:	f7fe ff90 	bl	80005c0 <HAL_GetTick>
 80016a0:	eba0 0008 	sub.w	r0, r0, r8
 80016a4:	2864      	cmp	r0, #100	; 0x64
 80016a6:	f67f ae69 	bls.w	800137c <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 80016aa:	2003      	movs	r0, #3
}
 80016ac:	b003      	add	sp, #12
 80016ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016b2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80016b4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80016b8:	4293      	cmp	r3, r2
 80016ba:	f43f ae69 	beq.w	8001390 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80016c0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80016c6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80016ca:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016cc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80016ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80016d2:	673a      	str	r2, [r7, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 80016d4:	673b      	str	r3, [r7, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80016d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80016d8:	07da      	lsls	r2, r3, #31
 80016da:	f57f ae59 	bpl.w	8001390 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        tickstart = HAL_GetTick();
 80016de:	f7fe ff6f 	bl	80005c0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e2:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80016e6:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80016ea:	079b      	lsls	r3, r3, #30
 80016ec:	f53f ae50 	bmi.w	8001390 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016f0:	f7fe ff66 	bl	80005c0 <HAL_GetTick>
 80016f4:	eba0 0008 	sub.w	r0, r0, r8
 80016f8:	4548      	cmp	r0, r9
 80016fa:	d9f5      	bls.n	80016e8 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80016fc:	e7d5      	b.n	80016aa <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016fe:	6891      	ldr	r1, [r2, #8]
 8001700:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001704:	e654      	b.n	80013b0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_PLLI2S_DISABLE();
 8001706:	4e49      	ldr	r6, [pc, #292]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001708:	6833      	ldr	r3, [r6, #0]
 800170a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800170e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001710:	f7fe ff56 	bl	80005c0 <HAL_GetTick>
 8001714:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001716:	6833      	ldr	r3, [r6, #0]
 8001718:	011b      	lsls	r3, r3, #4
 800171a:	d472      	bmi.n	8001802 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800171c:	6822      	ldr	r2, [r4, #0]
 800171e:	07d7      	lsls	r7, r2, #31
 8001720:	d512      	bpl.n	8001748 <HAL_RCCEx_PeriphCLKConfig+0x474>
 8001722:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001724:	b983      	cbnz	r3, 8001748 <HAL_RCCEx_PeriphCLKConfig+0x474>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001726:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800172a:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800172e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001732:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001736:	430b      	orrs	r3, r1
 8001738:	6861      	ldr	r1, [r4, #4]
 800173a:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800173e:	68a1      	ldr	r1, [r4, #8]
 8001740:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001744:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001748:	0316      	lsls	r6, r2, #12
 800174a:	d503      	bpl.n	8001754 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800174c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800174e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001752:	d005      	beq.n	8001760 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8001754:	02d0      	lsls	r0, r2, #11
 8001756:	d51e      	bpl.n	8001796 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001758:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800175a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800175e:	d11a      	bne.n	8001796 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001760:	4932      	ldr	r1, [pc, #200]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001762:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001766:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800176a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800176e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001772:	4303      	orrs	r3, r0
 8001774:	6860      	ldr	r0, [r4, #4]
 8001776:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800177a:	68e0      	ldr	r0, [r4, #12]
 800177c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001780:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001784:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 8001788:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800178a:	f020 001f 	bic.w	r0, r0, #31
 800178e:	3b01      	subs	r3, #1
 8001790:	4303      	orrs	r3, r0
 8001792:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001796:	01d1      	lsls	r1, r2, #7
 8001798:	d511      	bpl.n	80017be <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800179a:	4924      	ldr	r1, [pc, #144]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0x558>)
 800179c:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80017a0:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80017a4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80017a8:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 80017ac:	4303      	orrs	r3, r0
 80017ae:	6860      	ldr	r0, [r4, #4]
 80017b0:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80017b4:	6920      	ldr	r0, [r4, #16]
 80017b6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80017ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80017be:	0192      	lsls	r2, r2, #6
 80017c0:	d50d      	bpl.n	80017de <HAL_RCCEx_PeriphCLKConfig+0x50a>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80017c2:	6923      	ldr	r3, [r4, #16]
 80017c4:	6862      	ldr	r2, [r4, #4]
 80017c6:	041b      	lsls	r3, r3, #16
 80017c8:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80017cc:	68e2      	ldr	r2, [r4, #12]
 80017ce:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80017d2:	68a2      	ldr	r2, [r4, #8]
 80017d4:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80017d8:	4a14      	ldr	r2, [pc, #80]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0x558>)
 80017da:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80017de:	4e13      	ldr	r6, [pc, #76]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0x558>)
 80017e0:	6833      	ldr	r3, [r6, #0]
 80017e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80017e6:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80017e8:	f7fe feea 	bl	80005c0 <HAL_GetTick>
 80017ec:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80017ee:	6833      	ldr	r3, [r6, #0]
 80017f0:	011b      	lsls	r3, r3, #4
 80017f2:	f53f aed7 	bmi.w	80015a4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80017f6:	f7fe fee3 	bl	80005c0 <HAL_GetTick>
 80017fa:	1bc0      	subs	r0, r0, r7
 80017fc:	2864      	cmp	r0, #100	; 0x64
 80017fe:	d9f6      	bls.n	80017ee <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8001800:	e753      	b.n	80016aa <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001802:	f7fe fedd 	bl	80005c0 <HAL_GetTick>
 8001806:	1bc0      	subs	r0, r0, r7
 8001808:	2864      	cmp	r0, #100	; 0x64
 800180a:	d984      	bls.n	8001716 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800180c:	e74d      	b.n	80016aa <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800180e:	f7fe fed7 	bl	80005c0 <HAL_GetTick>
 8001812:	1b80      	subs	r0, r0, r6
 8001814:	2864      	cmp	r0, #100	; 0x64
 8001816:	f67f aecf 	bls.w	80015b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 800181a:	e746      	b.n	80016aa <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800181c:	f7fe fed0 	bl	80005c0 <HAL_GetTick>
 8001820:	1b40      	subs	r0, r0, r5
 8001822:	2864      	cmp	r0, #100	; 0x64
 8001824:	f67f af32 	bls.w	800168c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
 8001828:	e73f      	b.n	80016aa <HAL_RCCEx_PeriphCLKConfig+0x3d6>
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800

08001830 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001830:	6803      	ldr	r3, [r0, #0]
 8001832:	68da      	ldr	r2, [r3, #12]
 8001834:	f042 0201 	orr.w	r2, r2, #1
 8001838:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800183a:	4a07      	ldr	r2, [pc, #28]	; (8001858 <HAL_TIM_Base_Start_IT+0x28>)
 800183c:	6899      	ldr	r1, [r3, #8]
 800183e:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001840:	2a06      	cmp	r2, #6
 8001842:	d006      	beq.n	8001852 <HAL_TIM_Base_Start_IT+0x22>
 8001844:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001848:	d003      	beq.n	8001852 <HAL_TIM_Base_Start_IT+0x22>
  {
    __HAL_TIM_ENABLE(htim);
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	f042 0201 	orr.w	r2, r2, #1
 8001850:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8001852:	2000      	movs	r0, #0
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	00010007 	.word	0x00010007

0800185c <HAL_TIM_OC_DelayElapsedCallback>:
 800185c:	4770      	bx	lr

0800185e <HAL_TIM_IC_CaptureCallback>:
 800185e:	4770      	bx	lr

08001860 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001860:	4770      	bx	lr

08001862 <HAL_TIM_TriggerCallback>:
 8001862:	4770      	bx	lr

08001864 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001864:	6803      	ldr	r3, [r0, #0]
 8001866:	691a      	ldr	r2, [r3, #16]
 8001868:	0791      	lsls	r1, r2, #30
{
 800186a:	b510      	push	{r4, lr}
 800186c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800186e:	d50f      	bpl.n	8001890 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001870:	68da      	ldr	r2, [r3, #12]
 8001872:	0792      	lsls	r2, r2, #30
 8001874:	d50c      	bpl.n	8001890 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001876:	f06f 0202 	mvn.w	r2, #2
 800187a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800187c:	2201      	movs	r2, #1

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800187e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001880:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001882:	0799      	lsls	r1, r3, #30
 8001884:	f000 8085 	beq.w	8001992 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001888:	f7ff ffe9 	bl	800185e <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800188c:	2300      	movs	r3, #0
 800188e:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001890:	6823      	ldr	r3, [r4, #0]
 8001892:	691a      	ldr	r2, [r3, #16]
 8001894:	0752      	lsls	r2, r2, #29
 8001896:	d510      	bpl.n	80018ba <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001898:	68da      	ldr	r2, [r3, #12]
 800189a:	0750      	lsls	r0, r2, #29
 800189c:	d50d      	bpl.n	80018ba <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800189e:	f06f 0204 	mvn.w	r2, #4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018a2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80018a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018a6:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80018a8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018aa:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80018ac:	f413 7f40 	tst.w	r3, #768	; 0x300
 80018b0:	d075      	beq.n	800199e <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 80018b2:	f7ff ffd4 	bl	800185e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018b6:	2300      	movs	r3, #0
 80018b8:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80018ba:	6823      	ldr	r3, [r4, #0]
 80018bc:	691a      	ldr	r2, [r3, #16]
 80018be:	0711      	lsls	r1, r2, #28
 80018c0:	d50f      	bpl.n	80018e2 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80018c2:	68da      	ldr	r2, [r3, #12]
 80018c4:	0712      	lsls	r2, r2, #28
 80018c6:	d50c      	bpl.n	80018e2 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80018c8:	f06f 0208 	mvn.w	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018cc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80018ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80018d0:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80018d2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80018d4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80018d6:	079b      	lsls	r3, r3, #30
 80018d8:	d067      	beq.n	80019aa <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80018da:	f7ff ffc0 	bl	800185e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018de:	2300      	movs	r3, #0
 80018e0:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80018e2:	6823      	ldr	r3, [r4, #0]
 80018e4:	691a      	ldr	r2, [r3, #16]
 80018e6:	06d0      	lsls	r0, r2, #27
 80018e8:	d510      	bpl.n	800190c <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80018ea:	68da      	ldr	r2, [r3, #12]
 80018ec:	06d1      	lsls	r1, r2, #27
 80018ee:	d50d      	bpl.n	800190c <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80018f0:	f06f 0210 	mvn.w	r2, #16
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018f4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80018f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80018f8:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80018fa:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80018fc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80018fe:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001902:	d058      	beq.n	80019b6 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8001904:	f7ff ffab 	bl	800185e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001908:	2300      	movs	r3, #0
 800190a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800190c:	6823      	ldr	r3, [r4, #0]
 800190e:	691a      	ldr	r2, [r3, #16]
 8001910:	07d2      	lsls	r2, r2, #31
 8001912:	d508      	bpl.n	8001926 <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001914:	68da      	ldr	r2, [r3, #12]
 8001916:	07d0      	lsls	r0, r2, #31
 8001918:	d505      	bpl.n	8001926 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800191a:	f06f 0201 	mvn.w	r2, #1
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800191e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001920:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001922:	f000 fe95 	bl	8002650 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001926:	6823      	ldr	r3, [r4, #0]
 8001928:	691a      	ldr	r2, [r3, #16]
 800192a:	0611      	lsls	r1, r2, #24
 800192c:	d508      	bpl.n	8001940 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800192e:	68da      	ldr	r2, [r3, #12]
 8001930:	0612      	lsls	r2, r2, #24
 8001932:	d505      	bpl.n	8001940 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001934:	f06f 0280 	mvn.w	r2, #128	; 0x80
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001938:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800193a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800193c:	f000 f98d 	bl	8001c5a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001940:	6823      	ldr	r3, [r4, #0]
 8001942:	691a      	ldr	r2, [r3, #16]
 8001944:	05d0      	lsls	r0, r2, #23
 8001946:	d508      	bpl.n	800195a <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001948:	68da      	ldr	r2, [r3, #12]
 800194a:	0611      	lsls	r1, r2, #24
 800194c:	d505      	bpl.n	800195a <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800194e:	f46f 7280 	mvn.w	r2, #256	; 0x100
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001952:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001954:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8001956:	f000 f981 	bl	8001c5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800195a:	6823      	ldr	r3, [r4, #0]
 800195c:	691a      	ldr	r2, [r3, #16]
 800195e:	0652      	lsls	r2, r2, #25
 8001960:	d508      	bpl.n	8001974 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001962:	68da      	ldr	r2, [r3, #12]
 8001964:	0650      	lsls	r0, r2, #25
 8001966:	d505      	bpl.n	8001974 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001968:	f06f 0240 	mvn.w	r2, #64	; 0x40
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800196c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800196e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001970:	f7ff ff77 	bl	8001862 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001974:	6823      	ldr	r3, [r4, #0]
 8001976:	691a      	ldr	r2, [r3, #16]
 8001978:	0691      	lsls	r1, r2, #26
 800197a:	d522      	bpl.n	80019c2 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800197c:	68da      	ldr	r2, [r3, #12]
 800197e:	0692      	lsls	r2, r2, #26
 8001980:	d51f      	bpl.n	80019c2 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001982:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001986:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001988:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800198a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800198e:	f000 b963 	b.w	8001c58 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001992:	f7ff ff63 	bl	800185c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001996:	4620      	mov	r0, r4
 8001998:	f7ff ff62 	bl	8001860 <HAL_TIM_PWM_PulseFinishedCallback>
 800199c:	e776      	b.n	800188c <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800199e:	f7ff ff5d 	bl	800185c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019a2:	4620      	mov	r0, r4
 80019a4:	f7ff ff5c 	bl	8001860 <HAL_TIM_PWM_PulseFinishedCallback>
 80019a8:	e785      	b.n	80018b6 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019aa:	f7ff ff57 	bl	800185c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019ae:	4620      	mov	r0, r4
 80019b0:	f7ff ff56 	bl	8001860 <HAL_TIM_PWM_PulseFinishedCallback>
 80019b4:	e793      	b.n	80018de <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019b6:	f7ff ff51 	bl	800185c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019ba:	4620      	mov	r0, r4
 80019bc:	f7ff ff50 	bl	8001860 <HAL_TIM_PWM_PulseFinishedCallback>
 80019c0:	e7a2      	b.n	8001908 <HAL_TIM_IRQHandler+0xa4>
 80019c2:	bd10      	pop	{r4, pc}

080019c4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80019c4:	4a30      	ldr	r2, [pc, #192]	; (8001a88 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 80019c6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80019c8:	4290      	cmp	r0, r2
 80019ca:	d012      	beq.n	80019f2 <TIM_Base_SetConfig+0x2e>
 80019cc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80019d0:	d00f      	beq.n	80019f2 <TIM_Base_SetConfig+0x2e>
 80019d2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80019d6:	4290      	cmp	r0, r2
 80019d8:	d00b      	beq.n	80019f2 <TIM_Base_SetConfig+0x2e>
 80019da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019de:	4290      	cmp	r0, r2
 80019e0:	d007      	beq.n	80019f2 <TIM_Base_SetConfig+0x2e>
 80019e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019e6:	4290      	cmp	r0, r2
 80019e8:	d003      	beq.n	80019f2 <TIM_Base_SetConfig+0x2e>
 80019ea:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80019ee:	4290      	cmp	r0, r2
 80019f0:	d119      	bne.n	8001a26 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80019f2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80019f8:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80019fa:	4a23      	ldr	r2, [pc, #140]	; (8001a88 <TIM_Base_SetConfig+0xc4>)
 80019fc:	4290      	cmp	r0, r2
 80019fe:	d029      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a00:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a04:	d026      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a06:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001a0a:	4290      	cmp	r0, r2
 8001a0c:	d022      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a12:	4290      	cmp	r0, r2
 8001a14:	d01e      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a1a:	4290      	cmp	r0, r2
 8001a1c:	d01a      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a1e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001a22:	4290      	cmp	r0, r2
 8001a24:	d016      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a26:	4a19      	ldr	r2, [pc, #100]	; (8001a8c <TIM_Base_SetConfig+0xc8>)
 8001a28:	4290      	cmp	r0, r2
 8001a2a:	d013      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a2c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a30:	4290      	cmp	r0, r2
 8001a32:	d00f      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a34:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a38:	4290      	cmp	r0, r2
 8001a3a:	d00b      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a3c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001a40:	4290      	cmp	r0, r2
 8001a42:	d007      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a44:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a48:	4290      	cmp	r0, r2
 8001a4a:	d003      	beq.n	8001a54 <TIM_Base_SetConfig+0x90>
 8001a4c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a50:	4290      	cmp	r0, r2
 8001a52:	d103      	bne.n	8001a5c <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a58:	68ca      	ldr	r2, [r1, #12]
 8001a5a:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a5c:	694a      	ldr	r2, [r1, #20]
 8001a5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a62:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001a64:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a66:	688b      	ldr	r3, [r1, #8]
 8001a68:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a6a:	680b      	ldr	r3, [r1, #0]
 8001a6c:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a6e:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <TIM_Base_SetConfig+0xc4>)
 8001a70:	4298      	cmp	r0, r3
 8001a72:	d003      	beq.n	8001a7c <TIM_Base_SetConfig+0xb8>
 8001a74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001a78:	4298      	cmp	r0, r3
 8001a7a:	d101      	bne.n	8001a80 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001a7c:	690b      	ldr	r3, [r1, #16]
 8001a7e:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a80:	2301      	movs	r3, #1
 8001a82:	6143      	str	r3, [r0, #20]
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	40010000 	.word	0x40010000
 8001a8c:	40014000 	.word	0x40014000

08001a90 <HAL_TIM_Base_Init>:
{
 8001a90:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001a92:	4604      	mov	r4, r0
 8001a94:	b1a0      	cbz	r0, 8001ac0 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001a96:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001a9a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a9e:	b91b      	cbnz	r3, 8001aa8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001aa0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001aa4:	f000 fe82 	bl	80027ac <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001aa8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001aaa:	6820      	ldr	r0, [r4, #0]
 8001aac:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 8001aae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ab2:	f7ff ff87 	bl	80019c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001ab6:	2301      	movs	r3, #1
  return HAL_OK;
 8001ab8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001aba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001abe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001ac0:	2001      	movs	r0, #1
}
 8001ac2:	bd10      	pop	{r4, pc}

08001ac4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001ac4:	b510      	push	{r4, lr}

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ac6:	430a      	orrs	r2, r1
  tmpsmcr = TIMx->SMCR;
 8001ac8:	6884      	ldr	r4, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001aca:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ace:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ad2:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ad4:	6083      	str	r3, [r0, #8]
 8001ad6:	bd10      	pop	{r4, pc}

08001ad8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001ad8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001adc:	2b01      	cmp	r3, #1
{
 8001ade:	b570      	push	{r4, r5, r6, lr}
 8001ae0:	4604      	mov	r4, r0
 8001ae2:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001ae6:	d017      	beq.n	8001b18 <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 8001ae8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001aec:	2301      	movs	r3, #1
  tmpsmcr = htim->Instance->SMCR;
 8001aee:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001af0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001af4:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001af6:	4b41      	ldr	r3, [pc, #260]	; (8001bfc <HAL_TIM_ConfigClockSource+0x124>)
 8001af8:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8001afa:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001afc:	680b      	ldr	r3, [r1, #0]
 8001afe:	2b40      	cmp	r3, #64	; 0x40
 8001b00:	d065      	beq.n	8001bce <HAL_TIM_ConfigClockSource+0xf6>
 8001b02:	d815      	bhi.n	8001b30 <HAL_TIM_ConfigClockSource+0x58>
 8001b04:	2b10      	cmp	r3, #16
 8001b06:	d00c      	beq.n	8001b22 <HAL_TIM_ConfigClockSource+0x4a>
 8001b08:	d807      	bhi.n	8001b1a <HAL_TIM_ConfigClockSource+0x42>
 8001b0a:	b153      	cbz	r3, 8001b22 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 8001b0c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001b0e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001b10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001b14:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001b18:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001b1a:	2b20      	cmp	r3, #32
 8001b1c:	d001      	beq.n	8001b22 <HAL_TIM_ConfigClockSource+0x4a>
 8001b1e:	2b30      	cmp	r3, #48	; 0x30
 8001b20:	d1f4      	bne.n	8001b0c <HAL_TIM_ConfigClockSource+0x34>
  tmpsmcr = TIMx->SMCR;
 8001b22:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001b24:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8001b28:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	e01a      	b.n	8001b66 <HAL_TIM_ConfigClockSource+0x8e>
  switch (sClockSourceConfig->ClockSource)
 8001b30:	2b60      	cmp	r3, #96	; 0x60
 8001b32:	d034      	beq.n	8001b9e <HAL_TIM_ConfigClockSource+0xc6>
 8001b34:	d819      	bhi.n	8001b6a <HAL_TIM_ConfigClockSource+0x92>
 8001b36:	2b50      	cmp	r3, #80	; 0x50
 8001b38:	d1e8      	bne.n	8001b0c <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b3a:	684a      	ldr	r2, [r1, #4]
 8001b3c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001b3e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b40:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001b42:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b46:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 8001b4a:	430a      	orrs	r2, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b4c:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001b4e:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001b50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001b54:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001b58:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001b5a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001b5c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001b5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001b62:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8001b66:	6083      	str	r3, [r0, #8]
 8001b68:	e7d0      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x34>
  switch (sClockSourceConfig->ClockSource)
 8001b6a:	2b70      	cmp	r3, #112	; 0x70
 8001b6c:	d00c      	beq.n	8001b88 <HAL_TIM_ConfigClockSource+0xb0>
 8001b6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b72:	d1cb      	bne.n	8001b0c <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 8001b74:	68cb      	ldr	r3, [r1, #12]
 8001b76:	684a      	ldr	r2, [r1, #4]
 8001b78:	6889      	ldr	r1, [r1, #8]
 8001b7a:	f7ff ffa3 	bl	8001ac4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001b7e:	6822      	ldr	r2, [r4, #0]
 8001b80:	6893      	ldr	r3, [r2, #8]
 8001b82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b86:	e008      	b.n	8001b9a <HAL_TIM_ConfigClockSource+0xc2>
      TIM_ETR_SetConfig(htim->Instance,
 8001b88:	68cb      	ldr	r3, [r1, #12]
 8001b8a:	684a      	ldr	r2, [r1, #4]
 8001b8c:	6889      	ldr	r1, [r1, #8]
 8001b8e:	f7ff ff99 	bl	8001ac4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001b92:	6822      	ldr	r2, [r4, #0]
 8001b94:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b96:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001b9a:	6093      	str	r3, [r2, #8]
      break;
 8001b9c:	e7b6      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b9e:	684d      	ldr	r5, [r1, #4]
 8001ba0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ba2:	6a01      	ldr	r1, [r0, #32]
 8001ba4:	f021 0110 	bic.w	r1, r1, #16
 8001ba8:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001baa:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001bac:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001bae:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001bb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001bb6:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8001bba:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8001bbe:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001bc0:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001bc2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001bc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001bc8:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001bcc:	e7cb      	b.n	8001b66 <HAL_TIM_ConfigClockSource+0x8e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bce:	684a      	ldr	r2, [r1, #4]
 8001bd0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001bd2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001bd4:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001bd6:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001bda:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 8001bde:	430a      	orrs	r2, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001be0:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001be2:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001be4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001be8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001bec:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001bee:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001bf0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001bf6:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001bfa:	e7b4      	b.n	8001b66 <HAL_TIM_ConfigClockSource+0x8e>
 8001bfc:	fffe0088 	.word	0xfffe0088

08001c00 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001c00:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	f04f 0302 	mov.w	r3, #2
{
 8001c0a:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001c0c:	d01f      	beq.n	8001c4e <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001c0e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001c10:	4d10      	ldr	r5, [pc, #64]	; (8001c54 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 8001c12:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001c16:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8001c18:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8001c1a:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001c1c:	d003      	beq.n	8001c26 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8001c1e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c22:	42aa      	cmp	r2, r5
 8001c24:	d103      	bne.n	8001c2e <HAL_TIMEx_MasterConfigSynchronization+0x2e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001c26:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001c2a:	684d      	ldr	r5, [r1, #4]
 8001c2c:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001c2e:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001c34:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001c36:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001c3a:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001c3c:	4321      	orrs	r1, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001c3e:	6053      	str	r3, [r2, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001c40:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 8001c42:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001c44:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001c48:	2300      	movs	r3, #0
 8001c4a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001c4e:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001c50:	bd30      	pop	{r4, r5, pc}
 8001c52:	bf00      	nop
 8001c54:	40010000 	.word	0x40010000

08001c58 <HAL_TIMEx_CommutCallback>:
 8001c58:	4770      	bx	lr

08001c5a <HAL_TIMEx_BreakCallback>:
 8001c5a:	4770      	bx	lr

08001c5c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001c5c:	4770      	bx	lr
	...

08001c60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c60:	b538      	push	{r3, r4, r5, lr}
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c62:	69c2      	ldr	r2, [r0, #28]
{
 8001c64:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c66:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c68:	6881      	ldr	r1, [r0, #8]
 8001c6a:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c6c:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c6e:	4301      	orrs	r1, r0
 8001c70:	6960      	ldr	r0, [r4, #20]
 8001c72:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c74:	4890      	ldr	r0, [pc, #576]	; (8001eb8 <UART_SetConfig+0x258>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c76:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c78:	4028      	ands	r0, r5
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  tmpreg |= huart->Init.OneBitSampling;
 8001c7a:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c7c:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c7e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c80:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c82:	6859      	ldr	r1, [r3, #4]
 8001c84:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8001c88:	4301      	orrs	r1, r0
 8001c8a:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001c8c:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001c8e:	6898      	ldr	r0, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8001c90:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001c92:	f420 6030 	bic.w	r0, r0, #2816	; 0xb00
 8001c96:	4301      	orrs	r1, r0
 8001c98:	6099      	str	r1, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c9a:	4988      	ldr	r1, [pc, #544]	; (8001ebc <UART_SetConfig+0x25c>)
 8001c9c:	428b      	cmp	r3, r1
 8001c9e:	d117      	bne.n	8001cd0 <UART_SetConfig+0x70>
 8001ca0:	4b87      	ldr	r3, [pc, #540]	; (8001ec0 <UART_SetConfig+0x260>)
 8001ca2:	4988      	ldr	r1, [pc, #544]	; (8001ec4 <UART_SetConfig+0x264>)
 8001ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ca8:	f003 0303 	and.w	r3, r3, #3

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cac:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001cb0:	5ccb      	ldrb	r3, [r1, r3]
 8001cb2:	d129      	bne.n	8001d08 <UART_SetConfig+0xa8>
  {
    switch (clocksource)
 8001cb4:	2b08      	cmp	r3, #8
 8001cb6:	f200 809d 	bhi.w	8001df4 <UART_SetConfig+0x194>
 8001cba:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001cbe:	008c      	.short	0x008c
 8001cc0:	00ee00e8 	.word	0x00ee00e8
 8001cc4:	00fa009b 	.word	0x00fa009b
 8001cc8:	009b009b 	.word	0x009b009b
 8001ccc:	0076009b 	.word	0x0076009b
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001cd0:	497d      	ldr	r1, [pc, #500]	; (8001ec8 <UART_SetConfig+0x268>)
 8001cd2:	428b      	cmp	r3, r1
 8001cd4:	d106      	bne.n	8001ce4 <UART_SetConfig+0x84>
 8001cd6:	4b7a      	ldr	r3, [pc, #488]	; (8001ec0 <UART_SetConfig+0x260>)
 8001cd8:	497c      	ldr	r1, [pc, #496]	; (8001ecc <UART_SetConfig+0x26c>)
 8001cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cde:	f003 030c 	and.w	r3, r3, #12
 8001ce2:	e7e3      	b.n	8001cac <UART_SetConfig+0x4c>
 8001ce4:	497a      	ldr	r1, [pc, #488]	; (8001ed0 <UART_SetConfig+0x270>)
 8001ce6:	428b      	cmp	r3, r1
 8001ce8:	d11d      	bne.n	8001d26 <UART_SetConfig+0xc6>
 8001cea:	4b75      	ldr	r3, [pc, #468]	; (8001ec0 <UART_SetConfig+0x260>)
 8001cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001cf4:	2b10      	cmp	r3, #16
 8001cf6:	f000 80d9 	beq.w	8001eac <UART_SetConfig+0x24c>
 8001cfa:	d80e      	bhi.n	8001d1a <UART_SetConfig+0xba>
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d067      	beq.n	8001dd0 <UART_SetConfig+0x170>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d00:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001d04:	d076      	beq.n	8001df4 <UART_SetConfig+0x194>
 8001d06:	2310      	movs	r3, #16
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 8001d08:	2b08      	cmp	r3, #8
 8001d0a:	d873      	bhi.n	8001df4 <UART_SetConfig+0x194>
 8001d0c:	e8df f003 	tbb	[pc, r3]
 8001d10:	72a29f99 	.word	0x72a29f99
 8001d14:	727272b4 	.word	0x727272b4
 8001d18:	b7          	.byte	0xb7
 8001d19:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d1a:	2b20      	cmp	r3, #32
 8001d1c:	f000 80ba 	beq.w	8001e94 <UART_SetConfig+0x234>
 8001d20:	2b30      	cmp	r3, #48	; 0x30
 8001d22:	d03f      	beq.n	8001da4 <UART_SetConfig+0x144>
 8001d24:	e7ec      	b.n	8001d00 <UART_SetConfig+0xa0>
 8001d26:	496b      	ldr	r1, [pc, #428]	; (8001ed4 <UART_SetConfig+0x274>)
 8001d28:	428b      	cmp	r3, r1
 8001d2a:	d10d      	bne.n	8001d48 <UART_SetConfig+0xe8>
 8001d2c:	4b64      	ldr	r3, [pc, #400]	; (8001ec0 <UART_SetConfig+0x260>)
 8001d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d32:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001d36:	2b40      	cmp	r3, #64	; 0x40
 8001d38:	f000 80b8 	beq.w	8001eac <UART_SetConfig+0x24c>
 8001d3c:	d9de      	bls.n	8001cfc <UART_SetConfig+0x9c>
 8001d3e:	2b80      	cmp	r3, #128	; 0x80
 8001d40:	f000 80a8 	beq.w	8001e94 <UART_SetConfig+0x234>
 8001d44:	2bc0      	cmp	r3, #192	; 0xc0
 8001d46:	e7ec      	b.n	8001d22 <UART_SetConfig+0xc2>
 8001d48:	4963      	ldr	r1, [pc, #396]	; (8001ed8 <UART_SetConfig+0x278>)
 8001d4a:	428b      	cmp	r3, r1
 8001d4c:	d110      	bne.n	8001d70 <UART_SetConfig+0x110>
 8001d4e:	4b5c      	ldr	r3, [pc, #368]	; (8001ec0 <UART_SetConfig+0x260>)
 8001d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d5c:	f000 80a6 	beq.w	8001eac <UART_SetConfig+0x24c>
 8001d60:	d9cc      	bls.n	8001cfc <UART_SetConfig+0x9c>
 8001d62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d66:	f000 8095 	beq.w	8001e94 <UART_SetConfig+0x234>
 8001d6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001d6e:	e7d8      	b.n	8001d22 <UART_SetConfig+0xc2>
 8001d70:	495a      	ldr	r1, [pc, #360]	; (8001edc <UART_SetConfig+0x27c>)
 8001d72:	428b      	cmp	r3, r1
 8001d74:	d11e      	bne.n	8001db4 <UART_SetConfig+0x154>
 8001d76:	4b52      	ldr	r3, [pc, #328]	; (8001ec0 <UART_SetConfig+0x260>)
 8001d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d7c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001d80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d84:	f000 8092 	beq.w	8001eac <UART_SetConfig+0x24c>
 8001d88:	d806      	bhi.n	8001d98 <UART_SetConfig+0x138>
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d07c      	beq.n	8001e88 <UART_SetConfig+0x228>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d8e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001d92:	d12f      	bne.n	8001df4 <UART_SetConfig+0x194>
 8001d94:	2310      	movs	r3, #16
 8001d96:	e78d      	b.n	8001cb4 <UART_SetConfig+0x54>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d9c:	d07a      	beq.n	8001e94 <UART_SetConfig+0x234>
 8001d9e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001da2:	d1f4      	bne.n	8001d8e <UART_SetConfig+0x12e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001da4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001da8:	d169      	bne.n	8001e7e <UART_SetConfig+0x21e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001daa:	6863      	ldr	r3, [r4, #4]
 8001dac:	0858      	lsrs	r0, r3, #1
 8001dae:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8001db2:	e078      	b.n	8001ea6 <UART_SetConfig+0x246>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001db4:	494a      	ldr	r1, [pc, #296]	; (8001ee0 <UART_SetConfig+0x280>)
 8001db6:	428b      	cmp	r3, r1
 8001db8:	d124      	bne.n	8001e04 <UART_SetConfig+0x1a4>
 8001dba:	4b41      	ldr	r3, [pc, #260]	; (8001ec0 <UART_SetConfig+0x260>)
 8001dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dc0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001dc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dc8:	d070      	beq.n	8001eac <UART_SetConfig+0x24c>
 8001dca:	d815      	bhi.n	8001df8 <UART_SetConfig+0x198>
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d1de      	bne.n	8001d8e <UART_SetConfig+0x12e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dd0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001dd4:	d135      	bne.n	8001e42 <UART_SetConfig+0x1e2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001dd6:	f7ff fa5d 	bl	8001294 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001dda:	6862      	ldr	r2, [r4, #4]
 8001ddc:	0853      	lsrs	r3, r2, #1
 8001dde:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8001de2:	fbb0 f0f2 	udiv	r0, r0, r2
 8001de6:	b280      	uxth	r0, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001de8:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8001dec:	f1a0 0210 	sub.w	r2, r0, #16
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d91a      	bls.n	8001e2a <UART_SetConfig+0x1ca>
    {
      huart->Instance->BRR = usartdiv;
    }
    else
    {
      ret = HAL_ERROR;
 8001df4:	2001      	movs	r0, #1
 8001df6:	e020      	b.n	8001e3a <UART_SetConfig+0x1da>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001df8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dfc:	d04a      	beq.n	8001e94 <UART_SetConfig+0x234>
 8001dfe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001e02:	e7ce      	b.n	8001da2 <UART_SetConfig+0x142>
 8001e04:	4937      	ldr	r1, [pc, #220]	; (8001ee4 <UART_SetConfig+0x284>)
 8001e06:	428b      	cmp	r3, r1
 8001e08:	d1f4      	bne.n	8001df4 <UART_SetConfig+0x194>
 8001e0a:	4b2d      	ldr	r3, [pc, #180]	; (8001ec0 <UART_SetConfig+0x260>)
 8001e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001e18:	d048      	beq.n	8001eac <UART_SetConfig+0x24c>
 8001e1a:	f67f af6f 	bls.w	8001cfc <UART_SetConfig+0x9c>
 8001e1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e22:	d037      	beq.n	8001e94 <UART_SetConfig+0x234>
 8001e24:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001e28:	e77b      	b.n	8001d22 <UART_SetConfig+0xc2>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001e2a:	f020 030f 	bic.w	r3, r0, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001e2e:	f3c0 0042 	ubfx	r0, r0, #1, #3
      huart->Instance->BRR = brrtemp;
 8001e32:	6822      	ldr	r2, [r4, #0]
 8001e34:	4318      	orrs	r0, r3
 8001e36:	60d0      	str	r0, [r2, #12]
 8001e38:	2000      	movs	r0, #0
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001e3e:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8001e40:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001e42:	f7ff fa27 	bl	8001294 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e46:	6863      	ldr	r3, [r4, #4]
 8001e48:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001e4c:	e008      	b.n	8001e60 <UART_SetConfig+0x200>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001e4e:	f7ff fa31 	bl	80012b4 <HAL_RCC_GetPCLK2Freq>
 8001e52:	e7f8      	b.n	8001e46 <UART_SetConfig+0x1e6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001e54:	6863      	ldr	r3, [r4, #4]
 8001e56:	0858      	lsrs	r0, r3, #1
 8001e58:	f500 0074 	add.w	r0, r0, #15990784	; 0xf40000
 8001e5c:	f500 5010 	add.w	r0, r0, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e60:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e64:	b280      	uxth	r0, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e66:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8001e6a:	f1a0 0210 	sub.w	r2, r0, #16
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d8c0      	bhi.n	8001df4 <UART_SetConfig+0x194>
      huart->Instance->BRR = usartdiv;
 8001e72:	6823      	ldr	r3, [r4, #0]
 8001e74:	60d8      	str	r0, [r3, #12]
 8001e76:	e7df      	b.n	8001e38 <UART_SetConfig+0x1d8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e78:	f7ff f93a 	bl	80010f0 <HAL_RCC_GetSysClockFreq>
 8001e7c:	e7e3      	b.n	8001e46 <UART_SetConfig+0x1e6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e7e:	6863      	ldr	r3, [r4, #4]
 8001e80:	0858      	lsrs	r0, r3, #1
 8001e82:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
 8001e86:	e7eb      	b.n	8001e60 <UART_SetConfig+0x200>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e88:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001e8c:	d1df      	bne.n	8001e4e <UART_SetConfig+0x1ee>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001e8e:	f7ff fa11 	bl	80012b4 <HAL_RCC_GetPCLK2Freq>
 8001e92:	e7a2      	b.n	8001dda <UART_SetConfig+0x17a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e94:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001e98:	d1dc      	bne.n	8001e54 <UART_SetConfig+0x1f4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001e9a:	6863      	ldr	r3, [r4, #4]
 8001e9c:	0858      	lsrs	r0, r3, #1
 8001e9e:	f100 70f4 	add.w	r0, r0, #31981568	; 0x1e80000
 8001ea2:	f500 4090 	add.w	r0, r0, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001ea6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001eaa:	e79c      	b.n	8001de6 <UART_SetConfig+0x186>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001eac:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001eb0:	d1e2      	bne.n	8001e78 <UART_SetConfig+0x218>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001eb2:	f7ff f91d 	bl	80010f0 <HAL_RCC_GetSysClockFreq>
 8001eb6:	e790      	b.n	8001dda <UART_SetConfig+0x17a>
 8001eb8:	efff69f3 	.word	0xefff69f3
 8001ebc:	40011000 	.word	0x40011000
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	08002a44 	.word	0x08002a44
 8001ec8:	40004400 	.word	0x40004400
 8001ecc:	08002a48 	.word	0x08002a48
 8001ed0:	40004800 	.word	0x40004800
 8001ed4:	40004c00 	.word	0x40004c00
 8001ed8:	40005000 	.word	0x40005000
 8001edc:	40011400 	.word	0x40011400
 8001ee0:	40007800 	.word	0x40007800
 8001ee4:	40007c00 	.word	0x40007c00

08001ee8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001ee8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001eea:	07da      	lsls	r2, r3, #31
{
 8001eec:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001eee:	d506      	bpl.n	8001efe <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001ef0:	6801      	ldr	r1, [r0, #0]
 8001ef2:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001ef4:	684a      	ldr	r2, [r1, #4]
 8001ef6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001efa:	4322      	orrs	r2, r4
 8001efc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001efe:	079c      	lsls	r4, r3, #30
 8001f00:	d506      	bpl.n	8001f10 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001f02:	6801      	ldr	r1, [r0, #0]
 8001f04:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001f06:	684a      	ldr	r2, [r1, #4]
 8001f08:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f0c:	4322      	orrs	r2, r4
 8001f0e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001f10:	0759      	lsls	r1, r3, #29
 8001f12:	d506      	bpl.n	8001f22 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001f14:	6801      	ldr	r1, [r0, #0]
 8001f16:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001f18:	684a      	ldr	r2, [r1, #4]
 8001f1a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f1e:	4322      	orrs	r2, r4
 8001f20:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001f22:	071a      	lsls	r2, r3, #28
 8001f24:	d506      	bpl.n	8001f34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001f26:	6801      	ldr	r1, [r0, #0]
 8001f28:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001f2a:	684a      	ldr	r2, [r1, #4]
 8001f2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f30:	4322      	orrs	r2, r4
 8001f32:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001f34:	06dc      	lsls	r4, r3, #27
 8001f36:	d506      	bpl.n	8001f46 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001f38:	6801      	ldr	r1, [r0, #0]
 8001f3a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001f3c:	688a      	ldr	r2, [r1, #8]
 8001f3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f42:	4322      	orrs	r2, r4
 8001f44:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001f46:	0699      	lsls	r1, r3, #26
 8001f48:	d506      	bpl.n	8001f58 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001f4a:	6801      	ldr	r1, [r0, #0]
 8001f4c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001f4e:	688a      	ldr	r2, [r1, #8]
 8001f50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f54:	4322      	orrs	r2, r4
 8001f56:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001f58:	065a      	lsls	r2, r3, #25
 8001f5a:	d510      	bpl.n	8001f7e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001f5c:	6801      	ldr	r1, [r0, #0]
 8001f5e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001f60:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001f62:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001f66:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001f6a:	ea42 0204 	orr.w	r2, r2, r4
 8001f6e:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001f70:	d105      	bne.n	8001f7e <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001f72:	684a      	ldr	r2, [r1, #4]
 8001f74:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001f76:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001f7a:	4322      	orrs	r2, r4
 8001f7c:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001f7e:	061b      	lsls	r3, r3, #24
 8001f80:	d506      	bpl.n	8001f90 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001f82:	6802      	ldr	r2, [r0, #0]
 8001f84:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001f86:	6853      	ldr	r3, [r2, #4]
 8001f88:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001f8c:	430b      	orrs	r3, r1
 8001f8e:	6053      	str	r3, [r2, #4]
 8001f90:	bd10      	pop	{r4, pc}

08001f92 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001f92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f96:	9d06      	ldr	r5, [sp, #24]
 8001f98:	4604      	mov	r4, r0
 8001f9a:	460f      	mov	r7, r1
 8001f9c:	4616      	mov	r6, r2
 8001f9e:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fa0:	6821      	ldr	r1, [r4, #0]
 8001fa2:	69ca      	ldr	r2, [r1, #28]
 8001fa4:	ea37 0302 	bics.w	r3, r7, r2
 8001fa8:	bf0c      	ite	eq
 8001faa:	2201      	moveq	r2, #1
 8001fac:	2200      	movne	r2, #0
 8001fae:	42b2      	cmp	r2, r6
 8001fb0:	d002      	beq.n	8001fb8 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001fb2:	2000      	movs	r0, #0
}
 8001fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001fb8:	1c6b      	adds	r3, r5, #1
 8001fba:	d0f2      	beq.n	8001fa2 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fbc:	f7fe fb00 	bl	80005c0 <HAL_GetTick>
 8001fc0:	eba0 0008 	sub.w	r0, r0, r8
 8001fc4:	4285      	cmp	r5, r0
 8001fc6:	d301      	bcc.n	8001fcc <UART_WaitOnFlagUntilTimeout+0x3a>
 8001fc8:	2d00      	cmp	r5, #0
 8001fca:	d1e9      	bne.n	8001fa0 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fcc:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8001fce:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001fd6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	f022 0201 	bic.w	r2, r2, #1
 8001fde:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001fe0:	2320      	movs	r3, #32
 8001fe2:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001fe4:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8001fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001ff0 <UART_CheckIdleState>:
{
 8001ff0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ff2:	2500      	movs	r5, #0
{
 8001ff4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ff6:	67c5      	str	r5, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8001ff8:	f7fe fae2 	bl	80005c0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001ffc:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8001ffe:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002000:	6812      	ldr	r2, [r2, #0]
 8002002:	0712      	lsls	r2, r2, #28
 8002004:	d407      	bmi.n	8002016 <UART_CheckIdleState+0x26>
  huart->gState = HAL_UART_STATE_READY;
 8002006:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002008:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800200a:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 800200c:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8002010:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8002012:	b003      	add	sp, #12
 8002014:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002016:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 800201a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800201e:	4620      	mov	r0, r4
 8002020:	9200      	str	r2, [sp, #0]
 8002022:	462a      	mov	r2, r5
 8002024:	f7ff ffb5 	bl	8001f92 <UART_WaitOnFlagUntilTimeout>
 8002028:	2800      	cmp	r0, #0
 800202a:	d0ec      	beq.n	8002006 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800202c:	2003      	movs	r0, #3
 800202e:	e7f0      	b.n	8002012 <UART_CheckIdleState+0x22>

08002030 <HAL_UART_Init>:
{
 8002030:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002032:	4604      	mov	r4, r0
 8002034:	b340      	cbz	r0, 8002088 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002036:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002038:	b91b      	cbnz	r3, 8002042 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 800203a:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800203e:	f000 fbe9 	bl	8002814 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002042:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002044:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002046:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8002048:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800204a:	6813      	ldr	r3, [r2, #0]
 800204c:	f023 0301 	bic.w	r3, r3, #1
 8002050:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002052:	f7ff fe05 	bl	8001c60 <UART_SetConfig>
 8002056:	2801      	cmp	r0, #1
 8002058:	d016      	beq.n	8002088 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800205a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800205c:	b113      	cbz	r3, 8002064 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 800205e:	4620      	mov	r0, r4
 8002060:	f7ff ff42 	bl	8001ee8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002064:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002066:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800206e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002076:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	f042 0201 	orr.w	r2, r2, #1
}
 800207e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8002082:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002084:	f7ff bfb4 	b.w	8001ff0 <UART_CheckIdleState>
}
 8002088:	2001      	movs	r0, #1
 800208a:	bd10      	pop	{r4, pc}

0800208c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800208c:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800208e:	3b01      	subs	r3, #1
 8002090:	d101      	bne.n	8002096 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 8002092:	2003      	movs	r0, #3
 8002094:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002096:	6902      	ldr	r2, [r0, #16]
 8002098:	2a00      	cmp	r2, #0
 800209a:	daf8      	bge.n	800208e <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800209c:	6903      	ldr	r3, [r0, #16]
 800209e:	4a06      	ldr	r2, [pc, #24]	; (80020b8 <USB_CoreReset+0x2c>)
 80020a0:	f043 0301 	orr.w	r3, r3, #1
 80020a4:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 80020a6:	3a01      	subs	r2, #1
 80020a8:	d0f3      	beq.n	8002092 <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80020aa:	6903      	ldr	r3, [r0, #16]
 80020ac:	f013 0301 	ands.w	r3, r3, #1
 80020b0:	d1f9      	bne.n	80020a6 <USB_CoreReset+0x1a>

  return HAL_OK;
 80020b2:	4618      	mov	r0, r3
}
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	00030d41 	.word	0x00030d41

080020bc <USB_CoreInit>:
{
 80020bc:	b084      	sub	sp, #16
 80020be:	b538      	push	{r3, r4, r5, lr}
 80020c0:	ad05      	add	r5, sp, #20
 80020c2:	4604      	mov	r4, r0
 80020c4:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80020c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d126      	bne.n	800211c <USB_CoreInit+0x60>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80020ce:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80020d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020d4:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80020d6:	68c3      	ldr	r3, [r0, #12]
 80020d8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80020dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80020e0:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80020e2:	68c3      	ldr	r3, [r0, #12]
 80020e4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80020e8:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 80020ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d103      	bne.n	80020f8 <USB_CoreInit+0x3c>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80020f0:	68c3      	ldr	r3, [r0, #12]
 80020f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80020f6:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 80020f8:	4620      	mov	r0, r4
 80020fa:	f7ff ffc7 	bl	800208c <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 80020fe:	9b08      	ldr	r3, [sp, #32]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d107      	bne.n	8002114 <USB_CoreInit+0x58>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8002104:	68a3      	ldr	r3, [r4, #8]
 8002106:	f043 0306 	orr.w	r3, r3, #6
 800210a:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800210c:	68a3      	ldr	r3, [r4, #8]
 800210e:	f043 0320 	orr.w	r3, r3, #32
 8002112:	60a3      	str	r3, [r4, #8]
}
 8002114:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002118:	b004      	add	sp, #16
 800211a:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800211c:	68c3      	ldr	r3, [r0, #12]
 800211e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002122:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8002124:	f7ff ffb2 	bl	800208c <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002128:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800212a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800212e:	63a3      	str	r3, [r4, #56]	; 0x38
 8002130:	e7e5      	b.n	80020fe <USB_CoreInit+0x42>

08002132 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002132:	6883      	ldr	r3, [r0, #8]
 8002134:	f023 0301 	bic.w	r3, r3, #1
 8002138:	6083      	str	r3, [r0, #8]
}
 800213a:	2000      	movs	r0, #0
 800213c:	4770      	bx	lr

0800213e <USB_SetCurrentMode>:
{
 800213e:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002140:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8002142:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002144:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8002148:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800214a:	d108      	bne.n	800215e <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800214c:	68c3      	ldr	r3, [r0, #12]
 800214e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8002152:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 8002154:	2032      	movs	r0, #50	; 0x32
 8002156:	f7fe fa39 	bl	80005cc <HAL_Delay>
  return HAL_OK;
 800215a:	2000      	movs	r0, #0
 800215c:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 800215e:	b919      	cbnz	r1, 8002168 <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8002160:	68c3      	ldr	r3, [r0, #12]
 8002162:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002166:	e7f4      	b.n	8002152 <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 8002168:	2001      	movs	r0, #1
}
 800216a:	bd08      	pop	{r3, pc}

0800216c <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800216c:	0189      	lsls	r1, r1, #6
 800216e:	4a07      	ldr	r2, [pc, #28]	; (800218c <USB_FlushTxFifo+0x20>)
 8002170:	f041 0120 	orr.w	r1, r1, #32
 8002174:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 8002176:	3a01      	subs	r2, #1
 8002178:	d005      	beq.n	8002186 <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800217a:	6903      	ldr	r3, [r0, #16]
 800217c:	f013 0320 	ands.w	r3, r3, #32
 8002180:	d1f9      	bne.n	8002176 <USB_FlushTxFifo+0xa>
  return HAL_OK;
 8002182:	4618      	mov	r0, r3
 8002184:	4770      	bx	lr
      return HAL_TIMEOUT;
 8002186:	2003      	movs	r0, #3
}
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	00030d41 	.word	0x00030d41

08002190 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8002190:	2310      	movs	r3, #16
 8002192:	4a06      	ldr	r2, [pc, #24]	; (80021ac <USB_FlushRxFifo+0x1c>)
 8002194:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 8002196:	3a01      	subs	r2, #1
 8002198:	d005      	beq.n	80021a6 <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800219a:	6903      	ldr	r3, [r0, #16]
 800219c:	f013 0310 	ands.w	r3, r3, #16
 80021a0:	d1f9      	bne.n	8002196 <USB_FlushRxFifo+0x6>
  return HAL_OK;
 80021a2:	4618      	mov	r0, r3
 80021a4:	4770      	bx	lr
      return HAL_TIMEOUT;
 80021a6:	2003      	movs	r0, #3
}
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	00030d41 	.word	0x00030d41

080021b0 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 80021b0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80021b4:	4319      	orrs	r1, r3
 80021b6:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 80021ba:	2000      	movs	r0, #0
 80021bc:	4770      	bx	lr
	...

080021c0 <USB_DevInit>:
{
 80021c0:	b084      	sub	sp, #16
 80021c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021c6:	4604      	mov	r4, r0
 80021c8:	a809      	add	r0, sp, #36	; 0x24
 80021ca:	4688      	mov	r8, r1
 80021cc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 80021d0:	2300      	movs	r3, #0
 80021d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80021d4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80021d6:	990e      	ldr	r1, [sp, #56]	; 0x38
    USBx->DIEPTXF[i] = 0U;
 80021d8:	461d      	mov	r5, r3
 80021da:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80021dc:	f103 0040 	add.w	r0, r3, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 80021e0:	3301      	adds	r3, #1
    USBx->DIEPTXF[i] = 0U;
 80021e2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
  for (i = 0U; i < 15U; i++)
 80021e6:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 80021e8:	6045      	str	r5, [r0, #4]
  for (i = 0U; i < 15U; i++)
 80021ea:	d1f7      	bne.n	80021dc <USB_DevInit+0x1c>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80021ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  if (cfg.vbus_sensing_enable == 0U)
 80021ee:	2e00      	cmp	r6, #0
 80021f0:	d171      	bne.n	80022d6 <USB_DevInit+0x116>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80021f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80021f6:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80021f8:	6823      	ldr	r3, [r4, #0]
 80021fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021fe:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8002200:	6823      	ldr	r3, [r4, #0]
 8002202:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002206:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 8002208:	2300      	movs	r3, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800220a:	2901      	cmp	r1, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800220c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  USBx_PCGCCTL = 0U;
 8002210:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8002214:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8002218:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800221c:	d161      	bne.n	80022e2 <USB_DevInit+0x122>
    if (cfg.speed == USB_OTG_SPEED_HIGH)
 800221e:	2a00      	cmp	r2, #0
 8002220:	d15d      	bne.n	80022de <USB_DevInit+0x11e>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8002222:	2100      	movs	r1, #0
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8002224:	4620      	mov	r0, r4
 8002226:	f7ff ffc3 	bl	80021b0 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800222a:	2110      	movs	r1, #16
 800222c:	4620      	mov	r0, r4
 800222e:	f7ff ff9d 	bl	800216c <USB_FlushTxFifo>
 8002232:	4601      	mov	r1, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8002234:	4620      	mov	r0, r4
 8002236:	f7ff ffab 	bl	8002190 <USB_FlushRxFifo>
 800223a:	2800      	cmp	r0, #0
 800223c:	d155      	bne.n	80022ea <USB_DevInit+0x12a>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800223e:	1c08      	adds	r0, r1, #0
 8002240:	bf18      	it	ne
 8002242:	2001      	movne	r0, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	f504 6210 	add.w	r2, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800224a:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800224e:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 8002252:	4619      	mov	r1, r3
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8002254:	f64f 397f 	movw	r9, #64383	; 0xfb7f
  USBx_DEVICE->DIEPMSK = 0U;
 8002258:	612b      	str	r3, [r5, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800225a:	616b      	str	r3, [r5, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800225c:	61eb      	str	r3, [r5, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800225e:	4543      	cmp	r3, r8
 8002260:	d145      	bne.n	80022ee <USB_DevInit+0x12e>
 8002262:	2100      	movs	r1, #0
 8002264:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8002268:	f04f 4c90 	mov.w	ip, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800226c:	f04f 6800 	mov.w	r8, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8002270:	468e      	mov	lr, r1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8002272:	f64f 397f 	movw	r9, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002276:	428b      	cmp	r3, r1
 8002278:	d14c      	bne.n	8002314 <USB_DevInit+0x154>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800227a:	692b      	ldr	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 800227c:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800227e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002282:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 8002284:	d107      	bne.n	8002296 <USB_DevInit+0xd6>
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8002286:	4b2e      	ldr	r3, [pc, #184]	; (8002340 <USB_DevInit+0x180>)
 8002288:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800228a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800228c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002290:	f043 0303 	orr.w	r3, r3, #3
 8002294:	632b      	str	r3, [r5, #48]	; 0x30
  USBx->GINTMSK = 0U;
 8002296:	2300      	movs	r3, #0
 8002298:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800229a:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800229e:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 80022a0:	b91f      	cbnz	r7, 80022aa <USB_DevInit+0xea>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80022a2:	69a3      	ldr	r3, [r4, #24]
 80022a4:	f043 0310 	orr.w	r3, r3, #16
 80022a8:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80022aa:	69a2      	ldr	r2, [r4, #24]
 80022ac:	4b25      	ldr	r3, [pc, #148]	; (8002344 <USB_DevInit+0x184>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 80022b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80022b4:	b11b      	cbz	r3, 80022be <USB_DevInit+0xfe>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80022b6:	69a3      	ldr	r3, [r4, #24]
 80022b8:	f043 0308 	orr.w	r3, r3, #8
 80022bc:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 80022be:	2e01      	cmp	r6, #1
 80022c0:	d105      	bne.n	80022ce <USB_DevInit+0x10e>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80022c2:	69a3      	ldr	r3, [r4, #24]
 80022c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80022c8:	f043 0304 	orr.w	r3, r3, #4
 80022cc:	61a3      	str	r3, [r4, #24]
}
 80022ce:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80022d2:	b004      	add	sp, #16
 80022d4:	4770      	bx	lr
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80022d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022da:	63a3      	str	r3, [r4, #56]	; 0x38
 80022dc:	e794      	b.n	8002208 <USB_DevInit+0x48>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80022de:	2101      	movs	r1, #1
 80022e0:	e7a0      	b.n	8002224 <USB_DevInit+0x64>
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80022e2:	2903      	cmp	r1, #3
 80022e4:	d09b      	beq.n	800221e <USB_DevInit+0x5e>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80022e6:	2103      	movs	r1, #3
 80022e8:	e79c      	b.n	8002224 <USB_DevInit+0x64>
 80022ea:	2001      	movs	r0, #1
 80022ec:	e7aa      	b.n	8002244 <USB_DevInit+0x84>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80022ee:	f8d2 a000 	ldr.w	sl, [r2]
 80022f2:	f1ba 0f00 	cmp.w	sl, #0
 80022f6:	da0b      	bge.n	8002310 <USB_DevInit+0x150>
      if (i == 0U)
 80022f8:	b93b      	cbnz	r3, 800230a <USB_DevInit+0x14a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80022fa:	f8c2 c000 	str.w	ip, [r2]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80022fe:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002300:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8002302:	f8c2 9008 	str.w	r9, [r2, #8]
 8002306:	3220      	adds	r2, #32
 8002308:	e7a9      	b.n	800225e <USB_DevInit+0x9e>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800230a:	f8c2 e000 	str.w	lr, [r2]
 800230e:	e7f6      	b.n	80022fe <USB_DevInit+0x13e>
      USBx_INEP(i)->DIEPCTL = 0U;
 8002310:	6011      	str	r1, [r2, #0]
 8002312:	e7f4      	b.n	80022fe <USB_DevInit+0x13e>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8002314:	f8d2 a000 	ldr.w	sl, [r2]
 8002318:	f1ba 0f00 	cmp.w	sl, #0
 800231c:	da0c      	bge.n	8002338 <USB_DevInit+0x178>
      if (i == 0U)
 800231e:	b941      	cbnz	r1, 8002332 <USB_DevInit+0x172>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8002320:	f8c2 8000 	str.w	r8, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8002324:	f8c2 e010 	str.w	lr, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002328:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800232a:	f8c2 9008 	str.w	r9, [r2, #8]
 800232e:	3220      	adds	r2, #32
 8002330:	e7a1      	b.n	8002276 <USB_DevInit+0xb6>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8002332:	f8c2 c000 	str.w	ip, [r2]
 8002336:	e7f5      	b.n	8002324 <USB_DevInit+0x164>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8002338:	f8c2 e000 	str.w	lr, [r2]
 800233c:	e7f2      	b.n	8002324 <USB_DevInit+0x164>
 800233e:	bf00      	nop
 8002340:	00800100 	.word	0x00800100
 8002344:	803c3800 	.word	0x803c3800

08002348 <USB_DevDisconnect>:
{
 8002348:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800234a:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800234e:	f043 0302 	orr.w	r3, r3, #2
 8002352:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8002356:	2003      	movs	r0, #3
 8002358:	f7fe f938 	bl	80005cc <HAL_Delay>
}
 800235c:	2000      	movs	r0, #0
 800235e:	bd08      	pop	{r3, pc}

08002360 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002360:	b530      	push	{r4, r5, lr}
 8002362:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002364:	2234      	movs	r2, #52	; 0x34
 8002366:	2100      	movs	r1, #0
  */
  __HAL_RCC_PWR_CLK_ENABLE();
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002368:	2501      	movs	r5, #1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800236a:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800236c:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800236e:	f000 fb55 	bl	8002a1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002372:	2214      	movs	r2, #20
 8002374:	2100      	movs	r1, #0
 8002376:	a802      	add	r0, sp, #8
 8002378:	f000 fb50 	bl	8002a1c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800237c:	2100      	movs	r1, #0
 800237e:	2290      	movs	r2, #144	; 0x90
 8002380:	a814      	add	r0, sp, #80	; 0x50
 8002382:	f000 fb4b 	bl	8002a1c <memset>
  HAL_PWR_EnableBkUpAccess();
 8002386:	f7fe fd17 	bl	8000db8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 800238a:	4b1f      	ldr	r3, [pc, #124]	; (8002408 <SystemClock_Config+0xa8>)
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 96;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800238c:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 800238e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002390:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002394:	641a      	str	r2, [r3, #64]	; 0x40
 8002396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002398:	4a1c      	ldr	r2, [pc, #112]	; (800240c <SystemClock_Config+0xac>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800239a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80023a2:	6813      	ldr	r3, [r2, #0]
 80023a4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80023a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023ac:	6013      	str	r3, [r2, #0]
 80023ae:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.PLL.PLLN = 96;
 80023b0:	2260      	movs	r2, #96	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023b2:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80023b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.PLL.PLLN = 96;
 80023b8:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 80023ba:	2206      	movs	r2, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023bc:	9507      	str	r5, [sp, #28]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80023be:	9301      	str	r3, [sp, #4]
 80023c0:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80023c2:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 80023c6:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80023c8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80023ce:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80023d0:	2304      	movs	r3, #4
 80023d2:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023d4:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d6:	f7fe fcf7 	bl	8000dc8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023da:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023dc:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023de:	2400      	movs	r4, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80023e0:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023e2:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80023e8:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023ea:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023ec:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023ee:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80023f0:	f7fe feac 	bl	800114c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <SystemClock_Config+0xb0>)
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023f6:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80023f8:	9427      	str	r4, [sp, #156]	; 0x9c
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 80023fa:	9314      	str	r3, [sp, #80]	; 0x50
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80023fc:	9433      	str	r4, [sp, #204]	; 0xcc
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023fe:	f7fe ff69 	bl	80012d4 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8002402:	b039      	add	sp, #228	; 0xe4
 8002404:	bd30      	pop	{r4, r5, pc}
 8002406:	bf00      	nop
 8002408:	40023800 	.word	0x40023800
 800240c:	40007000 	.word	0x40007000
 8002410:	00200100 	.word	0x00200100

08002414 <main>:
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b08e      	sub	sp, #56	; 0x38
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2400      	movs	r4, #0
  HAL_Init();
 800241a:	f7fe f8b9 	bl	8000590 <HAL_Init>
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800241e:	2601      	movs	r6, #1
  SystemClock_Config();
 8002420:	f7ff ff9e 	bl	8002360 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002424:	2214      	movs	r2, #20
 8002426:	2100      	movs	r1, #0
 8002428:	a809      	add	r0, sp, #36	; 0x24
 800242a:	f000 faf7 	bl	8002a1c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800242e:	4b7b      	ldr	r3, [pc, #492]	; (800261c <main+0x208>)
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002430:	f244 0181 	movw	r1, #16513	; 0x4081
 8002434:	487a      	ldr	r0, [pc, #488]	; (8002620 <main+0x20c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002436:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002438:	2580      	movs	r5, #128	; 0x80
  htim2.Init.Prescaler = 32000;
 800243a:	f44f 48fa 	mov.w	r8, #32000	; 0x7d00
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800243e:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002442:	f042 0204 	orr.w	r2, r2, #4
 8002446:	631a      	str	r2, [r3, #48]	; 0x30
 8002448:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800244a:	f002 0204 	and.w	r2, r2, #4
 800244e:	9200      	str	r2, [sp, #0]
 8002450:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002452:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002454:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002458:	631a      	str	r2, [r3, #48]	; 0x30
 800245a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800245c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002460:	9201      	str	r2, [sp, #4]
 8002462:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002464:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002466:	f042 0201 	orr.w	r2, r2, #1
 800246a:	631a      	str	r2, [r3, #48]	; 0x30
 800246c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800246e:	f002 0201 	and.w	r2, r2, #1
 8002472:	9202      	str	r2, [sp, #8]
 8002474:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002478:	f042 0202 	orr.w	r2, r2, #2
 800247c:	631a      	str	r2, [r3, #48]	; 0x30
 800247e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002480:	f002 0202 	and.w	r2, r2, #2
 8002484:	9203      	str	r2, [sp, #12]
 8002486:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002488:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800248a:	f042 0208 	orr.w	r2, r2, #8
 800248e:	631a      	str	r2, [r3, #48]	; 0x30
 8002490:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002492:	f002 0208 	and.w	r2, r2, #8
 8002496:	9204      	str	r2, [sp, #16]
 8002498:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800249a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800249c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024a0:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80024a2:	2200      	movs	r2, #0
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024aa:	9305      	str	r3, [sp, #20]
 80024ac:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80024ae:	f7fe fbdf 	bl	8000c70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80024b2:	2200      	movs	r2, #0
 80024b4:	2140      	movs	r1, #64	; 0x40
 80024b6:	485b      	ldr	r0, [pc, #364]	; (8002624 <main+0x210>)
 80024b8:	f7fe fbda 	bl	8000c70 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80024bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80024c0:	a909      	add	r1, sp, #36	; 0x24
 80024c2:	4859      	ldr	r0, [pc, #356]	; (8002628 <main+0x214>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80024c4:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024c6:	4b59      	ldr	r3, [pc, #356]	; (800262c <main+0x218>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024ca:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80024cc:	f7fe fae6 	bl	8000a9c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80024d0:	f244 0381 	movw	r3, #16513	; 0x4081
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d4:	a909      	add	r1, sp, #36	; 0x24
 80024d6:	4852      	ldr	r0, [pc, #328]	; (8002620 <main+0x20c>)
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80024d8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024da:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024de:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e0:	f7fe fadc 	bl	8000a9c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80024e4:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80024e6:	a909      	add	r1, sp, #36	; 0x24
 80024e8:	484e      	ldr	r0, [pc, #312]	; (8002624 <main+0x210>)
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80024ea:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ec:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f0:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80024f2:	f7fe fad3 	bl	8000a9c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80024f6:	a909      	add	r1, sp, #36	; 0x24
 80024f8:	484a      	ldr	r0, [pc, #296]	; (8002624 <main+0x210>)
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80024fa:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024fc:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fe:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002500:	f7fe facc 	bl	8000a9c <HAL_GPIO_Init>
  heth.Instance = ETH;
 8002504:	484a      	ldr	r0, [pc, #296]	; (8002630 <main+0x21c>)
  heth.Init.MACAddr[2] =   0xE1;
 8002506:	22e1      	movs	r2, #225	; 0xe1
  heth.Instance = ETH;
 8002508:	4b4a      	ldr	r3, [pc, #296]	; (8002634 <main+0x220>)
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800250a:	8204      	strh	r4, [r0, #16]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800250c:	e880 0048 	stmia.w	r0, {r3, r6}
  heth.Init.MACAddr[0] =   0x00;
 8002510:	6943      	ldr	r3, [r0, #20]
 8002512:	701c      	strb	r4, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 8002514:	6943      	ldr	r3, [r0, #20]
 8002516:	705d      	strb	r5, [r3, #1]
  heth.Init.MACAddr[2] =   0xE1;
 8002518:	6943      	ldr	r3, [r0, #20]
  htim2.Instance = TIM2;
 800251a:	4d47      	ldr	r5, [pc, #284]	; (8002638 <main+0x224>)
  heth.Init.MACAddr[2] =   0xE1;
 800251c:	709a      	strb	r2, [r3, #2]
  heth.Init.MACAddr[3] =   0x00;
 800251e:	6943      	ldr	r3, [r0, #20]
 8002520:	70dc      	strb	r4, [r3, #3]
  heth.Init.MACAddr[4] =   0x00;
 8002522:	6943      	ldr	r3, [r0, #20]
 8002524:	711c      	strb	r4, [r3, #4]
  heth.Init.MACAddr[5] =   0x00;
 8002526:	6943      	ldr	r3, [r0, #20]
 8002528:	715c      	strb	r4, [r3, #5]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800252a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800252e:	6184      	str	r4, [r0, #24]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8002530:	6203      	str	r3, [r0, #32]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8002532:	61c4      	str	r4, [r0, #28]
  if (HAL_ETH_Init(&heth) != HAL_OK)
 8002534:	f7fe f9b8 	bl	80008a8 <HAL_ETH_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002538:	2210      	movs	r2, #16
 800253a:	4621      	mov	r1, r4
 800253c:	a809      	add	r0, sp, #36	; 0x24
 800253e:	f000 fa6d 	bl	8002a1c <memset>
  htim2.Init.Prescaler = 32000;
 8002542:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002546:	4628      	mov	r0, r5
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002548:	9406      	str	r4, [sp, #24]
 800254a:	9407      	str	r4, [sp, #28]
 800254c:	9408      	str	r4, [sp, #32]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800254e:	60ac      	str	r4, [r5, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002550:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002552:	61ac      	str	r4, [r5, #24]
  htim2.Init.Prescaler = 32000;
 8002554:	e885 0108 	stmia.w	r5, {r3, r8}
  htim2.Init.Period = 500;
 8002558:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800255c:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800255e:	f7ff fa97 	bl	8001a90 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002562:	a909      	add	r1, sp, #36	; 0x24
 8002564:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002566:	9709      	str	r7, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002568:	f7ff fab6 	bl	8001ad8 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800256c:	a906      	add	r1, sp, #24
 800256e:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002570:	9406      	str	r4, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002572:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002574:	f7ff fb44 	bl	8001c00 <HAL_TIMEx_MasterConfigSynchronization>
  huart3.Instance = USART3;
 8002578:	4830      	ldr	r0, [pc, #192]	; (800263c <main+0x228>)
  huart3.Init.BaudRate = 115200;
 800257a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800257e:	4a30      	ldr	r2, [pc, #192]	; (8002640 <main+0x22c>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002580:	6084      	str	r4, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002582:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002584:	6104      	str	r4, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002586:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002588:	61c4      	str	r4, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800258a:	6204      	str	r4, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800258c:	6244      	str	r4, [r0, #36]	; 0x24
  huart3.Init.BaudRate = 115200;
 800258e:	e880 000c 	stmia.w	r0, {r2, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002592:	230c      	movs	r3, #12
 8002594:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002596:	f7ff fd4b 	bl	8002030 <HAL_UART_Init>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800259a:	482a      	ldr	r0, [pc, #168]	; (8002644 <main+0x230>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800259c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80025a0:	2306      	movs	r3, #6
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80025a2:	6104      	str	r4, [r0, #16]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80025a4:	61c6      	str	r6, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80025a6:	6204      	str	r4, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80025a8:	6244      	str	r4, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80025aa:	62c6      	str	r6, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80025ac:	6304      	str	r4, [r0, #48]	; 0x30
  htim3.Instance = TIM3;
 80025ae:	4e26      	ldr	r6, [pc, #152]	; (8002648 <main+0x234>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80025b0:	e880 000a 	stmia.w	r0, {r1, r3}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80025b4:	2302      	movs	r3, #2
 80025b6:	60c3      	str	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80025b8:	6183      	str	r3, [r0, #24]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80025ba:	f7fe fb65 	bl	8000c88 <HAL_PCD_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025be:	2210      	movs	r2, #16
 80025c0:	4621      	mov	r1, r4
 80025c2:	a809      	add	r0, sp, #36	; 0x24
 80025c4:	f000 fa2a 	bl	8002a1c <memset>
  htim3.Instance = TIM3;
 80025c8:	4b20      	ldr	r3, [pc, #128]	; (800264c <main+0x238>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80025ca:	4630      	mov	r0, r6
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025cc:	9406      	str	r4, [sp, #24]
 80025ce:	9407      	str	r4, [sp, #28]
 80025d0:	9408      	str	r4, [sp, #32]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d2:	60b4      	str	r4, [r6, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025d4:	6134      	str	r4, [r6, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025d6:	61b4      	str	r4, [r6, #24]
  htim3.Init.Prescaler = 32000;
 80025d8:	e886 0108 	stmia.w	r6, {r3, r8}
  htim3.Init.Period = 2000;
 80025dc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80025e0:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80025e2:	f7ff fa55 	bl	8001a90 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80025e6:	a909      	add	r1, sp, #36	; 0x24
 80025e8:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025ea:	9709      	str	r7, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80025ec:	f7ff fa74 	bl	8001ad8 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025f0:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025f2:	a906      	add	r1, sp, #24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f4:	9408      	str	r4, [sp, #32]
	  HAL_GPIO_TogglePin(LD1_GPIO_Port,LD1_Pin);
 80025f6:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025fa:	4630      	mov	r0, r6
	  HAL_GPIO_TogglePin(LD1_GPIO_Port,LD1_Pin);
 80025fc:	f504 3401 	add.w	r4, r4, #132096	; 0x20400
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002600:	f7ff fafe 	bl	8001c00 <HAL_TIMEx_MasterConfigSynchronization>
HAL_TIM_Base_Start_IT(&htim2);
 8002604:	4628      	mov	r0, r5
 8002606:	f7ff f913 	bl	8001830 <HAL_TIM_Base_Start_IT>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port,LD1_Pin);
 800260a:	4620      	mov	r0, r4
 800260c:	2101      	movs	r1, #1
 800260e:	f7fe fb34 	bl	8000c7a <HAL_GPIO_TogglePin>
	  HAL_Delay(2000);
 8002612:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002616:	f7fd ffd9 	bl	80005cc <HAL_Delay>
 800261a:	e7f6      	b.n	800260a <main+0x1f6>
 800261c:	40023800 	.word	0x40023800
 8002620:	40020400 	.word	0x40020400
 8002624:	40021800 	.word	0x40021800
 8002628:	40020800 	.word	0x40020800
 800262c:	10110000 	.word	0x10110000
 8002630:	20000530 	.word	0x20000530
 8002634:	40028000 	.word	0x40028000
 8002638:	200004f0 	.word	0x200004f0
 800263c:	2000002c 	.word	0x2000002c
 8002640:	40004800 	.word	0x40004800
 8002644:	200000ac 	.word	0x200000ac
 8002648:	200004b0 	.word	0x200004b0
 800264c:	40000400 	.word	0x40000400

08002650 <HAL_TIM_PeriodElapsedCallback>:

}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002650:	b510      	push	{r4, lr}

HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8002652:	4c06      	ldr	r4, [pc, #24]	; (800266c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8002654:	2180      	movs	r1, #128	; 0x80
 8002656:	4620      	mov	r0, r4
 8002658:	f7fe fb0f 	bl	8000c7a <HAL_GPIO_TogglePin>

HAL_GPIO_TogglePin(LD3_GPIO_Port,LD3_Pin);
 800265c:	4620      	mov	r0, r4
 800265e:	f44f 4180 	mov.w	r1, #16384	; 0x4000

}
 8002662:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
HAL_GPIO_TogglePin(LD3_GPIO_Port,LD3_Pin);
 8002666:	f7fe bb08 	b.w	8000c7a <HAL_GPIO_TogglePin>
 800266a:	bf00      	nop
 800266c:	40020400 	.word	0x40020400

08002670 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002670:	4b0a      	ldr	r3, [pc, #40]	; (800269c <HAL_MspInit+0x2c>)
{
 8002672:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8002674:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002676:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800267a:	641a      	str	r2, [r3, #64]	; 0x40
 800267c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800267e:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002682:	9200      	str	r2, [sp, #0]
 8002684:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002686:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002688:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800268c:	645a      	str	r2, [r3, #68]	; 0x44
 800268e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002690:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002694:	9301      	str	r3, [sp, #4]
 8002696:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002698:	b002      	add	sp, #8
 800269a:	4770      	bx	lr
 800269c:	40023800 	.word	0x40023800

080026a0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80026a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026a2:	b08d      	sub	sp, #52	; 0x34
 80026a4:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a6:	2214      	movs	r2, #20
 80026a8:	2100      	movs	r1, #0
 80026aa:	a807      	add	r0, sp, #28
 80026ac:	f000 f9b6 	bl	8002a1c <memset>
  if(heth->Instance==ETH)
 80026b0:	6822      	ldr	r2, [r4, #0]
 80026b2:	4b39      	ldr	r3, [pc, #228]	; (8002798 <HAL_ETH_MspInit+0xf8>)
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d16d      	bne.n	8002794 <HAL_ETH_MspInit+0xf4>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80026b8:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026bc:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026be:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80026c0:	240b      	movs	r4, #11
    __HAL_RCC_ETH_CLK_ENABLE();
 80026c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c4:	a907      	add	r1, sp, #28
 80026c6:	4835      	ldr	r0, [pc, #212]	; (800279c <HAL_ETH_MspInit+0xfc>)

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	2700      	movs	r7, #0
    __HAL_RCC_ETH_CLK_ENABLE();
 80026ca:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80026ce:	631a      	str	r2, [r3, #48]	; 0x30
 80026d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026d2:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80026d6:	9200      	str	r2, [sp, #0]
 80026d8:	9a00      	ldr	r2, [sp, #0]
 80026da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026dc:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80026e0:	631a      	str	r2, [r3, #48]	; 0x30
 80026e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026e4:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 80026e8:	9201      	str	r2, [sp, #4]
 80026ea:	9a01      	ldr	r2, [sp, #4]
 80026ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026ee:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80026f2:	631a      	str	r2, [r3, #48]	; 0x30
 80026f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026f6:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80026fa:	9202      	str	r2, [sp, #8]
 80026fc:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002700:	f042 0204 	orr.w	r2, r2, #4
 8002704:	631a      	str	r2, [r3, #48]	; 0x30
 8002706:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002708:	f002 0204 	and.w	r2, r2, #4
 800270c:	9203      	str	r2, [sp, #12]
 800270e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002710:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002712:	f042 0201 	orr.w	r2, r2, #1
 8002716:	631a      	str	r2, [r3, #48]	; 0x30
 8002718:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800271a:	f002 0201 	and.w	r2, r2, #1
 800271e:	9204      	str	r2, [sp, #16]
 8002720:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002722:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002724:	f042 0202 	orr.w	r2, r2, #2
 8002728:	631a      	str	r2, [r3, #48]	; 0x30
 800272a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800272c:	f002 0202 	and.w	r2, r2, #2
 8002730:	9205      	str	r2, [sp, #20]
 8002732:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002734:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002736:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800273a:	631a      	str	r2, [r3, #48]	; 0x30
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273e:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002740:	f003 0340 	and.w	r3, r3, #64	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002744:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002746:	940b      	str	r4, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002748:	9306      	str	r3, [sp, #24]
 800274a:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800274c:	2332      	movs	r3, #50	; 0x32
 800274e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002750:	f7fe f9a4 	bl	8000a9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002754:	2386      	movs	r3, #134	; 0x86
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002756:	a907      	add	r1, sp, #28
 8002758:	4811      	ldr	r0, [pc, #68]	; (80027a0 <HAL_ETH_MspInit+0x100>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800275a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275c:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275e:	9709      	str	r7, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002760:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002762:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002764:	f7fe f99a 	bl	8000a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002768:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800276c:	a907      	add	r1, sp, #28
 800276e:	480d      	ldr	r0, [pc, #52]	; (80027a4 <HAL_ETH_MspInit+0x104>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002770:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002772:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002774:	9709      	str	r7, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002776:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002778:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800277a:	f7fe f98f 	bl	8000a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800277e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002782:	a907      	add	r1, sp, #28
 8002784:	4808      	ldr	r0, [pc, #32]	; (80027a8 <HAL_ETH_MspInit+0x108>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002786:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002788:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278a:	9709      	str	r7, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800278c:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800278e:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002790:	f7fe f984 	bl	8000a9c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002794:	b00d      	add	sp, #52	; 0x34
 8002796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002798:	40028000 	.word	0x40028000
 800279c:	40020800 	.word	0x40020800
 80027a0:	40020000 	.word	0x40020000
 80027a4:	40020400 	.word	0x40020400
 80027a8:	40021800 	.word	0x40021800

080027ac <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 80027ac:	6803      	ldr	r3, [r0, #0]
 80027ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 80027b2:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 80027b4:	d115      	bne.n	80027e2 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027b6:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027ba:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027be:	f042 0201 	orr.w	r2, r2, #1
 80027c2:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027c4:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027c8:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027d2:	f7fd ff1f 	bl	8000614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027d6:	201c      	movs	r0, #28
  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80027d8:	f7fd ff54 	bl	8000684 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80027dc:	b003      	add	sp, #12
 80027de:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM3)
 80027e2:	4a0a      	ldr	r2, [pc, #40]	; (800280c <HAL_TIM_Base_MspInit+0x60>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d1f9      	bne.n	80027dc <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027e8:	4b09      	ldr	r3, [pc, #36]	; (8002810 <HAL_TIM_Base_MspInit+0x64>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80027ea:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027ee:	f042 0202 	orr.w	r2, r2, #2
 80027f2:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80027f4:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80027f8:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	9301      	str	r3, [sp, #4]
 8002800:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002802:	f7fd ff07 	bl	8000614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002806:	201d      	movs	r0, #29
 8002808:	e7e6      	b.n	80027d8 <HAL_TIM_Base_MspInit+0x2c>
 800280a:	bf00      	nop
 800280c:	40000400 	.word	0x40000400
 8002810:	40023800 	.word	0x40023800

08002814 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002814:	b510      	push	{r4, lr}
 8002816:	b088      	sub	sp, #32
 8002818:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800281a:	2214      	movs	r2, #20
 800281c:	2100      	movs	r1, #0
 800281e:	a803      	add	r0, sp, #12
 8002820:	f000 f8fc 	bl	8002a1c <memset>
  if(huart->Instance==USART3)
 8002824:	6822      	ldr	r2, [r4, #0]
 8002826:	4b13      	ldr	r3, [pc, #76]	; (8002874 <HAL_UART_MspInit+0x60>)
 8002828:	429a      	cmp	r2, r3
 800282a:	d120      	bne.n	800286e <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800282c:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002830:	a903      	add	r1, sp, #12
 8002832:	4811      	ldr	r0, [pc, #68]	; (8002878 <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002834:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002836:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800283a:	641a      	str	r2, [r3, #64]	; 0x40
 800283c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800283e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002842:	9201      	str	r2, [sp, #4]
 8002844:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002846:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002848:	f042 0208 	orr.w	r2, r2, #8
 800284c:	631a      	str	r2, [r3, #48]	; 0x30
 800284e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002850:	f003 0308 	and.w	r3, r3, #8
 8002854:	9302      	str	r3, [sp, #8]
 8002856:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002858:	f44f 7340 	mov.w	r3, #768	; 0x300
 800285c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285e:	2302      	movs	r3, #2
 8002860:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002862:	2303      	movs	r3, #3
 8002864:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002866:	2307      	movs	r3, #7
 8002868:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800286a:	f7fe f917 	bl	8000a9c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800286e:	b008      	add	sp, #32
 8002870:	bd10      	pop	{r4, pc}
 8002872:	bf00      	nop
 8002874:	40004800 	.word	0x40004800
 8002878:	40020c00 	.word	0x40020c00

0800287c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800287c:	b510      	push	{r4, lr}
 800287e:	b088      	sub	sp, #32
 8002880:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002882:	2214      	movs	r2, #20
 8002884:	2100      	movs	r1, #0
 8002886:	a803      	add	r0, sp, #12
 8002888:	f000 f8c8 	bl	8002a1c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800288c:	6823      	ldr	r3, [r4, #0]
 800288e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002892:	d132      	bne.n	80028fa <HAL_PCD_MspInit+0x7e>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002894:	4c1a      	ldr	r4, [pc, #104]	; (8002900 <HAL_PCD_MspInit+0x84>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002896:	a903      	add	r1, sp, #12
 8002898:	481a      	ldr	r0, [pc, #104]	; (8002904 <HAL_PCD_MspInit+0x88>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800289c:	f043 0301 	orr.w	r3, r3, #1
 80028a0:	6323      	str	r3, [r4, #48]	; 0x30
 80028a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80028a4:	f003 0301 	and.w	r3, r3, #1
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80028ac:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80028b0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b2:	2302      	movs	r3, #2
 80028b4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028b6:	2303      	movs	r3, #3
 80028b8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80028ba:	230a      	movs	r3, #10
 80028bc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028be:	f7fe f8ed 	bl	8000a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80028c2:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80028c6:	a903      	add	r1, sp, #12
 80028c8:	480e      	ldr	r0, [pc, #56]	; (8002904 <HAL_PCD_MspInit+0x88>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80028ca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028cc:	2300      	movs	r3, #0
 80028ce:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80028d2:	f7fe f8e3 	bl	8000a9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80028d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80028d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028dc:	6363      	str	r3, [r4, #52]	; 0x34
 80028de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80028e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e4:	9301      	str	r3, [sp, #4]
 80028e6:	9b01      	ldr	r3, [sp, #4]
 80028e8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80028ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028ee:	6463      	str	r3, [r4, #68]	; 0x44
 80028f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80028f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028f6:	9302      	str	r3, [sp, #8]
 80028f8:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80028fa:	b008      	add	sp, #32
 80028fc:	bd10      	pop	{r4, pc}
 80028fe:	bf00      	nop
 8002900:	40023800 	.word	0x40023800
 8002904:	40020000 	.word	0x40020000

08002908 <NMI_Handler>:
 8002908:	4770      	bx	lr

0800290a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800290a:	e7fe      	b.n	800290a <HardFault_Handler>

0800290c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800290c:	e7fe      	b.n	800290c <MemManage_Handler>

0800290e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800290e:	e7fe      	b.n	800290e <BusFault_Handler>

08002910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002910:	e7fe      	b.n	8002910 <UsageFault_Handler>

08002912 <SVC_Handler>:
 8002912:	4770      	bx	lr

08002914 <DebugMon_Handler>:
 8002914:	4770      	bx	lr

08002916 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002916:	4770      	bx	lr

08002918 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002918:	f7fd be46 	b.w	80005a8 <HAL_IncTick>

0800291c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800291c:	4801      	ldr	r0, [pc, #4]	; (8002924 <TIM2_IRQHandler+0x8>)
 800291e:	f7fe bfa1 	b.w	8001864 <HAL_TIM_IRQHandler>
 8002922:	bf00      	nop
 8002924:	200004f0 	.word	0x200004f0

08002928 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002928:	4801      	ldr	r0, [pc, #4]	; (8002930 <TIM3_IRQHandler+0x8>)
 800292a:	f7fe bf9b 	b.w	8001864 <HAL_TIM_IRQHandler>
 800292e:	bf00      	nop
 8002930:	200004b0 	.word	0x200004b0

08002934 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002934:	490f      	ldr	r1, [pc, #60]	; (8002974 <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002936:	2000      	movs	r0, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002938:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800293c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002940:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8002944:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <SystemInit+0x44>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	f042 0201 	orr.w	r2, r2, #1
 800294c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800294e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002956:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800295a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800295c:	4a07      	ldr	r2, [pc, #28]	; (800297c <SystemInit+0x48>)
 800295e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002966:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002968:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800296a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800296e:	608b      	str	r3, [r1, #8]
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	e000ed00 	.word	0xe000ed00
 8002978:	40023800 	.word	0x40023800
 800297c:	24003010 	.word	0x24003010

08002980 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002980:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002984:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002986:	e003      	b.n	8002990 <LoopCopyDataInit>

08002988 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002988:	4b0c      	ldr	r3, [pc, #48]	; (80029bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800298a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800298c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800298e:	3104      	adds	r1, #4

08002990 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002990:	480b      	ldr	r0, [pc, #44]	; (80029c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002992:	4b0c      	ldr	r3, [pc, #48]	; (80029c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002994:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002996:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002998:	d3f6      	bcc.n	8002988 <CopyDataInit>
  ldr  r2, =_sbss
 800299a:	4a0b      	ldr	r2, [pc, #44]	; (80029c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800299c:	e002      	b.n	80029a4 <LoopFillZerobss>

0800299e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800299e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80029a0:	f842 3b04 	str.w	r3, [r2], #4

080029a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80029a4:	4b09      	ldr	r3, [pc, #36]	; (80029cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80029a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80029a8:	d3f9      	bcc.n	800299e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029aa:	f7ff ffc3 	bl	8002934 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029ae:	f000 f811 	bl	80029d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029b2:	f7ff fd2f 	bl	8002414 <main>
  bx  lr    
 80029b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029b8:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80029bc:	08002a80 	.word	0x08002a80
  ldr  r0, =_sdata
 80029c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80029c4:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 80029c8:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 80029cc:	20000578 	.word	0x20000578

080029d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029d0:	e7fe      	b.n	80029d0 <ADC_IRQHandler>
	...

080029d4 <__libc_init_array>:
 80029d4:	b570      	push	{r4, r5, r6, lr}
 80029d6:	4e0d      	ldr	r6, [pc, #52]	; (8002a0c <__libc_init_array+0x38>)
 80029d8:	4c0d      	ldr	r4, [pc, #52]	; (8002a10 <__libc_init_array+0x3c>)
 80029da:	1ba4      	subs	r4, r4, r6
 80029dc:	10a4      	asrs	r4, r4, #2
 80029de:	2500      	movs	r5, #0
 80029e0:	42a5      	cmp	r5, r4
 80029e2:	d109      	bne.n	80029f8 <__libc_init_array+0x24>
 80029e4:	4e0b      	ldr	r6, [pc, #44]	; (8002a14 <__libc_init_array+0x40>)
 80029e6:	4c0c      	ldr	r4, [pc, #48]	; (8002a18 <__libc_init_array+0x44>)
 80029e8:	f000 f820 	bl	8002a2c <_init>
 80029ec:	1ba4      	subs	r4, r4, r6
 80029ee:	10a4      	asrs	r4, r4, #2
 80029f0:	2500      	movs	r5, #0
 80029f2:	42a5      	cmp	r5, r4
 80029f4:	d105      	bne.n	8002a02 <__libc_init_array+0x2e>
 80029f6:	bd70      	pop	{r4, r5, r6, pc}
 80029f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029fc:	4798      	blx	r3
 80029fe:	3501      	adds	r5, #1
 8002a00:	e7ee      	b.n	80029e0 <__libc_init_array+0xc>
 8002a02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a06:	4798      	blx	r3
 8002a08:	3501      	adds	r5, #1
 8002a0a:	e7f2      	b.n	80029f2 <__libc_init_array+0x1e>
 8002a0c:	08002a78 	.word	0x08002a78
 8002a10:	08002a78 	.word	0x08002a78
 8002a14:	08002a78 	.word	0x08002a78
 8002a18:	08002a7c 	.word	0x08002a7c

08002a1c <memset>:
 8002a1c:	4402      	add	r2, r0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d100      	bne.n	8002a26 <memset+0xa>
 8002a24:	4770      	bx	lr
 8002a26:	f803 1b01 	strb.w	r1, [r3], #1
 8002a2a:	e7f9      	b.n	8002a20 <memset+0x4>

08002a2c <_init>:
 8002a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a2e:	bf00      	nop
 8002a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a32:	bc08      	pop	{r3}
 8002a34:	469e      	mov	lr, r3
 8002a36:	4770      	bx	lr

08002a38 <_fini>:
 8002a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a3a:	bf00      	nop
 8002a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a3e:	bc08      	pop	{r3}
 8002a40:	469e      	mov	lr, r3
 8002a42:	4770      	bx	lr
