// Seed: 4069060928
`timescale 1ps / 1ps `default_nettype id_4
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`default_nettype id_3 `default_nettype wire `timescale 1ps / 1 ps
`define pp_15 0
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
);
  assign id_0 = id_1[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  output id_3;
  inout id_2;
  inout id_1;
  type_9(
      id_2 == 1, 1
  );
  logic id_6;
  logic id_7;
  logic id_8;
endmodule
