// Seed: 265892428
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wor id_5,
    input tri id_6,
    output uwire id_7,
    input wand id_8,
    input supply0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri0 id_13
);
  logic \id_15 ;
  ;
  wire id_16;
  logic [1 : 1] id_17;
  assign id_1 = -1 && -1 && 1'b0 && -1 || 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri0 id_6
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_2,
      id_6,
      id_3,
      id_5,
      id_1,
      id_5,
      id_5,
      id_0,
      id_4,
      id_4,
      id_4
  );
endmodule
