
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -281 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/__SchoolWork/lab7/lab7_xilinx_project/pa.fromNetlist.tcl
# create_project -name lab7_xilinx_project -dir "Z:/__SchoolWork/lab7/lab7_xilinx_project/planAhead_run_1" -part xc3s1000ft256-5
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 402.359 ; gain = 54.824
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Z:/__SchoolWork/lab7/lab7_xilinx_project/lab7.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Z:/__SchoolWork/lab7/lab7_xilinx_project} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "lab7.ucf" [current_fileset -constrset]
Adding file 'Z:/__SchoolWork/lab7/lab7_xilinx_project/lab7.ucf' to fileset 'constrs_1'
# add_files [list {lab7.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1000ft256-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab7.ngc ...
WARNING:NetListWriters:298 - No output is written to lab7.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lab7.edif ...
ngc2edif: Total memory usage is 75396 kilobytes

Parsing EDIF File [./planAhead_run_1/lab7_xilinx_project.data/cache/lab7_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/lab7_xilinx_project.data/cache/lab7_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [Z:/__SchoolWork/lab7/lab7_xilinx_project/lab7.ucf]
Finished Parsing UCF File [Z:/__SchoolWork/lab7/lab7_xilinx_project/lab7.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1d05da5b
link_design: Time (s): elapsed = 00:00:22 . Memory (MB): peak = 521.359 ; gain = 113.699
startgroup
set_property package_pin H13 [get_ports {bus_in[3]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {bus_in[2]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {bus_in[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {bus_in[0]}]
endgroup
startgroup
set_property package_pin D9 [get_ports clock]
endgroup
startgroup
set_property package_pin L14 [get_ports reset]
endgroup
startgroup
set_property package_pin K13 [get_ports start]
endgroup
startgroup
set_property package_pin M13 [get_ports reset]
endgroup
set_property package_pin "" [get_ports [list  {product[7]}]]
startgroup
set_property package_pin P11 [get_ports {product[7]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {product[6]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {product[5]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {product[4]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {product[3]}]
endgroup
startgroup
set_property package_pin L12 [get_ports {product[2]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {product[1]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {product[0]}]
endgroup
startgroup
set_property package_pin P15 [get_ports done]
endgroup
startgroup
set_property package_pin E14 [get_ports overflow]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri May 08 12:30:09 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
