dp_ipgen_ram.v,verilog,xil_defaultlib,../../../../cv32e40p.gen/sources_1/ip/dp_ipgen_ram/sim/dp_ipgen_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
