v 20121123 2
C 51800 59900 1 0 0 3.3V-plus-1.sym
C 51900 58200 1 0 0 gnd-1.sym
C 52900 59300 1 0 0 output-2.sym
{
T 53100 59100 5 10 1 1 0 0 1
net=OUT:1
T 53100 60000 5 10 0 0 0 0 1
device=none
T 53800 59400 5 10 0 1 0 1 1
value=OUTPUT
}
C 54100 58700 1 0 0 vdc-1.sym
{
T 54800 59350 5 10 1 1 0 0 1
refdes=Vmain
T 54800 59550 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 54800 59750 5 10 0 0 0 0 1
footprint=none
T 54800 59150 5 10 1 1 0 0 1
value=DC 3.3V
}
C 49100 59700 1 270 0 vpulse-1.sym
{
T 50100 59550 5 10 1 1 0 0 1
refdes=Vin
T 49950 59000 5 10 0 0 270 0 1
device=vpulse
T 50150 59000 5 10 0 0 270 0 1
footprint=none
T 49000 59850 5 10 1 1 0 0 1
value=pulse 0 3.3 0 10u 10u .1u 40u
}
C 49100 57500 1 270 0 vpulse-1.sym
{
T 50100 57350 5 10 1 1 0 0 1
refdes=VinB
T 49950 56800 5 10 0 0 270 0 1
device=vpulse
T 50150 56800 5 10 0 0 270 0 1
footprint=none
T 48500 56450 5 10 1 1 0 0 1
value=pulse 0 3.3 20u 10u 10u 0.1u 40u
}
C 54300 58400 1 0 0 gnd-1.sym
C 54200 59900 1 0 0 3.3V-plus-1.sym
C 49000 59100 1 0 0 gnd-1.sym
C 51200 58500 1 0 0 clockdrive.sym
{
T 51500 59100 5 10 1 1 0 0 1
source=clockdrive.sch
T 51900 59300 5 10 1 1 0 0 1
refdes=S1
}
C 51200 56300 1 0 0 clockdrive.sym
{
T 51500 56900 5 10 1 1 0 0 1
source=clockdrive.sch
T 51900 57100 5 10 1 1 0 0 1
refdes=S2
}
C 51800 57700 1 0 0 3.3V-plus-1.sym
C 51900 56000 1 0 0 gnd-1.sym
C 52900 57100 1 0 0 output-2.sym
{
T 53100 56900 5 10 1 1 0 0 1
net=OUTb:1
T 53100 57800 5 10 0 0 0 0 1
device=none
T 53800 57200 5 10 0 1 0 1 1
value=OUTPUT
}
N 52900 59400 52900 58500 4
N 52900 58500 51000 57500 4
N 51000 57500 51000 56700 4
N 51000 56700 51200 56700 4
N 52900 57200 52900 57600 4
N 52900 57600 51200 58700 4
N 51200 58700 51200 58900 4
N 50300 57200 51200 57200 4
{
T 50500 57000 5 10 1 1 0 0 1
netname=INb#
}
N 50300 59400 51200 59400 4
{
T 50700 59200 5 10 1 1 0 0 1
netname=IN#
}
C 49000 56900 1 0 0 gnd-1.sym
