Version 4
SHEET 1 880 680
WIRE -576 -864 -608 -864
WIRE -416 -864 -448 -864
WIRE -416 -832 -448 -832
WIRE -576 -816 -608 -816
WIRE -608 -784 -608 -816
WIRE -576 -784 -608 -784
WIRE -576 -752 -608 -752
WIRE -576 -704 -608 -704
WIRE -160 -592 -592 -592
WIRE -144 -592 -160 -592
WIRE -192 -560 -592 -560
WIRE -176 -560 -192 -560
WIRE 96 -560 64 -560
WIRE 240 -560 208 -560
WIRE -528 -528 -592 -528
WIRE -224 -528 -496 -528
WIRE -208 -528 -224 -528
WIRE 96 -528 64 -528
WIRE 240 -528 208 -528
WIRE 96 -496 64 -496
WIRE 240 -496 208 -496
WIRE 96 -464 64 -464
WIRE 240 -464 208 -464
WIRE -416 -448 -464 -448
WIRE -272 -448 -288 -448
WIRE -208 -448 -208 -528
WIRE -208 -448 -272 -448
WIRE 96 -432 64 -432
WIRE 240 -432 208 -432
WIRE -528 -400 -528 -528
WIRE -416 -400 -528 -400
WIRE -464 -336 -464 -448
WIRE -240 -336 -464 -336
WIRE -144 -336 -144 -592
WIRE -80 -336 -144 -336
WIRE -16 -320 -32 -320
WIRE -208 -304 -208 -448
WIRE -128 -304 -208 -304
WIRE -80 -304 -96 -304
WIRE -496 -256 -496 -528
WIRE -464 -256 -496 -256
WIRE -416 -256 -432 -256
WIRE -272 -256 -288 -256
WIRE -240 -256 -240 -336
WIRE -240 -256 -272 -256
WIRE -128 -256 -240 -256
WIRE -80 -256 -96 -256
WIRE -16 -256 -16 -320
WIRE 16 -256 -16 -256
WIRE -208 -240 -208 -304
WIRE -128 -240 -208 -240
WIRE -80 -240 -96 -240
WIRE 16 -240 -32 -240
WIRE 80 -240 64 -240
WIRE 96 -240 80 -240
WIRE 240 -240 208 -240
WIRE -176 -224 -176 -560
WIRE -80 -224 -176 -224
WIRE 16 -224 -16 -224
WIRE -528 -208 -528 -400
WIRE -416 -208 -528 -208
WIRE -240 -176 -240 -256
WIRE -80 -176 -240 -176
WIRE -176 -160 -176 -224
WIRE -128 -160 -176 -160
WIRE -80 -160 -96 -160
WIRE -16 -160 -16 -224
WIRE -16 -160 -32 -160
WIRE -144 -144 -144 -336
WIRE -80 -144 -144 -144
WIRE -240 -112 -240 -176
WIRE -208 -112 -208 -240
WIRE -176 -112 -176 -160
WIRE -144 -112 -144 -144
WIRE -544 -96 -576 -96
WIRE -464 -96 -496 -96
WIRE -384 -96 -416 -96
WIRE -576 -48 -576 -96
WIRE -496 -48 -496 -96
WIRE -416 -48 -416 -96
WIRE 64 -16 32 -16
WIRE -576 48 -576 32
WIRE -496 48 -496 32
WIRE -416 48 -416 32
FLAG 64 -16 +5V
FLAG -496 48 0
FLAG -496 -96 clk
FLAG -608 -752 clk
FLAG -608 -704 0
FLAG 64 -464 X0
FLAG 64 -496 X1
FLAG 240 -496 X1!
FLAG 64 -528 clk
FLAG 240 -528 clk!
FLAG -576 48 0
FLAG -576 -96 clk_N
FLAG -592 -528 clk_N
FLAG -272 -448 R1
FLAG -272 -256 R0
FLAG -208 -112 R1
FLAG -240 -112 R0
FLAG 80 -240 Z
FLAG 240 -464 X0!
FLAG 240 -240 Z!
FLAG 64 -560 clk_N
FLAG 240 -560 clk_N!
FLAG -416 48 0
FLAG -416 -96 state
FLAG -176 -112 X0
FLAG -144 -112 X1
FLAG -592 -560 X0
FLAG -592 -592 X1
FLAG -416 -864 X0
FLAG -416 -832 X1
FLAG -160 -592 X1
FLAG -192 -560 X0
FLAG -224 -528 R1
FLAG 64 -432 state
FLAG 240 -432 state!
SYMBOL EIT_Digital\\probe_dig 96 -544 R0
SYMATTR Value T=0
SYMATTR InstName U1
SYMBOL source-V -496 -64 R0
WINDOW 3 -4 150 Left 2
SYMATTR Value PULSE(0 {VDIG} {DELAY} 10n 10n {1/(2*fclk)} {1/fclk})
SYMATTR InstName V1
SYMBOL EIT_Digital\\Bin_up_down_counter -576 -864 R0
SYMATTR InstName U2
SYMBOL EIT_Digital\\level-high -608 -816 R0
SYMATTR InstName U3
SYMBOL EIT_Digital\\probe_dig 96 -480 R0
SYMATTR Value T=1
SYMATTR InstName U4
SYMBOL EIT_Digital\\probe_dig 96 -512 R0
SYMATTR Value T=1.5
SYMATTR InstName U5
SYMBOL source-V -576 -64 R0
WINDOW 3 -34 188 Left 2
WINDOW 0 -43 42 VRight 2
SYMATTR Value PULSE(0 {VDIG} {DELAY} 10n 10n {1/(2*N*fclk)} {1/(N*fclk)})
SYMATTR InstName V2
SYMBOL EIT_Digital\\DFF -352 -464 R0
WINDOW 3 -61 105 Invisible 2
SYMATTR InstName R1
SYMBOL EIT_Digital\\DFF -352 -272 R0
WINDOW 3 -61 105 Invisible 2
SYMATTR InstName R2
SYMBOL MDB_sym\\AND2s -64 -320 R0
SYMATTR InstName U6
SYMBOL MDB_sym\\OR3s 32 -240 R0
SYMATTR InstName U7
SYMATTR Description OR-Gate 2 inputs
SYMBOL MDB_sym\\AND3s -64 -240 R0
SYMATTR InstName U8
SYMBOL MDB_sym\\AND3s -64 -160 R0
SYMATTR InstName U9
SYMBOL MDB_sym\\inv4 -480 -320 R0
SYMATTR InstName inv1
SYMBOL EIT_Digital\\level-low -608 -864 R0
SYMATTR InstName U10
SYMBOL EIT_Digital\\probe_dig 96 -576 R0
SYMATTR Value T=0.2
SYMATTR InstName U11
SYMBOL EIT_Digital\\probe_dig 96 -256 R0
SYMATTR Value T=1
SYMATTR InstName U12
SYMBOL bv -416 -64 R0
WINDOW 3 31 112 Left 2
SYMATTR InstName B1
SYMATTR Value V=(V(X0)+2*V(X1))/3
SYMBOL source-Vmarker 32 -16 R0
SYMATTR InstName U13
SYMBOL MDB_sym\\inv4 -144 -368 R0
SYMATTR InstName U14
SYMBOL MDB_sym\\inv4 -144 -320 R0
SYMATTR InstName U15
SYMBOL MDB_sym\\inv4 -144 -304 R0
SYMATTR InstName U16
SYMBOL MDB_sym\\inv4 -144 -224 R0
SYMATTR InstName U17
SYMBOL EIT_Digital\\probe_dig 96 -448 R0
SYMATTR Value T=2
SYMATTR InstName U18
TEXT -304 -896 Left 2 !.tran {8*1/fclk+DELAY} startup
TEXT -304 -696 Left 2 !.lib cd4000.lib
TEXT -304 -856 Left 2 !.param fclk = 1k\n.param N = 32\n.param DELAY = 0n\n.param vpwr$_digital=1V\n.param VDIG = 1V
TEXT -648 -1072 Left 2 ;************************************************************************************************\nDigitale Systeme | Klausur WS13/14   Prof. Schäfer\n05-02-2015   MDB\n************************************************************************************************
TEXT 72 -904 Left 2 ;Musterlösung:\nR1+=R0\nR0+=_R1\n \nAusgangsnetz:\n(D1 ^ _R1) v\n(_R0 ^ _R1 ^ D0) v \n(R0 ^ D1 ^ _D0)
