--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf -ucf
counter.ucf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hour        |    7.552(R)|      SLOW  |   -2.430(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anode<0>    |         9.615(R)|      SLOW  |         4.316(R)|      FAST  |clk_BUFGP         |   0.000|
anode<1>    |         9.694(R)|      SLOW  |         4.357(R)|      FAST  |clk_BUFGP         |   0.000|
anode<2>    |         9.217(R)|      SLOW  |         4.105(R)|      FAST  |clk_BUFGP         |   0.000|
anode<3>    |         9.480(R)|      SLOW  |         4.244(R)|      FAST  |clk_BUFGP         |   0.000|
segments<0> |        11.520(R)|      SLOW  |         5.523(R)|      FAST  |clk_BUFGP         |   0.000|
segments<1> |        11.220(R)|      SLOW  |         5.278(R)|      FAST  |clk_BUFGP         |   0.000|
segments<2> |        11.220(R)|      SLOW  |         5.305(R)|      FAST  |clk_BUFGP         |   0.000|
segments<3> |        11.141(R)|      SLOW  |         5.232(R)|      FAST  |clk_BUFGP         |   0.000|
segments<4> |        10.962(R)|      SLOW  |         5.125(R)|      FAST  |clk_BUFGP         |   0.000|
segments<5> |        11.077(R)|      SLOW  |         5.184(R)|      FAST  |clk_BUFGP         |   0.000|
segments<6> |        10.847(R)|      SLOW  |         5.062(R)|      FAST  |clk_BUFGP         |   0.000|
segments<7> |        10.982(R)|      SLOW  |         5.148(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.948|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 27 08:34:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



