$date
	Fri Jun 13 17:42:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ClockSelect_tb $end
$var wire 2 ! CounterEdge1 [1:0] $end
$var wire 2 " CounterEdge0 [1:0] $end
$var wire 1 # CounterClock1 $end
$var wire 1 $ CounterClock0 $end
$var reg 1 % TMCI0 $end
$var reg 1 & TMCI1 $end
$var reg 1 ' clk $end
$var reg 5 ( clock_select_0 [4:0] $end
$var reg 5 ) clock_select_1 [4:0] $end
$scope module ClockSelect_u $end
$var wire 1 % TMCI0 $end
$var wire 1 & TMCI1 $end
$var wire 1 ' clk $end
$var wire 5 * clock_select_0 [4:0] $end
$var wire 5 + clock_select_1 [4:0] $end
$var wire 1 , clk_div8192 $end
$var wire 1 - clk_div8 $end
$var wire 1 . clk_div64 $end
$var wire 1 / clk_div32 $end
$var wire 1 0 clk_div2 $end
$var wire 1 1 clk_div1024 $end
$var parameter 5 2 BOTH_EDGES_EXTERNAL $end
$var parameter 32 3 CLK_SELECT_BIT_WIDTH $end
$var parameter 32 4 EDGE_SELECT_BIT_WIDTH $end
$var parameter 5 5 FALLING_DIV1024 $end
$var parameter 5 6 FALLING_DIV2 $end
$var parameter 5 7 FALLING_DIV32 $end
$var parameter 5 8 FALLING_DIV64 $end
$var parameter 5 9 FALLING_DIV8 $end
$var parameter 5 : FALLING_DIV8192 $end
$var parameter 5 ; FALLING_EXTERNAL $end
$var parameter 5 < OVF_COMP_MATCH $end
$var parameter 5 = PROHIBITED $end
$var parameter 5 > RISING_DIV1024 $end
$var parameter 5 ? RISING_DIV2 $end
$var parameter 5 @ RISING_DIV32 $end
$var parameter 5 A RISING_DIV64 $end
$var parameter 5 B RISING_DIV8 $end
$var parameter 5 C RISING_DIV8192 $end
$var parameter 5 D RISING_EXTERNAL $end
$var reg 1 $ CounterClock0 $end
$var reg 1 # CounterClock1 $end
$var reg 2 E CounterEdge0 [1:0] $end
$var reg 2 F CounterEdge1 [1:0] $end
$scope module div1024 $end
$var wire 1 ' clk_in $end
$var parameter 32 G DIVISOR $end
$var reg 1 1 clk_out $end
$var reg 28 H counter [27:0] $end
$upscope $end
$scope module div2 $end
$var wire 1 ' clk_in $end
$var parameter 32 I DIVISOR $end
$var reg 1 0 clk_out $end
$var reg 28 J counter [27:0] $end
$upscope $end
$scope module div32 $end
$var wire 1 ' clk_in $end
$var parameter 32 K DIVISOR $end
$var reg 1 / clk_out $end
$var reg 28 L counter [27:0] $end
$upscope $end
$scope module div64 $end
$var wire 1 ' clk_in $end
$var parameter 32 M DIVISOR $end
$var reg 1 . clk_out $end
$var reg 28 N counter [27:0] $end
$upscope $end
$scope module div8 $end
$var wire 1 ' clk_in $end
$var parameter 32 O DIVISOR $end
$var reg 1 - clk_out $end
$var reg 28 P counter [27:0] $end
$upscope $end
$scope module div8192 $end
$var wire 1 ' clk_in $end
$var parameter 32 Q DIVISOR $end
$var reg 1 , clk_out $end
$var reg 28 R counter [27:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000000 Q
b1000 O
b1000000 M
b100000 K
b10 I
b10000000000 G
b10100 D
b1100 C
b100 B
b1000 A
b1001 @
b101 ?
b1101 >
b0 =
b10000 <
b11000 ;
b1110 :
b110 9
b1010 8
b1011 7
b111 6
b1111 5
b10 4
b101 3
b11100 2
$end
#0
$dumpvars
b0 R
b0 P
b0 N
b0 L
b0 J
b0 H
b1 F
b1 E
01
00
0/
0.
0-
0,
b10100 +
b101 *
b10100 )
b101 (
0'
0&
0%
0$
0#
b1 "
b1 !
$end
#5
1$
10
b1 P
b1 L
b1 N
b1 H
b1 R
1'
#10
0'
1%
#15
0$
b10 R
b10 H
b10 N
b10 L
b10 P
00
1#
1'
1&
#20
0'
0%
#25
1$
10
b11 P
b11 L
b11 N
b11 H
b11 R
1'
#30
0#
0'
1%
0&
#35
0$
b100 R
b100 H
b100 N
b100 L
b0 P
1-
00
1'
#40
0'
0%
#45
1$
10
b1 P
b101 L
b101 N
b101 H
b101 R
1#
1'
1&
#50
0'
1%
#55
0$
b110 R
b110 H
b110 N
b110 L
b10 P
00
1'
#60
0#
0'
0%
0&
#65
1$
10
b11 P
b111 L
b111 N
b111 H
b111 R
1'
#70
0'
1%
#75
0$
b1000 R
b1000 H
b1000 N
b1000 L
b0 P
0-
00
1#
1'
1&
#80
0'
0%
#85
1$
10
b1 P
b1001 L
b1001 N
b1001 H
b1001 R
1'
#90
0#
0'
1%
0&
#95
0$
b1010 R
b1010 H
b1010 N
b1010 L
b10 P
00
1'
#100
0'
0%
#105
1$
10
b11 P
b1011 L
b1011 N
b1011 H
b1011 R
1#
1'
1&
#110
0'
1%
#115
0$
b1100 R
b1100 H
b1100 N
b1100 L
b0 P
1-
00
1'
#120
0#
0'
0%
0&
#125
1$
10
b1 P
b1101 L
b1101 N
b1101 H
b1101 R
1'
#130
0'
1%
#135
0$
b1110 R
b1110 H
b1110 N
b1110 L
b10 P
00
1#
1'
1&
#140
0'
0%
#145
1$
10
b11 P
b1111 L
b1111 N
b1111 H
b1111 R
1'
#150
0#
0'
1%
0&
#155
0$
b10000 R
b10000 H
b10000 N
b0 L
1/
b0 P
0-
00
1'
#160
0'
0%
#165
1$
10
b1 P
b1 L
b10001 N
b10001 H
b10001 R
1#
1'
1&
#170
0'
1%
#175
0$
b10010 R
b10010 H
b10010 N
b10 L
b10 P
00
1'
#180
0#
0'
0%
0&
#185
1$
10
b11 P
b11 L
b10011 N
b10011 H
b10011 R
1'
#190
0'
1%
#195
0$
b10100 R
b10100 H
b10100 N
b100 L
b0 P
1-
00
1#
1'
1&
#200
0'
0%
