++++++++++++++++++++++++++++++++++++++++++++++++++
++ Directory Description
++++++++++++++++++++++++++++++++++++++++++++++++++
1. rtl_files/: Contains design files
	a. conv_8_4.sv : 
		Top Module file for part1
	b. ctrl_mem_write.sv :
		Control Module to generate signals for mem write and AXI input
	c. ctrl_conv_output :
		Control module to generate signals for accum operations, mem reads and AXI output
	d. memory.sv :
		Memory design file given by instructor.

2. rtl_file_list :
	File list of all RTL design files

3. tb/: contains all tb related files

4. run_simple_tb.sh : shell script to compile simple tb file and run sims using simple tb
	>>./run_simple_tb.sh  [TO run the script]

5. run_random_tb.sh : shell script to compile random tb file and run sims using random tb
	>>./run_random_tb.sh <seed_value>  [To run the script]

