*****************************************************************

  Device    [L7MUX]

  Author    [clwang]

  Abstract  []

  Revision History:

********************************************************************************/
prim
device L7MUX
{
    port 
    ( 
        input I0, I1, SEL,
        output Z
    );

}; // end of device L7MUX


/**Device***********************************************************************

  Device    [L7MUX]
  
  Author    [xsniu]

  Abstract  [This specified the timing model under specific configuration]

  Revision History:

********************************************************************************/
timing  mux2_tnl of L7MUX
{
    operator V_MUX2LUT7  V_MUX2LUT7
       port map
       (
           I0  =>  I0,
           I1  =>  I1,
           S =>  SEL,
           Z   =>  Z
       );  
}
