# Synplicity, Inc. constraint file
# C:\Privat\Egna projekt\DigitalDimmer\fw\digital_dimmer\implementation\synt\digital_dimmer.sdc
# Written on Wed Aug 15 15:30:59 2007
# by Synplify, Synplify 8.6.2 Scope Editor

#
# Clocks
#
define_clock            -name {clk}  -freq 50.000 -clockgroup default_clkgroup_0

#
# Clock to Clock
#

#
# Inputs/Outputs
#
define_input_delay -disable      -default -improve 0.00 -route 0.00

#
# Registers
#

#
# Multicycle Path
#

#
# False Path
#

#
# Path Delay
#

#
# Attributes
#

#
# I/O standards
#

#
# Other Constraints
#
