$date
	Fri Jul 14 12:01:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_tb $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 2 # c [1:0] $end
$var reg 2 $ jk [1:0] $end
$scope module j1 $end
$var wire 1 % c $end
$var wire 2 & jk [1:0] $end
$var reg 1 " q $end
$var reg 1 ! qb $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
b0 $
b0 #
0"
0!
$end
#2
1!
1%
b11 #
#4
0%
b0 #
#6
1%
b11 #
#8
0%
b0 #
#10
1%
b11 #
b1 $
b1 &
#12
0%
b0 #
#14
1%
b11 #
#16
0%
b0 #
#18
1%
b11 #
#20
0%
b0 #
b10 $
b10 &
#22
0!
1"
1%
b11 #
#24
0%
b0 #
#26
1%
b11 #
#28
0%
b0 #
#30
1!
0"
1%
b11 #
b11 $
b11 &
#32
0%
b0 #
#34
0!
1"
1%
b11 #
#36
0%
b0 #
#38
1!
0"
1%
b11 #
#40
0%
b0 #
