
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037491                       # Number of seconds simulated
sim_ticks                                 37490571816                       # Number of ticks simulated
final_tick                               567054951753                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 250550                       # Simulator instruction rate (inst/s)
host_op_rate                                   322481                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2169448                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928864                       # Number of bytes of host memory used
host_seconds                                 17281.16                       # Real time elapsed on the host
sim_insts                                  4329790804                       # Number of instructions simulated
sim_ops                                    5572846978                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3031040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2380416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3183488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1659008                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10260608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2589952                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2589952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23680                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18597                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        24871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12961                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 80161                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20234                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20234                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80848060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63493723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     84914362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44251339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               273685023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51213                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             177538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          69082755                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               69082755                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          69082755                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80848060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63493723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     84914362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44251339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              342767778                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                89905449                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31034251                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25461736                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018834                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12921738                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087541                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156269                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86918                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32023262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170396738                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31034251                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15243810                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36612237                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10822646                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8726699                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15663905                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86134191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.431171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.316986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        49521954     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3661045      4.25%     61.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195669      3.71%     65.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440472      3.99%     69.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3006240      3.49%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1566729      1.82%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1024456      1.19%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2713215      3.15%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18004411     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86134191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345188                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.895288                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33693474                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8302834                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34821806                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       550530                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8765538                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079329                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6621                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202084875                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51074                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8765538                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35368366                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4469029                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1102080                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33662915                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2766255                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195227467                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10472                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1741900                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748723                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           42                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271217223                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910268058                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910268058                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102957959                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33723                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17675                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7305265                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19247765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10027060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241937                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2851948                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184059514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33676                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147815615                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288896                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61176230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186900329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1632                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86134191                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.716108                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31913493     37.05%     37.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17969536     20.86%     57.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11818695     13.72%     71.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7609402      8.83%     80.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7601803      8.83%     89.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4422434      5.13%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3388627      3.93%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       752269      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       657932      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86134191                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084351     69.96%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204236     13.18%     83.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261231     16.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121596031     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016280      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15723256     10.64%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8464026      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147815615                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.644123                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549861                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010485                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383604174                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245270443                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143663002                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149365476                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260715                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7035636                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          371                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1043                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2285387                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8765538                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3684873                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164701                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184093190                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       294035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19247765                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10027060                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17654                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117754                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6706                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1043                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1134582                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365881                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145225620                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14778634                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589991                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22991738                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585532                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8213104                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.615315                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143806856                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143663002                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93716283                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261853899                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.597934                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357895                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61675358                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043475                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77368653                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.582319                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159402                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32049635     41.42%     41.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20466118     26.45%     67.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8391621     10.85%     78.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4296046      5.55%     84.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3669572      4.74%     89.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1793845      2.32%     91.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1986844      2.57%     93.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1003931      1.30%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3711041      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77368653                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3711041                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257754890                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376968465                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3771258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.899054                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.899054                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.112280                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.112280                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655652504                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197053117                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189522614                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                89905449                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31183323                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27271934                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1971084                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15677619                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15012312                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2238003                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62342                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36783229                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173554649                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31183323                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17250315                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35726956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9681809                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4777340                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18131885                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779743                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84987049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.350081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.166133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49260093     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1767463      2.08%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3241719      3.81%     63.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3035808      3.57%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5015826      5.90%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5213389      6.13%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229390      1.45%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          925350      1.09%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15298011     18.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84987049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.346846                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.930413                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37950758                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4629211                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34576163                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137084                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7693832                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3383439                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5673                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194111061                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7693832                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39543253                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1920588                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       491281                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33108684                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2229410                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189023818                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752681                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       915389                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250859850                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    860334592                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    860334592                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163475038                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87384779                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22250                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10882                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5934416                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29152855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6313443                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104659                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2051967                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178945000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151115381                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199750                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53507003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    147025489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84987049                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778099                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839735                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29688071     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15812396     18.61%     53.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13745340     16.17%     69.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8413050      9.90%     79.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8824030     10.38%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5193922      6.11%     96.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2282889      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       608717      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418634      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84987049                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591745     66.18%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191520     21.42%     87.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110814     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118481876     78.40%     78.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1188486      0.79%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10862      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26068021     17.25%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5366136      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151115381                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680826                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             894079                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005917                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388311640                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232474215                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146207526                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152009460                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       369430                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8305586                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          938                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1543336                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7693832                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1237990                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        68036                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178966746                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209268                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29152855                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6313443                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10882                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33174                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          268                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1051084                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2210378                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148308749                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25061644                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2806632                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30296545                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22423317                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5234901                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.649608                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146370206                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146207526                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89807187                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218988167                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.626237                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410101                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109882938                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124784810                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54182675                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1976310                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77293217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.614434                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.317515                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35802910     46.32%     46.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16277150     21.06%     67.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9117818     11.80%     79.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3082651      3.99%     83.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2954999      3.82%     86.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1228940      1.59%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3306297      4.28%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       958023      1.24%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4564429      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77293217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109882938                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124784810                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25617373                       # Number of memory references committed
system.switch_cpus1.commit.loads             20847266                       # Number of loads committed
system.switch_cpus1.commit.membars              10860                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19545657                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108917118                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1683127                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4564429                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251696273                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365635110                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4918400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109882938                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124784810                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109882938                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.818193                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.818193                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.222206                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.222206                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       686183196                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191562253                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      200221521                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21720                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                89905442                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30484755                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24772042                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2077731                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12905456                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11916135                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3219443                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87985                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30599732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169018312                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30484755                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15135578                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37189578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11168989                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7879735                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14988570                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       895486                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84713481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.465249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47523903     56.10%     56.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3264135      3.85%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2648512      3.13%     63.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6419530      7.58%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1747652      2.06%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2241381      2.65%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1609894      1.90%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          904608      1.07%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18353866     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84713481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.339076                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.879956                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32014382                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7691748                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35759899                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       244218                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9003225                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5210274                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41501                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     202096071                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80815                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9003225                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34359824                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1570442                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2650892                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33601865                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3527225                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194948290                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        37679                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1463340                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1092081                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4988                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    272876183                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    910135727                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    910135727                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167395585                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105480407                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40369                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22890                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9647133                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18187960                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9256144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       144724                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3027607                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         184395712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38932                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146524757                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       288193                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63660414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194384180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6504                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84713481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.729651                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.882999                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30360998     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17948395     21.19%     57.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11761654     13.88%     70.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8683844     10.25%     81.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7455076      8.80%     89.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3875416      4.57%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3299684      3.90%     98.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       621278      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       707136      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84713481                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         857471     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173529     14.41%     85.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173026     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122082168     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2085999      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16214      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14550277      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7790099      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146524757                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.629765                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1204028                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008217                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379255216                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    248095684                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142801229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147728785                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       550743                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7171109                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2845                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          627                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2366204                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9003225                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         663888                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80960                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    184434646                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       400936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18187960                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9256144                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22718                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          627                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1244555                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166109                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2410664                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144201714                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13649520                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2323043                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21235892                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20340763                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7586372                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.603926                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142895896                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142801229                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93077335                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262772418                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.588349                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354213                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98066486                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120435160                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64000270                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2082990                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75710256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.590738                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.130040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30376468     40.12%     40.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20551092     27.14%     67.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8364100     11.05%     78.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4699366      6.21%     84.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3842954      5.08%     89.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1561089      2.06%     91.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1855088      2.45%     94.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       930811      1.23%     95.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3529288      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75710256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98066486                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120435160                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17906771                       # Number of memory references committed
system.switch_cpus2.commit.loads             11016834                       # Number of loads committed
system.switch_cpus2.commit.membars              16214                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17304281                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108516415                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2451877                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3529288                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256616398                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          377879956                       # The number of ROB writes
system.switch_cpus2.timesIdled                  48832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                5191961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98066486                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120435160                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98066486                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.916780                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.916780                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.090774                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.090774                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       648744506                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197346039                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186472177                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32428                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                89905449                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31728313                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25824813                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2121363                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13533346                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12509278                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3265718                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93710                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35080766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173281736                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31728313                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15774996                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36413839                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10880602                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6404593                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17148336                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       852761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86622154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.463828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50208315     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1969441      2.27%     60.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2563757      2.96%     63.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3855971      4.45%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3744700      4.32%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2845830      3.29%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1693995      1.96%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2535846      2.93%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17204299     19.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86622154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352908                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.927377                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36237777                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6285510                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35101908                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       274273                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8722685                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5370913                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207314118                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1348                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8722685                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38159471                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1086394                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2405746                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33409564                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2838288                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201273818                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          875                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1227036                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       890940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           57                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280474405                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    937352207                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    937352207                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174368965                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106105402                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42673                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23999                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8021664                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18653621                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9884619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       192796                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3346910                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187054954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40453                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150673803                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       281071                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60818206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184970246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6413                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86622154                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.739437                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895140                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30631630     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18863474     21.78%     57.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12216832     14.10%     71.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8287984      9.57%     80.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7756182      8.95%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4142249      4.78%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3049943      3.52%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       913798      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       760062      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86622154                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         740430     69.22%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             8      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152348     14.24%     83.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       176856     16.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125383547     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2129080      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17021      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14874633      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8269522      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150673803                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.675914                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1069642                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007099                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389320469                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    247914476                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146446040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151743445                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       510012                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7147380                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2318                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          907                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2509662                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          617                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8722685                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         655759                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       100159                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187095412                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1288830                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18653621                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9884619                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23433                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          907                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1299406                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1194257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2493663                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147790228                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14000264                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2883571                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22088799                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20700104                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8088535                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.643841                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146484752                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146446040                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94096637                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264245312                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.628889                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356096                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102118558                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125507925                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61587704                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2156229                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77899469                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146561                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30540649     39.21%     39.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22153100     28.44%     67.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8153063     10.47%     78.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4667756      5.99%     84.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3901204      5.01%     89.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1940780      2.49%     91.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1895263      2.43%     94.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       816095      1.05%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3831559      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77899469                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102118558                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125507925                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18881194                       # Number of memory references committed
system.switch_cpus3.commit.loads             11506241                       # Number of loads committed
system.switch_cpus3.commit.membars              17020                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18000839                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113128253                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2560861                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3831559                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261163539                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          382918571                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3283295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102118558                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125507925                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102118558                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880403                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880403                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.135844                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.135844                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       665063520                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202279824                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191464995                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34040                       # number of misc regfile writes
system.l20.replacements                         23691                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550518                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27787                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.812070                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.552130                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.584759                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3120.251243                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           972.611868                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000379                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000387                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761780                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237454                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72603                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72603                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15286                       # number of Writeback hits
system.l20.Writeback_hits::total                15286                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72603                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72603                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72603                       # number of overall hits
system.l20.overall_hits::total                  72603                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23680                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23691                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23680                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23691                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23680                       # number of overall misses
system.l20.overall_misses::total                23691                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1495207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3991848852                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3993344059                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1495207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3991848852                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3993344059                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1495207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3991848852                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3993344059                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96283                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96294                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15286                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15286                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96283                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96294                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96283                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96294                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.245942                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246028                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.245942                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246028                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.245942                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246028                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168574.698142                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168559.539867                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168574.698142                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168559.539867                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168574.698142                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168559.539867                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4696                       # number of writebacks
system.l20.writebacks::total                     4696                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23680                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23691                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23680                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23691                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23680                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23691                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3722181577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3723552154                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3722181577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3723552154                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3722181577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3723552154                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245942                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246028                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.245942                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246028                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.245942                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246028                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157186.722002                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157171.590646                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157186.722002                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157171.590646                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157186.722002                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157171.590646                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18614                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          155124                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22710                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.830647                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.765817                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.644756                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3211.241525                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           814.347902                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016544                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000646                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.783995                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.198815                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35684                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35684                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9229                       # number of Writeback hits
system.l21.Writeback_hits::total                 9229                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35684                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35684                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35684                       # number of overall hits
system.l21.overall_hits::total                  35684                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18597                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18612                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18597                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18612                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18597                       # number of overall misses
system.l21.overall_misses::total                18612                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2287996                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2836555814                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2838843810                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2287996                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2836555814                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2838843810                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2287996                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2836555814                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2838843810                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54281                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54296                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9229                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9229                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54281                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54296                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54281                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54296                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342606                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342788                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342606                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342788                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342606                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342788                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152527.601979                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152527.606383                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152527.601979                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152527.606383                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152527.601979                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152527.606383                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2901                       # number of writebacks
system.l21.writebacks::total                     2901                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18597                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18612                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18597                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18612                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18597                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18612                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2619657370                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2621768666                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2619657370                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2621768666                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2619657370                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2621768666                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342606                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342788                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342606                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342788                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342606                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342788                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140864.514169                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140864.424350                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140864.514169                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140864.424350                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140864.514169                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140864.424350                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         24885                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          366110                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28981                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.632759                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.319726                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.439181                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2658.451864                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1397.789229                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009111                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000596                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.649036                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.341257                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        46317                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  46317                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           13795                       # number of Writeback hits
system.l22.Writeback_hits::total                13795                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        46317                       # number of demand (read+write) hits
system.l22.demand_hits::total                   46317                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        46317                       # number of overall hits
system.l22.overall_hits::total                  46317                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        24872                       # number of ReadReq misses
system.l22.ReadReq_misses::total                24885                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        24872                       # number of demand (read+write) misses
system.l22.demand_misses::total                 24885                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        24872                       # number of overall misses
system.l22.overall_misses::total                24885                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1573434                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4242524685                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4244098119                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1573434                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4242524685                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4244098119                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1573434                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4242524685                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4244098119                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71189                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71202                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        13795                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            13795                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71189                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71202                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71189                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71202                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.349380                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.349499                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.349380                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.349499                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.349380                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.349499                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 121033.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 170574.327959                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170548.447619                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 121033.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 170574.327959                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170548.447619                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 121033.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 170574.327959                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170548.447619                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4300                       # number of writebacks
system.l22.writebacks::total                     4300                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        24872                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           24885                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        24872                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            24885                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        24872                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           24885                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1426001                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3959020450                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3960446451                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1426001                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3959020450                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3960446451                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1426001                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3959020450                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3960446451                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.349380                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.349499                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.349380                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.349499                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.349380                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.349499                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109692.384615                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 159175.798086                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 159149.947800                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 109692.384615                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 159175.798086                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 159149.947800                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 109692.384615                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 159175.798086                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 159149.947800                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12976                       # number of replacements
system.l23.tagsinuse                      4095.985754                       # Cycle average of tags in use
system.l23.total_refs                          392994                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17072                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.019799                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           86.993684                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.950603                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2750.993260                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1255.048207                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021239                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000720                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.671629                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.306408                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        40371                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40371                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23884                       # number of Writeback hits
system.l23.Writeback_hits::total                23884                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        40371                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40371                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        40371                       # number of overall hits
system.l23.overall_hits::total                  40371                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12958                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12971                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12961                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12974                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12961                       # number of overall misses
system.l23.overall_misses::total                12974                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3243249                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1903772630                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1907015879                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       241779                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       241779                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3243249                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1904014409                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1907257658                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3243249                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1904014409                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1907257658                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53329                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53342                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23884                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23884                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53332                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53345                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53332                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53345                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242982                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243167                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243025                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243209                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243025                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243209                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146918.708906                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147021.500193                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        80593                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        80593                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146903.356917                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147006.139818                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146903.356917                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147006.139818                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8337                       # number of writebacks
system.l23.writebacks::total                     8337                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12958                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12971                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12961                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12974                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12961                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12974                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1755783337                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1758878053                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       207714                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       207714                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1755991051                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1759085767                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1755991051                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1759085767                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242982                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243167                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243025                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243209                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243025                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243209                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135498.019525                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135600.805875                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        69238                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        69238                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135482.682741                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135585.460691                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135482.682741                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135585.460691                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996463                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015671555                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843324.056261                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996463                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15663894                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15663894                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15663894                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15663894                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15663894                       # number of overall hits
system.cpu0.icache.overall_hits::total       15663894                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1546577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1546577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1546577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1546577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1546577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1546577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15663905                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15663905                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15663905                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15663905                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15663905                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15663905                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 140597.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 140597.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 140597.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1506207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1506207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1506207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 136927.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96283                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191875053                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96539                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1987.539264                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486096                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513904                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915961                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084039                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11610891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11610891                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16913                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16913                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19320296                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19320296                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19320296                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19320296                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       362853                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       362853                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       362973                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        362973                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       362973                       # number of overall misses
system.cpu0.dcache.overall_misses::total       362973                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20682479829                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20682479829                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16858454                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16858454                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20699338283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20699338283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20699338283                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20699338283                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11973744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11973744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19683269                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19683269                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19683269                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19683269                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030304                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018441                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018441                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018441                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018441                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56999.610942                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56999.610942                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 140487.116667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 140487.116667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 57027.212170                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57027.212170                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 57027.212170                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57027.212170                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15286                       # number of writebacks
system.cpu0.dcache.writebacks::total            15286                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       266570                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       266570                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       266690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       266690                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       266690                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       266690                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96283                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96283                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96283                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96283                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4588841864                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4588841864                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4588841864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4588841864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4588841864                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4588841864                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008041                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008041                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004892                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004892                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004892                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004892                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47659.938556                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47659.938556                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47659.938556                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47659.938556                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47659.938556                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47659.938556                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993821                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929597859                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715125.201107                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993821                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18131869                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18131869                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18131869                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18131869                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18131869                       # number of overall hits
system.cpu1.icache.overall_hits::total       18131869                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2461511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2461511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18131885                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18131885                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18131885                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18131885                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18131885                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18131885                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54281                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232491924                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54537                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4263.012707                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.101742                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.898258                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828522                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171478                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22752612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22752612                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4748367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4748367                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10881                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10881                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10860                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10860                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27500979                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27500979                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27500979                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27500979                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183324                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183324                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183324                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183324                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183324                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183324                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18357191134                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18357191134                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18357191134                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18357191134                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18357191134                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18357191134                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22935936                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22935936                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4748367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4748367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27684303                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27684303                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27684303                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27684303                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007993                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007993                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006622                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006622                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006622                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006622                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100135.231252                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100135.231252                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100135.231252                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100135.231252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100135.231252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100135.231252                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9229                       # number of writebacks
system.cpu1.dcache.writebacks::total             9229                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       129043                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       129043                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       129043                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       129043                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       129043                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       129043                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54281                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54281                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54281                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54281                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54281                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54281                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3104958171                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3104958171                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3104958171                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3104958171                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3104958171                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3104958171                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57201.565391                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57201.565391                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57201.565391                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57201.565391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57201.565391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57201.565391                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996562                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020069308                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056591.346774                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996562                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14988553                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14988553                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14988553                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14988553                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14988553                       # number of overall hits
system.cpu2.icache.overall_hits::total       14988553                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1949757                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1949757                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1949757                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1949757                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1949757                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1949757                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14988570                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14988570                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14988570                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14988570                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14988570                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14988570                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 114691.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 114691.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 114691.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 114691.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 114691.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 114691.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1586434                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1586434                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1586434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1586434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1586434                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1586434                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122033.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 122033.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71188                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180992977                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71444                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2533.354473                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.700612                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.299388                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901174                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098826                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10363339                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10363339                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6857509                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6857509                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22355                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22355                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16214                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17220848                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17220848                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17220848                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17220848                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156299                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156299                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       156299                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        156299                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       156299                       # number of overall misses
system.cpu2.dcache.overall_misses::total       156299                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12495220991                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12495220991                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12495220991                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12495220991                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12495220991                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12495220991                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10519638                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10519638                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6857509                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6857509                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17377147                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17377147                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17377147                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17377147                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014858                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014858                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008995                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008995                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008995                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008995                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79944.343796                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79944.343796                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79944.343796                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79944.343796                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79944.343796                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79944.343796                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13795                       # number of writebacks
system.cpu2.dcache.writebacks::total            13795                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85110                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85110                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85110                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85110                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85110                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85110                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71189                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71189                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71189                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71189                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71189                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71189                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4603599794                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4603599794                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4603599794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4603599794                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4603599794                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4603599794                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004097                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004097                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 64667.291211                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64667.291211                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 64667.291211                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 64667.291211                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 64667.291211                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 64667.291211                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996897                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020371740                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057201.088710                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996897                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17148319                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17148319                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17148319                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17148319                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17148319                       # number of overall hits
system.cpu3.icache.overall_hits::total       17148319                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4589248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4589248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17148336                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17148336                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17148336                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17148336                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17148336                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17148336                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53332                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174492635                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53588                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3256.188606                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.236650                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.763350                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911081                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088919                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10652231                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10652231                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7336201                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7336201                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18022                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18022                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17020                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17020                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17988432                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17988432                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17988432                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17988432                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134783                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134783                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3680                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3680                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138463                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138463                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138463                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138463                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8992030743                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8992030743                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    450069720                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    450069720                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9442100463                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9442100463                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9442100463                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9442100463                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10787014                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10787014                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7339881                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7339881                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17020                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17020                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18126895                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18126895                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18126895                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18126895                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012495                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012495                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000501                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000501                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007639                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007639                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007639                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007639                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66714.873115                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66714.873115                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 122301.554348                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 122301.554348                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68192.227981                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68192.227981                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68192.227981                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68192.227981                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2785819                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 96062.724138                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23884                       # number of writebacks
system.cpu3.dcache.writebacks::total            23884                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81454                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81454                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3677                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3677                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85131                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85131                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85131                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85131                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53329                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53329                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53332                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53332                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53332                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53332                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2245506596                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2245506596                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       244779                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       244779                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2245751375                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2245751375                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2245751375                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2245751375                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42106.669842                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42106.669842                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        81593                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        81593                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42108.891004                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42108.891004                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42108.891004                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42108.891004                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
