Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 21 13:07:49 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_bucket
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                                                                                                                                                     Path #1                                                                                                                                                                                                                                                                                                                                    | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |               0.914 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         30.482 |              0.846 |
| Logic Delay               | 0.096(11%)          | 9.972(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 0.093(11%)         |
| Net Delay                 | 0.818(89%)          | 20.510(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.753(89%)         |
| Clock Skew                |              -0.197 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0.411 |             -0.556 |
| Slack                     |              11.380 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        -17.579 |             11.090 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 5% x 3%             | 32% x 8%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 1% x 4%            |
| Clock Region Distance     | (1, 0)              | (1, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | (0, 1)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            467 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            129 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            130 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              6 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            226 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C    | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2[248]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                                                                                                                                                  Path #2                                                                                                                                                                                                                                                                                                                                  | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.914 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    30.319 |              0.804 |
| Logic Delay               | 0.096(11%)          | 10.460(35%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0.093(12%)         |
| Net Delay                 | 0.818(89%)          | 19.859(65%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0.711(88%)         |
| Clock Skew                |              -0.197 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0.251 |             -0.369 |
| Slack                     |              11.380 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   -17.576 |             11.319 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 5% x 3%             | 33% x 8%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 0% x 5%            |
| Clock Region Distance     | (1, 0)              | (1, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | (0, 1)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       461 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       128 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       129 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         3 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       226 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C    | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | sr_p.sr_2[253]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                                                                                                                                        Path #3                                                                                                                                                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                12.500 |             12.500 |
| Path Delay                |               0.914 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                30.206 |              0.702 |
| Logic Delay               | 0.096(11%)          | 9.776(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0.096(14%)         |
| Net Delay                 | 0.818(89%)          | 20.430(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.606(86%)         |
| Clock Skew                |              -0.197 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0.149 |             -0.135 |
| Slack                     |              11.380 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -17.565 |             11.655 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                    |
| Bounding Box Size         | 5% x 3%             | 40% x 11%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 2% x 1%            |
| Clock Region Distance     | (1, 0)              | (1, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | (0, 1)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   492 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   124 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   124 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     3 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   226 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C    | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[66]/C    |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[66]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[66]/D    |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                                                                                                                                                   Path #4                                                                                                                                                                                                                                                                                                                   | WorstPath from Dst |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      12.500 |             12.500 |
| Path Delay                |                1.201 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      30.190 |              0.947 |
| Logic Delay               | 0.096(8%)            | 9.727(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 0.096(11%)         |
| Net Delay                 | 1.105(92%)           | 20.463(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 0.851(89%)         |
| Clock Skew                |               -0.211 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       0.137 |             -0.248 |
| Slack                     |               11.080 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     -17.561 |             11.297 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                    |
| Bounding Box Size         | 2% x 5%              | 40% x 11%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 6% x 3%            |
| Clock Region Distance     | (0, 1)               | (1, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         432 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         122 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         122 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           3 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         216 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[197]/C     | muon_cand_12.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[76]/C    |
| End Point Pin             | muon_cand_12.pt[1]/D | sr_p.sr_1[76]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_2[76]/D    |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                                                                                                                                        Path #5                                                                                                                                                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                12.500 |             12.500 |
| Path Delay                |               0.914 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                30.154 |              0.614 |
| Logic Delay               | 0.096(11%)          | 9.723(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0.096(16%)         |
| Net Delay                 | 0.818(89%)          | 20.431(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.518(84%)         |
| Clock Skew                |              -0.197 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0.102 |             -0.155 |
| Slack                     |              11.380 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -17.560 |             11.723 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                    |
| Bounding Box Size         | 5% x 3%             | 39% x 10%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 0% x 3%            |
| Clock Region Distance     | (1, 0)              | (1, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   468 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   124 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   125 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     3 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   226 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C    | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[97]/C    |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[97]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[97]/D    |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                                                                                                                                      Path #6                                                                                                                                                                                                                                                                                                                     | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           12.500 |             12.500 |
| Path Delay                |               0.914 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           30.045 |              0.539 |
| Logic Delay               | 0.096(11%)          | 10.734(36%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0.093(18%)         |
| Net Delay                 | 0.818(89%)          | 19.311(64%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0.446(82%)         |
| Clock Skew                |              -0.197 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           -0.003 |             -0.088 |
| Slack                     |              11.380 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -17.556 |             11.864 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 5% x 3%             | 34% x 13%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (1, 0)              | (1, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              492 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              123 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              124 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT3 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                3 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              226 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C    | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[10]/C    |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[10]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[10]/D    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                                                                                                                                        Path #7                                                                                                                                                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                12.500 |             12.500 |
| Path Delay                |               0.914 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                30.180 |              0.611 |
| Logic Delay               | 0.096(11%)          | 10.637(36%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.096(16%)         |
| Net Delay                 | 0.818(89%)          | 19.543(64%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0.515(84%)         |
| Clock Skew                |              -0.197 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 0.149 |             -0.183 |
| Slack                     |              11.380 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -17.539 |             11.698 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                    |
| Bounding Box Size         | 5% x 3%             | 39% x 11%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 1% x 1%            |
| Clock Region Distance     | (1, 0)              | (1, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | (0, 1)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   479 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   124 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   124 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     3 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   226 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C    | muon_cand_9.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[67]/C    |
| End Point Pin             | muon_cand_9.pt[1]/D | sr_p.sr_1[67]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[67]/D    |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                                                                                                                                                                                                   Path #8                                                                                                                                                                                                                                                                                                                                                                  | WorstPath from Dst |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     12.500 |             12.500 |
| Path Delay                |                0.736 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     30.095 |              0.659 |
| Logic Delay               | 0.096(14%)           | 8.990(30%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 0.096(15%)         |
| Net Delay                 | 0.640(86%)           | 21.105(70%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0.563(85%)         |
| Clock Skew                |               -0.102 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.068 |             -0.170 |
| Slack                     |               11.654 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -17.535 |             11.663 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 2%              | 19% x 4%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0% x 2%            |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        873 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        141 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        141 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT5 LUT3 LUT5 LUT3 LUT5 LUT5 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT3 LUT5 LUT3 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        243 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_1[197]/C   |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1[197]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[197]/D   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                                                                                                                                    Path #9                                                                                                                                                                                                                                                                                                    | WorstPath from Dst |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        12.500 |             12.500 |
| Path Delay                |                1.201 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        30.224 |              0.689 |
| Logic Delay               | 0.096(8%)            | 10.101(34%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.096(14%)         |
| Net Delay                 | 1.105(92%)           | 20.123(66%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0.593(86%)         |
| Clock Skew                |               -0.211 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.208 |             -0.279 |
| Slack                     |               11.080 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       -17.524 |             11.524 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                    |
| Bounding Box Size         | 2% x 5%              | 39% x 11%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 0% x 2%            |
| Clock Region Distance     | (0, 1)               | (1, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           426 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           116 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           116 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT2 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             3 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           216 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[197]/C     | muon_cand_12.pt[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | sr_p.sr_1[78]/C    |
| End Point Pin             | muon_cand_12.pt[1]/D | sr_p.sr_1[78]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2[78]/D    |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                                                                                                                                                                                                  Path #10                                                                                                                                                                                                                                                                                                                                                                  | WorstPath from Dst |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     12.500 |             12.500 |
| Path Delay                |                0.736 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     30.424 |              0.785 |
| Logic Delay               | 0.096(14%)           | 9.337(31%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 0.097(13%)         |
| Net Delay                 | 0.640(86%)           | 21.087(69%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0.688(87%)         |
| Clock Skew                |               -0.102 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.414 |             -0.557 |
| Slack                     |               11.654 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -17.518 |             11.150 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 2%              | 19% x 5%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0% x 2%            |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | (0, 1)             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        881 |                  1 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        141 |                  0 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        141 |                  1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT4 LUT5 LUT5 LUT3 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT4 LUT4 LUT5 LUT4 LUT5 LUT5 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        243 |                  1 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[228]/C     | muon_cand_14.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_1[212]/C   |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1[212]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[212]/D   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| End Point Clock | Requirement |  0  | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 56 | 57 | 58 | 59 | 60 | 61 | 63 | 65 | 67 | 68 | 69 | 71 | 72 | 74 | 75 | 76 | 78 | 84 | 85 | 86 | 93 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 116 | 117 | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 138 | 139 | 141 |
+-----------------+-------------+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| clk             | 12.500ns    | 744 |  3 |  6 | 17 | 15 | 26 | 14 | 11 |  5 |  4 | 10 |  4 |  4 |  1 |  1 |  4 |  1 |  2 |  2 |  1 |  1 |  2 |  1 |  2 |  4 |  3 |  2 |  1 |  1 |  2 |  1 |  2 |  1 |  1 |  2 |  1 |  1 |  2 |  1 |  4 |   8 |   7 |   6 |   3 |   5 |   4 |   5 |   3 |   2 |   1 |   1 |   1 |   3 |   1 |   1 |   5 |   3 |   5 |  10 |   4 |   2 |   3 |   2 |   1 |   1 |   1 |   2 |
+-----------------+-------------+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+--------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+------------+--------------+--------------+------------+-----+------+------+------+
|    Instance    |                         Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |    LUT4    |     LUT5     |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+--------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+------------+--------------+--------------+------------+-----+------+------+------+
| (top)          |                                         wrapper_bucket | 0.74 |           5.06 |           56737 | 0(0.0%) | 399(0.7%) | 1176(2.2%) | 5024(9.2%) | 26091(48.0%) | 21651(39.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D000_BUCKET-freq80retfan16_rev_1 | 0.83 |           4.18 |           54255 | 0(0.0%) | 398(0.7%) | 1176(2.2%) | 4939(9.1%) | 26091(48.1%) | 21651(39.9%) |          0 |   0 |    0 |    0 |    0 |
+----------------+--------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+------------+--------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |               Cell Names               | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       106% | (CLEL_R_X8Y404,CLEM_X23Y435)  | muon_sorter_1(97%)                     |            0% |       3.89681 | 72%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                5 |       107% | (CLEM_X34Y397,CLEL_R_X48Y428) | muon_sorter_1(99%)                     |            0% |       4.20719 | 77%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                2 |       110% | (CLEM_X17Y360,CLEL_R_X18Y363) | muon_sorter_1(100%)                    |            0% |       4.55469 | 88%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |       130% | (CLEL_R_X22Y386,CLEM_X23Y387) | muon_sorter_1(83%),wrapper_bucket(16%) |            0% |       4.90625 | 90%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+--------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |     Cell Names     | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+--------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.545% | (CLEM_X17Y360,CLEM_X48Y391)   | muon_sorter_1(99%) |            0% |       3.94367 | 74%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.406% | (CLEL_R_X19Y384,CLEM_X34Y415) | muon_sorter_1(97%) |            0% |       3.13111 | 60%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           1.130% | (CLEM_X18Y352,CLEM_X49Y415)   | muon_sorter_1(99%) |            0% |       3.93679 | 73%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.262% | (CLEM_X13Y364,CLEM_X28Y387)   | muon_sorter_1(97%) |            0% |       3.57856 | 68%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                4 |           0.394% | (CLEM_X16Y369,CLEM_X31Y384)   | muon_sorter_1(99%) |            0% |        3.3291 | 63%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.416% | (CLEM_X20Y388,CLEM_X35Y419)   | muon_sorter_1(99%) |            0% |       3.25228 | 61%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           1.070% | (CLEM_X16Y352,CLEM_X47Y415)   | muon_sorter_1(99%) |            0% |       3.90778 | 73%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.229% | (CLEM_X16Y364,CLEM_X23Y387)   | muon_sorter_1(99%) |            0% |       3.53255 | 65%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.714% | (CLEM_X7Y358,CLEL_R_X38Y389)  | muon_sorter_1(98%) |            0% |       3.90041 | 74%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.708% | (CLEM_X16Y388,CLEM_X47Y403)   | muon_sorter_1(99%) |            0% |       3.44691 | 65%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.219% | (NULL_X111Y357,CLEM_X44Y407)  | muon_sorter_1(99%) |            0% |       3.74007 | 71%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.547% | (CLEM_X16Y363,CLEM_X31Y394)   | muon_sorter_1(97%) |            0% |       3.00814 | 58%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+--------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |               Cell Names               | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        86% | (CLEM_X17Y379,CLEM_X17Y379)     | muon_sorter_1(100%)                    |            0% |          0.75 | 12%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        87% | (CLEM_X40Y412,CLEM_X40Y412)     | muon_sorter_1(100%)                    |            0% |         4.875 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        86% | (CLEM_X39Y387,CLEM_X39Y387)     | muon_sorter_1(100%)                    |            0% |         2.125 | 37%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        86% | (CLEL_R_X38Y381,CLEL_R_X38Y381) | muon_sorter_1(100%)                    |            0% |         5.375 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        86% | (CLEM_X39Y381,CLEM_X39Y381)     | muon_sorter_1(100%)                    |            0% |          4.25 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        85% | (CLEL_R_X36Y380,CLEL_R_X36Y380) | muon_sorter_1(100%)                    |            0% |         3.625 | 62%          | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| South     |                2 |        85% | (CLEL_R_X32Y392,CLEM_X35Y395)   | muon_sorter_1(100%)                    |            0% |       4.50625 | 81%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                0 |        89% | (CLEM_X23Y387,CLEM_X23Y387)     | muon_sorter_1(80%),wrapper_bucket(20%) |            0% |          5.25 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        88% | (CLEM_X22Y384,CLEM_X22Y384)     | muon_sorter_1(100%)                    |            0% |          4.25 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        89% | (CLEM_X20Y369,CLEM_X20Y369)     | muon_sorter_1(100%)                    |            0% |         3.875 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |               Cell Names               | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+
| CLEM_X12Y415   | 107             | 502          | 57%                  | muon_sorter_1(80%),wrapper_bucket(20%) | Y                   |
| CLEM_X12Y414   | 107             | 503          | 57%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X12Y420   | 107             | 496          | 57%                  | muon_sorter_1(87%),wrapper_bucket(12%) | Y                   |
| CLEL_R_X10Y406 | 100             | 511          | 56%                  | muon_sorter_1(100%)                    | Y                   |
| CLEL_R_X10Y404 | 100             | 513          | 56%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X12Y417   | 107             | 500          | 56%                  | muon_sorter_1(85%),wrapper_bucket(14%) | Y                   |
| CLEM_X12Y413   | 107             | 504          | 56%                  | muon_sorter_1(88%),wrapper_bucket(11%) | Y                   |
| CLEM_X12Y418   | 107             | 499          | 56%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X12Y419   | 107             | 498          | 56%                  | muon_sorter_1(87%),wrapper_bucket(12%) | Y                   |
| CLEM_X12Y423   | 107             | 493          | 56%                  | muon_sorter_1(100%)                    | Y                   |
+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEM_X37Y448   | 265             | 468          | 51%                  | muon_sorter_1(100%) | N                   |
| CLEM_X39Y373   | 274             | 545          | 50%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X36Y357 | 262             | 562          | 50%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X35Y357   | 206             | 562          | 50%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X34Y357   | 203             | 562          | 50%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X37Y357   | 265             | 562          | 50%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X35Y362 | 208             | 556          | 50%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X33Y362   | 199             | 556          | 50%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X34Y356 | 205             | 563          | 49%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X34Y355 | 205             | 564          | 49%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


