library ieee;
use ieee.std_logic_1164.all;

entity restador_6bits is
	port(
		ivA, ivB : in std_logic_vector(5 downto 0);
		ovS    	: out std_logic_vector(6 downto 0)
	);
end restador_6bits;

architecture Behavioral of restador_6bits is

--	signal svS : std_logic_vector(6 downto 0);
--	signal svX : std_logic_vector(6 downto 0);
--	signal svB : std_logic_vector(6 downto 0) := "0000000";

	component sumador_6_bits is
		port(
			ivA, ivB : in std_logic_vector(5 downto 0);
			Cin 		: in std_logic;
			ovS		: out std_logic_vector(5 downto 0);
			Cout 		: out std_logic
		);
	end component;

	component sumador_7_bits is
		port(
			ivA, ivB : in std_logic_vector(6 downto 0);
			Cin 		: in std_logic;
			ovS		: out std_logic_vector(6 downto 0);
			Cout 		: out std_logic
		);
	end component;

begin

	S1: sumador_6_bits port map(
		ivA  => ivA,
		ivB  => not(ivB),
		Cin  => '1',
		Cout => ovS(6),
		ovS  => ovS(5 downto 0)
	);
	
	
--	ovS(0) <= not(svS(0)) xor svS(6);
--	ovS(1) <= not(svS(0)) xor svS(6);
--	ovS(2) <= not(svS(0)) xor svS(6);
--	ovS(3) <= not(svS(0)) xor svS(6);
--	ovS(4) <= not(svS(0)) xor svS(6);
--	ovS(5) <= not(svS(0)) xor svS(6);
--	ovS(6) <= svS(6);
--	ovS(7) <= not(svS(6));
	
--	S2: sumador_7_bits port map (
--		ivA  => svX,
-- 		ivB  => svB,
--		Cin  => '0',
--		Cout => ovS(7),
--		ovS  => ovS(6 downto 0)
--	);

end Behavioral;