#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 17 12:08:38 2020
# Process ID: 24012
# Current directory: C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17884 C:\Users\Daniele\Desktop\università\elettronica digitale\progetto III\RAM\RAM.xpr
# Log file: C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/vivado.log
# Journal file: C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 846.664 ; gain = 125.113
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 17 12:09:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MyRAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_MyRAM_vlog.prj"
"xvhdl --incr --relax -prj Test_MyRAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.srcs/sim_1/new/Test_MyRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_MyRAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8eac986395a34a809fde28f78e9f5305 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_MyRAM_behav xil_defaultlib.Test_MyRAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.Registro [\Registro(nb=16)\]
Compiling architecture behavioral of entity xil_defaultlib.RegAdder [regadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Usa_RAM [usa_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.test_myram
Built simulation snapshot Test_MyRAM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_MyRAM_behav -key {Behavioral:sim_1:Functional:Test_MyRAM} -tclbatch {Test_MyRAM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_MyRAM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Test_MyRAM.CUT.MEM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_MyRAM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 856.848 ; gain = 3.047
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 17 12:10:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.runs/synth_1/runme.log
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 17 12:13:19 2020...
