# FPGA_Simple_ALU
Implemented FPGA data display and arithmetic logic unit with structural VHDL design

Board used: the University of Waterloo LogicalStep Board housing an Altera MAX10 Field Programmable Gate Array (FPGA) chip and various peripheral components

Software used: Altera Quartus‚ÄêPrime FPGA Design v15.1

Logic Processor Waveform
![image](https://user-images.githubusercontent.com/98293562/218340175-8a54e03a-0fe9-49c2-a140-964b02fdbc7b.png)

Logic Processor Waveform Annotated
![image](https://user-images.githubusercontent.com/98293562/218815384-1964396a-75cf-4e3c-897f-a5f6037477ba.png)
