.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, g++ 13.2.0-4ubuntu3 -O2)
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000010
000100000000011000
000001011000000000
000000110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 5 0
000000111000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 0
000000111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000001010000000001
000000000000000010
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000100000000011000000000000000000000000000000
000000000001010000000111110000000000000000000000000000
111000000000000000000010000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001011001110001110000000000
000000000000000000000000000000111000110001110000100000
010000000000000000000000000000011000000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000011001111100110010000000
000000000000000000000000000000001000111100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000010000000010100000011000000011110000000000
000000000000000000000100000000000000000011110000000000
000000000000000000000000000000001010000011110001000000
000000000000001101000000000000010000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 2
000000000000000011000010010001000000000000001000000000
000000000000000000100110100000000000000000000000001000
000000000000000101100011100000000001000000001000000000
000000000000001101000000000000001010000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000001000000000001000001000000001000000000
000000000000001001100000000000101000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000011000001100000101000000
000000000000000000000010110000011000001100000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000000011011001100000000010000000
000000000000000000000011000000111111100000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011011001000010100000000
000000000000000000000000001001011101000100100000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 5 3
000000000000000011000110010001000000000000001000000000
000000000000000000100010000000000000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000000000001000010000000001011000000000000000000
110000000000000000000000000000001000001000011100000000
000000000000000000000000001111001001000100100000000000
000000000000000000000000010000001000001000011100000000
000000000000000000000010101011001001000100100000000000
000000000000000000000110100000001001001000011100000000
000000000000000000000000001111001000000100100000000000
000000000000000000000000000000001001001000011100000000
000000000000000000000000001011001000000100100000000000
000000000000000000000110100000001001001000011100000000
000000000000000000000000001111001001000100100000000000
110000000000000000000000000000001001001000011110000000
000000000000000000000000001011001001000100100000000000
.logic_tile 6 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000110000011100001000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000110110011001001011100000001000000
000000000000000000000010000000001011011100000000000010
000000000000000101000111110000001100000011110000000000
000000000000001101100110100000010000000011110000000000
000000000000000000000000000000001100000011110000000000
000000000000000101000000000000000000000011110000100000
000000000000000000000000011011001111100000000000000000
000000000000000000000011110001011011000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 4
000000000000001001100110010000001000001000011100000000
000000000000000001000110001101001000000100100000010000
111000000000001000000000000000001000001000011100000000
000000000000000001000000001001001000000100100000000010
110000000000000000000110000000001000001000011100000000
000000000000000000000100001101001001000100100000000000
000000000000000000000000000000001000001000011100000000
000000000000000000000000001001001101000100100000000000
000000000000000000000110000000001001001000010100000000
001000000000000000000000001101001000000100100000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 4
010000000000000000000111000000001000000011110000000000
000000000000000000000000000000010000000011110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000010000000000000000000000000001010000011110000000000
001000000000000000000000000000010000000011110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
001000000000000000000000000000000000000000000000100010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 6
000000000000000001100010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000011000110000011111001100000000000000000
000000000000100001000000000000001001100000000000000000
000000000000001101000110000000001011000000110000000000
000000000000001111100000000000001111000000110000000000
010000000000000111100110000000001011110000000000000000
000000000000000000100000000000001000110000000001000100
000000000000000000000000000011101011000010000010100010
000000000000000000000000000000101011000010000000000100
000010100000000000000110100000000000000000000000000000
000001000010001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100001001010101000010100000000
110000000000000000000000001001111000110100010000100100
.logic_tile 7 6
000000000000000001100010110000001011000000110000000000
000000000000000001000110100000011011000000110011000000
111000000000000001100110100011111001010110000000000000
000000000000000001000011000000001001010110000000000000
000000000001000000000000010001011011000011000000000000
000000000000000000000010101001011101000001000000000000
010000000000000011100110111001101110101000000000100000
000001000000000000000011000111101101110100000000000000
000000000000000000000010011001101110000010000000000000
000000000000000000000110001011011000000000000000000000
000000000000001000000000010001101110011100000000000000
000000000000001011000010000000101101011100000000000000
000000000000000101000000001001101011000000000000000000
000000000000000000100010111111111000010000000000000000
010000000000001000000010000000001100110011110101000000
110000000000001011000100000000011001110011110000000000
.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000111111001000011010000000000
000001000000000101000000000000001110000011010000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001100000000101101100111100010110000000
000000000000000000000000000000001011111100010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100100000
010000000000000000000000000101000000000010000000100000
.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000001000000000000000000000000000001000000000
001000000000000011000000000000001001000000000000000000
000000000000000000000000000000001000001100110100000000
000000001010000000000000000000001001110011000000000000
000000000000001000000000000000011100001100110100000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000000000011010000011110100000000
000000000000001111000000000000000000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000110000000011001000000110000000000
000000000000001001000000000000001101000000110000000000
000000000000000001100000010000011001110000000000000000
000000000000000000000010000000011101110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000101011110001111010100000100
000000000000000000000000001101001100011111100000000000
.logic_tile 6 7
000000000000000000000111000000001010000011000000000000
000000000000000000000000000000011011000011000000000000
000000000000000001100110000101101110001000000001000000
000000000000000000000100000000111001001000000000000100
000000000000000000000111000000011001110000000000000100
000000000000000000000010100000001111110000000001000100
000000000000000000000110001101011110000100000000000000
000000000000000000000100001001111101010000100001000100
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101110000100000010000000
000000000000000000000000000000111001000100000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 7 7
000000000010001101100010000101001011000011100000000000
000000000000000111000000000000011010000011100000000010
111000000000001001000010110001011100100000010000000000
000000000000000001000110110111001000010100100000000001
110000000000001000000000010011101101000011100000000000
100000000000000111000010000011011000000001010000100000
000000000000000001100010110001111001100000000000000000
000001000000000000000110110000101001100000000000000000
010000000000000111000010010000011100001100000000100000
000000000000001111000110010000011000001100000000000000
000000100000011001100111100111101101000010100000000000
000000000010101001000000001001111000010010100000000000
000000000000000000000000000101111101011100000000000000
000000000000001111000000000000111011011100000000000010
110000000000000011100110000000000000000000000100000100
110000000000000000000100000011000000000010000000000000
.logic_tile 8 7
000000000000000000000110100001111101011100000000000000
000000000000000000000011010011101000101000000000000000
111000000000001111100110000000001011001100000000000000
000000000100000111100000000000001000001100000000000000
000000000000001011000011010000011000000000110000000000
000000000000000111000110000000011100000000110000000000
000000000000001111000000000011001110100000000000000000
000000000000000001000011000000001111100000000000000000
000000000000000000000000000111001000000010100000000000
000000000000001001000010110111011001000000100000000000
000000000000000011100000000011011111000111000000100000
000000000000000000100000000000101011000111000000000000
000000000000001001100000000000001010000011110000000000
000000000000000001000010110000000000000011110000000010
000010100000000011100000000101011011001111100100000001
000000000000000000100000001101101010101111010010000000
.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 7
000000000000000000000000000000011001111100110000000010
000000000000000000000010010000011001111100110000000001
111000100000000000000111010000000000000000000000000000
000001000000000000000111110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000101000000
000000000000000000000011111101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000011011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
001000000000000000
000010000000000000
000010010000000001
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000000000111100010100101011010101000010000000000
010000000000000000100010100000101011101000010000000100
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000011000000011110100000000
010000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 8
000000000000001000000110000000001000110000000000000000
000000000000000001000000000000011011110000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000001011111001001010100000000
000000000000000000000000001101001111001111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 6 8
000001000000000101000110010000000000000000000000000000
000000100000000101000010010000000000000000000000000000
111000000000000000000000000000011101110000000000000000
000000000000000011000000000000001110110000000000000100
000000000000000101000000000000001000000000110001000000
000000000000000101000000000000011001000000110000000000
000000000000000101000110010011001011001000000000000000
000000000000000000000011010000101100001000000000000000
000001000000001001100000010001001110110000000010000010
000010100000000011000011001011001000110000100000000000
000000000000001101100000000101001100110000100010000000
000000000000001101000000000000001010110000100000000000
000000000000001000000000000000001101000011000000000000
000000000000000011000000000000001010000011000000000000
000000000000000000000000000101111001111101000110000100
000000000000000001000000000000101011111101000000000010
.logic_tile 7 8
000000000000000111000111100000011111110000000000000000
000000000000001001000110000000011000110000000000000000
111000000000001000000110000111001000010000110000000000
000000000000001011000000000000011010010000110000000001
000000100000001011100000001011101001101000010100000000
000000000000000001100000000001011100010000100001000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001111000000000101101010100001010100000000
000000000000000111000000000001001101010001110010000010
000000000000000001100000001101101110111000110100000000
000000000000000011100000000111101000110110110000000100
000000000000000111000000010001101101111100010100000000
000000000000000000000010000000011001111100010000000000
.logic_tile 8 8
000000000000000011100000010101100000000000001000000000
000010100000000000100010000000100000000000000000001000
111000000000001000000110000001100000000000001000000000
000001000000000001000000000000001000000000000000000000
110000000000000011100110000001101000111100001000000000
010000000000000000100000000000101010111100000000000000
000000000110001000000110010101001000000011110100000000
000000000000000001000010000000100000111100001000000010
000000000001010000000000010101111010000011110100000000
000000000000100000000010100000010000111100001000000010
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000010000000011111000000010
110000000000000111100000000101101000000011110100000000
110000000000000000000000000000110000111100001000000000
.logic_tile 9 8
000000000000001011100111110000011100110000000001000000
000000000000000001100111100000011010110000000000000000
111001000000000111100111000101001001110000100000000000
000000000000000011000011000000011010110000100000000000
001000000000001001010010111101101001000011100000000000
000000000000000001000111110001111001000010100000000000
000000000000001011100110101101111010000010000001000000
000000000000000001100010001001101000000000000000000000
000000000000000001110000001001101100111101010110000000
000000000000000000000000000001001000111101110010000000
000000000000000000000110010101011000101001010110000000
000000000000000000000010001101111010111001010000000001
000000000000000000000011001101101000101000010101000000
000000000000000000000100001011011000110100010000000000
000000000000000111100000000111011111101000010100000000
000000000000000000000000000000101101101000010010100000
.ramt_tile 10 8
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 8
000000000000000000000000010101101110001110000000000000
000000000000000000000010000000111001001110000000000011
111000000000000001100110010000011011111111000000100000
000001000000000011000010000000011111111111000001000010
000000000000000000000000000011111001010000000000000000
000000000000000011000011010000011101010000000001000000
000000000000000001100110010001101100000010110001000000
000000000000000011000010000000101110000010110000000000
000000000000001001000000001001101101101000010100100000
000000000000000001100000000011001000110100010000000000
000000000000001011100000010101101101101000010100000000
000000000010000001100011100101001010111000100000000000
000000000000001000000000011111101011111001110100000000
000000000000000111000011100011011000101001110010100001
000000000000001011100011010111111111101100000100000000
000000000000000111100011100000011111101100000000000000
.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 8
000000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 9
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
110000000000000000000000000001001101110001010101000000
100000000000000000000000000000101000110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000111100000000101101101110001010100000000
000000000000000000000000000000101001110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 9
000000000000000000000000010001111000011100000000000000
000000000000000000000011010000101011011100000000000000
111000000000001001000010100001011011110000100000000000
000000000000000111100000000000101011110000100000000000
000000000000001001100111011101001100110001110100000000
000000000000000001000010000001101100110000110000000000
000010000000001011100110011111001010110001110100000000
000000000000000111100011010101101110110000110000000000
000000000000001001100000001111101010001011110100100000
000000000000001101000000000001001010000011110000000000
000010100000000011100000001111111111110001110100000000
000000000000000111100000000101011100110000110010000000
000000000000001000000110001111101101001111010100000000
000000000000001101000000000001101100001111000000000010
000000001110001001100110111101101010110001110101000000
000000000000000001000110000101101110110000110000000000
.logic_tile 7 9
000000000000001011000011010001011011110001010100000000
000000000100000001000110000000011000110001010000000000
111000100001000011100110000111111001110001010101000000
000001000000001101100011110000111001110001010000000000
110000000001000000000110110001111011110001010100000000
100000000100101011000010100000011010110001010000000000
000000000001001001100111100101111001110001010100000000
000000000000100001000111110000111111110001010001000000
000000000000000000000000000101011010110001010100000000
000000000000000000000000000000111000110001010000000000
000010000000001000000000000101011001110001010100000000
000001000000000101000000000000111010110001010000000000
000010100000000000000000000001011010110001010100000000
000000000000000000000000000000111001110001010000000000
000001000000000000000110110011111000110001010100000000
000010000000000000000010000000011010110001010000000000
.logic_tile 8 9
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001001100110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011110000000010101000000
000000000000000000000000000000001001000000010000000000
000000000000000000000000000111111101000000010100000000
000000000000000001000000000000001000000000010000000000
000000000000000011100000000011011111000000010100000000
000000000000000000100000000000001000000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000000011011111000000010100000000
000000000000000111100000000000001001000000010000000000
.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000010000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100000011000111000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000101100111000101101011010000000000000000
000000000000000000000011000000111000010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011101110001010110000000
000000000000000000000011110000011001110001010000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000101111101110001010100000000
000000000000000000000000000000011011110001010000000000
.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 9
000000000000000000000000000101101100111011110000000000
000000000000000000000010010000101101111011110000000001
111000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000000011100000001011001111100011110000000000
000010000010000000100000001101101100111011110000100000
000000000000000111100000000000001100000011110000000000
000000000000000000000000000000000000000011110000100000
010000000000000000000000000001101101000001110100100000
110000000000000000000000000000011000000001110000000000
.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.io_tile 13 9
000001111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 10
000000000000000111000111010001111000001001010000100000
000000000000001001000010000000101001001001010001000000
111000000000000101000111010011101101000000010000000000
000000000000000000100010000000001101000000010000000000
000000000000000011100010010111011010000010000000000000
000000000000000000000111010000111000000010000000000000
000010000001000101000111000011111001000011100010000000
000000001010100000100011101111111111000011000000000000
000000000000001001100011100000011111001100000000000000
000000000000000001000000000000011010001100000000000100
000000000000000001000110001111101010000010110000000000
000000000000001001100010100011101001000011110000000000
000000000000000000000011101001001010101000010000000000
000000000000000000000010101101011111010100000000000000
000000000000000001100110010111101010111110110100000000
000000000000000000000011011011011100010110100000000000
.logic_tile 7 10
000000000000000000000110001101001010000000010000000010
000000000000000000000011100011101001000000000000000000
111000000000000000000110100111001011111000100100000000
000000000000000000000000000000111001111000100000000000
110000000000001001100111000000000000000000000000000000
100000000000000101000110010000000000000000000000000000
000010000000000000000010100101101010111001000100000000
000000000000000000000100000000101101111001000000000000
000000000000000000000011100011101000111001000100000000
000000000000000000000000000000111111111001000000000000
000000100000001000000010100000000000000000000000000000
000001000000001011000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 10
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 10
000000000000000000000000000000011100000000110100000010
000000000000000000000000000000011101000000110000100000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 6 11
000000000000010000000110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000110010011001001110000010000000000
000000000000001001000011110000011111110000010000000000
000000000000100001100000001011001100000011100000000000
000000000011010101000000000111101111000011000000100010
000000000000000000000000010011101111000011010000000000
000000000000000000000010000000101011000011010000000000
000000000000000111000110100101011101110000000000000000
000000000000000111000000001001011111100000000000000000
000000000000001000000010110001111111000010000000000000
000000000000000001000011010000001110000010000000000000
000000000000000111000111000000011001110000000000000010
000000000000000000000000000000011001110000000000000000
000000000000001101100110110101011100001111010100000000
000000000000000101000111000000001001001111010000000000
.logic_tile 7 11
000000000000000000000111010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000001001100000010101111000000010110000000000
000000000000000001000011001011111001000011110000000000
000000000000001001000110010001101100101000010100000000
000000000000001111000010001001001111110100010010000100
000000000000001001100110000101001011101000010110000000
000000000000000001000011101101101111111000100000100000
000000000000000001000111101101001100101000010100000110
000000000000001001000000000001001111110100010000000000
000000000000000000000011011101101011101000010100000000
000000000100000000000010000101001111111000100000000000
000000000000000001100011101101101100101000010100000000
000000000000000000000000001011101111110100010000000100
000000000000000000000000010111001101111110110100000000
000000001110000000000011010000001101111110110000000010
.logic_tile 8 11
000000000000000000000110010111100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000110000000000001000000001000000000
000000000000000000000010110000001001000000000000000000
110000000000000000000000001000001000000100101100000000
010000000000000000000000001001001001001000010100000000
000000000000000000000000001000001000000100100100000000
000000000000000000000010111101001001001000010100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011011000011000100000000
000000000000000000000000000000011101000011000100100001
110000000000000000000000011000011101000100100100000000
000000000000000000000010001101011001001000010100000000
.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.ramb_tile 10 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 11
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001100000001100000
000000000000000000
000000000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 12
010000000000000000000000010000011111110000000000000001
000000000000000000000010000000011010110000000000000000
001000000000000101000000000001011101100000000000000000
000000000000000000100000000000111000100000000000000010
010000000000000000000110100000000000000000000100000000
100000000000000000000100001101000000000010000100000000
000000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
.logic_tile 6 12
010000000000000000000110011001111010010111100000000000
000000000000000000000111101001001111001011100000000000
001000000000001001100010011101101000001001010000000000
000000000000001001100110010011111010010110100000000010
010000000000001011000111001001011000010111100000000100
110000000000000001000011010001111010001011100000000000
000000000000001001100111010000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000101101011000100100100000000
001000000000000000000000000000111100000100100100000000
000000000000001011100000010011111011000011100100100000
000000000000000001000010000000101010000011100100000000
000000000000000000000111100101101011010001000100100000
001000000000000000000000000000111100010001000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 12
000000000000000000000000010011001100001001010000000100
000000000000000111000011101011101100010110100000000000
000000000000000101000011001101101001010111100000000000
010000000000000000000110101101011100001011100000000000
000000000000000111100110001101111110001001010000000001
000000000000000000000100001011001010010110100000000000
000000000000001101000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000001100110101001111000010111100000000000
000000000000001101000011101001011110001011100000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000001001001010010111100000000000
001000000000001101000000000001011110000111010000000000
.logic_tile 8 12
010000000000000000000010001111011001000000000001000000
000000000000000000000100000011111111000010000000000000
001000000000000011000110010001111011010111100000000000
000000000000000000000011001011111101000111010001000000
010000000000000011100010100101101010010111100010000000
100000000000000000000010101111111101000111010000000000
000000000000001001100010110001101011010111100000000000
001000000000000001000011001011101001000111010000000000
000000000000001000000110010101001001000000000000000000
001000000000000001000110101101111011000010000000000100
000000000000000000000110100000001101000000110000000000
000000000000001111000000000000001000000000110000000000
000000000000000000000110010000011010000000110000000000
001000000000000000000110100000001011000000110000000000
111000000000100000000110100000011011000011000100000000
000000000001000000000000000000001001000011000100000000
.logic_tile 9 12
010000000000000000000110010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000101100110100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
010000000000000000000000001000001000000100101100000000
100000000000000000000000000101001001001000010100000000
000000000000000101100110101000001000000100100101000000
001000000000000000000000000001001001001000010100000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000001000011011000100100100000000
001000000000000000000000000001011101001000010100000000
.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 12
000000000000000010
000000000000000000
000000111000000000
000000001000000001
000000000000010010
000000000000110000
000110000000000000
000001010000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 13
010000000000000000000110010001000000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000000010000000001000000001000000000
000000000000000000000010000000001011000000000000000000
110000000000000000000110000000001000001100010100000000
110000000000000000000000001011001001001100100100000010
000000000000000000000000010001001011000011100101000000
000000000000000000000010000000111011000011100100000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000100000000
000000000000000000000011110000001001000100100100100000
000000000000000000000110101001011001001000010100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 13
010000000000000001000111101111001100010111100000000000
000000000000000001100110110011001010000111010000000000
001000000000000011100011000001011001010111100000100000
000000000000000000000110110001011001000111010000000000
010000000000001011000111100001101011000001000000000000
110000000000000111100110110000001011000001000000000000
000000000000000011100011000000011110000000110000000000
000000000000000000000110110000001111000000110000000001
000000000000000011000000001111001011010111100000000000
001000000000000000100000000011011010000111010000000000
000000000000000001100110100001001111000000000000000000
000000000000000001000000001111101011000010000000000000
000000000000000011000000000011101001100000000000000000
000000000000000001100010000000111111100000000001000000
110000000000000001100110001000000000000000000100000000
000000000000000000000000000011000000000010000100000000
.logic_tile 7 13
010000000000000000000110000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011101000000000000000000
000000000000000000000000001011101101000010000000000000
000000000000000000000110110000001000000000110000100000
001000000000000000000010100000011111000000110000000010
001000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000100000000
.logic_tile 8 13
010000000000000011100011010101100000000000001000000000
001000000000000000100110000000000000000000000000001000
001000000000001000000110000000000001000000001000000000
000000000000000001000000000000001001000000000000000000
010000000000000011100000000000001000000100101100100000
000000000000000000100000000101001001001000010100000000
000000000000001000000000000000001000000100100100000000
000000000000000001000000000001001101001000010100000001
000000000000000000000110000000001001000011000100000000
001000000000000000000000000000011000000011000100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011001000100100100000100
000000000000000000000000000001001001001000010100000000
.logic_tile 9 13
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 14
000000000000000000000110010001100000000000001000000000
000000000000000000000011110000100000000000000000001000
001000000000000000010110010000000001000000001000000000
000000000000000000000010000000001011000000000000000000
010000000000000000000010100000001000000100101100000000
010000000000000000000010011101001101001000010100000000
000000000000000000000000010000001000000100100100000000
000000000000000000000010001101001001001000010100000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001000100100100000000
000000000000000000000000001101011001001000010100000000
110000000000000000000000000000001011000011000100000010
000000000000000000000000000000011001000011000100000000
.logic_tile 7 14
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001101110000000000000100
000000000000000000000000000000011101110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 14
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000001000110000000000000000
010000000000000011000000000000011101110000000001000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 15
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000010
000000000000000000000000000000000000000011111000000010
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000011110100000010
000000000000000000000010000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011000000000110000000000
000000000000001011000000000000001010000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 17
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 17
000001011000011000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 17
000000000000011000
000100000000000001
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 10 17
000000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 11 17
000000000000000000
000100000000000000
000001011000000000
000000001000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 12 17
000000110000000010
000100000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.sym 1 stopwatch1.clockDivider1.clk_out$2
.sym 2 stopwatch1.counter_chain1.inst_sec_0X.ena$2
.sym 4 stopwatch1.counter_chain1.inst_min_0X.ena$2
.sym 5 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 6 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 7 clockDividerIce1.clk_out$2
.sym 8 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 635 clockDividerIce1.counter[2]
.sym 636 clockDividerIce1.counter[1]
.sym 637 clockDividerIce1.counter[0]
.sym 748 clockDividerIce1.clk_out_SB_DFFE_Q_E
.sym 750 clockDividerIce1.clk_out
.sym 830 clockDividerIce1.clk_out
.sym 836 CLK_IN$2
.sym 944 stopwatch1.counter_chain1.inst_min_0X.ena
.sym 2235 stopwatch1.clockDivider1.counter[0]
.sym 2822 $true
.sym 2859 clockDividerIce1.counter[0]$2
.sym 2860 $false
.sym 2861 clockDividerIce1.counter[0]
.sym 2862 $false
.sym 2863 $false
.sym 2865 clockDividerIce1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 2867 $false
.sym 2868 clockDividerIce1.counter[1]
.sym 2872 $false
.sym 2873 $false
.sym 2874 clockDividerIce1.counter[2]
.sym 2875 clockDividerIce1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 2878 $false
.sym 2879 $false
.sym 2880 clockDividerIce1.counter[1]
.sym 2881 clockDividerIce1.counter[0]
.sym 2884 $false
.sym 2885 $false
.sym 2886 $false
.sym 2887 clockDividerIce1.counter[0]
.sym 2906 $true
.sym 2907 CLK_IN$2
.sym 2908 clockDividerIce1.clk_out_SB_DFFE_Q_E
.sym 3007 $false
.sym 3008 clockDividerIce1.counter[2]
.sym 3009 clockDividerIce1.counter[1]
.sym 3010 clockDividerIce1.counter[0]
.sym 3019 $false
.sym 3020 $false
.sym 3021 $false
.sym 3022 clockDividerIce1.clk_out$2
.sym 3041 clockDividerIce1.clk_out_SB_DFFE_Q_E
.sym 3042 CLK_IN$2
.sym 3043 $false
.sym 3859 stopwatch1.controller1.counter_enable_SB_DFFSR_Q_R
.sym 4604 $false
.sym 4605 $false
.sym 4606 stopwatch1.clockDivider1.counter[0]
.sym 4607 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 4644 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 4645 clockDividerIce1.clk_out$2
.sym 4646 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 6104 $false
.sym 6105 $false
.sym 6106 $false
.sym 6107 i_board_reset$2
.sym 6561 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 6566 stopwatch1.clockDivider1.counter[1]
.sym 8093 state0$2
.sym 8096 state1$2
.sym 8248 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8249 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8250 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8251 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8407 stopwatch1.clockDivider1.counter[2]
.sym 8408 stopwatch1.clockDivider1.counter[3]
.sym 8409 stopwatch1.clockDivider1.counter[4]
.sym 8410 stopwatch1.clockDivider1.counter[5]
.sym 8411 stopwatch1.clockDivider1.counter[6]
.sym 8412 stopwatch1.clockDivider1.counter[7]
.sym 8485 $false
.sym 8486 stopwatch1.clockDivider1.counter[2]
.sym 8487 stopwatch1.clockDivider1.counter[1]
.sym 8488 stopwatch1.clockDivider1.counter[0]
.sym 8515 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 8516 $false
.sym 8517 stopwatch1.clockDivider1.counter[1]
.sym 8518 stopwatch1.clockDivider1.counter[0]
.sym 8525 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 8526 clockDividerIce1.clk_out$2
.sym 8527 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 8528 stopwatch1.clockDivider1.counter[8]
.sym 8529 stopwatch1.clockDivider1.counter[9]
.sym 8530 stopwatch1.clockDivider1.counter[10]
.sym 8531 stopwatch1.clockDivider1.counter[11]
.sym 8532 stopwatch1.clockDivider1.counter[12]
.sym 8898 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 8899 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 8904 stopwatch1.SPI_wrapper1.word_out[10]
.sym 9020 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 9023 stopwatch1.SPI_wrapper1.word_out[11]
.sym 9145 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[11]
.sym 9147 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[10]
.sym 9512 stopwatch1.counter_chain1.inst_min_0X.ena
.sym 9513 stopwatch1.counter_chain1.inst_min_X0.ena
.sym 9514 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[0]
.sym 9637 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[0]
.sym 9638 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 9640 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[1]
.sym 9641 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 10201 state2$2
.sym 10204 stopwatch1.controller1.counter_enable
.sym 10230 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E
.sym 10231 stopwatch1.clockDivider1.clk_out
.sym 10476 $false
.sym 10477 $false
.sym 10478 $false
.sym 10479 stopwatch1.clockDivider1.counter[5]
.sym 10482 $false
.sym 10483 $false
.sym 10484 $false
.sym 10485 stopwatch1.clockDivider1.counter[3]
.sym 10488 $false
.sym 10489 $false
.sym 10490 $false
.sym 10491 stopwatch1.clockDivider1.counter[4]
.sym 10494 $false
.sym 10495 $false
.sym 10496 $false
.sym 10497 stopwatch1.clockDivider1.counter[6]
.sym 10516 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10517 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10518 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10519 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 10520 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10549 $true
.sym 10586 stopwatch1.clockDivider1.counter[0]$2
.sym 10587 $false
.sym 10588 stopwatch1.clockDivider1.counter[0]
.sym 10589 $false
.sym 10590 $false
.sym 10592 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10594 $false
.sym 10595 stopwatch1.clockDivider1.counter[1]
.sym 10598 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10599 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10600 $false
.sym 10601 stopwatch1.clockDivider1.counter[2]
.sym 10602 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10604 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10605 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10606 $false
.sym 10607 stopwatch1.clockDivider1.counter[3]
.sym 10608 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10610 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10611 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10612 $false
.sym 10613 stopwatch1.clockDivider1.counter[4]
.sym 10614 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10616 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10617 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10618 $false
.sym 10619 stopwatch1.clockDivider1.counter[5]
.sym 10620 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10622 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10623 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10624 $false
.sym 10625 stopwatch1.clockDivider1.counter[6]
.sym 10626 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10628 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10629 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10630 $false
.sym 10631 stopwatch1.clockDivider1.counter[7]
.sym 10632 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10633 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 10634 clockDividerIce1.clk_out$2
.sym 10635 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 10636 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10639 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10640 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10672 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10709 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10710 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10711 $false
.sym 10712 stopwatch1.clockDivider1.counter[8]
.sym 10713 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10715 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10716 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10717 $false
.sym 10718 stopwatch1.clockDivider1.counter[9]
.sym 10719 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10721 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10722 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10723 $false
.sym 10724 stopwatch1.clockDivider1.counter[10]
.sym 10725 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10727 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 10728 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10729 $false
.sym 10730 stopwatch1.clockDivider1.counter[11]
.sym 10731 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10734 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10735 $false
.sym 10736 stopwatch1.clockDivider1.counter[12]
.sym 10737 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 10756 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 10757 clockDividerIce1.clk_out$2
.sym 10758 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 10883 state1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 10884 state0_SB_LUT4_I2_O[1]
.sym 10885 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10886 state0_SB_LUT4_I1_O[1]
.sym 10889 state1$2
.sym 11005 state0_SB_LUT4_I1_2_O[1]
.sym 11006 state0_SB_LUT4_I1_2_O[0]
.sym 11007 state0_SB_LUT4_I0_O[3]
.sym 11008 state0_SB_LUT4_I0_O[2]
.sym 11010 state0_SB_LUT4_I1_1_O[0]
.sym 11085 $false
.sym 11086 $false
.sym 11087 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 11088 state0_SB_LUT4_I1_O[1]
.sym 11091 $false
.sym 11092 $false
.sym 11093 i_board_reset$2
.sym 11094 stopwatch1.SPI_wrapper1.word_out[10]
.sym 11121 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 11122 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 11123 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 11124 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 11125 $true
.sym 11126 clockDividerIce1.clk_out$2
.sym 11127 $false
.sym 11129 state0_SB_LUT4_I1_1_O[1]
.sym 11130 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I3[2]
.sym 11131 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 11132 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 11133 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 11134 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11135 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 11202 $false
.sym 11203 $false
.sym 11204 i_board_reset$2
.sym 11205 stopwatch1.SPI_wrapper1.word_out[11]
.sym 11220 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 11221 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 11222 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11223 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 11248 $true
.sym 11249 clockDividerIce1.clk_out$2
.sym 11250 $false
.sym 11251 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 11252 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 11253 stopwatch1.SPI_wrapper1.word_out[5]
.sym 11254 stopwatch1.SPI_wrapper1.word_out[6]
.sym 11255 stopwatch1.SPI_wrapper1.word_out[8]
.sym 11256 stopwatch1.SPI_wrapper1.word_out[9]
.sym 11257 stopwatch1.SPI_wrapper1.word_out[7]
.sym 11258 stopwatch1.SPI_wrapper1.word_out[4]
.sym 11337 $false
.sym 11338 stopwatch1.SPI_wrapper1.word_out[11]
.sym 11339 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[10]
.sym 11340 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 11349 $false
.sym 11350 stopwatch1.SPI_wrapper1.word_out[10]
.sym 11351 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[9]
.sym 11352 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 11371 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 11372 clockDividerIce1.clk_out$2
.sym 11373 $false
.sym 11374 state0_SB_LUT4_I1_2_O[2]
.sym 11375 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[2]
.sym 11376 state0_SB_LUT4_I1_2_O_SB_LUT4_O_1_I2[1]
.sym 11377 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 11378 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11379 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 11380 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 11381 stopwatch1.SPI_wrapper1.word_out[1]
.sym 11498 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 11499 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 11500 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 11501 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 11502 state0_SB_LUT4_I1_2_O_SB_LUT4_O_1_I2[2]
.sym 11503 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 11504 stopwatch1.SPI_wrapper1.word_out[3]
.sym 11620 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I3_O[2]
.sym 11621 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[3]
.sym 11622 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11624 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 11625 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[3]
.sym 11626 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 11694 $false
.sym 11695 $false
.sym 11696 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[1]
.sym 11697 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 11700 $false
.sym 11701 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[0]
.sym 11702 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[1]
.sym 11703 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 11706 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_4_D[1]
.sym 11707 $false
.sym 11708 $false
.sym 11709 $false
.sym 11740 stopwatch1.counter_chain1.inst_min_0X.ena$2
.sym 11741 stopwatch1.clockDivider1.clk_out$2
.sym 11742 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 11743 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11744 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I3_O[1]
.sym 11745 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[0]
.sym 11746 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 11747 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I3_O[3]
.sym 11748 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[1]
.sym 11749 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 11750 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[1]
.sym 11779 $true
.sym 11816 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 11817 $false
.sym 11818 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11819 $false
.sym 11820 $false
.sym 11822 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_I3
.sym 11824 $false
.sym 11825 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 11829 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[0]
.sym 11830 $false
.sym 11831 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[0]
.sym 11832 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_I3
.sym 11835 $false
.sym 11836 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[0]
.sym 11837 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 11838 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11847 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[0]
.sym 11848 $false
.sym 11849 $false
.sym 11850 $false
.sym 11853 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[0]
.sym 11854 $false
.sym 11855 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 11856 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11863 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 11864 stopwatch1.clockDivider1.clk_out$2
.sym 11865 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 11868 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[1]
.sym 11869 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[0]
.sym 11872 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[2]
.sym 11873 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 12309 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O
.sym 12434 $false
.sym 12435 stopwatch1.controller1.counter_enable
.sym 12436 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 12437 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 12440 $false
.sym 12441 $false
.sym 12442 $false
.sym 12443 stopwatch1.clockDivider1.clk_out$2
.sym 12456 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E
.sym 12457 clockDividerIce1.clk_out$2
.sym 12458 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 12535 $true
.sym 12572 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI$2
.sym 12573 $false
.sym 12574 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12575 $false
.sym 12576 $false
.sym 12578 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12580 $false
.sym 12581 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12584 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12586 $false
.sym 12587 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12590 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12592 $false
.sym 12593 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12596 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12598 $true$2
.sym 12599 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12602 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12604 $true$2
.sym 12605 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12608 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12610 $true$2
.sym 12611 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12614 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12616 $false
.sym 12617 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12624 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 12626 stopwatch1.clockDivider1.counter[13]
.sym 12658 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12695 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12697 $false
.sym 12698 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12701 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 12703 $true$2
.sym 12704 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12707 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12709 $false
.sym 12710 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 12714 $false
.sym 12715 stopwatch1.clockDivider1.counter[8]
.sym 12716 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 12717 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12720 $false
.sym 12721 $false
.sym 12722 $false
.sym 12723 stopwatch1.clockDivider1.counter[7]
.sym 12726 $false
.sym 12727 $false
.sym 12728 $false
.sym 12729 stopwatch1.clockDivider1.counter[8]
.sym 12732 stopwatch1.clockDivider1.counter[12]
.sym 12733 stopwatch1.clockDivider1.counter[9]
.sym 12734 stopwatch1.clockDivider1.counter[7]
.sym 12735 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12738 $false
.sym 12739 $false
.sym 12740 $false
.sym 12741 stopwatch1.clockDivider1.counter[12]
.sym 12749 $true$2
.sym 12819 $false
.sym 12820 $false
.sym 12821 $false
.sym 12822 stopwatch1.clockDivider1.counter[9]
.sym 12837 $false
.sym 12838 $false
.sym 12839 $false
.sym 12840 stopwatch1.clockDivider1.counter[11]
.sym 12843 $false
.sym 12844 $false
.sym 12845 $false
.sym 12846 stopwatch1.clockDivider1.counter[10]
.sym 12991 state0_SB_DFFSR_Q_R
.sym 12992 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 12993 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_1_O[1]
.sym 12994 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 12995 state2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12996 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_O[1]
.sym 12997 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_O[0]
.sym 12998 state0$2
.sym 13071 $false
.sym 13072 i_board_reset$2
.sym 13073 state1$2
.sym 13074 stopwatch1.clockDivider1.clk_out$2
.sym 13077 $false
.sym 13078 $false
.sym 13079 state0$2
.sym 13080 state2$2
.sym 13083 $false
.sym 13084 $false
.sym 13085 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13086 state0_SB_LUT4_I1_2_O[0]
.sym 13089 $false
.sym 13090 state0$2
.sym 13091 state1$2
.sym 13092 state2$2
.sym 13107 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 13108 state0_SB_LUT4_I2_O[1]
.sym 13109 state1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 13110 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13111 $true
.sym 13112 clockDividerIce1.clk_out$2
.sym 13113 state0_SB_DFFSR_Q_R
.sym 13114 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13115 stopwatch1.controller1.display_enable_SB_LUT4_I0_O[3]
.sym 13116 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 13117 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_1_O[0]
.sym 13118 stopwatch1.controller1.display_enable_SB_LUT4_I0_O[2]
.sym 13119 stopwatch1.controller1.display_enable_SB_LUT4_I0_O[1]
.sym 13120 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_O[2]
.sym 13121 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[0]
.sym 13188 $false
.sym 13189 $false
.sym 13190 state1$2
.sym 13191 state0_SB_LUT4_I2_O[1]
.sym 13194 $false
.sym 13195 state0$2
.sym 13196 state1$2
.sym 13197 state2$2
.sym 13200 $false
.sym 13201 $false
.sym 13202 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13203 state0_SB_LUT4_I1_1_O[0]
.sym 13206 state0$2
.sym 13207 state1$2
.sym 13208 state2$2
.sym 13209 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13218 $false
.sym 13219 state0$2
.sym 13220 state1$2
.sym 13221 state2$2
.sym 13237 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13238 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[2]
.sym 13239 stopwatch1.SPI_wrapper1.sent_ON
.sym 13242 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 13243 stopwatch1.SPI_wrapper1.word_out[0]
.sym 13244 stopwatch1.SPI_wrapper1.sent_BCD
.sym 13317 $false
.sym 13318 $false
.sym 13319 i_board_reset$2
.sym 13320 state0_SB_LUT4_I1_O[1]
.sym 13323 $false
.sym 13324 $false
.sym 13325 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 13326 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13329 $false
.sym 13330 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13331 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 13332 state0_SB_LUT4_I1_2_O[0]
.sym 13335 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13336 state0_SB_LUT4_I1_2_O[0]
.sym 13337 state0_SB_LUT4_I1_2_O[1]
.sym 13338 state0_SB_LUT4_I1_2_O[2]
.sym 13341 $false
.sym 13342 state0_SB_LUT4_I1_2_O[0]
.sym 13343 state0_SB_LUT4_I1_2_O[1]
.sym 13344 state0_SB_LUT4_I1_2_O[2]
.sym 13347 $false
.sym 13348 $false
.sym 13349 state0_SB_LUT4_I1_1_O[0]
.sym 13350 state0_SB_LUT4_I1_1_O[1]
.sym 13353 $false
.sym 13354 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13355 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13356 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I3[2]
.sym 13357 $true
.sym 13358 clockDividerIce1.clk_out$2
.sym 13359 $false
.sym 13360 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[4]
.sym 13361 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[13]
.sym 13362 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[7]
.sym 13363 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[9]
.sym 13364 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[5]
.sym 13365 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[6]
.sym 13366 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[8]
.sym 13367 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[12]
.sym 13434 $false
.sym 13435 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13436 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13437 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 13440 $false
.sym 13441 state0_SB_LUT4_I1_2_O[0]
.sym 13442 state0_SB_LUT4_I0_O[2]
.sym 13443 state0_SB_LUT4_I1_2_O[2]
.sym 13446 i_board_reset$2
.sym 13447 stopwatch1.SPI_wrapper1.word_out[5]
.sym 13448 state0_SB_LUT4_I0_O[3]
.sym 13449 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 13452 i_board_reset$2
.sym 13453 stopwatch1.SPI_wrapper1.word_out[6]
.sym 13454 state0_SB_LUT4_I0_O[3]
.sym 13455 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 13458 i_board_reset$2
.sym 13459 stopwatch1.SPI_wrapper1.word_out[8]
.sym 13460 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 13461 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 13464 i_board_reset$2
.sym 13465 stopwatch1.SPI_wrapper1.word_out[9]
.sym 13466 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13467 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 13470 i_board_reset$2
.sym 13471 stopwatch1.SPI_wrapper1.word_out[7]
.sym 13472 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 13473 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 13476 i_board_reset$2
.sym 13477 stopwatch1.SPI_wrapper1.word_out[4]
.sym 13478 state0_SB_LUT4_I0_O[3]
.sym 13479 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_9_D_SB_LUT4_O_I3[3]
.sym 13480 $true
.sym 13481 clockDividerIce1.clk_out$2
.sym 13482 $false
.sym 13483 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 13484 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[1]
.sym 13486 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[2]
.sym 13487 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[3]
.sym 13557 $false
.sym 13558 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13559 state0_SB_LUT4_I1_2_O_SB_LUT4_O_1_I2[1]
.sym 13560 state0_SB_LUT4_I1_2_O_SB_LUT4_O_1_I2[2]
.sym 13563 $false
.sym 13564 i_board_reset$2
.sym 13565 stopwatch1.SPI_wrapper1.word_out[1]
.sym 13566 state0_SB_LUT4_I1_2_O[2]
.sym 13569 $false
.sym 13570 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13571 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13572 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13575 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13576 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13577 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13578 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 13581 $false
.sym 13582 $false
.sym 13583 state0_SB_LUT4_I1_2_O_SB_LUT4_O_1_I2[2]
.sym 13584 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13587 i_board_reset$2
.sym 13588 stopwatch1.SPI_wrapper1.word_out[1]
.sym 13589 state0_SB_LUT4_I0_O[2]
.sym 13590 state0_SB_LUT4_I0_O[3]
.sym 13593 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13594 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13595 state0_SB_LUT4_I1_2_O[0]
.sym 13596 state0_SB_LUT4_I1_1_O[1]
.sym 13599 state0_SB_LUT4_I1_2_O[0]
.sym 13600 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 13601 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[2]
.sym 13602 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[3]
.sym 13603 $true
.sym 13604 clockDividerIce1.clk_out$2
.sym 13605 $false
.sym 13607 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 13608 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13609 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13610 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13611 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13612 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13613 stopwatch1.SPI_wrapper1.word_out[2]
.sym 13686 $false
.sym 13687 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13688 state0_SB_LUT4_I1_2_O[0]
.sym 13689 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13692 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13693 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13694 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13695 state0_SB_LUT4_I0_O[3]
.sym 13698 $false
.sym 13699 state0_SB_LUT4_I0_O[2]
.sym 13700 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13701 state0_SB_LUT4_I0_O[3]
.sym 13704 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13705 state0_SB_LUT4_I1_2_O[2]
.sym 13706 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 13707 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 13710 $false
.sym 13711 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13712 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13713 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13716 $false
.sym 13717 $false
.sym 13718 i_board_reset$2
.sym 13719 stopwatch1.SPI_wrapper1.word_out[3]
.sym 13722 $false
.sym 13723 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 13724 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 13725 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 13726 $true
.sym 13727 clockDividerIce1.clk_out$2
.sym 13728 $false
.sym 13729 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[3]
.sym 13730 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 13731 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[2]
.sym 13733 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I3_O[1]
.sym 13736 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 13803 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13804 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13805 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 13806 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 13809 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13810 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I3_O[1]
.sym 13811 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I3_O[2]
.sym 13812 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I3_O[3]
.sym 13815 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13816 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13817 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[0]
.sym 13818 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[0]
.sym 13827 $false
.sym 13828 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 13829 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 13830 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[3]
.sym 13833 $false
.sym 13834 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 13835 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 13836 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[3]
.sym 13839 $false
.sym 13840 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 13841 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 13842 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[3]
.sym 13849 stopwatch1.counter_chain1.inst_min_X0.ena
.sym 13850 stopwatch1.clockDivider1.clk_out$2
.sym 13851 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 13855 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_4_D[1]
.sym 13856 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 13859 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[0]
.sym 13926 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13927 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13928 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 13929 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 13932 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13933 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13934 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 13935 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[2]
.sym 13938 $false
.sym 13939 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[0]
.sym 13940 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 13941 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 13944 $false
.sym 13945 $false
.sym 13946 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[0]
.sym 13947 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[1]
.sym 13950 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13951 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13952 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[0]
.sym 13953 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[1]
.sym 13956 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[0]
.sym 13957 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[1]
.sym 13958 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[2]
.sym 13959 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 13962 $false
.sym 13963 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[0]
.sym 13964 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[1]
.sym 13965 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 13968 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[1]
.sym 13969 $false
.sym 13970 $false
.sym 13971 $false
.sym 13972 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 13973 stopwatch1.clockDivider1.clk_out$2
.sym 13974 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 13978 stopwatch1.counter_chain1.inst_sec_0X.ena
.sym 14011 $true
.sym 14048 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 14049 $false
.sym 14050 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 14051 $false
.sym 14052 $false
.sym 14054 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 14056 $false
.sym 14057 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[2]
.sym 14060 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_2_I3
.sym 14061 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 14062 $false
.sym 14063 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[1]
.sym 14064 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 14067 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 14068 $false
.sym 14069 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[0]
.sym 14070 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_2_I3
.sym 14085 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 14086 $false
.sym 14087 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_DFFER_E_Q[2]
.sym 14088 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 14091 $false
.sym 14092 $false
.sym 14093 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 14094 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 14095 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 14096 stopwatch1.clockDivider1.clk_out$2
.sym 14097 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 14222 i_button_reset_SB_LUT4_I2_O[1]
.sym 14388 i_button_reset_SB_LUT4_I2_O[1]
.sym 14418 stopwatch1.clockDivider1.clk_out
.sym 14422 stopwatch1.controller1.display_enable
.sym 14817 $false
.sym 14818 $false
.sym 14819 $false
.sym 14820 stopwatch1.clockDivider1.counter[13]
.sym 14829 $false
.sym 14830 $false
.sym 14831 $false
.sym 14832 $false
.sym 14851 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 14852 clockDividerIce1.clk_out$2
.sym 14853 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 14952 $false
.sym 14953 $false
.sym 14954 $false
.sym 14955 $false
.sym 15101 state2_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 15104 state2$2
.sym 15174 $false
.sym 15175 $false
.sym 15176 state1$2
.sym 15177 state0_SB_LUT4_I2_O[1]
.sym 15180 $false
.sym 15181 i_board_reset$2
.sym 15182 state1$2
.sym 15183 stopwatch1.clockDivider1.clk_out$2
.sym 15186 state0_SB_LUT4_I2_O[1]
.sym 15187 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 15188 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_O[0]
.sym 15189 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 15192 i_board_reset$2
.sym 15193 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15194 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 15195 state0_SB_LUT4_I1_2_O[0]
.sym 15198 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_O[0]
.sym 15199 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_O[1]
.sym 15200 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_O[2]
.sym 15201 state0_SB_LUT4_I0_O[3]
.sym 15204 $false
.sym 15205 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15206 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 15207 state0_SB_LUT4_I1_2_O[0]
.sym 15210 stopwatch1.controller1.display_enable
.sym 15211 state1$2
.sym 15212 stopwatch1.clockDivider1.clk_out$2
.sym 15213 state0_SB_LUT4_I2_O[1]
.sym 15216 $false
.sym 15217 $false
.sym 15218 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_1_O[0]
.sym 15219 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_1_O[1]
.sym 15220 $true
.sym 15221 clockDividerIce1.clk_out$2
.sym 15222 state0_SB_DFFSR_Q_R
.sym 15223 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I1_O[1]
.sym 15224 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I1_O[0]
.sym 15225 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 15226 state2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 15227 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 15228 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I1_O[2]
.sym 15229 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_S
.sym 15230 stopwatch1.SPI_wrapper1.Cs
.sym 15297 $false
.sym 15298 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15299 stopwatch1.controller1.display_enable_SB_LUT4_I0_O[1]
.sym 15300 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 15303 i_board_reset$2
.sym 15304 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15305 state0_SB_LUT4_I1_2_O[0]
.sym 15306 state0_SB_LUT4_I1_O[1]
.sym 15309 i_board_reset$2
.sym 15310 stopwatch1.controller1.display_enable_SB_LUT4_I0_O[1]
.sym 15311 stopwatch1.controller1.display_enable_SB_LUT4_I0_O[2]
.sym 15312 stopwatch1.controller1.display_enable_SB_LUT4_I0_O[3]
.sym 15315 $false
.sym 15316 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 15317 stopwatch1.SPI_wrapper1.sent_BCD
.sym 15318 stopwatch1.controller1.display_enable_SB_LUT4_I0_O[2]
.sym 15321 $false
.sym 15322 $false
.sym 15323 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15324 state0_SB_LUT4_I1_1_O[0]
.sym 15327 stopwatch1.controller1.display_enable
.sym 15328 state1$2
.sym 15329 stopwatch1.clockDivider1.clk_out$2
.sym 15330 state0_SB_LUT4_I2_O[1]
.sym 15333 $false
.sym 15334 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 15335 stopwatch1.SPI_wrapper1.sent_BCD
.sym 15336 state0_SB_LUT4_I1_1_O[0]
.sym 15339 stopwatch1.SPI_wrapper1.word_out[0]
.sym 15340 $false
.sym 15341 $false
.sym 15342 $false
.sym 15343 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 15344 clockDividerIce1.clk_out$2
.sym 15345 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15348 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.sym 15349 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[3]
.sym 15350 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 15352 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 15353 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 15420 $false
.sym 15421 $false
.sym 15422 i_board_reset$2
.sym 15423 stopwatch1.SPI_wrapper1.word_out[0]
.sym 15426 $false
.sym 15427 state0_SB_LUT4_I1_2_O[0]
.sym 15428 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15429 state0_SB_LUT4_I1_2_O[2]
.sym 15432 i_board_reset$2
.sym 15433 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15434 stopwatch1.SPI_wrapper1.sent_ON
.sym 15435 state0_SB_LUT4_I1_O[1]
.sym 15450 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 15451 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 15452 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15453 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 15456 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15457 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 15458 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[2]
.sym 15459 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[3]
.sym 15462 $false
.sym 15463 i_board_reset$2
.sym 15464 stopwatch1.SPI_wrapper1.sent_BCD
.sym 15465 state0_SB_LUT4_I0_O[3]
.sym 15466 $true
.sym 15467 clockDividerIce1.clk_out$2
.sym 15468 $false
.sym 15472 stopwatch1.SPI_wrapper1.word_out[15]
.sym 15473 stopwatch1.SPI_wrapper1.word_out[12]
.sym 15474 stopwatch1.SPI_wrapper1.word_out[14]
.sym 15476 stopwatch1.SPI_wrapper1.word_out[13]
.sym 15543 $false
.sym 15544 stopwatch1.SPI_wrapper1.word_out[4]
.sym 15545 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[3]
.sym 15546 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15549 $false
.sym 15550 stopwatch1.SPI_wrapper1.word_out[13]
.sym 15551 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[12]
.sym 15552 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15555 $false
.sym 15556 stopwatch1.SPI_wrapper1.word_out[7]
.sym 15557 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[6]
.sym 15558 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15561 $false
.sym 15562 stopwatch1.SPI_wrapper1.word_out[9]
.sym 15563 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[8]
.sym 15564 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15567 $false
.sym 15568 stopwatch1.SPI_wrapper1.word_out[5]
.sym 15569 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[4]
.sym 15570 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15573 $false
.sym 15574 stopwatch1.SPI_wrapper1.word_out[6]
.sym 15575 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[5]
.sym 15576 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15579 $false
.sym 15580 stopwatch1.SPI_wrapper1.word_out[8]
.sym 15581 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[7]
.sym 15582 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15585 $false
.sym 15586 stopwatch1.SPI_wrapper1.word_out[12]
.sym 15587 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[11]
.sym 15588 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15589 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 15590 clockDividerIce1.clk_out$2
.sym 15591 $false
.sym 15666 i_board_reset$2
.sym 15667 stopwatch1.SPI_wrapper1.word_out[2]
.sym 15668 state0_SB_LUT4_I1_2_O[0]
.sym 15669 state0_SB_LUT4_I1_2_O[2]
.sym 15672 $false
.sym 15673 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15674 stopwatch1.SPI_wrapper1.word_out[1]
.sym 15675 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[0]
.sym 15684 $false
.sym 15685 stopwatch1.SPI_wrapper1.word_out[2]
.sym 15686 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15687 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[1]
.sym 15690 $false
.sym 15691 stopwatch1.SPI_wrapper1.word_out[3]
.sym 15692 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15693 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[2]
.sym 15712 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 15713 clockDividerIce1.clk_out$2
.sym 15714 $false
.sym 15717 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[1]
.sym 15718 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 15721 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15722 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 15795 i_board_reset$2
.sym 15796 stopwatch1.SPI_wrapper1.word_out[2]
.sym 15797 state0_SB_LUT4_I0_O[2]
.sym 15798 state0_SB_LUT4_I0_O[3]
.sym 15801 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 15802 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 15803 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15804 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15807 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 15808 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 15809 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15810 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15813 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 15814 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 15815 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15816 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15819 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 15820 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 15821 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15822 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15825 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 15826 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 15827 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15828 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15831 $false
.sym 15832 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 15833 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 15834 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_13_D_SB_LUT4_O_I1[2]
.sym 15835 $true
.sym 15836 clockDividerIce1.clk_out$2
.sym 15837 $false
.sym 15838 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_4_D[1]
.sym 15839 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q_SB_LUT4_I3_O[3]
.sym 15840 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I3_O[2]
.sym 15841 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 15842 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D[1]
.sym 15843 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 15844 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 15845 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q
.sym 15912 state0_SB_LUT4_I1_2_O[0]
.sym 15913 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 15914 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 15915 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 15918 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 15919 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 15920 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q
.sym 15921 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[3]
.sym 15924 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15925 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I3_O[1]
.sym 15926 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I3_O[2]
.sym 15927 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q_SB_LUT4_I3_O[3]
.sym 15936 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 15937 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 15938 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[1]
.sym 15939 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 15954 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 15955 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 15956 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[0]
.sym 15957 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 15963 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[1]
.sym 15964 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[0]
.sym 15965 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q
.sym 15968 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 16053 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[0]
.sym 16054 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[1]
.sym 16055 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 16056 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q
.sym 16059 $false
.sym 16060 $false
.sym 16061 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[0]
.sym 16062 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_4_D[1]
.sym 16077 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_4_D[1]
.sym 16078 $false
.sym 16079 $false
.sym 16080 $false
.sym 16081 stopwatch1.counter_chain1.inst_sec_0X.ena$2
.sym 16082 stopwatch1.clockDivider1.clk_out$2
.sym 16083 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 16086 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 16087 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3[1]
.sym 16176 $false
.sym 16177 $false
.sym 16178 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[1]
.sym 16179 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 16211 stopwatch1.controller1.display_enable
.sym 16410 $false
.sym 16411 $false
.sym 16412 i_button_reset$2
.sym 16413 i_board_reset$2
.sym 16497 stopwatch1.counter_chain1.inst_sec_0X.ena
.sym 17289 $false
.sym 17290 i_board_reset$2
.sym 17291 state2$2
.sym 17292 state2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 17307 $false
.sym 17308 state0_SB_LUT4_I1_O[1]
.sym 17309 state2_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 17310 state2_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 17329 $true
.sym 17330 clockDividerIce1.clk_out$2
.sym 17331 state0_SB_DFFSR_Q_R
.sym 17406 i_board_reset$2
.sym 17407 stopwatch1.SPI_wrapper1.Cs
.sym 17408 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 17409 state0_SB_LUT4_I1_O[1]
.sym 17412 $false
.sym 17413 $false
.sym 17414 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 17415 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 17418 $false
.sym 17419 $false
.sym 17420 i_board_reset$2
.sym 17421 stopwatch1.SPI_wrapper1.Cs
.sym 17424 $false
.sym 17425 i_board_reset$2
.sym 17426 stopwatch1.SPI_wrapper1.sent_ON
.sym 17427 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I1_O[0]
.sym 17430 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I1_O[0]
.sym 17431 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I1_O[1]
.sym 17432 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I1_O[2]
.sym 17433 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_1_O[0]
.sym 17436 $false
.sym 17437 stopwatch1.SPI_wrapper1.sent_ON
.sym 17438 state0_SB_LUT4_I1_2_O[0]
.sym 17439 state0_SB_LUT4_I1_O[1]
.sym 17442 $false
.sym 17443 $false
.sym 17444 $false
.sym 17445 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 17448 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 17449 stopwatch1.controller1.display_enable_SB_LUT4_I0_O[2]
.sym 17450 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 17451 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 17452 $true
.sym 17453 clockDividerIce1.clk_out$2
.sym 17454 $false
.sym 17455 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 17456 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 17457 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_E
.sym 17458 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[3]
.sym 17459 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 17460 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 17461 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[2]
.sym 17462 stopwatch1.SPI_wrapper1.reset_master
.sym 17491 $true
.sym 17528 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]$2
.sym 17529 $false
.sym 17530 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 17531 $false
.sym 17532 $false
.sym 17534 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3$2
.sym 17536 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 17537 $true$2
.sym 17540 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 17542 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 17543 $true$2
.sym 17544 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3$2
.sym 17547 $false
.sym 17548 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[3]
.sym 17549 $false
.sym 17550 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 17553 $false
.sym 17554 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 17555 $false
.sym 17556 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 17565 $false
.sym 17566 $false
.sym 17567 $false
.sym 17568 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 17571 $false
.sym 17572 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 17573 $false
.sym 17574 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.sym 17575 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_E
.sym 17576 clockDividerIce1.clk_out$2
.sym 17577 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_S
.sym 17581 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[1]
.sym 17583 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[15]
.sym 17585 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[14]
.sym 17670 $false
.sym 17671 i_board_reset$2
.sym 17672 stopwatch1.SPI_wrapper1.word_out[15]
.sym 17673 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 17676 $false
.sym 17677 i_board_reset$2
.sym 17678 stopwatch1.SPI_wrapper1.word_out[12]
.sym 17679 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 17682 $false
.sym 17683 i_board_reset$2
.sym 17684 stopwatch1.SPI_wrapper1.word_out[14]
.sym 17685 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 17694 $false
.sym 17695 i_board_reset$2
.sym 17696 stopwatch1.SPI_wrapper1.word_out[13]
.sym 17697 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 17698 $true
.sym 17699 clockDividerIce1.clk_out$2
.sym 17700 $false
.sym 17860 $true
.sym 17897 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 17898 $false
.sym 17899 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17900 $false
.sym 17901 $false
.sym 17903 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 17905 $false
.sym 17906 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 17909 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 17910 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 17911 $false
.sym 17912 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[1]
.sym 17913 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 17916 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 17917 $false
.sym 17918 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 17919 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 17934 $false
.sym 17935 $false
.sym 17936 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17937 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 17940 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 17941 $false
.sym 17942 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 17943 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 17944 stopwatch1.controller1.counter_enable
.sym 17945 stopwatch1.clockDivider1.clk_out$2
.sym 17946 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 17949 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[1]
.sym 17950 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[0]
.sym 17954 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[2]
.sym 18021 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[0]
.sym 18022 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[1]
.sym 18023 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[2]
.sym 18024 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q
.sym 18027 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 18028 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 18029 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[2]
.sym 18030 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 18033 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 18034 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 18035 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[1]
.sym 18036 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[1]
.sym 18039 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 18040 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 18041 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q
.sym 18042 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 18045 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 18046 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[1]
.sym 18047 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 18048 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 18051 $false
.sym 18052 $false
.sym 18053 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[0]
.sym 18054 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_4_D[1]
.sym 18057 $false
.sym 18058 $false
.sym 18059 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 18060 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D[1]
.sym 18063 $false
.sym 18064 $false
.sym 18065 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q
.sym 18066 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 18067 stopwatch1.counter_chain1.inst_min_0X.ena$2
.sym 18068 stopwatch1.clockDivider1.clk_out$2
.sym 18069 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 18106 $true
.sym 18143 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q$2
.sym 18144 $false
.sym 18145 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q
.sym 18146 $false
.sym 18147 $false
.sym 18149 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q_SB_CARRY_CI_CO
.sym 18151 $false
.sym 18152 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 18155 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I3
.sym 18156 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 18157 $false
.sym 18158 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[1]
.sym 18159 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q_SB_CARRY_CI_CO
.sym 18162 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 18163 $false
.sym 18164 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[0]
.sym 18165 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q_SB_LUT4_I2_O_SB_LUT4_O_1_I3
.sym 18168 $false
.sym 18169 $false
.sym 18170 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q
.sym 18171 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 18186 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 18187 $false
.sym 18188 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 18189 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_3_Q
.sym 18190 stopwatch1.counter_chain1.inst_sec_0X.ena$2
.sym 18191 stopwatch1.clockDivider1.clk_out$2
.sym 18192 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 18279 $false
.sym 18280 $false
.sym 18281 stopwatch1.controller1.counter_enable
.sym 18282 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3[1]
.sym 18285 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D[1]
.sym 18286 $false
.sym 18287 $false
.sym 18288 $false
.sym 18313 stopwatch1.controller1.counter_enable
.sym 18314 stopwatch1.clockDivider1.clk_out$2
.sym 18315 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 18318 stopwatch1.controller1.counter_enable
.sym 18414 $false
.sym 18415 $false
.sym 18416 $false
.sym 18417 stopwatch1.controller1.display_enable
.sym 18436 $true
.sym 18437 i_button_lap_time$2
.sym 18438 stopwatch1.controller1.counter_enable_SB_DFFSR_Q_R
.sym 18562 i_board_reset$2
.sym 18564 i_button_start_stop$2
.sym 19637 $false
.sym 19638 $false
.sym 19639 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 19640 stopwatch1.SPI_wrapper1.reset_master
.sym 19643 $false
.sym 19644 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 19645 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 19646 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[2]
.sym 19649 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 19650 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 19651 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[3]
.sym 19652 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 19655 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[3]
.sym 19656 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 19657 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 19658 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 19661 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 19662 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 19663 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 19664 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 19667 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 19668 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[1]
.sym 19669 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 19670 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[3]
.sym 19673 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[2]
.sym 19674 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 19675 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 19676 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 19679 $false
.sym 19680 i_board_reset$2
.sym 19681 stopwatch1.SPI_wrapper1.reset_master
.sym 19682 state0_SB_LUT4_I1_O[1]
.sym 19683 $true
.sym 19684 clockDividerIce1.clk_out$2
.sym 19685 $false
.sym 19778 $false
.sym 19779 stopwatch1.SPI_wrapper1.Cs
.sym 19780 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 19781 stopwatch1.SPI_wrapper1.reset_master
.sym 19790 $false
.sym 19791 stopwatch1.SPI_wrapper1.word_out[15]
.sym 19792 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[14]
.sym 19793 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 19802 $false
.sym 19803 stopwatch1.SPI_wrapper1.word_out[14]
.sym 19804 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[13]
.sym 19805 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 19806 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 19807 clockDividerIce1.clk_out$2
.sym 19808 $false
.sym 20091 $true
.sym 20128 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q$2
.sym 20129 $false
.sym 20130 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q
.sym 20131 $false
.sym 20132 $false
.sym 20134 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q_SB_CARRY_CI_CO
.sym 20136 $false
.sym 20137 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[2]
.sym 20140 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 20141 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 20142 $false
.sym 20143 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[1]
.sym 20144 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q_SB_CARRY_CI_CO
.sym 20147 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 20148 $false
.sym 20149 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[0]
.sym 20150 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q_SB_LUT4_I2_O_SB_LUT4_O_I3
.sym 20171 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_4_D_SB_LUT4_I3_O[0]
.sym 20172 $false
.sym 20173 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[2]
.sym 20174 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_3_Q
.sym 20175 stopwatch1.counter_chain1.inst_min_0X.ena$2
.sym 20176 stopwatch1.clockDivider1.clk_out$2
.sym 20177 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 20510 $false
.sym 20511 $false
.sym 20512 $false
.sym 20513 stopwatch1.controller1.counter_enable
.sym 20544 $true
.sym 20545 i_button_start_stop$2
.sym 20546 stopwatch1.controller1.counter_enable_SB_DFFSR_Q_R
.sym 20670 i_button_lap_time$2
.sym 20672 i_button_reset$2
.sym 20772 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O
.sym 21297 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 21392 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_DFFESR_Q_E[2]
.sym 21395 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 21494 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 21495 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[2]
.sym 21496 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 21497 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21498 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 21499 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 21500 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 21501 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 21596 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_E
.sym 21601 stopwatch1.SPI_wrapper1.SPI_Master1.mosi_SB_DFFESR_Q_E
.sym 21602 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 21603 stopwatch1.SPI_wrapper1.SPI_Master1.sck
.sym 21698 stopwatch1.SPI_wrapper1.SPI_Master1.mosi
.sym 22629 $false
.sym 22630 $false
.sym 22631 stopwatch1.controller1.counter_enable
.sym 22632 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 23314 stopwatch1.SPI_wrapper1.Cs
.sym 23315 $false
.sym 23316 $false
.sym 23317 $false
.sym 23318 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[2]
.sym 23319 clockDividerIce1.clk_out$2
.sym 23320 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 23395 $false
.sym 23396 $false
.sym 23397 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 23398 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[2]
.sym 23413 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 23414 $false
.sym 23415 $false
.sym 23416 $false
.sym 23441 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_DFFESR_Q_E[2]
.sym 23442 clockDividerIce1.clk_out$2
.sym 23443 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 23518 $false
.sym 23519 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 23520 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 23521 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[2]
.sym 23524 $false
.sym 23525 $false
.sym 23526 stopwatch1.SPI_wrapper1.reset_master
.sym 23527 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 23530 $false
.sym 23531 stopwatch1.SPI_wrapper1.Cs
.sym 23532 stopwatch1.SPI_wrapper1.reset_master
.sym 23533 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 23536 $false
.sym 23537 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 23538 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 23539 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 23542 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 23543 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 23544 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 23545 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 23548 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[2]
.sym 23549 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 23550 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 23551 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 23554 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 23555 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 23556 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[2]
.sym 23557 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I1_O[3]
.sym 23560 $false
.sym 23561 stopwatch1.SPI_wrapper1.Cs
.sym 23562 stopwatch1.SPI_wrapper1.reset_master
.sym 23563 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_DFFESR_Q_E[2]
.sym 23564 $true
.sym 23565 clockDividerIce1.clk_out$2
.sym 23566 $false
.sym 23641 $false
.sym 23642 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 23643 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 23644 stopwatch1.SPI_wrapper1.reset_master
.sym 23671 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 23672 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 23673 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 23674 stopwatch1.SPI_wrapper1.reset_master
.sym 23677 $false
.sym 23678 $false
.sym 23679 $false
.sym 23680 stopwatch1.SPI_wrapper1.reset_master
.sym 23683 $false
.sym 23684 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 23685 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 23686 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 23687 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_E
.sym 23688 clockDividerIce1.clk_out$2
.sym 23689 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 23764 $false
.sym 23765 $false
.sym 23766 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[15]
.sym 23767 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 23810 stopwatch1.SPI_wrapper1.SPI_Master1.mosi_SB_DFFESR_Q_E
.sym 23811 clockDividerIce1.clk_out$2
.sym 23812 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 24599 stopwatch1.SPI_wrapper1.SPI_Master1.mosi
.sym 27189 stopwatch1.SPI_wrapper1.Cs
.sym 27192 stopwatch1.SPI_wrapper1.SPI_Master1.sck
.sym 27429 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27463 stopwatch1.controller1.counter_enable
.sym 27519 stopwatch1.controller1.display_enable
.sym 27522 stopwatch1.SPI_wrapper1.SPI_Master1.mosi
.sym 27549 stopwatch1.SPI_wrapper1.Cs
.sym 27552 stopwatch1.SPI_wrapper1.SPI_Master1.sck
