// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_2d (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_block_0_address0,
        in_block_0_ce0,
        in_block_0_q0,
        in_block_0_address1,
        in_block_0_ce1,
        in_block_0_q1,
        in_block_1_address0,
        in_block_1_ce0,
        in_block_1_q0,
        in_block_1_address1,
        in_block_1_ce1,
        in_block_1_q1,
        in_block_2_address0,
        in_block_2_ce0,
        in_block_2_q0,
        in_block_2_address1,
        in_block_2_ce1,
        in_block_2_q1,
        in_block_3_address0,
        in_block_3_ce0,
        in_block_3_q0,
        in_block_3_address1,
        in_block_3_ce1,
        in_block_3_q1,
        in_block_4_address0,
        in_block_4_ce0,
        in_block_4_q0,
        in_block_4_address1,
        in_block_4_ce1,
        in_block_4_q1,
        in_block_5_address0,
        in_block_5_ce0,
        in_block_5_q0,
        in_block_5_address1,
        in_block_5_ce1,
        in_block_5_q1,
        in_block_6_address0,
        in_block_6_ce0,
        in_block_6_q0,
        in_block_6_address1,
        in_block_6_ce1,
        in_block_6_q1,
        in_block_7_address0,
        in_block_7_ce0,
        in_block_7_q0,
        in_block_7_address1,
        in_block_7_ce1,
        in_block_7_q1,
        out_block_address0,
        out_block_ce0,
        out_block_we0,
        out_block_d0
);

parameter    ap_ST_fsm_state1 = 17'b1;
parameter    ap_ST_fsm_pp0_stage0 = 17'b10;
parameter    ap_ST_fsm_pp0_stage1 = 17'b100;
parameter    ap_ST_fsm_pp0_stage2 = 17'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 17'b10000;
parameter    ap_ST_fsm_state9 = 17'b100000;
parameter    ap_ST_fsm_pp1_stage0 = 17'b1000000;
parameter    ap_ST_fsm_state12 = 17'b10000000;
parameter    ap_ST_fsm_state13 = 17'b100000000;
parameter    ap_ST_fsm_state14 = 17'b1000000000;
parameter    ap_ST_fsm_state15 = 17'b10000000000;
parameter    ap_ST_fsm_state16 = 17'b100000000000;
parameter    ap_ST_fsm_state17 = 17'b1000000000000;
parameter    ap_ST_fsm_pp2_stage0 = 17'b10000000000000;
parameter    ap_ST_fsm_state23 = 17'b100000000000000;
parameter    ap_ST_fsm_pp3_stage0 = 17'b1000000000000000;
parameter    ap_ST_fsm_state26 = 17'b10000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv25_0 = 25'b0000000000000000000000000;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv7_4 = 7'b100;
parameter    ap_const_lv7_5 = 7'b101;
parameter    ap_const_lv7_6 = 7'b110;
parameter    ap_const_lv7_7 = 7'b111;
parameter    ap_const_lv29_1000 = 29'b1000000000000;
parameter    ap_const_lv32_10 = 32'b10000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] in_block_0_address0;
output   in_block_0_ce0;
input  [15:0] in_block_0_q0;
output  [2:0] in_block_0_address1;
output   in_block_0_ce1;
input  [15:0] in_block_0_q1;
output  [2:0] in_block_1_address0;
output   in_block_1_ce0;
input  [15:0] in_block_1_q0;
output  [2:0] in_block_1_address1;
output   in_block_1_ce1;
input  [15:0] in_block_1_q1;
output  [2:0] in_block_2_address0;
output   in_block_2_ce0;
input  [15:0] in_block_2_q0;
output  [2:0] in_block_2_address1;
output   in_block_2_ce1;
input  [15:0] in_block_2_q1;
output  [2:0] in_block_3_address0;
output   in_block_3_ce0;
input  [15:0] in_block_3_q0;
output  [2:0] in_block_3_address1;
output   in_block_3_ce1;
input  [15:0] in_block_3_q1;
output  [2:0] in_block_4_address0;
output   in_block_4_ce0;
input  [15:0] in_block_4_q0;
output  [2:0] in_block_4_address1;
output   in_block_4_ce1;
input  [15:0] in_block_4_q1;
output  [2:0] in_block_5_address0;
output   in_block_5_ce0;
input  [15:0] in_block_5_q0;
output  [2:0] in_block_5_address1;
output   in_block_5_ce1;
input  [15:0] in_block_5_q1;
output  [2:0] in_block_6_address0;
output   in_block_6_ce0;
input  [15:0] in_block_6_q0;
output  [2:0] in_block_6_address1;
output   in_block_6_ce1;
input  [15:0] in_block_6_q1;
output  [2:0] in_block_7_address0;
output   in_block_7_ce0;
input  [15:0] in_block_7_q0;
output  [2:0] in_block_7_address1;
output   in_block_7_ce1;
input  [15:0] in_block_7_q1;
output  [5:0] out_block_address0;
output   out_block_ce0;
output   out_block_we0;
output  [15:0] out_block_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] in_block_0_address0;
reg in_block_0_ce0;
reg[2:0] in_block_0_address1;
reg in_block_0_ce1;
reg[2:0] in_block_1_address0;
reg in_block_1_ce0;
reg[2:0] in_block_1_address1;
reg in_block_1_ce1;
reg[2:0] in_block_2_address0;
reg in_block_2_ce0;
reg[2:0] in_block_2_address1;
reg in_block_2_ce1;
reg[2:0] in_block_3_address0;
reg in_block_3_ce0;
reg[2:0] in_block_3_address1;
reg in_block_3_ce1;
reg[2:0] in_block_4_address0;
reg in_block_4_ce0;
reg[2:0] in_block_4_address1;
reg in_block_4_ce1;
reg[2:0] in_block_5_address0;
reg in_block_5_ce0;
reg[2:0] in_block_5_address1;
reg in_block_5_ce1;
reg[2:0] in_block_6_address0;
reg in_block_6_ce0;
reg[2:0] in_block_6_address1;
reg in_block_6_ce1;
reg[2:0] in_block_7_address0;
reg in_block_7_ce0;
reg[2:0] in_block_7_address1;
reg in_block_7_ce1;
reg out_block_ce0;
reg out_block_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
wire   [2:0] dct_coeff_table_14_address0;
reg    dct_coeff_table_14_ce0;
wire   [13:0] dct_coeff_table_14_q0;
wire   [2:0] dct_coeff_table_13_address0;
reg    dct_coeff_table_13_ce0;
wire   [14:0] dct_coeff_table_13_q0;
wire   [2:0] dct_coeff_table_12_address0;
reg    dct_coeff_table_12_ce0;
wire   [14:0] dct_coeff_table_12_q0;
wire   [2:0] dct_coeff_table_11_address0;
reg    dct_coeff_table_11_ce0;
wire   [14:0] dct_coeff_table_11_q0;
wire   [2:0] dct_coeff_table_10_address0;
reg    dct_coeff_table_10_ce0;
wire   [14:0] dct_coeff_table_10_q0;
wire   [2:0] dct_coeff_table_9_address0;
reg    dct_coeff_table_9_ce0;
wire   [14:0] dct_coeff_table_9_q0;
wire   [2:0] dct_coeff_table_8_address0;
reg    dct_coeff_table_8_ce0;
wire   [14:0] dct_coeff_table_8_q0;
wire   [2:0] dct_coeff_table_address0;
reg    dct_coeff_table_ce0;
wire   [14:0] dct_coeff_table_q0;
wire   [2:0] dct_coeff_table_0_address0;
reg    dct_coeff_table_0_ce0;
wire   [13:0] dct_coeff_table_0_q0;
wire   [2:0] dct_coeff_table_1_address0;
reg    dct_coeff_table_1_ce0;
wire   [14:0] dct_coeff_table_1_q0;
wire   [2:0] dct_coeff_table_2_address0;
reg    dct_coeff_table_2_ce0;
wire   [14:0] dct_coeff_table_2_q0;
wire   [2:0] dct_coeff_table_3_address0;
reg    dct_coeff_table_3_ce0;
wire   [14:0] dct_coeff_table_3_q0;
wire   [2:0] dct_coeff_table_4_address0;
reg    dct_coeff_table_4_ce0;
wire   [14:0] dct_coeff_table_4_q0;
wire   [2:0] dct_coeff_table_5_address0;
reg    dct_coeff_table_5_ce0;
wire   [14:0] dct_coeff_table_5_q0;
wire   [2:0] dct_coeff_table_6_address0;
reg    dct_coeff_table_6_ce0;
wire   [14:0] dct_coeff_table_6_q0;
wire   [2:0] dct_coeff_table_7_address0;
reg    dct_coeff_table_7_ce0;
wire   [14:0] dct_coeff_table_7_q0;
reg   [6:0] indvar_flatten_reg_1032;
reg   [3:0] i_reg_1043;
reg   [3:0] k_i_reg_1055;
reg   [6:0] indvar_flatten7_reg_1066;
reg   [3:0] j_reg_1077;
reg   [3:0] i_1_reg_1088;
reg   [3:0] k_i1_reg_1110;
reg   [6:0] indvar_flatten1_reg_1121;
reg   [3:0] j_1_reg_1132;
reg   [3:0] i_3_reg_1143;
wire   [15:0] grp_fu_1154_p10;
reg  signed [15:0] reg_1196;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_2222;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] grp_fu_1175_p10;
reg  signed [15:0] reg_1200;
wire   [0:0] exitcond_flatten_fu_1204_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222;
wire   [6:0] indvar_flatten_next_fu_1210_p2;
reg   [6:0] indvar_flatten_next_reg_2226;
wire   [0:0] tmp_i3_fu_1216_p2;
reg   [0:0] tmp_i3_reg_2231;
wire   [3:0] k_i_mid2_fu_1222_p3;
reg   [3:0] k_i_mid2_reg_2236;
reg   [3:0] ap_pipeline_reg_pp0_iter1_k_i_mid2_reg_2236;
wire   [31:0] k_i_cast_fu_1230_p1;
reg   [31:0] k_i_cast_reg_2242;
wire   [3:0] i_cast_mid2_v_fu_1242_p3;
reg   [3:0] i_cast_mid2_v_reg_2262;
reg   [3:0] ap_pipeline_reg_pp0_iter1_i_cast_mid2_v_reg_2262;
wire   [2:0] tmp_2_fu_1249_p1;
reg   [2:0] tmp_2_reg_2268;
reg  signed [14:0] dct_coeff_table_13_l_reg_2279;
reg  signed [14:0] dct_coeff_table_11_l_reg_2284;
reg   [13:0] dct_coeff_table_14_l_reg_2294;
wire  signed [28:0] tmp_7_1_i_fu_1796_p2;
reg  signed [28:0] tmp_7_1_i_reg_2299;
wire  signed [28:0] tmp_7_3_i_fu_1802_p2;
reg  signed [28:0] tmp_7_3_i_reg_2309;
reg  signed [14:0] dct_coeff_table_9_lo_reg_2319;
reg  signed [14:0] dct_coeff_table_12_l_reg_2334;
reg  signed [14:0] dct_coeff_table_10_l_reg_2339;
wire  signed [28:0] tmp_7_5_i_fu_1815_p2;
reg  signed [28:0] tmp_7_5_i_reg_2344;
reg  signed [14:0] dct_coeff_table_8_lo_reg_2349;
reg  signed [14:0] dct_coeff_table_load_reg_2354;
wire  signed [28:0] grp_fu_1808_p3;
reg  signed [28:0] tmp7_reg_2359;
wire   [3:0] k_fu_1283_p2;
reg   [3:0] k_reg_2364;
(* use_dsp48 = "no" *) wire   [28:0] tmp9_fu_1302_p2;
reg   [28:0] tmp9_reg_2369;
wire  signed [28:0] grp_fu_1829_p3;
reg  signed [28:0] tmp3_reg_2374;
wire  signed [28:0] grp_fu_1836_p3;
reg  signed [28:0] tmp5_reg_2379;
wire   [0:0] exitcond_flatten9_fu_1365_p2;
reg   [0:0] exitcond_flatten9_reg_2384;
wire   [0:0] ap_CS_fsm_pp1_stage0;
wire   [6:0] indvar_flatten_next8_fu_1371_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [3:0] i_1_mid2_fu_1389_p3;
reg   [3:0] i_1_mid2_reg_2393;
wire   [3:0] j_cast_mid2_v_fu_1397_p3;
reg   [3:0] j_cast_mid2_v_reg_2398;
wire   [3:0] i_6_fu_1432_p2;
wire   [0:0] tmp_9_fu_1463_p2;
wire   [0:0] ap_CS_fsm_state13;
wire   [3:0] i_5_fu_1469_p2;
reg   [3:0] i_5_reg_2418;
wire   [6:0] tmp_18_fu_1475_p3;
reg   [6:0] tmp_18_reg_2423;
wire   [0:0] ap_CS_fsm_state14;
wire   [15:0] col_inbuf_q0;
reg   [15:0] col_inbuf_load_reg_2454;
wire   [15:0] col_inbuf_q1;
reg   [15:0] col_inbuf_load_1_reg_2459;
wire   [0:0] ap_CS_fsm_state15;
reg   [15:0] col_inbuf_load_2_reg_2474;
reg   [15:0] col_inbuf_load_3_reg_2479;
wire   [0:0] ap_CS_fsm_state16;
reg   [15:0] col_inbuf_load_4_reg_2494;
reg   [15:0] col_inbuf_load_5_reg_2499;
wire   [7:0] tmp_22_cast_fu_1587_p1;
reg   [7:0] tmp_22_cast_reg_2504;
wire   [0:0] ap_CS_fsm_state17;
wire  signed [28:0] tmp_6_cast_i_fu_1590_p1;
reg  signed [28:0] tmp_6_cast_i_reg_2509;
wire  signed [28:0] tmp_6_1_cast_i_fu_1593_p1;
reg  signed [28:0] tmp_6_1_cast_i_reg_2514;
wire  signed [28:0] tmp_6_2_cast_i_fu_1596_p1;
reg  signed [28:0] tmp_6_2_cast_i_reg_2519;
wire  signed [28:0] tmp_6_3_cast_i_fu_1599_p1;
reg  signed [28:0] tmp_6_3_cast_i_reg_2524;
wire  signed [28:0] tmp_6_4_cast_i_fu_1602_p1;
reg  signed [28:0] tmp_6_4_cast_i_reg_2529;
wire  signed [28:0] tmp_6_5_cast_i_fu_1605_p1;
reg  signed [28:0] tmp_6_5_cast_i_reg_2534;
wire  signed [28:0] tmp_6_6_cast_i_fu_1608_p1;
reg  signed [28:0] tmp_6_6_cast_i_reg_2539;
wire  signed [28:0] tmp_6_7_cast_i_fu_1612_p1;
reg  signed [28:0] tmp_6_7_cast_i_reg_2544;
wire   [0:0] tmp_i2_fu_1616_p2;
reg   [0:0] tmp_i2_reg_2549;
wire   [0:0] ap_CS_fsm_pp2_stage0;
reg   [0:0] ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2549;
reg   [0:0] ap_pipeline_reg_pp2_iter2_tmp_i2_reg_2549;
reg   [0:0] ap_pipeline_reg_pp2_iter3_tmp_i2_reg_2549;
wire   [3:0] k_1_fu_1622_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [31:0] k_cast1_i_fu_1628_p1;
reg   [31:0] k_cast1_i_reg_2558;
wire   [7:0] tmp_39_fu_1641_p2;
reg   [7:0] tmp_39_reg_2565;
reg   [7:0] ap_pipeline_reg_pp2_iter1_tmp_39_reg_2565;
reg   [7:0] ap_pipeline_reg_pp2_iter2_tmp_39_reg_2565;
reg   [7:0] ap_pipeline_reg_pp2_iter3_tmp_39_reg_2565;
reg  signed [14:0] dct_coeff_table_1_lo_reg_2600;
reg  signed [14:0] dct_coeff_table_3_lo_reg_2610;
reg  signed [14:0] dct_coeff_table_5_lo_reg_2620;
reg  signed [14:0] dct_coeff_table_6_lo_reg_2625;
reg  signed [14:0] dct_coeff_table_7_lo_reg_2630;
reg   [13:0] dct_coeff_table_0_lo_reg_2635;
wire  signed [28:0] tmp_7_1_i4_fu_1852_p2;
reg  signed [28:0] tmp_7_1_i4_reg_2640;
reg  signed [14:0] dct_coeff_table_2_lo_reg_2645;
wire  signed [28:0] tmp_7_3_i8_fu_1857_p2;
reg  signed [28:0] tmp_7_3_i8_reg_2650;
reg  signed [14:0] dct_coeff_table_4_lo_reg_2655;
wire  signed [28:0] tmp_7_5_i1_fu_1862_p2;
reg  signed [28:0] tmp_7_5_i1_reg_2660;
wire  signed [28:0] grp_fu_1867_p3;
reg  signed [28:0] tmp15_reg_2665;
reg    ap_enable_reg_pp2_iter2;
reg   [15:0] tmp_5_i1_reg_2670;
wire   [0:0] exitcond_flatten1_fu_1698_p2;
reg   [0:0] exitcond_flatten1_reg_2675;
wire   [0:0] ap_CS_fsm_pp3_stage0;
wire   [6:0] indvar_flatten_next1_fu_1704_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [3:0] i_3_mid2_fu_1722_p3;
reg   [3:0] i_3_mid2_reg_2684;
wire   [3:0] j_1_cast9_mid2_v_fu_1730_p3;
reg   [3:0] j_1_cast9_mid2_v_reg_2689;
wire   [3:0] i_7_fu_1765_p2;
wire   [0:0] ap_CS_fsm_state9;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp3_iter1;
reg   [5:0] dst_assign_address0;
reg    dst_assign_ce0;
reg    dst_assign_we0;
wire   [15:0] dst_assign_d0;
wire   [15:0] dst_assign_q0;
reg   [5:0] dst_assign_1_address0;
reg    dst_assign_1_ce0;
reg    dst_assign_1_we0;
wire   [15:0] dst_assign_1_q0;
reg   [5:0] col_inbuf_address0;
reg    col_inbuf_ce0;
reg    col_inbuf_we0;
reg   [5:0] col_inbuf_address1;
reg    col_inbuf_ce1;
reg   [6:0] indvar_flatten_phi_fu_1036_p4;
reg   [3:0] i_phi_fu_1047_p4;
reg   [3:0] k_i_phi_fu_1059_p4;
reg   [3:0] j_phi_fu_1081_p4;
reg   [3:0] i_2_reg_1099;
wire   [0:0] ap_CS_fsm_state23;
wire   [0:0] ap_CS_fsm_state12;
reg   [3:0] j_1_phi_fu_1136_p4;
wire   [31:0] tmp_6_cast_fu_1340_p1;
wire   [31:0] tmp_19_cast_fu_1427_p1;
wire   [31:0] tmp_20_cast_fu_1458_p1;
wire   [31:0] tmp_19_fu_1483_p1;
wire   [31:0] tmp_21_fu_1494_p3;
wire   [31:0] tmp_23_fu_1508_p3;
wire   [31:0] tmp_25_fu_1522_p3;
wire   [31:0] tmp_27_fu_1536_p3;
wire   [31:0] tmp_29_fu_1550_p3;
wire   [31:0] tmp_31_fu_1564_p3;
wire   [31:0] tmp_33_fu_1578_p3;
wire   [31:0] tmp_43_cast_fu_1694_p1;
wire   [31:0] tmp_42_cast_fu_1760_p1;
wire   [31:0] tmp_39_cast_fu_1791_p1;
reg   [2:0] grp_fu_1154_p9;
reg   [2:0] grp_fu_1175_p9;
wire   [3:0] i_4_fu_1236_p2;
wire  signed [28:0] grp_fu_1821_p3;
wire   [6:0] tmp_fu_1320_p3;
wire   [7:0] tmp_5_cast_fu_1327_p1;
wire   [7:0] k_i_cast_cast_fu_1331_p1;
wire   [7:0] tmp_6_fu_1334_p2;
(* use_dsp48 = "no" *) wire   [28:0] tmp6_fu_1345_p2;
wire   [28:0] tmp_3_i_fu_1349_p2;
wire   [0:0] tmp_13_fu_1383_p2;
wire   [3:0] j_2_fu_1377_p2;
wire   [6:0] tmp_15_fu_1409_p3;
wire   [7:0] j_cast_mid2_cast_fu_1405_p1;
wire   [7:0] tmp_18_cast_fu_1417_p1;
wire   [7:0] tmp_16_fu_1421_p2;
wire   [6:0] tmp_14_fu_1438_p3;
wire   [7:0] i_1_cast_cast_fu_1449_p1;
wire   [7:0] tmp_16_cast_fu_1445_p1;
wire   [7:0] tmp_17_fu_1452_p2;
wire   [6:0] tmp_20_fu_1488_p2;
wire   [6:0] tmp_22_fu_1503_p2;
wire   [6:0] tmp_24_fu_1517_p2;
wire   [6:0] tmp_26_fu_1531_p2;
wire   [6:0] tmp_28_fu_1545_p2;
wire   [6:0] tmp_30_fu_1559_p2;
wire   [6:0] tmp_32_fu_1573_p2;
wire   [7:0] k_cast1_i_cast_fu_1637_p1;
wire  signed [28:0] grp_fu_1881_p3;
wire  signed [28:0] grp_fu_1888_p3;
wire  signed [28:0] grp_fu_1895_p3;
(* use_dsp48 = "no" *) wire   [28:0] tmp12_fu_1670_p2;
(* use_dsp48 = "no" *) wire   [28:0] tmp16_fu_1674_p2;
wire   [28:0] tmp_3_i1_fu_1678_p2;
wire   [0:0] tmp_34_fu_1716_p2;
wire   [3:0] j_3_fu_1710_p2;
wire   [6:0] tmp_37_fu_1742_p3;
wire   [7:0] j_1_cast9_mid2_cast_fu_1738_p1;
wire   [7:0] tmp_41_cast_fu_1750_p1;
wire   [7:0] tmp_38_fu_1754_p2;
wire   [6:0] tmp_35_fu_1771_p3;
wire   [7:0] i_3_cast8_cast_fu_1782_p1;
wire   [7:0] tmp_38_cast_fu_1778_p1;
wire   [7:0] tmp_36_fu_1785_p2;
wire   [13:0] grp_fu_1808_p0;
wire  signed [28:0] grp_fu_1843_p3;
wire   [13:0] grp_fu_1843_p2;
wire  signed [15:0] tmp_7_1_i4_fu_1852_p1;
wire  signed [15:0] tmp_7_3_i8_fu_1857_p1;
wire  signed [15:0] tmp_7_5_i1_fu_1862_p1;
wire  signed [15:0] grp_fu_1867_p1;
wire  signed [28:0] grp_fu_1873_p3;
wire  signed [15:0] grp_fu_1873_p1;
wire   [13:0] grp_fu_1873_p2;
wire   [13:0] grp_fu_1881_p0;
wire  signed [15:0] grp_fu_1881_p1;
wire  signed [15:0] grp_fu_1888_p1;
wire  signed [15:0] grp_fu_1895_p1;
wire   [0:0] ap_CS_fsm_state26;
reg   [16:0] ap_NS_fsm;
wire   [28:0] grp_fu_1808_p00;
wire   [28:0] grp_fu_1881_p00;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 17'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
end

dct_2d_dct_coeff_bkb #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_14_address0),
    .ce0(dct_coeff_table_14_ce0),
    .q0(dct_coeff_table_14_q0)
);

dct_2d_dct_coeff_cud #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_13_address0),
    .ce0(dct_coeff_table_13_ce0),
    .q0(dct_coeff_table_13_q0)
);

dct_2d_dct_coeff_dEe #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_12_address0),
    .ce0(dct_coeff_table_12_ce0),
    .q0(dct_coeff_table_12_q0)
);

dct_2d_dct_coeff_eOg #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_11_address0),
    .ce0(dct_coeff_table_11_ce0),
    .q0(dct_coeff_table_11_q0)
);

dct_2d_dct_coeff_fYi #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_10_address0),
    .ce0(dct_coeff_table_10_ce0),
    .q0(dct_coeff_table_10_q0)
);

dct_2d_dct_coeff_g8j #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_9_address0),
    .ce0(dct_coeff_table_9_ce0),
    .q0(dct_coeff_table_9_q0)
);

dct_2d_dct_coeff_hbi #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_8_address0),
    .ce0(dct_coeff_table_8_ce0),
    .q0(dct_coeff_table_8_q0)
);

dct_2d_dct_coeff_ibs #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_address0),
    .ce0(dct_coeff_table_ce0),
    .q0(dct_coeff_table_q0)
);

dct_2d_dct_coeff_bkb #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_0_address0),
    .ce0(dct_coeff_table_0_ce0),
    .q0(dct_coeff_table_0_q0)
);

dct_2d_dct_coeff_cud #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_1_address0),
    .ce0(dct_coeff_table_1_ce0),
    .q0(dct_coeff_table_1_q0)
);

dct_2d_dct_coeff_dEe #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_2_address0),
    .ce0(dct_coeff_table_2_ce0),
    .q0(dct_coeff_table_2_q0)
);

dct_2d_dct_coeff_eOg #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_3_address0),
    .ce0(dct_coeff_table_3_ce0),
    .q0(dct_coeff_table_3_q0)
);

dct_2d_dct_coeff_fYi #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_4_address0),
    .ce0(dct_coeff_table_4_ce0),
    .q0(dct_coeff_table_4_q0)
);

dct_2d_dct_coeff_g8j #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_5_address0),
    .ce0(dct_coeff_table_5_ce0),
    .q0(dct_coeff_table_5_q0)
);

dct_2d_dct_coeff_hbi #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_6_address0),
    .ce0(dct_coeff_table_6_ce0),
    .q0(dct_coeff_table_6_q0)
);

dct_2d_dct_coeff_ibs #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_7_address0),
    .ce0(dct_coeff_table_7_ce0),
    .q0(dct_coeff_table_7_q0)
);

dct_2d_dst_assign #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dst_assign_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dst_assign_address0),
    .ce0(dst_assign_ce0),
    .we0(dst_assign_we0),
    .d0(dst_assign_d0),
    .q0(dst_assign_q0)
);

dct_2d_dst_assign #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dst_assign_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dst_assign_1_address0),
    .ce0(dst_assign_1_ce0),
    .we0(dst_assign_1_we0),
    .d0(tmp_5_i1_reg_2670),
    .q0(dst_assign_1_q0)
);

dct_2d_col_inbuf #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_inbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_address0),
    .ce0(col_inbuf_ce0),
    .we0(col_inbuf_we0),
    .d0(dst_assign_q0),
    .q0(col_inbuf_q0),
    .address1(col_inbuf_address1),
    .ce1(col_inbuf_ce1),
    .q1(col_inbuf_q1)
);

dct_mux_83_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
dct_mux_83_16_1_U9(
    .din1(in_block_0_q0),
    .din2(in_block_1_q0),
    .din3(in_block_2_q0),
    .din4(in_block_3_q0),
    .din5(in_block_4_q0),
    .din6(in_block_5_q0),
    .din7(in_block_6_q0),
    .din8(in_block_7_q0),
    .din9(grp_fu_1154_p9),
    .dout(grp_fu_1154_p10)
);

dct_mux_83_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
dct_mux_83_16_1_U10(
    .din1(in_block_0_q1),
    .din2(in_block_1_q1),
    .din3(in_block_2_q1),
    .din4(in_block_3_q1),
    .din5(in_block_4_q1),
    .din6(in_block_5_q1),
    .din7(in_block_6_q1),
    .din8(in_block_7_q1),
    .din9(grp_fu_1175_p9),
    .dout(grp_fu_1175_p10)
);

dct_mul_mul_15s_1rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_15s_1rcU_U11(
    .din0(dct_coeff_table_13_l_reg_2279),
    .din1(reg_1196),
    .dout(tmp_7_1_i_fu_1796_p2)
);

dct_mul_mul_15s_1rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_15s_1rcU_U12(
    .din0(dct_coeff_table_11_l_reg_2284),
    .din1(reg_1200),
    .dout(tmp_7_3_i_fu_1802_p2)
);

dct_mac_muladd_14sc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_14sc4_U13(
    .din0(grp_fu_1808_p0),
    .din1(reg_1196),
    .din2(tmp_7_1_i_reg_2299),
    .dout(grp_fu_1808_p3)
);

dct_mul_mul_15s_1rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_15s_1rcU_U14(
    .din0(dct_coeff_table_9_lo_reg_2319),
    .din1(reg_1200),
    .dout(tmp_7_5_i_fu_1815_p2)
);

dct_mac_muladd_15tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15tde_U15(
    .din0(dct_coeff_table_12_l_reg_2334),
    .din1(reg_1196),
    .din2(tmp_7_3_i_reg_2309),
    .dout(grp_fu_1821_p3)
);

dct_mac_muladd_15tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15tde_U16(
    .din0(dct_coeff_table_10_l_reg_2339),
    .din1(reg_1200),
    .din2(tmp_7_5_i_reg_2344),
    .dout(grp_fu_1829_p3)
);

dct_mac_muladd_15tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15tde_U17(
    .din0(dct_coeff_table_8_lo_reg_2349),
    .din1(reg_1196),
    .din2(grp_fu_1843_p3),
    .dout(grp_fu_1836_p3)
);

dct_mac_muladd_15udo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15udo_U18(
    .din0(dct_coeff_table_load_reg_2354),
    .din1(reg_1200),
    .din2(grp_fu_1843_p2),
    .dout(grp_fu_1843_p3)
);

dct_mul_mul_15s_1rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_15s_1rcU_U19(
    .din0(dct_coeff_table_1_lo_reg_2600),
    .din1(tmp_7_1_i4_fu_1852_p1),
    .dout(tmp_7_1_i4_fu_1852_p2)
);

dct_mul_mul_15s_1rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_15s_1rcU_U20(
    .din0(dct_coeff_table_3_lo_reg_2610),
    .din1(tmp_7_3_i8_fu_1857_p1),
    .dout(tmp_7_3_i8_fu_1857_p2)
);

dct_mul_mul_15s_1rcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_15s_1rcU_U21(
    .din0(dct_coeff_table_5_lo_reg_2620),
    .din1(tmp_7_5_i1_fu_1862_p1),
    .dout(tmp_7_5_i1_fu_1862_p2)
);

dct_mac_muladd_15tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15tde_U22(
    .din0(dct_coeff_table_6_lo_reg_2625),
    .din1(grp_fu_1867_p1),
    .din2(grp_fu_1873_p3),
    .dout(grp_fu_1867_p3)
);

dct_mac_muladd_15udo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15udo_U23(
    .din0(dct_coeff_table_7_lo_reg_2630),
    .din1(grp_fu_1873_p1),
    .din2(grp_fu_1873_p2),
    .dout(grp_fu_1873_p3)
);

dct_mac_muladd_14sc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_14sc4_U24(
    .din0(grp_fu_1881_p0),
    .din1(grp_fu_1881_p1),
    .din2(tmp_7_1_i4_reg_2640),
    .dout(grp_fu_1881_p3)
);

dct_mac_muladd_15tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15tde_U25(
    .din0(dct_coeff_table_2_lo_reg_2645),
    .din1(grp_fu_1888_p1),
    .din2(tmp_7_3_i8_reg_2650),
    .dout(grp_fu_1888_p3)
);

dct_mac_muladd_15tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15tde_U26(
    .din0(dct_coeff_table_4_lo_reg_2655),
    .din1(grp_fu_1895_p1),
    .din2(tmp_7_5_i1_reg_2660),
    .dout(grp_fu_1895_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_1204_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1))) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~(exitcond_flatten_reg_2222 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(1'b0 == exitcond_flatten9_fu_1365_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond_flatten9_fu_1365_p2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp1_stage0) & ~(1'b0 == exitcond_flatten9_fu_1365_p2)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == tmp_i2_fu_1616_p2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == tmp_i2_fu_1616_p2))) begin
            ap_enable_reg_pp2_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == tmp_i2_fu_1616_p2)))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(1'b0 == exitcond_flatten1_fu_1698_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_9_fu_1463_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond_flatten1_fu_1698_p2))) begin
            ap_enable_reg_pp3_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_9_fu_1463_p2)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & ~(1'b0 == exitcond_flatten1_fu_1698_p2)))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_1_reg_1088 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten9_fu_1365_p2))) begin
        i_1_reg_1088 <= i_6_fu_1432_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        i_2_reg_1099 <= ap_const_lv4_0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        i_2_reg_1099 <= i_5_reg_2418;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_9_fu_1463_p2))) begin
        i_3_reg_1143 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten1_fu_1698_p2))) begin
        i_3_reg_1143 <= i_7_fu_1765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222))) begin
        i_reg_1043 <= i_cast_mid2_v_reg_2262;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        i_reg_1043 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_9_fu_1463_p2))) begin
        indvar_flatten1_reg_1121 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten1_fu_1698_p2))) begin
        indvar_flatten1_reg_1121 <= indvar_flatten_next1_fu_1704_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten7_reg_1066 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten9_fu_1365_p2))) begin
        indvar_flatten7_reg_1066 <= indvar_flatten_next8_fu_1371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_1032 <= indvar_flatten_next_reg_2226;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        indvar_flatten_reg_1032 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_9_fu_1463_p2))) begin
        j_1_reg_1132 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2675))) begin
        j_1_reg_1132 <= j_1_cast9_mid2_v_reg_2689;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j_reg_1077 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten9_reg_2384))) begin
        j_reg_1077 <= j_cast_mid2_v_reg_2398;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b0 == tmp_i2_fu_1616_p2))) begin
        k_i1_reg_1110 <= k_1_fu_1622_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        k_i1_reg_1110 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_i_reg_1055 <= k_reg_2364;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        k_i_reg_1055 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222 <= exitcond_flatten_reg_2222;
        ap_pipeline_reg_pp0_iter1_k_i_mid2_reg_2236 <= k_i_mid2_reg_2236;
        exitcond_flatten_reg_2222 <= exitcond_flatten_fu_1204_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter1_i_cast_mid2_v_reg_2262 <= i_cast_mid2_v_reg_2262;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp2_stage0)) begin
        ap_pipeline_reg_pp2_iter1_tmp_39_reg_2565 <= tmp_39_reg_2565;
        ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2549 <= tmp_i2_reg_2549;
        tmp_i2_reg_2549 <= tmp_i2_fu_1616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_pipeline_reg_pp2_iter2_tmp_39_reg_2565 <= ap_pipeline_reg_pp2_iter1_tmp_39_reg_2565;
        ap_pipeline_reg_pp2_iter2_tmp_i2_reg_2549 <= ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2549;
        ap_pipeline_reg_pp2_iter3_tmp_39_reg_2565 <= ap_pipeline_reg_pp2_iter2_tmp_39_reg_2565;
        ap_pipeline_reg_pp2_iter3_tmp_i2_reg_2549 <= ap_pipeline_reg_pp2_iter2_tmp_i2_reg_2549;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_inbuf_load_1_reg_2459 <= col_inbuf_q1;
        col_inbuf_load_reg_2454 <= col_inbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        col_inbuf_load_2_reg_2474 <= col_inbuf_q1;
        col_inbuf_load_3_reg_2479 <= col_inbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_inbuf_load_4_reg_2494 <= col_inbuf_q1;
        col_inbuf_load_5_reg_2499 <= col_inbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2549)) begin
        dct_coeff_table_0_lo_reg_2635 <= dct_coeff_table_0_q0;
        dct_coeff_table_2_lo_reg_2645 <= dct_coeff_table_2_q0;
        dct_coeff_table_4_lo_reg_2655 <= dct_coeff_table_4_q0;
        tmp_7_1_i4_reg_2640 <= tmp_7_1_i4_fu_1852_p2;
        tmp_7_3_i8_reg_2650 <= tmp_7_3_i8_fu_1857_p2;
        tmp_7_5_i1_reg_2660 <= tmp_7_5_i1_fu_1862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dct_coeff_table_10_l_reg_2339 <= dct_coeff_table_10_q0;
        dct_coeff_table_12_l_reg_2334 <= dct_coeff_table_12_q0;
        dct_coeff_table_8_lo_reg_2349 <= dct_coeff_table_8_q0;
        dct_coeff_table_load_reg_2354 <= dct_coeff_table_q0;
        tmp_7_5_i_reg_2344 <= tmp_7_5_i_fu_1815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_2222 == 1'b0))) begin
        dct_coeff_table_11_l_reg_2284 <= dct_coeff_table_11_q0;
        dct_coeff_table_13_l_reg_2279 <= dct_coeff_table_13_q0;
        tmp_2_reg_2268 <= tmp_2_fu_1249_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dct_coeff_table_14_l_reg_2294 <= dct_coeff_table_14_q0;
        dct_coeff_table_9_lo_reg_2319 <= dct_coeff_table_9_q0;
        tmp_7_1_i_reg_2299 <= tmp_7_1_i_fu_1796_p2;
        tmp_7_3_i_reg_2309 <= tmp_7_3_i_fu_1802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == tmp_i2_reg_2549))) begin
        dct_coeff_table_1_lo_reg_2600 <= dct_coeff_table_1_q0;
        dct_coeff_table_3_lo_reg_2610 <= dct_coeff_table_3_q0;
        dct_coeff_table_5_lo_reg_2620 <= dct_coeff_table_5_q0;
        dct_coeff_table_6_lo_reg_2625 <= dct_coeff_table_6_q0;
        dct_coeff_table_7_lo_reg_2630 <= dct_coeff_table_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp3_stage0)) begin
        exitcond_flatten1_reg_2675 <= exitcond_flatten1_fu_1698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp1_stage0)) begin
        exitcond_flatten9_reg_2384 <= exitcond_flatten9_fu_1365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond_flatten9_fu_1365_p2))) begin
        i_1_mid2_reg_2393 <= i_1_mid2_fu_1389_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond_flatten1_fu_1698_p2))) begin
        i_3_mid2_reg_2684 <= i_3_mid2_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_5_reg_2418 <= i_5_fu_1469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0))) begin
        i_cast_mid2_v_reg_2262 <= i_cast_mid2_v_fu_1242_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_2226 <= indvar_flatten_next_fu_1210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten1_fu_1698_p2))) begin
        j_1_cast9_mid2_v_reg_2689 <= j_1_cast9_mid2_v_fu_1730_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten9_fu_1365_p2))) begin
        j_cast_mid2_v_reg_2398 <= j_cast_mid2_v_fu_1397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == tmp_i2_fu_1616_p2))) begin
        k_cast1_i_reg_2558[3 : 0] <= k_cast1_i_fu_1628_p1[3 : 0];
        tmp_39_reg_2565 <= tmp_39_fu_1641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1204_p2))) begin
        k_i_cast_reg_2242[3 : 0] <= k_i_cast_fu_1230_p1[3 : 0];
        k_i_mid2_reg_2236 <= k_i_mid2_fu_1222_p3;
        tmp_i3_reg_2231 <= tmp_i3_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        k_reg_2364 <= k_fu_1283_p2;
        tmp7_reg_2359 <= grp_fu_1808_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        reg_1196 <= grp_fu_1154_p10;
        reg_1200 <= grp_fu_1175_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2549) & (1'b1 == ap_enable_reg_pp2_iter2))) begin
        tmp15_reg_2665 <= grp_fu_1867_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        tmp3_reg_2374 <= grp_fu_1829_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222))) begin
        tmp5_reg_2379 <= grp_fu_1836_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp9_reg_2369 <= tmp9_fu_1302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_9_fu_1463_p2))) begin
        tmp_18_reg_2423[6 : 3] <= tmp_18_fu_1475_p3[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_22_cast_reg_2504[6 : 3] <= tmp_22_cast_fu_1587_p1[6 : 3];
        tmp_6_1_cast_i_reg_2514 <= tmp_6_1_cast_i_fu_1593_p1;
        tmp_6_2_cast_i_reg_2519 <= tmp_6_2_cast_i_fu_1596_p1;
        tmp_6_3_cast_i_reg_2524 <= tmp_6_3_cast_i_fu_1599_p1;
        tmp_6_4_cast_i_reg_2529 <= tmp_6_4_cast_i_fu_1602_p1;
        tmp_6_5_cast_i_reg_2534 <= tmp_6_5_cast_i_fu_1605_p1;
        tmp_6_6_cast_i_reg_2539 <= tmp_6_6_cast_i_fu_1608_p1;
        tmp_6_7_cast_i_reg_2544 <= tmp_6_7_cast_i_fu_1612_p1;
        tmp_6_cast_i_reg_2509 <= tmp_6_cast_i_fu_1590_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp2_iter2_tmp_i2_reg_2549)) begin
        tmp_5_i1_reg_2670 <= {{tmp_3_i1_fu_1678_p2[ap_const_lv32_1C : ap_const_lv32_D]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_inbuf_address0 = tmp_33_fu_1578_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        col_inbuf_address0 = tmp_29_fu_1550_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_inbuf_address0 = tmp_25_fu_1522_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        col_inbuf_address0 = tmp_19_fu_1483_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1))) begin
        col_inbuf_address0 = tmp_20_cast_fu_1458_p1;
    end else begin
        col_inbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_inbuf_address1 = tmp_31_fu_1564_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        col_inbuf_address1 = tmp_27_fu_1536_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_inbuf_address1 = tmp_23_fu_1508_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        col_inbuf_address1 = tmp_21_fu_1494_p3;
    end else begin
        col_inbuf_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1)))) begin
        col_inbuf_ce0 = 1'b1;
    end else begin
        col_inbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state16))) begin
        col_inbuf_ce1 = 1'b1;
    end else begin
        col_inbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten9_reg_2384))) begin
        col_inbuf_we0 = 1'b1;
    end else begin
        col_inbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        dct_coeff_table_0_ce0 = 1'b1;
    end else begin
        dct_coeff_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dct_coeff_table_10_ce0 = 1'b1;
    end else begin
        dct_coeff_table_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_coeff_table_11_ce0 = 1'b1;
    end else begin
        dct_coeff_table_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dct_coeff_table_12_ce0 = 1'b1;
    end else begin
        dct_coeff_table_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_coeff_table_13_ce0 = 1'b1;
    end else begin
        dct_coeff_table_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        dct_coeff_table_14_ce0 = 1'b1;
    end else begin
        dct_coeff_table_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        dct_coeff_table_1_ce0 = 1'b1;
    end else begin
        dct_coeff_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        dct_coeff_table_2_ce0 = 1'b1;
    end else begin
        dct_coeff_table_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        dct_coeff_table_3_ce0 = 1'b1;
    end else begin
        dct_coeff_table_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        dct_coeff_table_4_ce0 = 1'b1;
    end else begin
        dct_coeff_table_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        dct_coeff_table_5_ce0 = 1'b1;
    end else begin
        dct_coeff_table_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        dct_coeff_table_6_ce0 = 1'b1;
    end else begin
        dct_coeff_table_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        dct_coeff_table_7_ce0 = 1'b1;
    end else begin
        dct_coeff_table_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dct_coeff_table_8_ce0 = 1'b1;
    end else begin
        dct_coeff_table_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        dct_coeff_table_9_ce0 = 1'b1;
    end else begin
        dct_coeff_table_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dct_coeff_table_ce0 = 1'b1;
    end else begin
        dct_coeff_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        dst_assign_1_address0 = tmp_42_cast_fu_1760_p1;
    end else if ((1'b1 == ap_enable_reg_pp2_iter4)) begin
        dst_assign_1_address0 = tmp_43_cast_fu_1694_p1;
    end else begin
        dst_assign_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | (1'b1 == ap_enable_reg_pp2_iter4))) begin
        dst_assign_1_ce0 = 1'b1;
    end else begin
        dst_assign_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp2_iter4) & (1'b0 == ap_pipeline_reg_pp2_iter3_tmp_i2_reg_2549))) begin
        dst_assign_1_we0 = 1'b1;
    end else begin
        dst_assign_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        dst_assign_address0 = tmp_19_cast_fu_1427_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        dst_assign_address0 = tmp_6_cast_fu_1340_p1;
    end else begin
        dst_assign_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        dst_assign_ce0 = 1'b1;
    end else begin
        dst_assign_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222))) begin
        dst_assign_we0 = 1'b1;
    end else begin
        dst_assign_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_1154_p9 = tmp_2_reg_2268;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_1154_p9 = tmp_2_fu_1249_p1;
    end else begin
        grp_fu_1154_p9 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_1175_p9 = tmp_2_reg_2268;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_1175_p9 = tmp_2_fu_1249_p1;
    end else begin
        grp_fu_1175_p9 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222))) begin
        i_phi_fu_1047_p4 = i_cast_mid2_v_reg_2262;
    end else begin
        i_phi_fu_1047_p4 = i_reg_1043;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_0_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_0_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_0_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_0_address0 = ap_const_lv32_1;
        end else begin
            in_block_0_address0 = 'bx;
        end
    end else begin
        in_block_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_0_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_0_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_0_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_0_address1 = ap_const_lv32_3;
        end else begin
            in_block_0_address1 = 'bx;
        end
    end else begin
        in_block_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_0_ce0 = 1'b1;
    end else begin
        in_block_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_0_ce1 = 1'b1;
    end else begin
        in_block_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_1_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_1_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_1_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_1_address0 = ap_const_lv32_1;
        end else begin
            in_block_1_address0 = 'bx;
        end
    end else begin
        in_block_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_1_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_1_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_1_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_1_address1 = ap_const_lv32_3;
        end else begin
            in_block_1_address1 = 'bx;
        end
    end else begin
        in_block_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_1_ce0 = 1'b1;
    end else begin
        in_block_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_1_ce1 = 1'b1;
    end else begin
        in_block_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_2_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_2_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_2_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_2_address0 = ap_const_lv32_1;
        end else begin
            in_block_2_address0 = 'bx;
        end
    end else begin
        in_block_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_2_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_2_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_2_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_2_address1 = ap_const_lv32_3;
        end else begin
            in_block_2_address1 = 'bx;
        end
    end else begin
        in_block_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_2_ce0 = 1'b1;
    end else begin
        in_block_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_2_ce1 = 1'b1;
    end else begin
        in_block_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_3_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_3_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_3_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_3_address0 = ap_const_lv32_1;
        end else begin
            in_block_3_address0 = 'bx;
        end
    end else begin
        in_block_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_3_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_3_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_3_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_3_address1 = ap_const_lv32_3;
        end else begin
            in_block_3_address1 = 'bx;
        end
    end else begin
        in_block_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_3_ce0 = 1'b1;
    end else begin
        in_block_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_3_ce1 = 1'b1;
    end else begin
        in_block_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_4_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_4_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_4_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_4_address0 = ap_const_lv32_1;
        end else begin
            in_block_4_address0 = 'bx;
        end
    end else begin
        in_block_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_4_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_4_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_4_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_4_address1 = ap_const_lv32_3;
        end else begin
            in_block_4_address1 = 'bx;
        end
    end else begin
        in_block_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_4_ce0 = 1'b1;
    end else begin
        in_block_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_4_ce1 = 1'b1;
    end else begin
        in_block_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_5_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_5_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_5_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_5_address0 = ap_const_lv32_1;
        end else begin
            in_block_5_address0 = 'bx;
        end
    end else begin
        in_block_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_5_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_5_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_5_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_5_address1 = ap_const_lv32_3;
        end else begin
            in_block_5_address1 = 'bx;
        end
    end else begin
        in_block_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_5_ce0 = 1'b1;
    end else begin
        in_block_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_5_ce1 = 1'b1;
    end else begin
        in_block_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_6_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_6_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_6_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_6_address0 = ap_const_lv32_1;
        end else begin
            in_block_6_address0 = 'bx;
        end
    end else begin
        in_block_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_6_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_6_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_6_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_6_address1 = ap_const_lv32_3;
        end else begin
            in_block_6_address1 = 'bx;
        end
    end else begin
        in_block_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_6_ce0 = 1'b1;
    end else begin
        in_block_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_6_ce1 = 1'b1;
    end else begin
        in_block_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_7_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_7_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_7_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_7_address0 = ap_const_lv32_1;
        end else begin
            in_block_7_address0 = 'bx;
        end
    end else begin
        in_block_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_7_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_7_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_7_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_7_address1 = ap_const_lv32_3;
        end else begin
            in_block_7_address1 = 'bx;
        end
    end else begin
        in_block_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_7_ce0 = 1'b1;
    end else begin
        in_block_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_7_ce1 = 1'b1;
    end else begin
        in_block_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_1036_p4 = indvar_flatten_next_reg_2226;
    end else begin
        indvar_flatten_phi_fu_1036_p4 = indvar_flatten_reg_1032;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2675))) begin
        j_1_phi_fu_1136_p4 = j_1_cast9_mid2_v_reg_2689;
    end else begin
        j_1_phi_fu_1136_p4 = j_1_reg_1132;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten9_reg_2384))) begin
        j_phi_fu_1081_p4 = j_cast_mid2_v_reg_2398;
    end else begin
        j_phi_fu_1081_p4 = j_reg_1077;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_i_phi_fu_1059_p4 = k_reg_2364;
    end else begin
        k_i_phi_fu_1059_p4 = k_i_reg_1055;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1))) begin
        out_block_ce0 = 1'b1;
    end else begin
        out_block_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2675))) begin
        out_block_we0 = 1'b1;
    end else begin
        out_block_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1204_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b1 == ap_enable_reg_pp0_iter0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond_flatten9_fu_1365_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (~(1'b0 == tmp_9_fu_1463_p2)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp2_iter4) & ~(1'b1 == ap_enable_reg_pp2_iter3)) & ~((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == tmp_i2_fu_1616_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == tmp_i2_fu_1616_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b0 == exitcond_flatten1_fu_1698_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state12 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state13 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state14 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state15 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state16 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_state17 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_state23 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_state26 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_5];

assign dct_coeff_table_0_address0 = k_cast1_i_reg_2558;

assign dct_coeff_table_10_address0 = k_i_cast_reg_2242;

assign dct_coeff_table_11_address0 = k_i_cast_fu_1230_p1;

assign dct_coeff_table_12_address0 = k_i_cast_reg_2242;

assign dct_coeff_table_13_address0 = k_i_cast_fu_1230_p1;

assign dct_coeff_table_14_address0 = k_i_cast_reg_2242;

assign dct_coeff_table_1_address0 = k_cast1_i_fu_1628_p1;

assign dct_coeff_table_2_address0 = k_cast1_i_reg_2558;

assign dct_coeff_table_3_address0 = k_cast1_i_fu_1628_p1;

assign dct_coeff_table_4_address0 = k_cast1_i_reg_2558;

assign dct_coeff_table_5_address0 = k_cast1_i_fu_1628_p1;

assign dct_coeff_table_6_address0 = k_cast1_i_fu_1628_p1;

assign dct_coeff_table_7_address0 = k_cast1_i_fu_1628_p1;

assign dct_coeff_table_8_address0 = k_i_cast_reg_2242;

assign dct_coeff_table_9_address0 = k_i_cast_reg_2242;

assign dct_coeff_table_address0 = k_i_cast_reg_2242;

assign dst_assign_d0 = {{tmp_3_i_fu_1349_p2[ap_const_lv32_1C : ap_const_lv32_D]}};

assign exitcond_flatten1_fu_1698_p2 = ((indvar_flatten1_reg_1121 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign exitcond_flatten9_fu_1365_p2 = ((indvar_flatten7_reg_1066 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1204_p2 = ((indvar_flatten_phi_fu_1036_p4 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign grp_fu_1808_p0 = grp_fu_1808_p00;

assign grp_fu_1808_p00 = dct_coeff_table_14_l_reg_2294;

assign grp_fu_1843_p2 = ap_const_lv29_1000;

assign grp_fu_1867_p1 = tmp_6_6_cast_i_reg_2539;

assign grp_fu_1873_p1 = tmp_6_7_cast_i_reg_2544;

assign grp_fu_1873_p2 = ap_const_lv29_1000;

assign grp_fu_1881_p0 = grp_fu_1881_p00;

assign grp_fu_1881_p00 = dct_coeff_table_0_lo_reg_2635;

assign grp_fu_1881_p1 = tmp_6_cast_i_reg_2509;

assign grp_fu_1888_p1 = tmp_6_2_cast_i_reg_2519;

assign grp_fu_1895_p1 = tmp_6_4_cast_i_reg_2529;

assign i_1_cast_cast_fu_1449_p1 = i_1_mid2_reg_2393;

assign i_1_mid2_fu_1389_p3 = ((tmp_13_fu_1383_p2[0:0] === 1'b1) ? ap_const_lv4_0 : i_1_reg_1088);

assign i_3_cast8_cast_fu_1782_p1 = i_3_mid2_reg_2684;

assign i_3_mid2_fu_1722_p3 = ((tmp_34_fu_1716_p2[0:0] === 1'b1) ? ap_const_lv4_0 : i_3_reg_1143);

assign i_4_fu_1236_p2 = (ap_const_lv4_1 + i_phi_fu_1047_p4);

assign i_5_fu_1469_p2 = (i_2_reg_1099 + ap_const_lv4_1);

assign i_6_fu_1432_p2 = (i_1_mid2_fu_1389_p3 + ap_const_lv4_1);

assign i_7_fu_1765_p2 = (i_3_mid2_fu_1722_p3 + ap_const_lv4_1);

assign i_cast_mid2_v_fu_1242_p3 = ((tmp_i3_reg_2231[0:0] === 1'b1) ? i_4_fu_1236_p2 : i_phi_fu_1047_p4);

assign indvar_flatten_next1_fu_1704_p2 = (indvar_flatten1_reg_1121 + ap_const_lv7_1);

assign indvar_flatten_next8_fu_1371_p2 = (indvar_flatten7_reg_1066 + ap_const_lv7_1);

assign indvar_flatten_next_fu_1210_p2 = (indvar_flatten_phi_fu_1036_p4 + ap_const_lv7_1);

assign j_1_cast9_mid2_cast_fu_1738_p1 = j_1_cast9_mid2_v_fu_1730_p3;

assign j_1_cast9_mid2_v_fu_1730_p3 = ((tmp_34_fu_1716_p2[0:0] === 1'b1) ? j_3_fu_1710_p2 : j_1_phi_fu_1136_p4);

assign j_2_fu_1377_p2 = (j_phi_fu_1081_p4 + ap_const_lv4_1);

assign j_3_fu_1710_p2 = (j_1_phi_fu_1136_p4 + ap_const_lv4_1);

assign j_cast_mid2_cast_fu_1405_p1 = j_cast_mid2_v_fu_1397_p3;

assign j_cast_mid2_v_fu_1397_p3 = ((tmp_13_fu_1383_p2[0:0] === 1'b1) ? j_2_fu_1377_p2 : j_phi_fu_1081_p4);

assign k_1_fu_1622_p2 = (k_i1_reg_1110 + ap_const_lv4_1);

assign k_cast1_i_cast_fu_1637_p1 = k_i1_reg_1110;

assign k_cast1_i_fu_1628_p1 = k_i1_reg_1110;

assign k_fu_1283_p2 = (ap_const_lv4_1 + k_i_mid2_reg_2236);

assign k_i_cast_cast_fu_1331_p1 = ap_pipeline_reg_pp0_iter1_k_i_mid2_reg_2236;

assign k_i_cast_fu_1230_p1 = k_i_mid2_fu_1222_p3;

assign k_i_mid2_fu_1222_p3 = ((tmp_i3_fu_1216_p2[0:0] === 1'b1) ? ap_const_lv4_0 : k_i_phi_fu_1059_p4);

assign out_block_address0 = tmp_39_cast_fu_1791_p1;

assign out_block_d0 = dst_assign_1_q0;

assign tmp12_fu_1670_p2 = ($signed(grp_fu_1881_p3) + $signed(grp_fu_1888_p3));

assign tmp16_fu_1674_p2 = ($signed(grp_fu_1895_p3) + $signed(tmp15_reg_2665));

assign tmp6_fu_1345_p2 = ($signed(tmp3_reg_2374) + $signed(tmp5_reg_2379));

assign tmp9_fu_1302_p2 = ($signed(tmp7_reg_2359) + $signed(grp_fu_1821_p3));

assign tmp_13_fu_1383_p2 = ((i_1_reg_1088 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign tmp_14_fu_1438_p3 = {{j_cast_mid2_v_reg_2398}, {ap_const_lv3_0}};

assign tmp_15_fu_1409_p3 = {{i_1_mid2_fu_1389_p3}, {ap_const_lv3_0}};

assign tmp_16_cast_fu_1445_p1 = tmp_14_fu_1438_p3;

assign tmp_16_fu_1421_p2 = (j_cast_mid2_cast_fu_1405_p1 + tmp_18_cast_fu_1417_p1);

assign tmp_17_fu_1452_p2 = (i_1_cast_cast_fu_1449_p1 + tmp_16_cast_fu_1445_p1);

assign tmp_18_cast_fu_1417_p1 = tmp_15_fu_1409_p3;

assign tmp_18_fu_1475_p3 = {{i_2_reg_1099}, {ap_const_lv3_0}};

assign tmp_19_cast_fu_1427_p1 = tmp_16_fu_1421_p2;

assign tmp_19_fu_1483_p1 = tmp_18_fu_1475_p3;

assign tmp_20_cast_fu_1458_p1 = tmp_17_fu_1452_p2;

assign tmp_20_fu_1488_p2 = (tmp_18_fu_1475_p3 | ap_const_lv7_1);

assign tmp_21_fu_1494_p3 = {{ap_const_lv25_0}, {tmp_20_fu_1488_p2}};

assign tmp_22_cast_fu_1587_p1 = tmp_18_reg_2423;

assign tmp_22_fu_1503_p2 = (tmp_18_reg_2423 | ap_const_lv7_2);

assign tmp_23_fu_1508_p3 = {{ap_const_lv25_0}, {tmp_22_fu_1503_p2}};

assign tmp_24_fu_1517_p2 = (tmp_18_reg_2423 | ap_const_lv7_3);

assign tmp_25_fu_1522_p3 = {{ap_const_lv25_0}, {tmp_24_fu_1517_p2}};

assign tmp_26_fu_1531_p2 = (tmp_18_reg_2423 | ap_const_lv7_4);

assign tmp_27_fu_1536_p3 = {{ap_const_lv25_0}, {tmp_26_fu_1531_p2}};

assign tmp_28_fu_1545_p2 = (tmp_18_reg_2423 | ap_const_lv7_5);

assign tmp_29_fu_1550_p3 = {{ap_const_lv25_0}, {tmp_28_fu_1545_p2}};

assign tmp_2_fu_1249_p1 = i_cast_mid2_v_fu_1242_p3[2:0];

assign tmp_30_fu_1559_p2 = (tmp_18_reg_2423 | ap_const_lv7_6);

assign tmp_31_fu_1564_p3 = {{ap_const_lv25_0}, {tmp_30_fu_1559_p2}};

assign tmp_32_fu_1573_p2 = (tmp_18_reg_2423 | ap_const_lv7_7);

assign tmp_33_fu_1578_p3 = {{ap_const_lv25_0}, {tmp_32_fu_1573_p2}};

assign tmp_34_fu_1716_p2 = ((i_3_reg_1143 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign tmp_35_fu_1771_p3 = {{j_1_cast9_mid2_v_reg_2689}, {ap_const_lv3_0}};

assign tmp_36_fu_1785_p2 = (i_3_cast8_cast_fu_1782_p1 + tmp_38_cast_fu_1778_p1);

assign tmp_37_fu_1742_p3 = {{i_3_mid2_fu_1722_p3}, {ap_const_lv3_0}};

assign tmp_38_cast_fu_1778_p1 = tmp_35_fu_1771_p3;

assign tmp_38_fu_1754_p2 = (j_1_cast9_mid2_cast_fu_1738_p1 + tmp_41_cast_fu_1750_p1);

assign tmp_39_cast_fu_1791_p1 = tmp_36_fu_1785_p2;

assign tmp_39_fu_1641_p2 = (tmp_22_cast_reg_2504 + k_cast1_i_cast_fu_1637_p1);

assign tmp_3_i1_fu_1678_p2 = (tmp12_fu_1670_p2 + tmp16_fu_1674_p2);

assign tmp_3_i_fu_1349_p2 = (tmp9_reg_2369 + tmp6_fu_1345_p2);

assign tmp_41_cast_fu_1750_p1 = tmp_37_fu_1742_p3;

assign tmp_42_cast_fu_1760_p1 = tmp_38_fu_1754_p2;

assign tmp_43_cast_fu_1694_p1 = ap_pipeline_reg_pp2_iter3_tmp_39_reg_2565;

assign tmp_5_cast_fu_1327_p1 = tmp_fu_1320_p3;

assign tmp_6_1_cast_i_fu_1593_p1 = $signed(col_inbuf_load_1_reg_2459);

assign tmp_6_2_cast_i_fu_1596_p1 = $signed(col_inbuf_load_2_reg_2474);

assign tmp_6_3_cast_i_fu_1599_p1 = $signed(col_inbuf_load_3_reg_2479);

assign tmp_6_4_cast_i_fu_1602_p1 = $signed(col_inbuf_load_4_reg_2494);

assign tmp_6_5_cast_i_fu_1605_p1 = $signed(col_inbuf_load_5_reg_2499);

assign tmp_6_6_cast_i_fu_1608_p1 = $signed(col_inbuf_q1);

assign tmp_6_7_cast_i_fu_1612_p1 = $signed(col_inbuf_q0);

assign tmp_6_cast_fu_1340_p1 = tmp_6_fu_1334_p2;

assign tmp_6_cast_i_fu_1590_p1 = $signed(col_inbuf_load_reg_2454);

assign tmp_6_fu_1334_p2 = (tmp_5_cast_fu_1327_p1 + k_i_cast_cast_fu_1331_p1);

assign tmp_7_1_i4_fu_1852_p1 = tmp_6_1_cast_i_reg_2514;

assign tmp_7_3_i8_fu_1857_p1 = tmp_6_3_cast_i_reg_2524;

assign tmp_7_5_i1_fu_1862_p1 = tmp_6_5_cast_i_reg_2534;

assign tmp_9_fu_1463_p2 = ((i_2_reg_1099 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign tmp_fu_1320_p3 = {{ap_pipeline_reg_pp0_iter1_i_cast_mid2_v_reg_2262}, {ap_const_lv3_0}};

assign tmp_i2_fu_1616_p2 = ((k_i1_reg_1110 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign tmp_i3_fu_1216_p2 = ((k_i_phi_fu_1059_p4 == ap_const_lv4_8) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    k_i_cast_reg_2242[31:4] <= 28'b0000000000000000000000000000;
    tmp_18_reg_2423[2:0] <= 3'b000;
    tmp_22_cast_reg_2504[2:0] <= 3'b000;
    tmp_22_cast_reg_2504[7] <= 1'b0;
    k_cast1_i_reg_2558[31:4] <= 28'b0000000000000000000000000000;
end

endmodule //dct_2d
