### Verilog
Verilog is a Hardware Description Language; a textual format for describing electronic circuits and systems. Applied to electronic design, Verilog is intended to be used for verification through simulation, for timing analysis, for test analysis (testability analysis and fault grading) and for logic synthesis.

|_Language_|Verilog|
|-|-|
|_Developer_| |
|_First appeared_||
|_Filename extension_|.v|

```HelloWorld.v
module HelloWorld;
    initial
      $display ("Hello World !");
  endmodule