library ieee;
use ieee.std_logic_1164.all;

entity converter is
    port(
        clk: in std_logic;
        reset: in std_logic;
        v: in std_logic;
        data: in std_logic_vector(4 downto 0);
        BCD_digit_1 : out std_logic_vector(3 downto 0);
        BCD_digit_2 : out std_logic_vector(3 downto 0);
        BCD_digit_3 : out std_logic_vector(3 downto 0);
    );
end entity;

architecture Structural of converter is
signal conv_integer1 : integer := '0';
signal conv_integer2 : integer := '0';

begin
    process(clk, reset)
        begin 
            if reset = '1' then
                BCD_digit_1 <= "0000";
                BCD_digit_2 <= "0000";
                BCD_digit_3 <= "0000";
            elsif rising_edge(clk) then
                if v = '1' then
                    BCD_digit_1 <= "1111";
                    BCD_digit_2 <= "1111";
                    BCD_digit_3 <= "1111";
                else
                    BCD_digit_1 <= std_logic_vector(unsigned(conv_integer1), 4);
                    BCD_digit_2 <= std_logic_vector(unsigned(conv_integer2), 4);
                    if data(4) = '1' then
                        BCD_digit_3 <= "1011";
                    else
                        BCD_digit_3 <= "1010";
                    end if;
            end if;
        end if;
    end process;
end Structural;