// Seed: 3318761442
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10;
  assign id_10 = id_7;
endmodule
module module_1 (
    input  uwire   id_0,
    output logic   id_1,
    output logic   id_2,
    input  supply1 id_3,
    input  supply0 id_4
);
  reg id_6;
  always begin
    id_2 <= 1;
    if (1)
      if ({1'b0}) id_1 <= 1;
      else id_1 <= id_6;
  end
  wire id_7;
  tri  id_8 = 1'b0;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8, id_7, id_7
  );
endmodule
