Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ioTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ioTest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ioTest"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : ioTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\benja\Desktop\470L\LAB4\UARTtx\ioTest.v" into library work
Parsing module <ioTest>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ioTest>.
WARNING:HDLCompiler:413 - "C:\Users\benja\Desktop\470L\LAB4\UARTtx\ioTest.v" Line 62: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\benja\Desktop\470L\LAB4\UARTtx\ioTest.v" Line 77: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\benja\Desktop\470L\LAB4\UARTtx\ioTest.v" Line 113: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\benja\Desktop\470L\LAB4\UARTtx\ioTest.v" Line 117: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ioTest>.
    Related source file is "C:\Users\benja\Desktop\470L\LAB4\UARTtx\ioTest.v".
        CLKS_PER_BIT = 5208
WARNING:Xst:647 - Input <IO_PB<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <new_clk>.
    Found 13-bit register for signal <rx_clk_count>.
    Found 1-bit register for signal <rx_new_clk>.
    Found 8-bit register for signal <data>.
    Found 2-bit register for signal <tx_state>.
    Found 1-bit register for signal <POINT>.
    Found 3-bit register for signal <count>.
    Found 1-bit register for signal <IO_LED<7>>.
    Found 1-bit register for signal <IO_LED<6>>.
    Found 1-bit register for signal <IO_LED<5>>.
    Found 1-bit register for signal <IO_LED<4>>.
    Found 1-bit register for signal <IO_LED<3>>.
    Found 1-bit register for signal <IO_LED<2>>.
    Found 1-bit register for signal <IO_LED<1>>.
    Found 1-bit register for signal <IO_LED<0>>.
    Found 13-bit register for signal <clk_count>.
    Found finite state machine <FSM_0> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | new_clk (rising_edge)                          |
    | Reset              | GND_1_o_GND_1_o_equal_15_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_33_OUT> created at line 306.
    Found 13-bit adder for signal <clk_count[12]_GND_1_o_add_5_OUT> created at line 62.
    Found 13-bit adder for signal <rx_clk_count[12]_GND_1_o_add_10_OUT> created at line 77.
    Found 3-bit adder for signal <count[2]_GND_1_o_add_19_OUT> created at line 117.
    Found 1-bit 8-to-1 multiplexer for signal <count[2]_data[7]_Mux_16_o> created at line 110.
    Found 13-bit comparator greater for signal <clk_count[12]_PWR_1_o_LessThan_5_o> created at line 61
    Found 13-bit comparator greater for signal <rx_clk_count[12]_GND_1_o_LessThan_10_o> created at line 76
    Found 32-bit comparator lessequal for signal <n0037> created at line 306
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ioTest> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 2
 3-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 15
 1-bit register                                        : 11
 13-bit register                                       : 2
 3-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 13-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ioTest>.
The following registers are absorbed into counter <rx_clk_count>: 1 register on signal <rx_clk_count>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ioTest> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 3
 13-bit up counter                                     : 2
 3-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 3
 13-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <tx_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------

Optimizing unit <ioTest> ...
WARNING:Xst:1710 - FF/Latch <IO_LED_7> (without init value) has a constant value of 0 in block <ioTest>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ioTest, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ioTest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 138
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 24
#      LUT2                        : 27
#      LUT3                        : 5
#      LUT4                        : 2
#      LUT5                        : 11
#      LUT6                        : 5
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 49
#      FD                          : 35
#      FDE                         : 12
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 9
#      OBUF                        : 27

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  11440     0%  
 Number of Slice LUTs:                   86  out of   5720     1%  
    Number used as Logic:                86  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     87
   Number with an unused Flip Flop:      38  out of     87    43%  
   Number with an unused LUT:             1  out of     87     1%  
   Number of fully used LUT-FF pairs:    48  out of     87    55%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  37  out of    102    36%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
M_CLOCK                            | BUFGP                  | 28    |
new_clk                            | NONE(data_0)           | 14    |
rx_new_clk                         | NONE(IO_LED_6)         | 7     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.806ns (Maximum Frequency: 262.729MHz)
   Minimum input arrival time before clock: 3.364ns
   Maximum output required time after clock: 3.847ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'M_CLOCK'
  Clock period: 3.806ns (frequency: 262.729MHz)
  Total number of paths / destination ports: 507 / 29
-------------------------------------------------------------------------
Delay:               3.806ns (Levels of Logic = 2)
  Source:            rx_clk_count_4 (FF)
  Destination:       rx_new_clk (FF)
  Source Clock:      M_CLOCK rising
  Destination Clock: M_CLOCK rising

  Data Path: rx_clk_count_4 to rx_new_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.845  rx_clk_count_4 (rx_clk_count_4)
     LUT3:I0->O            1   0.205   0.827  rx_clk_count[12]_GND_1_o_LessThan_10_o_inv2 (rx_clk_count[12]_GND_1_o_LessThan_10_o_inv2)
     LUT6:I2->O           14   0.203   0.957  rx_clk_count[12]_GND_1_o_LessThan_10_o_inv4 (rx_clk_count[12]_GND_1_o_LessThan_10_o_inv)
     FDE:CE                    0.322          rx_new_clk
    ----------------------------------------
    Total                      3.806ns (1.177ns logic, 2.629ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'new_clk'
  Clock period: 3.437ns (frequency: 290.994MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.437ns (Levels of Logic = 3)
  Source:            count_1 (FF)
  Destination:       POINT (FF)
  Source Clock:      new_clk rising
  Destination Clock: new_clk rising

  Data Path: count_1 to POINT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.447   1.013  count_1 (count_1)
     LUT6:I4->O            1   0.203   0.684  Mmux_count[2]_data[7]_Mux_16_o_4 (Mmux_count[2]_data[7]_Mux_16_o_4)
     LUT5:I3->O            1   0.203   0.580  tx_state[1]_PWR_1_o_Mux_22_o1 (tx_state[1]_PWR_1_o_Mux_22_o)
     LUT3:I2->O            1   0.205   0.000  POINT_rstpot (POINT_rstpot)
     FD:D                      0.102          POINT
    ----------------------------------------
    Total                      3.437ns (1.160ns logic, 2.276ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rx_new_clk'
  Clock period: 1.713ns (frequency: 583.686MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.713ns (Levels of Logic = 1)
  Source:            IO_LED_6 (FF)
  Destination:       IO_LED_6 (FF)
  Source Clock:      rx_new_clk rising
  Destination Clock: rx_new_clk rising

  Data Path: IO_LED_6 to IO_LED_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  IO_LED_6 (IO_LED_6)
     LUT5:I0->O            1   0.203   0.000  IO_LED_6_rstpot (IO_LED_6_rstpot)
     FD:D                      0.102          IO_LED_6
    ----------------------------------------
    Total                      1.713ns (0.752ns logic, 0.961ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'new_clk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.364ns (Levels of Logic = 2)
  Source:            IO_PB<0> (PAD)
  Destination:       tx_state_FSM_FFd2 (FF)
  Destination Clock: new_clk rising

  Data Path: IO_PB<0> to tx_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  IO_PB_0_IBUF (IO_PB_0_IBUF)
     INV:I->O             10   0.206   0.856  IO_PB<0>_inv1_INV_0 (IO_PB<0>_inv)
     FDR:R                     0.430          tx_state_FSM_FFd2
    ----------------------------------------
    Total                      3.364ns (1.858ns logic, 1.506ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rx_new_clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            IO_LED_6 (FF)
  Destination:       IO_LED<6> (PAD)
  Source Clock:      rx_new_clk rising

  Data Path: IO_LED_6 to IO_LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  IO_LED_6 (IO_LED_6)
     OBUF:I->O                 2.571          IO_LED_6_OBUF (IO_LED<6>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'new_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.847ns (Levels of Logic = 1)
  Source:            POINT (FF)
  Destination:       POINT (PAD)
  Source Clock:      new_clk rising

  Data Path: POINT to POINT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.829  POINT (POINT_OBUF)
     OBUF:I->O                 2.571          POINT_OBUF (POINT)
    ----------------------------------------
    Total                      3.847ns (3.018ns logic, 0.829ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_CLOCK        |    3.806|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock new_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
new_clk        |    3.437|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rx_new_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
new_clk        |    1.932|         |         |         |
rx_new_clk     |    1.713|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.10 secs
 
--> 

Total memory usage is 278452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

