!!!!    6    0    1 1647864694  Ve948                                         
! IPG: rev 09.20p  Mon Mar 21 20:11:35 2022
! Part Name:            ZL30772
! Alias:
! Part Type:            VLSI
! Description:          SONET/SDH Network Interface DPLL Clock Driver
! Manufacturer:         Zarlink Semiconductor
! Package Style:        79 pin QFP
! Created:              Jul 02, 2021
! Programmer:           FangJI
! Tester:               HP3070
! Processor:            VPU
! Vector Format:        VCL
! Testjet Testable:     yes
! JTAG Device:          no
! Fault coverage:       Setup Library
! Constraints:
! Cisco Part#:          15-105653-01

sequential

vector cycle 200n
receive delay 160n


default device "u59"
set terminators to on
assign RSTB    to pins 75
assign SRST    to pins 37

assign REF0    to pins 1,2
assign REF1    to pins 3,4
assign REF2    to pins 5,6
assign REF3    to pins 7,*
assign REF4    to pins 9,*

assign OUT0    to pins *,*
assign OUT1    to pins 64,63
assign OUT2    to pins 59,60
assign OUT3    to pins 57,56
assign OUT4    to pins 51,52
assign OUT5    to pins *,*
assign OUT6    to pins *,*
assign OUT7    to pins 43,42

assign GPOUT0  to pins 78
assign GPOUT1  to pins 79

assign SCL     to pins 16
assign SDA     to pins 18
assign SO      to pins 17
assign CS      to pins 19

assign GPIO0   to pins 20
assign GPIO1   to pins 25
assign GPIO2   to pins 27
assign GPIO3   to pins 29
assign GPIO4   to pins 28
assign GPIO5   to pins 31
assign GPIO6   to pins 30
assign GPIO7   to pins *
assign GPIO8   to pins 74

assign OSCI    to pins *
assign OSCO    to pins *

assign MCLKIN  to pins *,*

assign IC      to pins *,*,*,*,*,*,*,*,*

assign VDD_DRI to pins *
assign VDDC    to pins *
assign VDD     to pins *,*,*,*
assign VDDH    to pins *,*,*,*
assign VDDL    to pins *,*,*,*,*,*,*,*,*
assign VDDO    to pins *,*,*,*
assign GND     to pins *,*,*,*,*,*,*,*,*,*,*,*,*,*,*,*
assign VREG_O  to pins *

power   VDD_DRI, VDDC,VDD,VDDH,VDDL,VDDO,VREG_O
power   GND

inputs  RSTB,SRST,REF0,REF1,REF2,REF3,REF4
inputs  SCL,CS
outputs OUT0,OUT1,OUT2,OUT3,OUT4,OUT5,OUT6,OUT7,GPOUT0,GPOUT1
outputs SO
bidirectional SDA,GPIO0,GPIO1,GPIO2,GPIO3,GPIO4,GPIO5,GPIO6,GPIO7,GPIO8
nondigital IC,MCLKIN,OSCI,OSCO

disable  OUT0 with RSTB to "0"
disable  OUT1 with RSTB to "0"
disable  OUT2 with RSTB to "0"
disable  OUT3 with RSTB to "0"
disable  OUT4 with RSTB to "0"
disable  OUT5 with RSTB to "0"
disable  OUT6 with RSTB to "0"
disable  OUT7 with RSTB to "0"
disable  GPOUT0 with RSTB to "0"
disable  GPOUT1 with RSTB to "0"

disable  GPIO0,GPIO1,GPIO2,GPIO3,GPIO4,GPIO5,GPIO6,GPIO7,GPIO8 with RSTB to "0"

family LVT

!IPG: Add defaults or loads to floating inputs and bidirs.
set load on pins 25,27,29 to pull up
assign Floating__Inputs to pins 1,2,3,4,5,6,9 default "0000000"
inputs Floating__Inputs

!IPG: User must manually insert disable information for u56.23

!***************************Setup Library Only *****************************
