# Reading C:/altera/modelsim/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do Antenna_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\modelsim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\modelsim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_7/E7_4/Antenna {D:/FilterVerilog/Chapter_7/E7_4/Antenna/complexmult.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module complexmult_altmult_complex_8np
# -- Compiling module complexmult
# 
# Top level modules:
# 	complexmult
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_7/E7_4/Antenna/source {D:/FilterVerilog/Chapter_7/E7_4/Antenna/source/Antenna.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Antenna
# 
# Top level modules:
# 	Antenna
# 
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim {D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module Antenna_vlg_tst
# 
# Top level modules:
# 	Antenna_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Antenna_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Antenna_vlg_tst 
# Loading work.Antenna_vlg_tst
# Loading work.Antenna
# Loading work.complexmult
# Loading work.complexmult_altmult_complex_8np
# Loading altera_mf_ver.altmult_add
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 12001 of file "E7_4_x1i_in.txt". (Current address [12001], address range [1:12000])    : D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt(118)
#    Time: 0 ps  Iteration: 0  Instance: /Antenna_vlg_tst
# ** Warning: (vsim-PLI-3407) Too many data words read on line 12001 of file "E7_4_x1r_in.txt". (Current address [12001], address range [1:12000])    : D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt(134)
#    Time: 0 ps  Iteration: 0  Instance: /Antenna_vlg_tst
# ** Warning: (vsim-PLI-3407) Too many data words read on line 12001 of file "E7_4_x2r_in.txt". (Current address [12001], address range [1:12000])    : D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt(149)
#    Time: 0 ps  Iteration: 0  Instance: /Antenna_vlg_tst
# ** Warning: (vsim-PLI-3407) Too many data words read on line 12001 of file "E7_4_x2i_in.txt". (Current address [12001], address range [1:12000])    : D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt(164)
#    Time: 0 ps  Iteration: 0  Instance: /Antenna_vlg_tst
# ** Warning: (vsim-PLI-3407) Too many data words read on line 12001 of file "E7_4_x3r_in.txt". (Current address [12001], address range [1:12000])    : D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt(181)
#    Time: 0 ps  Iteration: 0  Instance: /Antenna_vlg_tst
# ** Warning: (vsim-PLI-3407) Too many data words read on line 12001 of file "E7_4_x3i_in.txt". (Current address [12001], address range [1:12000])    : D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt(197)
#    Time: 0 ps  Iteration: 0  Instance: /Antenna_vlg_tst
# ** Warning: (vsim-PLI-3407) Too many data words read on line 12001 of file "E7_4_x4r_in.txt". (Current address [12001], address range [1:12000])    : D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt(213)
#    Time: 0 ps  Iteration: 0  Instance: /Antenna_vlg_tst
# ** Warning: (vsim-PLI-3407) Too many data words read on line 12001 of file "E7_4_x4i_in.txt". (Current address [12001], address range [1:12000])    : D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt(229)
#    Time: 0 ps  Iteration: 0  Instance: /Antenna_vlg_tst
# ** Warning: (vsim-PLI-3407) Too many data words read on line 12001 of file "E7_4_rr_in.txt". (Current address [12001], address range [1:12000])    : D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt(245)
#    Time: 0 ps  Iteration: 0  Instance: /Antenna_vlg_tst
# ** Note: $finish    : D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt(99)
#    Time: 38410 ns  Iteration: 0  Instance: /Antenna_vlg_tst
# 1
# Break in Module Antenna_vlg_tst at D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt line 99
# Simulation Breakpoint: 1
# Break in Module Antenna_vlg_tst at D:/FilterVerilog/Chapter_7/E7_4/Antenna/simulation/modelsim/Antenna.vt line 99
# MACRO ./Antenna_run_msim_rtl_verilog.do PAUSED at line 18
