verilog xil_defaultlib --include "../../../../RI5CY_UA.gen/sources_1/bd/clock/ipshared/30ef" \
"../../../../RI5CY_UA.gen/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0_clk_wiz.v" \
"../../../../RI5CY_UA.gen/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0.v" \
"../../../../RI5CY_UA.gen/sources_1/bd/clock/sim/clock.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
