# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ip/dds_compiler_0_1/sim/dds_compiler_0.vhd" \
"../../../../src/pwm_c.vhd" \
"../../../../src/pwm_l.vhd" \
"../../../../src/pwm_platform.vhd" \
"../../../../tb/tb_pwm_platform.vhd" \

# Do not sort compile order
nosort
