#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021facc4cb40 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000021facce1ce0_0 .net "PC", 31 0, L_0000021facd74560;  1 drivers
v0000021facce2500_0 .net "cycles_consumed", 31 0, v0000021facce2640_0;  1 drivers
v0000021facce2780_0 .var "input_clk", 0 0;
v0000021facce1d80_0 .var "rst", 0 0;
S_0000021faca79f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000021facc4cb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000021facc22150 .functor NOR 1, v0000021facce2780_0, v0000021faccd91d0_0, C4<0>, C4<0>;
L_0000021facc20da0 .functor AND 1, v0000021faccb4e00_0, v0000021faccb5760_0, C4<1>, C4<1>;
L_0000021facc22310 .functor AND 1, L_0000021facc20da0, L_0000021facce2fa0, C4<1>, C4<1>;
L_0000021facc215f0 .functor AND 1, v0000021facca43a0_0, v0000021facca2e60_0, C4<1>, C4<1>;
L_0000021facc21d60 .functor AND 1, L_0000021facc215f0, L_0000021facce2dc0, C4<1>, C4<1>;
L_0000021facc20e10 .functor AND 1, v0000021faccd8eb0_0, v0000021faccd9bd0_0, C4<1>, C4<1>;
L_0000021facc22230 .functor AND 1, L_0000021facc20e10, L_0000021facce1e20, C4<1>, C4<1>;
L_0000021facc21c80 .functor AND 1, v0000021faccb4e00_0, v0000021faccb5760_0, C4<1>, C4<1>;
L_0000021facc222a0 .functor AND 1, L_0000021facc21c80, L_0000021facce2e60, C4<1>, C4<1>;
L_0000021facc21120 .functor AND 1, v0000021facca43a0_0, v0000021facca2e60_0, C4<1>, C4<1>;
L_0000021facc22380 .functor AND 1, L_0000021facc21120, L_0000021facce2f00, C4<1>, C4<1>;
L_0000021facc21190 .functor AND 1, v0000021faccd8eb0_0, v0000021faccd9bd0_0, C4<1>, C4<1>;
L_0000021facc208d0 .functor AND 1, L_0000021facc21190, L_0000021facce1ec0, C4<1>, C4<1>;
L_0000021faccea190 .functor NOT 1, L_0000021facc22150, C4<0>, C4<0>, C4<0>;
L_0000021faccea3c0 .functor NOT 1, L_0000021facc22150, C4<0>, C4<0>, C4<0>;
L_0000021faccf46e0 .functor NOT 1, L_0000021facc22150, C4<0>, C4<0>, C4<0>;
L_0000021faccf4c90 .functor NOT 1, L_0000021facc22150, C4<0>, C4<0>, C4<0>;
L_0000021faccf4d00 .functor NOT 1, L_0000021facc22150, C4<0>, C4<0>, C4<0>;
L_0000021facd74560 .functor BUFZ 32, v0000021faccd6d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021faccdaad0_0 .net "EX1_ALU_OPER1", 31 0, L_0000021facceb540;  1 drivers
v0000021faccdaa30_0 .net "EX1_ALU_OPER2", 31 0, L_0000021faccf35d0;  1 drivers
v0000021faccdac10_0 .net "EX1_PC", 31 0, v0000021faccb2560_0;  1 drivers
v0000021faccdacb0_0 .net "EX1_PFC", 31 0, v0000021faccb2100_0;  1 drivers
v0000021faccda990_0 .net "EX1_PFC_to_IF", 31 0, L_0000021facce7820;  1 drivers
v0000021faccdae90_0 .net "EX1_forward_to_B", 31 0, v0000021faccb4220_0;  1 drivers
v0000021faccdaf30_0 .net "EX1_is_beq", 0 0, v0000021faccb2600_0;  1 drivers
v0000021faccdafd0_0 .net "EX1_is_bne", 0 0, v0000021faccb2a60_0;  1 drivers
v0000021faccd3870_0 .net "EX1_is_jal", 0 0, v0000021faccb3280_0;  1 drivers
v0000021faccd3eb0_0 .net "EX1_is_jr", 0 0, v0000021faccb2b00_0;  1 drivers
v0000021faccd34b0_0 .net "EX1_is_oper2_immed", 0 0, v0000021faccb26a0_0;  1 drivers
v0000021faccd4ef0_0 .net "EX1_memread", 0 0, v0000021faccb3820_0;  1 drivers
v0000021faccd57b0_0 .net "EX1_memwrite", 0 0, v0000021faccb4540_0;  1 drivers
v0000021faccd5490_0 .net "EX1_opcode", 11 0, v0000021faccb2ec0_0;  1 drivers
v0000021faccd53f0_0 .net "EX1_predicted", 0 0, v0000021faccb31e0_0;  1 drivers
v0000021faccd3c30_0 .net "EX1_rd_ind", 4 0, v0000021faccb3780_0;  1 drivers
v0000021faccd4950_0 .net "EX1_rd_indzero", 0 0, v0000021faccb2ba0_0;  1 drivers
v0000021faccd50d0_0 .net "EX1_regwrite", 0 0, v0000021faccb2d80_0;  1 drivers
v0000021faccd5850_0 .net "EX1_rs1", 31 0, v0000021faccb3dc0_0;  1 drivers
v0000021faccd35f0_0 .net "EX1_rs1_ind", 4 0, v0000021faccb2e20_0;  1 drivers
v0000021faccd32d0_0 .net "EX1_rs2", 31 0, v0000021faccb42c0_0;  1 drivers
v0000021faccd3410_0 .net "EX1_rs2_ind", 4 0, v0000021faccb35a0_0;  1 drivers
v0000021faccd5350_0 .net "EX1_rs2_out", 31 0, L_0000021faccf4210;  1 drivers
v0000021faccd39b0_0 .net "EX2_ALU_OPER1", 31 0, v0000021faccb54e0_0;  1 drivers
v0000021faccd3370_0 .net "EX2_ALU_OPER2", 31 0, v0000021faccb5940_0;  1 drivers
v0000021faccd4b30_0 .net "EX2_ALU_OUT", 31 0, L_0000021facce7e60;  1 drivers
v0000021faccd44f0_0 .net "EX2_PC", 31 0, v0000021faccb5300_0;  1 drivers
v0000021faccd30f0_0 .net "EX2_PFC_to_IF", 31 0, v0000021faccb5a80_0;  1 drivers
v0000021faccd5170_0 .net "EX2_forward_to_B", 31 0, v0000021faccb4720_0;  1 drivers
v0000021faccd5530_0 .net "EX2_is_beq", 0 0, v0000021faccb5800_0;  1 drivers
v0000021faccd3730_0 .net "EX2_is_bne", 0 0, v0000021faccb47c0_0;  1 drivers
v0000021faccd49f0_0 .net "EX2_is_jal", 0 0, v0000021faccb5580_0;  1 drivers
v0000021faccd55d0_0 .net "EX2_is_jr", 0 0, v0000021faccb4860_0;  1 drivers
v0000021faccd3190_0 .net "EX2_is_oper2_immed", 0 0, v0000021faccb56c0_0;  1 drivers
v0000021faccd5210_0 .net "EX2_memread", 0 0, v0000021faccb49a0_0;  1 drivers
v0000021faccd3910_0 .net "EX2_memwrite", 0 0, v0000021faccb4ae0_0;  1 drivers
v0000021faccd3d70_0 .net "EX2_opcode", 11 0, v0000021faccb4b80_0;  1 drivers
v0000021faccd3a50_0 .net "EX2_predicted", 0 0, v0000021faccb4cc0_0;  1 drivers
v0000021faccd3550_0 .net "EX2_rd_ind", 4 0, v0000021faccb4d60_0;  1 drivers
v0000021faccd4450_0 .net "EX2_rd_indzero", 0 0, v0000021faccb5760_0;  1 drivers
v0000021faccd4590_0 .net "EX2_regwrite", 0 0, v0000021faccb4e00_0;  1 drivers
v0000021faccd52b0_0 .net "EX2_rs1", 31 0, v0000021faccb4ea0_0;  1 drivers
v0000021faccd5670_0 .net "EX2_rs1_ind", 4 0, v0000021faccb4fe0_0;  1 drivers
v0000021faccd5710_0 .net "EX2_rs2_ind", 4 0, v0000021faccb5080_0;  1 drivers
v0000021faccd3230_0 .net "EX2_rs2_out", 31 0, v0000021faccb58a0_0;  1 drivers
v0000021faccd3690_0 .net "ID_INST", 31 0, v0000021faccb8d30_0;  1 drivers
v0000021faccd37d0_0 .net "ID_PC", 31 0, v0000021faccb8e70_0;  1 drivers
v0000021faccd3af0_0 .net "ID_PFC_to_EX", 31 0, L_0000021facce4120;  1 drivers
v0000021faccd4a90_0 .net "ID_PFC_to_IF", 31 0, L_0000021facce5980;  1 drivers
v0000021faccd3b90_0 .net "ID_forward_to_B", 31 0, L_0000021facce5200;  1 drivers
v0000021faccd4630_0 .net "ID_is_beq", 0 0, L_0000021facce5520;  1 drivers
v0000021faccd3cd0_0 .net "ID_is_bne", 0 0, L_0000021facce5660;  1 drivers
v0000021faccd3e10_0 .net "ID_is_j", 0 0, L_0000021facce7fa0;  1 drivers
v0000021faccd4bd0_0 .net "ID_is_jal", 0 0, L_0000021facce6c40;  1 drivers
v0000021faccd3f50_0 .net "ID_is_jr", 0 0, L_0000021facce5700;  1 drivers
v0000021faccd3ff0_0 .net "ID_is_oper2_immed", 0 0, L_0000021faccea270;  1 drivers
v0000021faccd4090_0 .net "ID_memread", 0 0, L_0000021facce6880;  1 drivers
v0000021faccd4130_0 .net "ID_memwrite", 0 0, L_0000021facce8900;  1 drivers
v0000021faccd41d0_0 .net "ID_opcode", 11 0, v0000021faccd67f0_0;  1 drivers
v0000021faccd5030_0 .net "ID_predicted", 0 0, v0000021faccbb2b0_0;  1 drivers
v0000021faccd4270_0 .net "ID_rd_ind", 4 0, v0000021faccd7a10_0;  1 drivers
v0000021faccd43b0_0 .net "ID_regwrite", 0 0, L_0000021facce8d60;  1 drivers
v0000021faccd4310_0 .net "ID_rs1", 31 0, v0000021faccbe230_0;  1 drivers
v0000021faccd46d0_0 .net "ID_rs1_ind", 4 0, v0000021faccd8050_0;  1 drivers
v0000021faccd4db0_0 .net "ID_rs2", 31 0, v0000021faccbe5f0_0;  1 drivers
v0000021faccd4770_0 .net "ID_rs2_ind", 4 0, v0000021faccd73d0_0;  1 drivers
v0000021faccd4c70_0 .net "IF_INST", 31 0, L_0000021faccea890;  1 drivers
v0000021faccd4810_0 .net "IF_pc", 31 0, v0000021faccd6d90_0;  1 drivers
v0000021faccd48b0_0 .net "MEM_ALU_OUT", 31 0, v0000021facca4260_0;  1 drivers
v0000021faccd4d10_0 .net "MEM_Data_mem_out", 31 0, v0000021faccd8370_0;  1 drivers
v0000021faccd4e50_0 .net "MEM_memread", 0 0, v0000021facca3f40_0;  1 drivers
v0000021faccd4f90_0 .net "MEM_memwrite", 0 0, v0000021facca3180_0;  1 drivers
v0000021facce3220_0 .net "MEM_opcode", 11 0, v0000021facca4080_0;  1 drivers
v0000021facce1920_0 .net "MEM_rd_ind", 4 0, v0000021facca4300_0;  1 drivers
v0000021facce25a0_0 .net "MEM_rd_indzero", 0 0, v0000021facca2e60_0;  1 drivers
v0000021facce35e0_0 .net "MEM_regwrite", 0 0, v0000021facca43a0_0;  1 drivers
v0000021facce3ae0_0 .net "MEM_rs2", 31 0, v0000021facca3ae0_0;  1 drivers
v0000021facce3e00_0 .net "PC", 31 0, L_0000021facd74560;  alias, 1 drivers
v0000021facce23c0_0 .net "STALL_ID1_FLUSH", 0 0, v0000021faccbac70_0;  1 drivers
v0000021facce3680_0 .net "STALL_ID2_FLUSH", 0 0, v0000021faccb99b0_0;  1 drivers
v0000021facce1b00_0 .net "STALL_IF_FLUSH", 0 0, v0000021faccbc750_0;  1 drivers
v0000021facce3b80_0 .net "WB_ALU_OUT", 31 0, v0000021faccd9ef0_0;  1 drivers
v0000021facce28c0_0 .net "WB_Data_mem_out", 31 0, v0000021faccd9a90_0;  1 drivers
v0000021facce3040_0 .net "WB_memread", 0 0, v0000021faccda7b0_0;  1 drivers
v0000021facce3720_0 .net "WB_rd_ind", 4 0, v0000021faccd98b0_0;  1 drivers
v0000021facce32c0_0 .net "WB_rd_indzero", 0 0, v0000021faccd9bd0_0;  1 drivers
v0000021facce1880_0 .net "WB_regwrite", 0 0, v0000021faccd8eb0_0;  1 drivers
v0000021facce30e0_0 .net "Wrong_prediction", 0 0, L_0000021faccf4c20;  1 drivers
v0000021facce3360_0 .net *"_ivl_1", 0 0, L_0000021facc20da0;  1 drivers
v0000021facce16a0_0 .net *"_ivl_13", 0 0, L_0000021facc20e10;  1 drivers
v0000021facce20a0_0 .net *"_ivl_14", 0 0, L_0000021facce1e20;  1 drivers
v0000021facce2140_0 .net *"_ivl_19", 0 0, L_0000021facc21c80;  1 drivers
v0000021facce34a0_0 .net *"_ivl_2", 0 0, L_0000021facce2fa0;  1 drivers
v0000021facce2320_0 .net *"_ivl_20", 0 0, L_0000021facce2e60;  1 drivers
v0000021facce1740_0 .net *"_ivl_25", 0 0, L_0000021facc21120;  1 drivers
v0000021facce2b40_0 .net *"_ivl_26", 0 0, L_0000021facce2f00;  1 drivers
v0000021facce37c0_0 .net *"_ivl_31", 0 0, L_0000021facc21190;  1 drivers
v0000021facce3540_0 .net *"_ivl_32", 0 0, L_0000021facce1ec0;  1 drivers
v0000021facce3860_0 .net *"_ivl_40", 31 0, L_0000021facce7a00;  1 drivers
L_0000021facd00c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021facce3c20_0 .net *"_ivl_43", 26 0, L_0000021facd00c58;  1 drivers
L_0000021facd00ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021facce3900_0 .net/2u *"_ivl_44", 31 0, L_0000021facd00ca0;  1 drivers
v0000021facce2a00_0 .net *"_ivl_52", 31 0, L_0000021facd5e9b0;  1 drivers
L_0000021facd00d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021facce21e0_0 .net *"_ivl_55", 26 0, L_0000021facd00d30;  1 drivers
L_0000021facd00d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021facce3400_0 .net/2u *"_ivl_56", 31 0, L_0000021facd00d78;  1 drivers
v0000021facce3d60_0 .net *"_ivl_7", 0 0, L_0000021facc215f0;  1 drivers
v0000021facce2280_0 .net *"_ivl_8", 0 0, L_0000021facce2dc0;  1 drivers
v0000021facce2960_0 .net "alu_selA", 1 0, L_0000021facce2000;  1 drivers
v0000021facce19c0_0 .net "alu_selB", 1 0, L_0000021facce4d00;  1 drivers
v0000021facce2be0_0 .net "clk", 0 0, L_0000021facc22150;  1 drivers
v0000021facce2640_0 .var "cycles_consumed", 31 0;
v0000021facce2460_0 .net "exhaz", 0 0, L_0000021facc21d60;  1 drivers
v0000021facce1f60_0 .net "exhaz2", 0 0, L_0000021facc22380;  1 drivers
v0000021facce39a0_0 .net "hlt", 0 0, v0000021faccd91d0_0;  1 drivers
v0000021facce3a40_0 .net "idhaz", 0 0, L_0000021facc22310;  1 drivers
v0000021facce2820_0 .net "idhaz2", 0 0, L_0000021facc222a0;  1 drivers
v0000021facce2c80_0 .net "if_id_write", 0 0, v0000021faccbbfd0_0;  1 drivers
v0000021facce3cc0_0 .net "input_clk", 0 0, v0000021facce2780_0;  1 drivers
v0000021facce2aa0_0 .net "is_branch_and_taken", 0 0, L_0000021facce96a0;  1 drivers
v0000021facce17e0_0 .net "memhaz", 0 0, L_0000021facc22230;  1 drivers
v0000021facce26e0_0 .net "memhaz2", 0 0, L_0000021facc208d0;  1 drivers
v0000021facce3180_0 .net "pc_src", 2 0, L_0000021facce3fe0;  1 drivers
v0000021facce1a60_0 .net "pc_write", 0 0, v0000021faccbdbf0_0;  1 drivers
v0000021facce2d20_0 .net "rst", 0 0, v0000021facce1d80_0;  1 drivers
v0000021facce1ba0_0 .net "store_rs2_forward", 1 0, L_0000021facce4300;  1 drivers
v0000021facce1c40_0 .net "wdata_to_reg_file", 31 0, L_0000021facd73d10;  1 drivers
E_0000021facc26fb0/0 .event negedge, v0000021faccbb990_0;
E_0000021facc26fb0/1 .event posedge, v0000021facca2320_0;
E_0000021facc26fb0 .event/or E_0000021facc26fb0/0, E_0000021facc26fb0/1;
L_0000021facce2fa0 .cmp/eq 5, v0000021faccb4d60_0, v0000021faccb2e20_0;
L_0000021facce2dc0 .cmp/eq 5, v0000021facca4300_0, v0000021faccb2e20_0;
L_0000021facce1e20 .cmp/eq 5, v0000021faccd98b0_0, v0000021faccb2e20_0;
L_0000021facce2e60 .cmp/eq 5, v0000021faccb4d60_0, v0000021faccb35a0_0;
L_0000021facce2f00 .cmp/eq 5, v0000021facca4300_0, v0000021faccb35a0_0;
L_0000021facce1ec0 .cmp/eq 5, v0000021faccd98b0_0, v0000021faccb35a0_0;
L_0000021facce7a00 .concat [ 5 27 0 0], v0000021faccd7a10_0, L_0000021facd00c58;
L_0000021facce6ba0 .cmp/ne 32, L_0000021facce7a00, L_0000021facd00ca0;
L_0000021facd5e9b0 .concat [ 5 27 0 0], v0000021faccb4d60_0, L_0000021facd00d30;
L_0000021facd5e370 .cmp/ne 32, L_0000021facd5e9b0, L_0000021facd00d78;
S_0000021fac98d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000021facc21660 .functor NOT 1, L_0000021facc21d60, C4<0>, C4<0>, C4<0>;
L_0000021facc20ef0 .functor AND 1, L_0000021facc22230, L_0000021facc21660, C4<1>, C4<1>;
L_0000021facc217b0 .functor OR 1, L_0000021facc22310, L_0000021facc20ef0, C4<0>, C4<0>;
L_0000021facc210b0 .functor OR 1, L_0000021facc22310, L_0000021facc21d60, C4<0>, C4<0>;
v0000021facc4bb80_0 .net *"_ivl_12", 0 0, L_0000021facc210b0;  1 drivers
v0000021facc4ad20_0 .net *"_ivl_2", 0 0, L_0000021facc21660;  1 drivers
v0000021facc4bea0_0 .net *"_ivl_5", 0 0, L_0000021facc20ef0;  1 drivers
v0000021facc4b680_0 .net *"_ivl_7", 0 0, L_0000021facc217b0;  1 drivers
v0000021facc4aaa0_0 .net "alu_selA", 1 0, L_0000021facce2000;  alias, 1 drivers
v0000021facc4adc0_0 .net "exhaz", 0 0, L_0000021facc21d60;  alias, 1 drivers
v0000021facc4bc20_0 .net "idhaz", 0 0, L_0000021facc22310;  alias, 1 drivers
v0000021facc4c440_0 .net "memhaz", 0 0, L_0000021facc22230;  alias, 1 drivers
L_0000021facce2000 .concat8 [ 1 1 0 0], L_0000021facc217b0, L_0000021facc210b0;
S_0000021fac98d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000021facc21970 .functor NOT 1, L_0000021facc22380, C4<0>, C4<0>, C4<0>;
L_0000021facc21900 .functor AND 1, L_0000021facc208d0, L_0000021facc21970, C4<1>, C4<1>;
L_0000021facc21b30 .functor OR 1, L_0000021facc222a0, L_0000021facc21900, C4<0>, C4<0>;
L_0000021facc21c10 .functor NOT 1, v0000021faccb26a0_0, C4<0>, C4<0>, C4<0>;
L_0000021facc21cf0 .functor AND 1, L_0000021facc21b30, L_0000021facc21c10, C4<1>, C4<1>;
L_0000021facc20940 .functor OR 1, L_0000021facc222a0, L_0000021facc22380, C4<0>, C4<0>;
L_0000021facc224d0 .functor NOT 1, v0000021faccb26a0_0, C4<0>, C4<0>, C4<0>;
L_0000021facc22460 .functor AND 1, L_0000021facc20940, L_0000021facc224d0, C4<1>, C4<1>;
v0000021facc4be00_0 .net "EX1_is_oper2_immed", 0 0, v0000021faccb26a0_0;  alias, 1 drivers
v0000021facc4bd60_0 .net *"_ivl_11", 0 0, L_0000021facc21cf0;  1 drivers
v0000021facc4a8c0_0 .net *"_ivl_16", 0 0, L_0000021facc20940;  1 drivers
v0000021facc4b220_0 .net *"_ivl_17", 0 0, L_0000021facc224d0;  1 drivers
v0000021facc4c4e0_0 .net *"_ivl_2", 0 0, L_0000021facc21970;  1 drivers
v0000021facc4ae60_0 .net *"_ivl_20", 0 0, L_0000021facc22460;  1 drivers
v0000021facc4c580_0 .net *"_ivl_5", 0 0, L_0000021facc21900;  1 drivers
v0000021facc4c120_0 .net *"_ivl_7", 0 0, L_0000021facc21b30;  1 drivers
v0000021facc4c6c0_0 .net *"_ivl_8", 0 0, L_0000021facc21c10;  1 drivers
v0000021facc4b040_0 .net "alu_selB", 1 0, L_0000021facce4d00;  alias, 1 drivers
v0000021facc4a960_0 .net "exhaz", 0 0, L_0000021facc22380;  alias, 1 drivers
v0000021facc4b0e0_0 .net "idhaz", 0 0, L_0000021facc222a0;  alias, 1 drivers
v0000021facc4b2c0_0 .net "memhaz", 0 0, L_0000021facc208d0;  alias, 1 drivers
L_0000021facce4d00 .concat8 [ 1 1 0 0], L_0000021facc21cf0, L_0000021facc22460;
S_0000021faca46030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000021facc22540 .functor NOT 1, L_0000021facc22380, C4<0>, C4<0>, C4<0>;
L_0000021facc22700 .functor AND 1, L_0000021facc208d0, L_0000021facc22540, C4<1>, C4<1>;
L_0000021facc225b0 .functor OR 1, L_0000021facc222a0, L_0000021facc22700, C4<0>, C4<0>;
L_0000021facc22770 .functor OR 1, L_0000021facc222a0, L_0000021facc22380, C4<0>, C4<0>;
v0000021facc4ab40_0 .net *"_ivl_12", 0 0, L_0000021facc22770;  1 drivers
v0000021facc4af00_0 .net *"_ivl_2", 0 0, L_0000021facc22540;  1 drivers
v0000021facc4b360_0 .net *"_ivl_5", 0 0, L_0000021facc22700;  1 drivers
v0000021facc4b400_0 .net *"_ivl_7", 0 0, L_0000021facc225b0;  1 drivers
v0000021facc4b7c0_0 .net "exhaz", 0 0, L_0000021facc22380;  alias, 1 drivers
v0000021facc4b860_0 .net "idhaz", 0 0, L_0000021facc222a0;  alias, 1 drivers
v0000021facbc80a0_0 .net "memhaz", 0 0, L_0000021facc208d0;  alias, 1 drivers
v0000021facbc95e0_0 .net "store_rs2_forward", 1 0, L_0000021facce4300;  alias, 1 drivers
L_0000021facce4300 .concat8 [ 1 1 0 0], L_0000021facc225b0, L_0000021facc22770;
S_0000021faca461c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000021facbc81e0_0 .net "EX_ALU_OUT", 31 0, L_0000021facce7e60;  alias, 1 drivers
v0000021facbc8280_0 .net "EX_memread", 0 0, v0000021faccb49a0_0;  alias, 1 drivers
v0000021facbafe30_0 .net "EX_memwrite", 0 0, v0000021faccb4ae0_0;  alias, 1 drivers
v0000021facbafed0_0 .net "EX_opcode", 11 0, v0000021faccb4b80_0;  alias, 1 drivers
v0000021facca3400_0 .net "EX_rd_ind", 4 0, v0000021faccb4d60_0;  alias, 1 drivers
v0000021facca4120_0 .net "EX_rd_indzero", 0 0, L_0000021facd5e370;  1 drivers
v0000021facca48a0_0 .net "EX_regwrite", 0 0, v0000021faccb4e00_0;  alias, 1 drivers
v0000021facca41c0_0 .net "EX_rs2_out", 31 0, v0000021faccb58a0_0;  alias, 1 drivers
v0000021facca4260_0 .var "MEM_ALU_OUT", 31 0;
v0000021facca3f40_0 .var "MEM_memread", 0 0;
v0000021facca3180_0 .var "MEM_memwrite", 0 0;
v0000021facca4080_0 .var "MEM_opcode", 11 0;
v0000021facca4300_0 .var "MEM_rd_ind", 4 0;
v0000021facca2e60_0 .var "MEM_rd_indzero", 0 0;
v0000021facca43a0_0 .var "MEM_regwrite", 0 0;
v0000021facca3ae0_0 .var "MEM_rs2", 31 0;
v0000021facca3540_0 .net "clk", 0 0, L_0000021faccf4c90;  1 drivers
v0000021facca2320_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
E_0000021facc276b0 .event posedge, v0000021facca2320_0, v0000021facca3540_0;
S_0000021fac9869c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000021faca51490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faca514c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faca51500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faca51538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faca51570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faca515a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faca515e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faca51618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faca51650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faca51688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faca516c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faca516f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faca51730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faca51768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faca517a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faca517d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faca51810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faca51848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faca51880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faca518b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faca518f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021faca51928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021faca51960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021faca51998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021faca519d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021faccf4e50 .functor XOR 1, L_0000021faccf4280, v0000021faccb4cc0_0, C4<0>, C4<0>;
L_0000021faccf4b40 .functor NOT 1, L_0000021faccf4e50, C4<0>, C4<0>, C4<0>;
L_0000021faccf4bb0 .functor OR 1, v0000021facce1d80_0, L_0000021faccf4b40, C4<0>, C4<0>;
L_0000021faccf4c20 .functor NOT 1, L_0000021faccf4bb0, C4<0>, C4<0>, C4<0>;
v0000021facca79b0_0 .net "ALU_OP", 3 0, v0000021facca7910_0;  1 drivers
v0000021facca6fb0_0 .net "BranchDecision", 0 0, L_0000021faccf4280;  1 drivers
v0000021facca8590_0 .net "CF", 0 0, v0000021facca6790_0;  1 drivers
v0000021facca7a50_0 .net "EX_opcode", 11 0, v0000021faccb4b80_0;  alias, 1 drivers
v0000021facca83b0_0 .net "Wrong_prediction", 0 0, L_0000021faccf4c20;  alias, 1 drivers
v0000021facca7e10_0 .net "ZF", 0 0, L_0000021faccf4440;  1 drivers
L_0000021facd00ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021facca8810_0 .net/2u *"_ivl_0", 31 0, L_0000021facd00ce8;  1 drivers
v0000021facca7af0_0 .net *"_ivl_11", 0 0, L_0000021faccf4bb0;  1 drivers
v0000021facca6150_0 .net *"_ivl_2", 31 0, L_0000021facce7d20;  1 drivers
v0000021facca7410_0 .net *"_ivl_6", 0 0, L_0000021faccf4e50;  1 drivers
v0000021facca8450_0 .net *"_ivl_8", 0 0, L_0000021faccf4b40;  1 drivers
v0000021facca61f0_0 .net "alu_out", 31 0, L_0000021facce7e60;  alias, 1 drivers
v0000021facca7eb0_0 .net "alu_outw", 31 0, v0000021facca88b0_0;  1 drivers
v0000021facca7050_0 .net "is_beq", 0 0, v0000021faccb5800_0;  alias, 1 drivers
v0000021facca63d0_0 .net "is_bne", 0 0, v0000021faccb47c0_0;  alias, 1 drivers
v0000021facca6d30_0 .net "is_jal", 0 0, v0000021faccb5580_0;  alias, 1 drivers
v0000021facca6650_0 .net "oper1", 31 0, v0000021faccb54e0_0;  alias, 1 drivers
v0000021facca70f0_0 .net "oper2", 31 0, v0000021faccb5940_0;  alias, 1 drivers
v0000021facca7f50_0 .net "pc", 31 0, v0000021faccb5300_0;  alias, 1 drivers
v0000021facca7c30_0 .net "predicted", 0 0, v0000021faccb4cc0_0;  alias, 1 drivers
v0000021facca6bf0_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
L_0000021facce7d20 .arith/sum 32, v0000021faccb5300_0, L_0000021facd00ce8;
L_0000021facce7e60 .functor MUXZ 32, v0000021facca88b0_0, L_0000021facce7d20, v0000021faccb5580_0, C4<>;
S_0000021fac986b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000021fac9869c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000021faccf3db0 .functor AND 1, v0000021faccb5800_0, L_0000021faccf3d40, C4<1>, C4<1>;
L_0000021faccf3f00 .functor NOT 1, L_0000021faccf3d40, C4<0>, C4<0>, C4<0>;
L_0000021faccf4050 .functor AND 1, v0000021faccb47c0_0, L_0000021faccf3f00, C4<1>, C4<1>;
L_0000021faccf4280 .functor OR 1, L_0000021faccf3db0, L_0000021faccf4050, C4<0>, C4<0>;
v0000021facca75f0_0 .net "BranchDecision", 0 0, L_0000021faccf4280;  alias, 1 drivers
v0000021facca7230_0 .net *"_ivl_2", 0 0, L_0000021faccf3f00;  1 drivers
v0000021facca6f10_0 .net "is_beq", 0 0, v0000021faccb5800_0;  alias, 1 drivers
v0000021facca8130_0 .net "is_beq_taken", 0 0, L_0000021faccf3db0;  1 drivers
v0000021facca6b50_0 .net "is_bne", 0 0, v0000021faccb47c0_0;  alias, 1 drivers
v0000021facca6470_0 .net "is_bne_taken", 0 0, L_0000021faccf4050;  1 drivers
v0000021facca6510_0 .net "is_eq", 0 0, L_0000021faccf3d40;  1 drivers
v0000021facca77d0_0 .net "oper1", 31 0, v0000021faccb54e0_0;  alias, 1 drivers
v0000021facca7730_0 .net "oper2", 31 0, v0000021faccb5940_0;  alias, 1 drivers
S_0000021faca69aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000021fac986b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000021faccf4910 .functor XOR 1, L_0000021facce93a0, L_0000021facce9440, C4<0>, C4<0>;
L_0000021faccf48a0 .functor XOR 1, L_0000021facce8f40, L_0000021facce9300, C4<0>, C4<0>;
L_0000021faccf36b0 .functor XOR 1, L_0000021facce8ea0, L_0000021facce8fe0, C4<0>, C4<0>;
L_0000021faccf3720 .functor XOR 1, L_0000021facce94e0, L_0000021facce9580, C4<0>, C4<0>;
L_0000021faccf3f70 .functor XOR 1, L_0000021facce9260, L_0000021facce9120, C4<0>, C4<0>;
L_0000021faccf3fe0 .functor XOR 1, L_0000021facce9080, L_0000021facce91c0, C4<0>, C4<0>;
L_0000021faccf4590 .functor XOR 1, L_0000021facd5c110, L_0000021facd5aa90, C4<0>, C4<0>;
L_0000021faccf44b0 .functor XOR 1, L_0000021facd5ba30, L_0000021facd5b710, C4<0>, C4<0>;
L_0000021faccf4750 .functor XOR 1, L_0000021facd5cb10, L_0000021facd5c070, C4<0>, C4<0>;
L_0000021faccf39c0 .functor XOR 1, L_0000021facd5bfd0, L_0000021facd5a770, C4<0>, C4<0>;
L_0000021faccf4830 .functor XOR 1, L_0000021facd5c430, L_0000021facd5c930, C4<0>, C4<0>;
L_0000021faccf33a0 .functor XOR 1, L_0000021facd5a6d0, L_0000021facd5cbb0, C4<0>, C4<0>;
L_0000021faccf3250 .functor XOR 1, L_0000021facd5cc50, L_0000021facd5af90, C4<0>, C4<0>;
L_0000021faccf3a30 .functor XOR 1, L_0000021facd5c9d0, L_0000021facd5a8b0, C4<0>, C4<0>;
L_0000021faccf3170 .functor XOR 1, L_0000021facd5a590, L_0000021facd5c890, C4<0>, C4<0>;
L_0000021faccf4980 .functor XOR 1, L_0000021facd5a810, L_0000021facd5a950, C4<0>, C4<0>;
L_0000021faccf3410 .functor XOR 1, L_0000021facd5ccf0, L_0000021facd5b8f0, C4<0>, C4<0>;
L_0000021faccf2fb0 .functor XOR 1, L_0000021facd5ab30, L_0000021facd5b7b0, C4<0>, C4<0>;
L_0000021faccf4a60 .functor XOR 1, L_0000021facd5a630, L_0000021facd5c570, C4<0>, C4<0>;
L_0000021faccf3100 .functor XOR 1, L_0000021facd5bdf0, L_0000021facd5be90, C4<0>, C4<0>;
L_0000021faccf4520 .functor XOR 1, L_0000021facd5c7f0, L_0000021facd5c6b0, C4<0>, C4<0>;
L_0000021faccf31e0 .functor XOR 1, L_0000021facd5b350, L_0000021facd5c750, C4<0>, C4<0>;
L_0000021faccf3aa0 .functor XOR 1, L_0000021facd5c1b0, L_0000021facd5b850, C4<0>, C4<0>;
L_0000021faccf3480 .functor XOR 1, L_0000021facd5a9f0, L_0000021facd5bf30, C4<0>, C4<0>;
L_0000021faccf34f0 .functor XOR 1, L_0000021facd5b490, L_0000021facd5abd0, C4<0>, C4<0>;
L_0000021faccf3560 .functor XOR 1, L_0000021facd5ac70, L_0000021facd5b530, C4<0>, C4<0>;
L_0000021faccf3790 .functor XOR 1, L_0000021facd5c390, L_0000021facd5c4d0, C4<0>, C4<0>;
L_0000021faccf3e90 .functor XOR 1, L_0000021facd5aef0, L_0000021facd5b990, C4<0>, C4<0>;
L_0000021faccf3870 .functor XOR 1, L_0000021facd5ad10, L_0000021facd5b030, C4<0>, C4<0>;
L_0000021faccf3b10 .functor XOR 1, L_0000021facd5c250, L_0000021facd5c610, C4<0>, C4<0>;
L_0000021faccf3bf0 .functor XOR 1, L_0000021facd5ca70, L_0000021facd5adb0, C4<0>, C4<0>;
L_0000021faccf3c60 .functor XOR 1, L_0000021facd5ae50, L_0000021facd5b170, C4<0>, C4<0>;
L_0000021faccf3d40/0/0 .functor OR 1, L_0000021facd5b2b0, L_0000021facd5c2f0, L_0000021facd5b210, L_0000021facd5b3f0;
L_0000021faccf3d40/0/4 .functor OR 1, L_0000021facd5b5d0, L_0000021facd5b670, L_0000021facd5bad0, L_0000021facd5bb70;
L_0000021faccf3d40/0/8 .functor OR 1, L_0000021facd5bc10, L_0000021facd5bcb0, L_0000021facd5bd50, L_0000021facd5e870;
L_0000021faccf3d40/0/12 .functor OR 1, L_0000021facd5f1d0, L_0000021facd5e730, L_0000021facd5ecd0, L_0000021facd5cd90;
L_0000021faccf3d40/0/16 .functor OR 1, L_0000021facd5f090, L_0000021facd5eff0, L_0000021facd5da10, L_0000021facd5dd30;
L_0000021faccf3d40/0/20 .functor OR 1, L_0000021facd5cf70, L_0000021facd5eb90, L_0000021facd5f450, L_0000021facd5d650;
L_0000021faccf3d40/0/24 .functor OR 1, L_0000021facd5e910, L_0000021facd5f270, L_0000021facd5e7d0, L_0000021facd5ed70;
L_0000021faccf3d40/0/28 .functor OR 1, L_0000021facd5ce30, L_0000021facd5f130, L_0000021facd5f310, L_0000021facd5d290;
L_0000021faccf3d40/1/0 .functor OR 1, L_0000021faccf3d40/0/0, L_0000021faccf3d40/0/4, L_0000021faccf3d40/0/8, L_0000021faccf3d40/0/12;
L_0000021faccf3d40/1/4 .functor OR 1, L_0000021faccf3d40/0/16, L_0000021faccf3d40/0/20, L_0000021faccf3d40/0/24, L_0000021faccf3d40/0/28;
L_0000021faccf3d40 .functor NOR 1, L_0000021faccf3d40/1/0, L_0000021faccf3d40/1/4, C4<0>, C4<0>;
v0000021facca4440_0 .net *"_ivl_0", 0 0, L_0000021faccf4910;  1 drivers
v0000021facca4760_0 .net *"_ivl_101", 0 0, L_0000021facd5b8f0;  1 drivers
v0000021facca23c0_0 .net *"_ivl_102", 0 0, L_0000021faccf2fb0;  1 drivers
v0000021facca3220_0 .net *"_ivl_105", 0 0, L_0000021facd5ab30;  1 drivers
v0000021facca2460_0 .net *"_ivl_107", 0 0, L_0000021facd5b7b0;  1 drivers
v0000021facca44e0_0 .net *"_ivl_108", 0 0, L_0000021faccf4a60;  1 drivers
v0000021facca4580_0 .net *"_ivl_11", 0 0, L_0000021facce9300;  1 drivers
v0000021facca4620_0 .net *"_ivl_111", 0 0, L_0000021facd5a630;  1 drivers
v0000021facca37c0_0 .net *"_ivl_113", 0 0, L_0000021facd5c570;  1 drivers
v0000021facca25a0_0 .net *"_ivl_114", 0 0, L_0000021faccf3100;  1 drivers
v0000021facca34a0_0 .net *"_ivl_117", 0 0, L_0000021facd5bdf0;  1 drivers
v0000021facca2280_0 .net *"_ivl_119", 0 0, L_0000021facd5be90;  1 drivers
v0000021facca3b80_0 .net *"_ivl_12", 0 0, L_0000021faccf36b0;  1 drivers
v0000021facca2500_0 .net *"_ivl_120", 0 0, L_0000021faccf4520;  1 drivers
v0000021facca2c80_0 .net *"_ivl_123", 0 0, L_0000021facd5c7f0;  1 drivers
v0000021facca2b40_0 .net *"_ivl_125", 0 0, L_0000021facd5c6b0;  1 drivers
v0000021facca2640_0 .net *"_ivl_126", 0 0, L_0000021faccf31e0;  1 drivers
v0000021facca2aa0_0 .net *"_ivl_129", 0 0, L_0000021facd5b350;  1 drivers
v0000021facca26e0_0 .net *"_ivl_131", 0 0, L_0000021facd5c750;  1 drivers
v0000021facca2d20_0 .net *"_ivl_132", 0 0, L_0000021faccf3aa0;  1 drivers
v0000021facca2780_0 .net *"_ivl_135", 0 0, L_0000021facd5c1b0;  1 drivers
v0000021facca46c0_0 .net *"_ivl_137", 0 0, L_0000021facd5b850;  1 drivers
v0000021facca32c0_0 .net *"_ivl_138", 0 0, L_0000021faccf3480;  1 drivers
v0000021facca2820_0 .net *"_ivl_141", 0 0, L_0000021facd5a9f0;  1 drivers
v0000021facca28c0_0 .net *"_ivl_143", 0 0, L_0000021facd5bf30;  1 drivers
v0000021facca3c20_0 .net *"_ivl_144", 0 0, L_0000021faccf34f0;  1 drivers
v0000021facca3680_0 .net *"_ivl_147", 0 0, L_0000021facd5b490;  1 drivers
v0000021facca2960_0 .net *"_ivl_149", 0 0, L_0000021facd5abd0;  1 drivers
v0000021facca2a00_0 .net *"_ivl_15", 0 0, L_0000021facce8ea0;  1 drivers
v0000021facca3cc0_0 .net *"_ivl_150", 0 0, L_0000021faccf3560;  1 drivers
v0000021facca3d60_0 .net *"_ivl_153", 0 0, L_0000021facd5ac70;  1 drivers
v0000021facca4800_0 .net *"_ivl_155", 0 0, L_0000021facd5b530;  1 drivers
v0000021facca2140_0 .net *"_ivl_156", 0 0, L_0000021faccf3790;  1 drivers
v0000021facca3360_0 .net *"_ivl_159", 0 0, L_0000021facd5c390;  1 drivers
v0000021facca3ea0_0 .net *"_ivl_161", 0 0, L_0000021facd5c4d0;  1 drivers
v0000021facca3fe0_0 .net *"_ivl_162", 0 0, L_0000021faccf3e90;  1 drivers
v0000021facca21e0_0 .net *"_ivl_165", 0 0, L_0000021facd5aef0;  1 drivers
v0000021facca3720_0 .net *"_ivl_167", 0 0, L_0000021facd5b990;  1 drivers
v0000021facca35e0_0 .net *"_ivl_168", 0 0, L_0000021faccf3870;  1 drivers
v0000021facca3860_0 .net *"_ivl_17", 0 0, L_0000021facce8fe0;  1 drivers
v0000021facca2be0_0 .net *"_ivl_171", 0 0, L_0000021facd5ad10;  1 drivers
v0000021facca2dc0_0 .net *"_ivl_173", 0 0, L_0000021facd5b030;  1 drivers
v0000021facca2f00_0 .net *"_ivl_174", 0 0, L_0000021faccf3b10;  1 drivers
v0000021facca2fa0_0 .net *"_ivl_177", 0 0, L_0000021facd5c250;  1 drivers
v0000021facca3040_0 .net *"_ivl_179", 0 0, L_0000021facd5c610;  1 drivers
v0000021facca30e0_0 .net *"_ivl_18", 0 0, L_0000021faccf3720;  1 drivers
v0000021facca3900_0 .net *"_ivl_180", 0 0, L_0000021faccf3bf0;  1 drivers
v0000021facca39a0_0 .net *"_ivl_183", 0 0, L_0000021facd5ca70;  1 drivers
v0000021facca3a40_0 .net *"_ivl_185", 0 0, L_0000021facd5adb0;  1 drivers
v0000021facca5c00_0 .net *"_ivl_186", 0 0, L_0000021faccf3c60;  1 drivers
v0000021facca5fc0_0 .net *"_ivl_190", 0 0, L_0000021facd5ae50;  1 drivers
v0000021facca5980_0 .net *"_ivl_192", 0 0, L_0000021facd5b170;  1 drivers
v0000021facca5200_0 .net *"_ivl_194", 0 0, L_0000021facd5b2b0;  1 drivers
v0000021facca5a20_0 .net *"_ivl_196", 0 0, L_0000021facd5c2f0;  1 drivers
v0000021facca4c60_0 .net *"_ivl_198", 0 0, L_0000021facd5b210;  1 drivers
v0000021facca50c0_0 .net *"_ivl_200", 0 0, L_0000021facd5b3f0;  1 drivers
v0000021facca5840_0 .net *"_ivl_202", 0 0, L_0000021facd5b5d0;  1 drivers
v0000021facca5b60_0 .net *"_ivl_204", 0 0, L_0000021facd5b670;  1 drivers
v0000021facca4e40_0 .net *"_ivl_206", 0 0, L_0000021facd5bad0;  1 drivers
v0000021facca58e0_0 .net *"_ivl_208", 0 0, L_0000021facd5bb70;  1 drivers
v0000021facca57a0_0 .net *"_ivl_21", 0 0, L_0000021facce94e0;  1 drivers
v0000021facca4940_0 .net *"_ivl_210", 0 0, L_0000021facd5bc10;  1 drivers
v0000021facca5020_0 .net *"_ivl_212", 0 0, L_0000021facd5bcb0;  1 drivers
v0000021facca5ca0_0 .net *"_ivl_214", 0 0, L_0000021facd5bd50;  1 drivers
v0000021facca4d00_0 .net *"_ivl_216", 0 0, L_0000021facd5e870;  1 drivers
v0000021facca55c0_0 .net *"_ivl_218", 0 0, L_0000021facd5f1d0;  1 drivers
v0000021facca5700_0 .net *"_ivl_220", 0 0, L_0000021facd5e730;  1 drivers
v0000021facca5d40_0 .net *"_ivl_222", 0 0, L_0000021facd5ecd0;  1 drivers
v0000021facca49e0_0 .net *"_ivl_224", 0 0, L_0000021facd5cd90;  1 drivers
v0000021facca5de0_0 .net *"_ivl_226", 0 0, L_0000021facd5f090;  1 drivers
v0000021facca5660_0 .net *"_ivl_228", 0 0, L_0000021facd5eff0;  1 drivers
v0000021facca5160_0 .net *"_ivl_23", 0 0, L_0000021facce9580;  1 drivers
v0000021facca5ac0_0 .net *"_ivl_230", 0 0, L_0000021facd5da10;  1 drivers
v0000021facca4a80_0 .net *"_ivl_232", 0 0, L_0000021facd5dd30;  1 drivers
v0000021facca5e80_0 .net *"_ivl_234", 0 0, L_0000021facd5cf70;  1 drivers
v0000021facca4bc0_0 .net *"_ivl_236", 0 0, L_0000021facd5eb90;  1 drivers
v0000021facca53e0_0 .net *"_ivl_238", 0 0, L_0000021facd5f450;  1 drivers
v0000021facca52a0_0 .net *"_ivl_24", 0 0, L_0000021faccf3f70;  1 drivers
v0000021facca5f20_0 .net *"_ivl_240", 0 0, L_0000021facd5d650;  1 drivers
v0000021facca4b20_0 .net *"_ivl_242", 0 0, L_0000021facd5e910;  1 drivers
v0000021facca4da0_0 .net *"_ivl_244", 0 0, L_0000021facd5f270;  1 drivers
v0000021facca5480_0 .net *"_ivl_246", 0 0, L_0000021facd5e7d0;  1 drivers
v0000021facca4ee0_0 .net *"_ivl_248", 0 0, L_0000021facd5ed70;  1 drivers
v0000021facca4f80_0 .net *"_ivl_250", 0 0, L_0000021facd5ce30;  1 drivers
v0000021facca5340_0 .net *"_ivl_252", 0 0, L_0000021facd5f130;  1 drivers
v0000021facca5520_0 .net *"_ivl_254", 0 0, L_0000021facd5f310;  1 drivers
v0000021facbc9c20_0 .net *"_ivl_256", 0 0, L_0000021facd5d290;  1 drivers
v0000021facca9670_0 .net *"_ivl_27", 0 0, L_0000021facce9260;  1 drivers
v0000021facca9850_0 .net *"_ivl_29", 0 0, L_0000021facce9120;  1 drivers
v0000021facca8a90_0 .net *"_ivl_3", 0 0, L_0000021facce93a0;  1 drivers
v0000021facca9c10_0 .net *"_ivl_30", 0 0, L_0000021faccf3fe0;  1 drivers
v0000021facca9e90_0 .net *"_ivl_33", 0 0, L_0000021facce9080;  1 drivers
v0000021facca9ad0_0 .net *"_ivl_35", 0 0, L_0000021facce91c0;  1 drivers
v0000021facca9df0_0 .net *"_ivl_36", 0 0, L_0000021faccf4590;  1 drivers
v0000021facca8e50_0 .net *"_ivl_39", 0 0, L_0000021facd5c110;  1 drivers
v0000021facca9990_0 .net *"_ivl_41", 0 0, L_0000021facd5aa90;  1 drivers
v0000021facca98f0_0 .net *"_ivl_42", 0 0, L_0000021faccf44b0;  1 drivers
v0000021facca8ef0_0 .net *"_ivl_45", 0 0, L_0000021facd5ba30;  1 drivers
v0000021facca93f0_0 .net *"_ivl_47", 0 0, L_0000021facd5b710;  1 drivers
v0000021facca9a30_0 .net *"_ivl_48", 0 0, L_0000021faccf4750;  1 drivers
v0000021facca90d0_0 .net *"_ivl_5", 0 0, L_0000021facce9440;  1 drivers
v0000021facca9b70_0 .net *"_ivl_51", 0 0, L_0000021facd5cb10;  1 drivers
v0000021facca9cb0_0 .net *"_ivl_53", 0 0, L_0000021facd5c070;  1 drivers
v0000021facca9d50_0 .net *"_ivl_54", 0 0, L_0000021faccf39c0;  1 drivers
v0000021facca9490_0 .net *"_ivl_57", 0 0, L_0000021facd5bfd0;  1 drivers
v0000021facca97b0_0 .net *"_ivl_59", 0 0, L_0000021facd5a770;  1 drivers
v0000021facca8950_0 .net *"_ivl_6", 0 0, L_0000021faccf48a0;  1 drivers
v0000021facca8f90_0 .net *"_ivl_60", 0 0, L_0000021faccf4830;  1 drivers
v0000021facca9170_0 .net *"_ivl_63", 0 0, L_0000021facd5c430;  1 drivers
v0000021facca9530_0 .net *"_ivl_65", 0 0, L_0000021facd5c930;  1 drivers
v0000021facca89f0_0 .net *"_ivl_66", 0 0, L_0000021faccf33a0;  1 drivers
v0000021facca95d0_0 .net *"_ivl_69", 0 0, L_0000021facd5a6d0;  1 drivers
v0000021facca8d10_0 .net *"_ivl_71", 0 0, L_0000021facd5cbb0;  1 drivers
v0000021facca9f30_0 .net *"_ivl_72", 0 0, L_0000021faccf3250;  1 drivers
v0000021facca9fd0_0 .net *"_ivl_75", 0 0, L_0000021facd5cc50;  1 drivers
v0000021facca9710_0 .net *"_ivl_77", 0 0, L_0000021facd5af90;  1 drivers
v0000021facca8b30_0 .net *"_ivl_78", 0 0, L_0000021faccf3a30;  1 drivers
v0000021facca8bd0_0 .net *"_ivl_81", 0 0, L_0000021facd5c9d0;  1 drivers
v0000021facca8c70_0 .net *"_ivl_83", 0 0, L_0000021facd5a8b0;  1 drivers
v0000021facca8db0_0 .net *"_ivl_84", 0 0, L_0000021faccf3170;  1 drivers
v0000021facca9030_0 .net *"_ivl_87", 0 0, L_0000021facd5a590;  1 drivers
v0000021facca9210_0 .net *"_ivl_89", 0 0, L_0000021facd5c890;  1 drivers
v0000021facca92b0_0 .net *"_ivl_9", 0 0, L_0000021facce8f40;  1 drivers
v0000021facca9350_0 .net *"_ivl_90", 0 0, L_0000021faccf4980;  1 drivers
v0000021facca6330_0 .net *"_ivl_93", 0 0, L_0000021facd5a810;  1 drivers
v0000021facca81d0_0 .net *"_ivl_95", 0 0, L_0000021facd5a950;  1 drivers
v0000021facca86d0_0 .net *"_ivl_96", 0 0, L_0000021faccf3410;  1 drivers
v0000021facca7ff0_0 .net *"_ivl_99", 0 0, L_0000021facd5ccf0;  1 drivers
v0000021facca84f0_0 .net "a", 31 0, v0000021faccb54e0_0;  alias, 1 drivers
v0000021facca6ab0_0 .net "b", 31 0, v0000021faccb5940_0;  alias, 1 drivers
v0000021facca8310_0 .net "out", 0 0, L_0000021faccf3d40;  alias, 1 drivers
v0000021facca6290_0 .net "temp", 31 0, L_0000021facd5b0d0;  1 drivers
L_0000021facce93a0 .part v0000021faccb54e0_0, 0, 1;
L_0000021facce9440 .part v0000021faccb5940_0, 0, 1;
L_0000021facce8f40 .part v0000021faccb54e0_0, 1, 1;
L_0000021facce9300 .part v0000021faccb5940_0, 1, 1;
L_0000021facce8ea0 .part v0000021faccb54e0_0, 2, 1;
L_0000021facce8fe0 .part v0000021faccb5940_0, 2, 1;
L_0000021facce94e0 .part v0000021faccb54e0_0, 3, 1;
L_0000021facce9580 .part v0000021faccb5940_0, 3, 1;
L_0000021facce9260 .part v0000021faccb54e0_0, 4, 1;
L_0000021facce9120 .part v0000021faccb5940_0, 4, 1;
L_0000021facce9080 .part v0000021faccb54e0_0, 5, 1;
L_0000021facce91c0 .part v0000021faccb5940_0, 5, 1;
L_0000021facd5c110 .part v0000021faccb54e0_0, 6, 1;
L_0000021facd5aa90 .part v0000021faccb5940_0, 6, 1;
L_0000021facd5ba30 .part v0000021faccb54e0_0, 7, 1;
L_0000021facd5b710 .part v0000021faccb5940_0, 7, 1;
L_0000021facd5cb10 .part v0000021faccb54e0_0, 8, 1;
L_0000021facd5c070 .part v0000021faccb5940_0, 8, 1;
L_0000021facd5bfd0 .part v0000021faccb54e0_0, 9, 1;
L_0000021facd5a770 .part v0000021faccb5940_0, 9, 1;
L_0000021facd5c430 .part v0000021faccb54e0_0, 10, 1;
L_0000021facd5c930 .part v0000021faccb5940_0, 10, 1;
L_0000021facd5a6d0 .part v0000021faccb54e0_0, 11, 1;
L_0000021facd5cbb0 .part v0000021faccb5940_0, 11, 1;
L_0000021facd5cc50 .part v0000021faccb54e0_0, 12, 1;
L_0000021facd5af90 .part v0000021faccb5940_0, 12, 1;
L_0000021facd5c9d0 .part v0000021faccb54e0_0, 13, 1;
L_0000021facd5a8b0 .part v0000021faccb5940_0, 13, 1;
L_0000021facd5a590 .part v0000021faccb54e0_0, 14, 1;
L_0000021facd5c890 .part v0000021faccb5940_0, 14, 1;
L_0000021facd5a810 .part v0000021faccb54e0_0, 15, 1;
L_0000021facd5a950 .part v0000021faccb5940_0, 15, 1;
L_0000021facd5ccf0 .part v0000021faccb54e0_0, 16, 1;
L_0000021facd5b8f0 .part v0000021faccb5940_0, 16, 1;
L_0000021facd5ab30 .part v0000021faccb54e0_0, 17, 1;
L_0000021facd5b7b0 .part v0000021faccb5940_0, 17, 1;
L_0000021facd5a630 .part v0000021faccb54e0_0, 18, 1;
L_0000021facd5c570 .part v0000021faccb5940_0, 18, 1;
L_0000021facd5bdf0 .part v0000021faccb54e0_0, 19, 1;
L_0000021facd5be90 .part v0000021faccb5940_0, 19, 1;
L_0000021facd5c7f0 .part v0000021faccb54e0_0, 20, 1;
L_0000021facd5c6b0 .part v0000021faccb5940_0, 20, 1;
L_0000021facd5b350 .part v0000021faccb54e0_0, 21, 1;
L_0000021facd5c750 .part v0000021faccb5940_0, 21, 1;
L_0000021facd5c1b0 .part v0000021faccb54e0_0, 22, 1;
L_0000021facd5b850 .part v0000021faccb5940_0, 22, 1;
L_0000021facd5a9f0 .part v0000021faccb54e0_0, 23, 1;
L_0000021facd5bf30 .part v0000021faccb5940_0, 23, 1;
L_0000021facd5b490 .part v0000021faccb54e0_0, 24, 1;
L_0000021facd5abd0 .part v0000021faccb5940_0, 24, 1;
L_0000021facd5ac70 .part v0000021faccb54e0_0, 25, 1;
L_0000021facd5b530 .part v0000021faccb5940_0, 25, 1;
L_0000021facd5c390 .part v0000021faccb54e0_0, 26, 1;
L_0000021facd5c4d0 .part v0000021faccb5940_0, 26, 1;
L_0000021facd5aef0 .part v0000021faccb54e0_0, 27, 1;
L_0000021facd5b990 .part v0000021faccb5940_0, 27, 1;
L_0000021facd5ad10 .part v0000021faccb54e0_0, 28, 1;
L_0000021facd5b030 .part v0000021faccb5940_0, 28, 1;
L_0000021facd5c250 .part v0000021faccb54e0_0, 29, 1;
L_0000021facd5c610 .part v0000021faccb5940_0, 29, 1;
L_0000021facd5ca70 .part v0000021faccb54e0_0, 30, 1;
L_0000021facd5adb0 .part v0000021faccb5940_0, 30, 1;
LS_0000021facd5b0d0_0_0 .concat8 [ 1 1 1 1], L_0000021faccf4910, L_0000021faccf48a0, L_0000021faccf36b0, L_0000021faccf3720;
LS_0000021facd5b0d0_0_4 .concat8 [ 1 1 1 1], L_0000021faccf3f70, L_0000021faccf3fe0, L_0000021faccf4590, L_0000021faccf44b0;
LS_0000021facd5b0d0_0_8 .concat8 [ 1 1 1 1], L_0000021faccf4750, L_0000021faccf39c0, L_0000021faccf4830, L_0000021faccf33a0;
LS_0000021facd5b0d0_0_12 .concat8 [ 1 1 1 1], L_0000021faccf3250, L_0000021faccf3a30, L_0000021faccf3170, L_0000021faccf4980;
LS_0000021facd5b0d0_0_16 .concat8 [ 1 1 1 1], L_0000021faccf3410, L_0000021faccf2fb0, L_0000021faccf4a60, L_0000021faccf3100;
LS_0000021facd5b0d0_0_20 .concat8 [ 1 1 1 1], L_0000021faccf4520, L_0000021faccf31e0, L_0000021faccf3aa0, L_0000021faccf3480;
LS_0000021facd5b0d0_0_24 .concat8 [ 1 1 1 1], L_0000021faccf34f0, L_0000021faccf3560, L_0000021faccf3790, L_0000021faccf3e90;
LS_0000021facd5b0d0_0_28 .concat8 [ 1 1 1 1], L_0000021faccf3870, L_0000021faccf3b10, L_0000021faccf3bf0, L_0000021faccf3c60;
LS_0000021facd5b0d0_1_0 .concat8 [ 4 4 4 4], LS_0000021facd5b0d0_0_0, LS_0000021facd5b0d0_0_4, LS_0000021facd5b0d0_0_8, LS_0000021facd5b0d0_0_12;
LS_0000021facd5b0d0_1_4 .concat8 [ 4 4 4 4], LS_0000021facd5b0d0_0_16, LS_0000021facd5b0d0_0_20, LS_0000021facd5b0d0_0_24, LS_0000021facd5b0d0_0_28;
L_0000021facd5b0d0 .concat8 [ 16 16 0 0], LS_0000021facd5b0d0_1_0, LS_0000021facd5b0d0_1_4;
L_0000021facd5ae50 .part v0000021faccb54e0_0, 31, 1;
L_0000021facd5b170 .part v0000021faccb5940_0, 31, 1;
L_0000021facd5b2b0 .part L_0000021facd5b0d0, 0, 1;
L_0000021facd5c2f0 .part L_0000021facd5b0d0, 1, 1;
L_0000021facd5b210 .part L_0000021facd5b0d0, 2, 1;
L_0000021facd5b3f0 .part L_0000021facd5b0d0, 3, 1;
L_0000021facd5b5d0 .part L_0000021facd5b0d0, 4, 1;
L_0000021facd5b670 .part L_0000021facd5b0d0, 5, 1;
L_0000021facd5bad0 .part L_0000021facd5b0d0, 6, 1;
L_0000021facd5bb70 .part L_0000021facd5b0d0, 7, 1;
L_0000021facd5bc10 .part L_0000021facd5b0d0, 8, 1;
L_0000021facd5bcb0 .part L_0000021facd5b0d0, 9, 1;
L_0000021facd5bd50 .part L_0000021facd5b0d0, 10, 1;
L_0000021facd5e870 .part L_0000021facd5b0d0, 11, 1;
L_0000021facd5f1d0 .part L_0000021facd5b0d0, 12, 1;
L_0000021facd5e730 .part L_0000021facd5b0d0, 13, 1;
L_0000021facd5ecd0 .part L_0000021facd5b0d0, 14, 1;
L_0000021facd5cd90 .part L_0000021facd5b0d0, 15, 1;
L_0000021facd5f090 .part L_0000021facd5b0d0, 16, 1;
L_0000021facd5eff0 .part L_0000021facd5b0d0, 17, 1;
L_0000021facd5da10 .part L_0000021facd5b0d0, 18, 1;
L_0000021facd5dd30 .part L_0000021facd5b0d0, 19, 1;
L_0000021facd5cf70 .part L_0000021facd5b0d0, 20, 1;
L_0000021facd5eb90 .part L_0000021facd5b0d0, 21, 1;
L_0000021facd5f450 .part L_0000021facd5b0d0, 22, 1;
L_0000021facd5d650 .part L_0000021facd5b0d0, 23, 1;
L_0000021facd5e910 .part L_0000021facd5b0d0, 24, 1;
L_0000021facd5f270 .part L_0000021facd5b0d0, 25, 1;
L_0000021facd5e7d0 .part L_0000021facd5b0d0, 26, 1;
L_0000021facd5ed70 .part L_0000021facd5b0d0, 27, 1;
L_0000021facd5ce30 .part L_0000021facd5b0d0, 28, 1;
L_0000021facd5f130 .part L_0000021facd5b0d0, 29, 1;
L_0000021facd5f310 .part L_0000021facd5b0d0, 30, 1;
L_0000021facd5d290 .part L_0000021facd5b0d0, 31, 1;
S_0000021faca69c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000021fac9869c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000021facc27830 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000021faccf4440 .functor NOT 1, L_0000021facce7be0, C4<0>, C4<0>, C4<0>;
v0000021facca7870_0 .net "A", 31 0, v0000021faccb54e0_0;  alias, 1 drivers
v0000021facca68d0_0 .net "ALUOP", 3 0, v0000021facca7910_0;  alias, 1 drivers
v0000021facca7b90_0 .net "B", 31 0, v0000021faccb5940_0;  alias, 1 drivers
v0000021facca6790_0 .var "CF", 0 0;
v0000021facca8770_0 .net "ZF", 0 0, L_0000021faccf4440;  alias, 1 drivers
v0000021facca7370_0 .net *"_ivl_1", 0 0, L_0000021facce7be0;  1 drivers
v0000021facca88b0_0 .var "res", 31 0;
E_0000021facc27cb0 .event anyedge, v0000021facca68d0_0, v0000021facca84f0_0, v0000021facca6ab0_0, v0000021facca6790_0;
L_0000021facce7be0 .reduce/or v0000021facca88b0_0;
S_0000021facab0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000021fac9869c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000021faccaa910 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faccaa948 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faccaa980 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faccaa9b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faccaa9f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faccaaa28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faccaaa60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faccaaa98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faccaaad0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faccaab08 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faccaab40 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faccaab78 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faccaabb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faccaabe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faccaac20 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faccaac58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faccaac90 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faccaacc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faccaad00 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faccaad38 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faccaad70 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021faccaada8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021faccaade0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021faccaae18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021faccaae50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021facca7910_0 .var "ALU_OP", 3 0;
v0000021facca8270_0 .net "opcode", 11 0, v0000021faccb4b80_0;  alias, 1 drivers
E_0000021facc287f0 .event anyedge, v0000021facbafed0_0;
S_0000021facab02d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000021faccb3aa0_0 .net "EX1_forward_to_B", 31 0, v0000021faccb4220_0;  alias, 1 drivers
v0000021faccb3be0_0 .net "EX_PFC", 31 0, v0000021faccb2100_0;  alias, 1 drivers
v0000021faccb2920_0 .net "EX_PFC_to_IF", 31 0, L_0000021facce7820;  alias, 1 drivers
v0000021faccb3e60_0 .net "alu_selA", 1 0, L_0000021facce2000;  alias, 1 drivers
v0000021faccb2420_0 .net "alu_selB", 1 0, L_0000021facce4d00;  alias, 1 drivers
v0000021faccb2ce0_0 .net "ex_haz", 31 0, v0000021facca4260_0;  alias, 1 drivers
v0000021faccb3d20_0 .net "id_haz", 31 0, L_0000021facce7e60;  alias, 1 drivers
v0000021faccb4040_0 .net "is_jr", 0 0, v0000021faccb2b00_0;  alias, 1 drivers
v0000021faccb30a0_0 .net "mem_haz", 31 0, L_0000021facd73d10;  alias, 1 drivers
v0000021faccb44a0_0 .net "oper1", 31 0, L_0000021facceb540;  alias, 1 drivers
v0000021faccb2880_0 .net "oper2", 31 0, L_0000021faccf35d0;  alias, 1 drivers
v0000021faccb1fc0_0 .net "pc", 31 0, v0000021faccb2560_0;  alias, 1 drivers
v0000021faccb24c0_0 .net "rs1", 31 0, v0000021faccb3dc0_0;  alias, 1 drivers
v0000021faccb40e0_0 .net "rs2_in", 31 0, v0000021faccb42c0_0;  alias, 1 drivers
v0000021faccb29c0_0 .net "rs2_out", 31 0, L_0000021faccf4210;  alias, 1 drivers
v0000021faccb3960_0 .net "store_rs2_forward", 1 0, L_0000021facce4300;  alias, 1 drivers
L_0000021facce7820 .functor MUXZ 32, v0000021faccb2100_0, L_0000021facceb540, v0000021faccb2b00_0, C4<>;
S_0000021facaad8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000021facab02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021facc278f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021faccea4a0 .functor NOT 1, L_0000021facce8540, C4<0>, C4<0>, C4<0>;
L_0000021faccea6d0 .functor NOT 1, L_0000021facce7460, C4<0>, C4<0>, C4<0>;
L_0000021faccea9e0 .functor NOT 1, L_0000021facce7c80, C4<0>, C4<0>, C4<0>;
L_0000021facceaac0 .functor NOT 1, L_0000021facce80e0, C4<0>, C4<0>, C4<0>;
L_0000021facceab30 .functor AND 32, L_0000021faccea430, v0000021faccb3dc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021facceac10 .functor AND 32, L_0000021faccea740, L_0000021facd73d10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021facceac80 .functor OR 32, L_0000021facceab30, L_0000021facceac10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021facceb460 .functor AND 32, L_0000021facceaa50, v0000021facca4260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021facceb5b0 .functor OR 32, L_0000021facceac80, L_0000021facceb460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021facceb4d0 .functor AND 32, L_0000021facceaba0, L_0000021facce7e60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021facceb540 .functor OR 32, L_0000021facceb5b0, L_0000021facceb4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021facca7190_0 .net *"_ivl_1", 0 0, L_0000021facce8540;  1 drivers
v0000021facca6970_0 .net *"_ivl_13", 0 0, L_0000021facce7c80;  1 drivers
v0000021facca6a10_0 .net *"_ivl_14", 0 0, L_0000021faccea9e0;  1 drivers
v0000021facca74b0_0 .net *"_ivl_19", 0 0, L_0000021facce8cc0;  1 drivers
v0000021facca7550_0 .net *"_ivl_2", 0 0, L_0000021faccea4a0;  1 drivers
v0000021faccaeca0_0 .net *"_ivl_23", 0 0, L_0000021facce78c0;  1 drivers
v0000021faccae840_0 .net *"_ivl_27", 0 0, L_0000021facce80e0;  1 drivers
v0000021faccaf880_0 .net *"_ivl_28", 0 0, L_0000021facceaac0;  1 drivers
v0000021faccaec00_0 .net *"_ivl_33", 0 0, L_0000021facce89a0;  1 drivers
v0000021faccafb00_0 .net *"_ivl_37", 0 0, L_0000021facce8180;  1 drivers
v0000021faccaf420_0 .net *"_ivl_40", 31 0, L_0000021facceab30;  1 drivers
v0000021faccaf380_0 .net *"_ivl_42", 31 0, L_0000021facceac10;  1 drivers
v0000021faccaf9c0_0 .net *"_ivl_44", 31 0, L_0000021facceac80;  1 drivers
v0000021faccafce0_0 .net *"_ivl_46", 31 0, L_0000021facceb460;  1 drivers
v0000021faccaefc0_0 .net *"_ivl_48", 31 0, L_0000021facceb5b0;  1 drivers
v0000021faccaf740_0 .net *"_ivl_50", 31 0, L_0000021facceb4d0;  1 drivers
v0000021faccaed40_0 .net *"_ivl_7", 0 0, L_0000021facce7460;  1 drivers
v0000021faccaf060_0 .net *"_ivl_8", 0 0, L_0000021faccea6d0;  1 drivers
v0000021faccae8e0_0 .net "ina", 31 0, v0000021faccb3dc0_0;  alias, 1 drivers
v0000021faccaeb60_0 .net "inb", 31 0, L_0000021facd73d10;  alias, 1 drivers
v0000021faccae980_0 .net "inc", 31 0, v0000021facca4260_0;  alias, 1 drivers
v0000021faccaea20_0 .net "ind", 31 0, L_0000021facce7e60;  alias, 1 drivers
v0000021faccae700_0 .net "out", 31 0, L_0000021facceb540;  alias, 1 drivers
v0000021faccaede0_0 .net "s0", 31 0, L_0000021faccea430;  1 drivers
v0000021faccaef20_0 .net "s1", 31 0, L_0000021faccea740;  1 drivers
v0000021faccaf240_0 .net "s2", 31 0, L_0000021facceaa50;  1 drivers
v0000021faccae7a0_0 .net "s3", 31 0, L_0000021facceaba0;  1 drivers
v0000021faccaf4c0_0 .net "sel", 1 0, L_0000021facce2000;  alias, 1 drivers
L_0000021facce8540 .part L_0000021facce2000, 1, 1;
LS_0000021facce87c0_0_0 .concat [ 1 1 1 1], L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0;
LS_0000021facce87c0_0_4 .concat [ 1 1 1 1], L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0;
LS_0000021facce87c0_0_8 .concat [ 1 1 1 1], L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0;
LS_0000021facce87c0_0_12 .concat [ 1 1 1 1], L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0;
LS_0000021facce87c0_0_16 .concat [ 1 1 1 1], L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0;
LS_0000021facce87c0_0_20 .concat [ 1 1 1 1], L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0;
LS_0000021facce87c0_0_24 .concat [ 1 1 1 1], L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0;
LS_0000021facce87c0_0_28 .concat [ 1 1 1 1], L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0, L_0000021faccea4a0;
LS_0000021facce87c0_1_0 .concat [ 4 4 4 4], LS_0000021facce87c0_0_0, LS_0000021facce87c0_0_4, LS_0000021facce87c0_0_8, LS_0000021facce87c0_0_12;
LS_0000021facce87c0_1_4 .concat [ 4 4 4 4], LS_0000021facce87c0_0_16, LS_0000021facce87c0_0_20, LS_0000021facce87c0_0_24, LS_0000021facce87c0_0_28;
L_0000021facce87c0 .concat [ 16 16 0 0], LS_0000021facce87c0_1_0, LS_0000021facce87c0_1_4;
L_0000021facce7460 .part L_0000021facce2000, 0, 1;
LS_0000021facce8860_0_0 .concat [ 1 1 1 1], L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0;
LS_0000021facce8860_0_4 .concat [ 1 1 1 1], L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0;
LS_0000021facce8860_0_8 .concat [ 1 1 1 1], L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0;
LS_0000021facce8860_0_12 .concat [ 1 1 1 1], L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0;
LS_0000021facce8860_0_16 .concat [ 1 1 1 1], L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0;
LS_0000021facce8860_0_20 .concat [ 1 1 1 1], L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0;
LS_0000021facce8860_0_24 .concat [ 1 1 1 1], L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0;
LS_0000021facce8860_0_28 .concat [ 1 1 1 1], L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0, L_0000021faccea6d0;
LS_0000021facce8860_1_0 .concat [ 4 4 4 4], LS_0000021facce8860_0_0, LS_0000021facce8860_0_4, LS_0000021facce8860_0_8, LS_0000021facce8860_0_12;
LS_0000021facce8860_1_4 .concat [ 4 4 4 4], LS_0000021facce8860_0_16, LS_0000021facce8860_0_20, LS_0000021facce8860_0_24, LS_0000021facce8860_0_28;
L_0000021facce8860 .concat [ 16 16 0 0], LS_0000021facce8860_1_0, LS_0000021facce8860_1_4;
L_0000021facce7c80 .part L_0000021facce2000, 1, 1;
LS_0000021facce69c0_0_0 .concat [ 1 1 1 1], L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0;
LS_0000021facce69c0_0_4 .concat [ 1 1 1 1], L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0;
LS_0000021facce69c0_0_8 .concat [ 1 1 1 1], L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0;
LS_0000021facce69c0_0_12 .concat [ 1 1 1 1], L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0;
LS_0000021facce69c0_0_16 .concat [ 1 1 1 1], L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0;
LS_0000021facce69c0_0_20 .concat [ 1 1 1 1], L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0;
LS_0000021facce69c0_0_24 .concat [ 1 1 1 1], L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0;
LS_0000021facce69c0_0_28 .concat [ 1 1 1 1], L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0, L_0000021faccea9e0;
LS_0000021facce69c0_1_0 .concat [ 4 4 4 4], LS_0000021facce69c0_0_0, LS_0000021facce69c0_0_4, LS_0000021facce69c0_0_8, LS_0000021facce69c0_0_12;
LS_0000021facce69c0_1_4 .concat [ 4 4 4 4], LS_0000021facce69c0_0_16, LS_0000021facce69c0_0_20, LS_0000021facce69c0_0_24, LS_0000021facce69c0_0_28;
L_0000021facce69c0 .concat [ 16 16 0 0], LS_0000021facce69c0_1_0, LS_0000021facce69c0_1_4;
L_0000021facce8cc0 .part L_0000021facce2000, 0, 1;
LS_0000021facce85e0_0_0 .concat [ 1 1 1 1], L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0;
LS_0000021facce85e0_0_4 .concat [ 1 1 1 1], L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0;
LS_0000021facce85e0_0_8 .concat [ 1 1 1 1], L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0;
LS_0000021facce85e0_0_12 .concat [ 1 1 1 1], L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0;
LS_0000021facce85e0_0_16 .concat [ 1 1 1 1], L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0;
LS_0000021facce85e0_0_20 .concat [ 1 1 1 1], L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0;
LS_0000021facce85e0_0_24 .concat [ 1 1 1 1], L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0;
LS_0000021facce85e0_0_28 .concat [ 1 1 1 1], L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0, L_0000021facce8cc0;
LS_0000021facce85e0_1_0 .concat [ 4 4 4 4], LS_0000021facce85e0_0_0, LS_0000021facce85e0_0_4, LS_0000021facce85e0_0_8, LS_0000021facce85e0_0_12;
LS_0000021facce85e0_1_4 .concat [ 4 4 4 4], LS_0000021facce85e0_0_16, LS_0000021facce85e0_0_20, LS_0000021facce85e0_0_24, LS_0000021facce85e0_0_28;
L_0000021facce85e0 .concat [ 16 16 0 0], LS_0000021facce85e0_1_0, LS_0000021facce85e0_1_4;
L_0000021facce78c0 .part L_0000021facce2000, 1, 1;
LS_0000021facce8040_0_0 .concat [ 1 1 1 1], L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0;
LS_0000021facce8040_0_4 .concat [ 1 1 1 1], L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0;
LS_0000021facce8040_0_8 .concat [ 1 1 1 1], L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0;
LS_0000021facce8040_0_12 .concat [ 1 1 1 1], L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0;
LS_0000021facce8040_0_16 .concat [ 1 1 1 1], L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0;
LS_0000021facce8040_0_20 .concat [ 1 1 1 1], L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0;
LS_0000021facce8040_0_24 .concat [ 1 1 1 1], L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0;
LS_0000021facce8040_0_28 .concat [ 1 1 1 1], L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0, L_0000021facce78c0;
LS_0000021facce8040_1_0 .concat [ 4 4 4 4], LS_0000021facce8040_0_0, LS_0000021facce8040_0_4, LS_0000021facce8040_0_8, LS_0000021facce8040_0_12;
LS_0000021facce8040_1_4 .concat [ 4 4 4 4], LS_0000021facce8040_0_16, LS_0000021facce8040_0_20, LS_0000021facce8040_0_24, LS_0000021facce8040_0_28;
L_0000021facce8040 .concat [ 16 16 0 0], LS_0000021facce8040_1_0, LS_0000021facce8040_1_4;
L_0000021facce80e0 .part L_0000021facce2000, 0, 1;
LS_0000021facce7960_0_0 .concat [ 1 1 1 1], L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0;
LS_0000021facce7960_0_4 .concat [ 1 1 1 1], L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0;
LS_0000021facce7960_0_8 .concat [ 1 1 1 1], L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0;
LS_0000021facce7960_0_12 .concat [ 1 1 1 1], L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0;
LS_0000021facce7960_0_16 .concat [ 1 1 1 1], L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0;
LS_0000021facce7960_0_20 .concat [ 1 1 1 1], L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0;
LS_0000021facce7960_0_24 .concat [ 1 1 1 1], L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0;
LS_0000021facce7960_0_28 .concat [ 1 1 1 1], L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0, L_0000021facceaac0;
LS_0000021facce7960_1_0 .concat [ 4 4 4 4], LS_0000021facce7960_0_0, LS_0000021facce7960_0_4, LS_0000021facce7960_0_8, LS_0000021facce7960_0_12;
LS_0000021facce7960_1_4 .concat [ 4 4 4 4], LS_0000021facce7960_0_16, LS_0000021facce7960_0_20, LS_0000021facce7960_0_24, LS_0000021facce7960_0_28;
L_0000021facce7960 .concat [ 16 16 0 0], LS_0000021facce7960_1_0, LS_0000021facce7960_1_4;
L_0000021facce89a0 .part L_0000021facce2000, 1, 1;
LS_0000021facce8c20_0_0 .concat [ 1 1 1 1], L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0;
LS_0000021facce8c20_0_4 .concat [ 1 1 1 1], L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0;
LS_0000021facce8c20_0_8 .concat [ 1 1 1 1], L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0;
LS_0000021facce8c20_0_12 .concat [ 1 1 1 1], L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0;
LS_0000021facce8c20_0_16 .concat [ 1 1 1 1], L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0;
LS_0000021facce8c20_0_20 .concat [ 1 1 1 1], L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0;
LS_0000021facce8c20_0_24 .concat [ 1 1 1 1], L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0;
LS_0000021facce8c20_0_28 .concat [ 1 1 1 1], L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0, L_0000021facce89a0;
LS_0000021facce8c20_1_0 .concat [ 4 4 4 4], LS_0000021facce8c20_0_0, LS_0000021facce8c20_0_4, LS_0000021facce8c20_0_8, LS_0000021facce8c20_0_12;
LS_0000021facce8c20_1_4 .concat [ 4 4 4 4], LS_0000021facce8c20_0_16, LS_0000021facce8c20_0_20, LS_0000021facce8c20_0_24, LS_0000021facce8c20_0_28;
L_0000021facce8c20 .concat [ 16 16 0 0], LS_0000021facce8c20_1_0, LS_0000021facce8c20_1_4;
L_0000021facce8180 .part L_0000021facce2000, 0, 1;
LS_0000021facce6740_0_0 .concat [ 1 1 1 1], L_0000021facce8180, L_0000021facce8180, L_0000021facce8180, L_0000021facce8180;
LS_0000021facce6740_0_4 .concat [ 1 1 1 1], L_0000021facce8180, L_0000021facce8180, L_0000021facce8180, L_0000021facce8180;
LS_0000021facce6740_0_8 .concat [ 1 1 1 1], L_0000021facce8180, L_0000021facce8180, L_0000021facce8180, L_0000021facce8180;
LS_0000021facce6740_0_12 .concat [ 1 1 1 1], L_0000021facce8180, L_0000021facce8180, L_0000021facce8180, L_0000021facce8180;
LS_0000021facce6740_0_16 .concat [ 1 1 1 1], L_0000021facce8180, L_0000021facce8180, L_0000021facce8180, L_0000021facce8180;
LS_0000021facce6740_0_20 .concat [ 1 1 1 1], L_0000021facce8180, L_0000021facce8180, L_0000021facce8180, L_0000021facce8180;
LS_0000021facce6740_0_24 .concat [ 1 1 1 1], L_0000021facce8180, L_0000021facce8180, L_0000021facce8180, L_0000021facce8180;
LS_0000021facce6740_0_28 .concat [ 1 1 1 1], L_0000021facce8180, L_0000021facce8180, L_0000021facce8180, L_0000021facce8180;
LS_0000021facce6740_1_0 .concat [ 4 4 4 4], LS_0000021facce6740_0_0, LS_0000021facce6740_0_4, LS_0000021facce6740_0_8, LS_0000021facce6740_0_12;
LS_0000021facce6740_1_4 .concat [ 4 4 4 4], LS_0000021facce6740_0_16, LS_0000021facce6740_0_20, LS_0000021facce6740_0_24, LS_0000021facce6740_0_28;
L_0000021facce6740 .concat [ 16 16 0 0], LS_0000021facce6740_1_0, LS_0000021facce6740_1_4;
S_0000021facaada30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021facaad8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021faccea430 .functor AND 32, L_0000021facce87c0, L_0000021facce8860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021facca8630_0 .net "in1", 31 0, L_0000021facce87c0;  1 drivers
v0000021facca8090_0 .net "in2", 31 0, L_0000021facce8860;  1 drivers
v0000021facca6c90_0 .net "out", 31 0, L_0000021faccea430;  alias, 1 drivers
S_0000021faca68200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021facaad8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021faccea740 .functor AND 32, L_0000021facce69c0, L_0000021facce85e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021facca6dd0_0 .net "in1", 31 0, L_0000021facce69c0;  1 drivers
v0000021facca65b0_0 .net "in2", 31 0, L_0000021facce85e0;  1 drivers
v0000021facca72d0_0 .net "out", 31 0, L_0000021faccea740;  alias, 1 drivers
S_0000021faca68390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021facaad8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021facceaa50 .functor AND 32, L_0000021facce8040, L_0000021facce7960, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021facca7690_0 .net "in1", 31 0, L_0000021facce8040;  1 drivers
v0000021facca66f0_0 .net "in2", 31 0, L_0000021facce7960;  1 drivers
v0000021facca6e70_0 .net "out", 31 0, L_0000021facceaa50;  alias, 1 drivers
S_0000021faccabcf0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021facaad8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021facceaba0 .functor AND 32, L_0000021facce8c20, L_0000021facce6740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021facca7cd0_0 .net "in1", 31 0, L_0000021facce8c20;  1 drivers
v0000021facca6830_0 .net "in2", 31 0, L_0000021facce6740;  1 drivers
v0000021facca7d70_0 .net "out", 31 0, L_0000021facceaba0;  alias, 1 drivers
S_0000021faccab520 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000021facab02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021facc284b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021facceb310 .functor NOT 1, L_0000021facce7dc0, C4<0>, C4<0>, C4<0>;
L_0000021facceb380 .functor NOT 1, L_0000021facce8720, C4<0>, C4<0>, C4<0>;
L_0000021facc21890 .functor NOT 1, L_0000021facce8e00, C4<0>, C4<0>, C4<0>;
L_0000021faccf4ad0 .functor NOT 1, L_0000021facce7aa0, C4<0>, C4<0>, C4<0>;
L_0000021faccf3020 .functor AND 32, L_0000021facceb2a0, v0000021faccb4220_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021faccf4600 .functor AND 32, L_0000021facceb3f0, L_0000021facd73d10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021faccf42f0 .functor OR 32, L_0000021faccf3020, L_0000021faccf4600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021faccf3cd0 .functor AND 32, L_0000021faccf40c0, v0000021facca4260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021faccf32c0 .functor OR 32, L_0000021faccf42f0, L_0000021faccf3cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021faccf3950 .functor AND 32, L_0000021faccf3b80, L_0000021facce7e60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021faccf35d0 .functor OR 32, L_0000021faccf32c0, L_0000021faccf3950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021faccafba0_0 .net *"_ivl_1", 0 0, L_0000021facce7dc0;  1 drivers
v0000021faccafc40_0 .net *"_ivl_13", 0 0, L_0000021facce8e00;  1 drivers
v0000021faccac0e0_0 .net *"_ivl_14", 0 0, L_0000021facc21890;  1 drivers
v0000021faccada80_0 .net *"_ivl_19", 0 0, L_0000021facce8ae0;  1 drivers
v0000021faccad940_0 .net *"_ivl_2", 0 0, L_0000021facceb310;  1 drivers
v0000021faccac540_0 .net *"_ivl_23", 0 0, L_0000021facce67e0;  1 drivers
v0000021faccae200_0 .net *"_ivl_27", 0 0, L_0000021facce7aa0;  1 drivers
v0000021faccacea0_0 .net *"_ivl_28", 0 0, L_0000021faccf4ad0;  1 drivers
v0000021faccae480_0 .net *"_ivl_33", 0 0, L_0000021facce66a0;  1 drivers
v0000021faccac220_0 .net *"_ivl_37", 0 0, L_0000021facce8360;  1 drivers
v0000021faccae020_0 .net *"_ivl_40", 31 0, L_0000021faccf3020;  1 drivers
v0000021faccae520_0 .net *"_ivl_42", 31 0, L_0000021faccf4600;  1 drivers
v0000021faccac7c0_0 .net *"_ivl_44", 31 0, L_0000021faccf42f0;  1 drivers
v0000021faccad120_0 .net *"_ivl_46", 31 0, L_0000021faccf3cd0;  1 drivers
v0000021faccac860_0 .net *"_ivl_48", 31 0, L_0000021faccf32c0;  1 drivers
v0000021faccae0c0_0 .net *"_ivl_50", 31 0, L_0000021faccf3950;  1 drivers
v0000021faccad1c0_0 .net *"_ivl_7", 0 0, L_0000021facce8720;  1 drivers
v0000021faccacd60_0 .net *"_ivl_8", 0 0, L_0000021facceb380;  1 drivers
v0000021faccae5c0_0 .net "ina", 31 0, v0000021faccb4220_0;  alias, 1 drivers
v0000021faccad4e0_0 .net "inb", 31 0, L_0000021facd73d10;  alias, 1 drivers
v0000021faccade40_0 .net "inc", 31 0, v0000021facca4260_0;  alias, 1 drivers
v0000021faccad260_0 .net "ind", 31 0, L_0000021facce7e60;  alias, 1 drivers
v0000021faccacb80_0 .net "out", 31 0, L_0000021faccf35d0;  alias, 1 drivers
v0000021faccac360_0 .net "s0", 31 0, L_0000021facceb2a0;  1 drivers
v0000021faccadf80_0 .net "s1", 31 0, L_0000021facceb3f0;  1 drivers
v0000021faccae160_0 .net "s2", 31 0, L_0000021faccf40c0;  1 drivers
v0000021faccac180_0 .net "s3", 31 0, L_0000021faccf3b80;  1 drivers
v0000021faccacf40_0 .net "sel", 1 0, L_0000021facce4d00;  alias, 1 drivers
L_0000021facce7dc0 .part L_0000021facce4d00, 1, 1;
LS_0000021facce8220_0_0 .concat [ 1 1 1 1], L_0000021facceb310, L_0000021facceb310, L_0000021facceb310, L_0000021facceb310;
LS_0000021facce8220_0_4 .concat [ 1 1 1 1], L_0000021facceb310, L_0000021facceb310, L_0000021facceb310, L_0000021facceb310;
LS_0000021facce8220_0_8 .concat [ 1 1 1 1], L_0000021facceb310, L_0000021facceb310, L_0000021facceb310, L_0000021facceb310;
LS_0000021facce8220_0_12 .concat [ 1 1 1 1], L_0000021facceb310, L_0000021facceb310, L_0000021facceb310, L_0000021facceb310;
LS_0000021facce8220_0_16 .concat [ 1 1 1 1], L_0000021facceb310, L_0000021facceb310, L_0000021facceb310, L_0000021facceb310;
LS_0000021facce8220_0_20 .concat [ 1 1 1 1], L_0000021facceb310, L_0000021facceb310, L_0000021facceb310, L_0000021facceb310;
LS_0000021facce8220_0_24 .concat [ 1 1 1 1], L_0000021facceb310, L_0000021facceb310, L_0000021facceb310, L_0000021facceb310;
LS_0000021facce8220_0_28 .concat [ 1 1 1 1], L_0000021facceb310, L_0000021facceb310, L_0000021facceb310, L_0000021facceb310;
LS_0000021facce8220_1_0 .concat [ 4 4 4 4], LS_0000021facce8220_0_0, LS_0000021facce8220_0_4, LS_0000021facce8220_0_8, LS_0000021facce8220_0_12;
LS_0000021facce8220_1_4 .concat [ 4 4 4 4], LS_0000021facce8220_0_16, LS_0000021facce8220_0_20, LS_0000021facce8220_0_24, LS_0000021facce8220_0_28;
L_0000021facce8220 .concat [ 16 16 0 0], LS_0000021facce8220_1_0, LS_0000021facce8220_1_4;
L_0000021facce8720 .part L_0000021facce4d00, 0, 1;
LS_0000021facce6ce0_0_0 .concat [ 1 1 1 1], L_0000021facceb380, L_0000021facceb380, L_0000021facceb380, L_0000021facceb380;
LS_0000021facce6ce0_0_4 .concat [ 1 1 1 1], L_0000021facceb380, L_0000021facceb380, L_0000021facceb380, L_0000021facceb380;
LS_0000021facce6ce0_0_8 .concat [ 1 1 1 1], L_0000021facceb380, L_0000021facceb380, L_0000021facceb380, L_0000021facceb380;
LS_0000021facce6ce0_0_12 .concat [ 1 1 1 1], L_0000021facceb380, L_0000021facceb380, L_0000021facceb380, L_0000021facceb380;
LS_0000021facce6ce0_0_16 .concat [ 1 1 1 1], L_0000021facceb380, L_0000021facceb380, L_0000021facceb380, L_0000021facceb380;
LS_0000021facce6ce0_0_20 .concat [ 1 1 1 1], L_0000021facceb380, L_0000021facceb380, L_0000021facceb380, L_0000021facceb380;
LS_0000021facce6ce0_0_24 .concat [ 1 1 1 1], L_0000021facceb380, L_0000021facceb380, L_0000021facceb380, L_0000021facceb380;
LS_0000021facce6ce0_0_28 .concat [ 1 1 1 1], L_0000021facceb380, L_0000021facceb380, L_0000021facceb380, L_0000021facceb380;
LS_0000021facce6ce0_1_0 .concat [ 4 4 4 4], LS_0000021facce6ce0_0_0, LS_0000021facce6ce0_0_4, LS_0000021facce6ce0_0_8, LS_0000021facce6ce0_0_12;
LS_0000021facce6ce0_1_4 .concat [ 4 4 4 4], LS_0000021facce6ce0_0_16, LS_0000021facce6ce0_0_20, LS_0000021facce6ce0_0_24, LS_0000021facce6ce0_0_28;
L_0000021facce6ce0 .concat [ 16 16 0 0], LS_0000021facce6ce0_1_0, LS_0000021facce6ce0_1_4;
L_0000021facce8e00 .part L_0000021facce4d00, 1, 1;
LS_0000021facce82c0_0_0 .concat [ 1 1 1 1], L_0000021facc21890, L_0000021facc21890, L_0000021facc21890, L_0000021facc21890;
LS_0000021facce82c0_0_4 .concat [ 1 1 1 1], L_0000021facc21890, L_0000021facc21890, L_0000021facc21890, L_0000021facc21890;
LS_0000021facce82c0_0_8 .concat [ 1 1 1 1], L_0000021facc21890, L_0000021facc21890, L_0000021facc21890, L_0000021facc21890;
LS_0000021facce82c0_0_12 .concat [ 1 1 1 1], L_0000021facc21890, L_0000021facc21890, L_0000021facc21890, L_0000021facc21890;
LS_0000021facce82c0_0_16 .concat [ 1 1 1 1], L_0000021facc21890, L_0000021facc21890, L_0000021facc21890, L_0000021facc21890;
LS_0000021facce82c0_0_20 .concat [ 1 1 1 1], L_0000021facc21890, L_0000021facc21890, L_0000021facc21890, L_0000021facc21890;
LS_0000021facce82c0_0_24 .concat [ 1 1 1 1], L_0000021facc21890, L_0000021facc21890, L_0000021facc21890, L_0000021facc21890;
LS_0000021facce82c0_0_28 .concat [ 1 1 1 1], L_0000021facc21890, L_0000021facc21890, L_0000021facc21890, L_0000021facc21890;
LS_0000021facce82c0_1_0 .concat [ 4 4 4 4], LS_0000021facce82c0_0_0, LS_0000021facce82c0_0_4, LS_0000021facce82c0_0_8, LS_0000021facce82c0_0_12;
LS_0000021facce82c0_1_4 .concat [ 4 4 4 4], LS_0000021facce82c0_0_16, LS_0000021facce82c0_0_20, LS_0000021facce82c0_0_24, LS_0000021facce82c0_0_28;
L_0000021facce82c0 .concat [ 16 16 0 0], LS_0000021facce82c0_1_0, LS_0000021facce82c0_1_4;
L_0000021facce8ae0 .part L_0000021facce4d00, 0, 1;
LS_0000021facce8a40_0_0 .concat [ 1 1 1 1], L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0;
LS_0000021facce8a40_0_4 .concat [ 1 1 1 1], L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0;
LS_0000021facce8a40_0_8 .concat [ 1 1 1 1], L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0;
LS_0000021facce8a40_0_12 .concat [ 1 1 1 1], L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0;
LS_0000021facce8a40_0_16 .concat [ 1 1 1 1], L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0;
LS_0000021facce8a40_0_20 .concat [ 1 1 1 1], L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0;
LS_0000021facce8a40_0_24 .concat [ 1 1 1 1], L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0;
LS_0000021facce8a40_0_28 .concat [ 1 1 1 1], L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0, L_0000021facce8ae0;
LS_0000021facce8a40_1_0 .concat [ 4 4 4 4], LS_0000021facce8a40_0_0, LS_0000021facce8a40_0_4, LS_0000021facce8a40_0_8, LS_0000021facce8a40_0_12;
LS_0000021facce8a40_1_4 .concat [ 4 4 4 4], LS_0000021facce8a40_0_16, LS_0000021facce8a40_0_20, LS_0000021facce8a40_0_24, LS_0000021facce8a40_0_28;
L_0000021facce8a40 .concat [ 16 16 0 0], LS_0000021facce8a40_1_0, LS_0000021facce8a40_1_4;
L_0000021facce67e0 .part L_0000021facce4d00, 1, 1;
LS_0000021facce6d80_0_0 .concat [ 1 1 1 1], L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0;
LS_0000021facce6d80_0_4 .concat [ 1 1 1 1], L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0;
LS_0000021facce6d80_0_8 .concat [ 1 1 1 1], L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0;
LS_0000021facce6d80_0_12 .concat [ 1 1 1 1], L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0;
LS_0000021facce6d80_0_16 .concat [ 1 1 1 1], L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0;
LS_0000021facce6d80_0_20 .concat [ 1 1 1 1], L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0;
LS_0000021facce6d80_0_24 .concat [ 1 1 1 1], L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0;
LS_0000021facce6d80_0_28 .concat [ 1 1 1 1], L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0, L_0000021facce67e0;
LS_0000021facce6d80_1_0 .concat [ 4 4 4 4], LS_0000021facce6d80_0_0, LS_0000021facce6d80_0_4, LS_0000021facce6d80_0_8, LS_0000021facce6d80_0_12;
LS_0000021facce6d80_1_4 .concat [ 4 4 4 4], LS_0000021facce6d80_0_16, LS_0000021facce6d80_0_20, LS_0000021facce6d80_0_24, LS_0000021facce6d80_0_28;
L_0000021facce6d80 .concat [ 16 16 0 0], LS_0000021facce6d80_1_0, LS_0000021facce6d80_1_4;
L_0000021facce7aa0 .part L_0000021facce4d00, 0, 1;
LS_0000021facce6ec0_0_0 .concat [ 1 1 1 1], L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0;
LS_0000021facce6ec0_0_4 .concat [ 1 1 1 1], L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0;
LS_0000021facce6ec0_0_8 .concat [ 1 1 1 1], L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0;
LS_0000021facce6ec0_0_12 .concat [ 1 1 1 1], L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0;
LS_0000021facce6ec0_0_16 .concat [ 1 1 1 1], L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0;
LS_0000021facce6ec0_0_20 .concat [ 1 1 1 1], L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0;
LS_0000021facce6ec0_0_24 .concat [ 1 1 1 1], L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0;
LS_0000021facce6ec0_0_28 .concat [ 1 1 1 1], L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0, L_0000021faccf4ad0;
LS_0000021facce6ec0_1_0 .concat [ 4 4 4 4], LS_0000021facce6ec0_0_0, LS_0000021facce6ec0_0_4, LS_0000021facce6ec0_0_8, LS_0000021facce6ec0_0_12;
LS_0000021facce6ec0_1_4 .concat [ 4 4 4 4], LS_0000021facce6ec0_0_16, LS_0000021facce6ec0_0_20, LS_0000021facce6ec0_0_24, LS_0000021facce6ec0_0_28;
L_0000021facce6ec0 .concat [ 16 16 0 0], LS_0000021facce6ec0_1_0, LS_0000021facce6ec0_1_4;
L_0000021facce66a0 .part L_0000021facce4d00, 1, 1;
LS_0000021facce75a0_0_0 .concat [ 1 1 1 1], L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0;
LS_0000021facce75a0_0_4 .concat [ 1 1 1 1], L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0;
LS_0000021facce75a0_0_8 .concat [ 1 1 1 1], L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0;
LS_0000021facce75a0_0_12 .concat [ 1 1 1 1], L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0;
LS_0000021facce75a0_0_16 .concat [ 1 1 1 1], L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0;
LS_0000021facce75a0_0_20 .concat [ 1 1 1 1], L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0;
LS_0000021facce75a0_0_24 .concat [ 1 1 1 1], L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0;
LS_0000021facce75a0_0_28 .concat [ 1 1 1 1], L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0, L_0000021facce66a0;
LS_0000021facce75a0_1_0 .concat [ 4 4 4 4], LS_0000021facce75a0_0_0, LS_0000021facce75a0_0_4, LS_0000021facce75a0_0_8, LS_0000021facce75a0_0_12;
LS_0000021facce75a0_1_4 .concat [ 4 4 4 4], LS_0000021facce75a0_0_16, LS_0000021facce75a0_0_20, LS_0000021facce75a0_0_24, LS_0000021facce75a0_0_28;
L_0000021facce75a0 .concat [ 16 16 0 0], LS_0000021facce75a0_1_0, LS_0000021facce75a0_1_4;
L_0000021facce8360 .part L_0000021facce4d00, 0, 1;
LS_0000021facce7640_0_0 .concat [ 1 1 1 1], L_0000021facce8360, L_0000021facce8360, L_0000021facce8360, L_0000021facce8360;
LS_0000021facce7640_0_4 .concat [ 1 1 1 1], L_0000021facce8360, L_0000021facce8360, L_0000021facce8360, L_0000021facce8360;
LS_0000021facce7640_0_8 .concat [ 1 1 1 1], L_0000021facce8360, L_0000021facce8360, L_0000021facce8360, L_0000021facce8360;
LS_0000021facce7640_0_12 .concat [ 1 1 1 1], L_0000021facce8360, L_0000021facce8360, L_0000021facce8360, L_0000021facce8360;
LS_0000021facce7640_0_16 .concat [ 1 1 1 1], L_0000021facce8360, L_0000021facce8360, L_0000021facce8360, L_0000021facce8360;
LS_0000021facce7640_0_20 .concat [ 1 1 1 1], L_0000021facce8360, L_0000021facce8360, L_0000021facce8360, L_0000021facce8360;
LS_0000021facce7640_0_24 .concat [ 1 1 1 1], L_0000021facce8360, L_0000021facce8360, L_0000021facce8360, L_0000021facce8360;
LS_0000021facce7640_0_28 .concat [ 1 1 1 1], L_0000021facce8360, L_0000021facce8360, L_0000021facce8360, L_0000021facce8360;
LS_0000021facce7640_1_0 .concat [ 4 4 4 4], LS_0000021facce7640_0_0, LS_0000021facce7640_0_4, LS_0000021facce7640_0_8, LS_0000021facce7640_0_12;
LS_0000021facce7640_1_4 .concat [ 4 4 4 4], LS_0000021facce7640_0_16, LS_0000021facce7640_0_20, LS_0000021facce7640_0_24, LS_0000021facce7640_0_28;
L_0000021facce7640 .concat [ 16 16 0 0], LS_0000021facce7640_1_0, LS_0000021facce7640_1_4;
S_0000021faccab390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021faccab520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021facceb2a0 .functor AND 32, L_0000021facce8220, L_0000021facce6ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021faccaeac0_0 .net "in1", 31 0, L_0000021facce8220;  1 drivers
v0000021faccaee80_0 .net "in2", 31 0, L_0000021facce6ce0;  1 drivers
v0000021faccaf100_0 .net "out", 31 0, L_0000021facceb2a0;  alias, 1 drivers
S_0000021faccab6b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021faccab520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021facceb3f0 .functor AND 32, L_0000021facce82c0, L_0000021facce8a40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021faccaf1a0_0 .net "in1", 31 0, L_0000021facce82c0;  1 drivers
v0000021faccaf7e0_0 .net "in2", 31 0, L_0000021facce8a40;  1 drivers
v0000021faccaf600_0 .net "out", 31 0, L_0000021facceb3f0;  alias, 1 drivers
S_0000021faccaaee0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021faccab520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021faccf40c0 .functor AND 32, L_0000021facce6d80, L_0000021facce6ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021faccafd80_0 .net "in1", 31 0, L_0000021facce6d80;  1 drivers
v0000021faccaf920_0 .net "in2", 31 0, L_0000021facce6ec0;  1 drivers
v0000021faccaf560_0 .net "out", 31 0, L_0000021faccf40c0;  alias, 1 drivers
S_0000021faccab070 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021faccab520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021faccf3b80 .functor AND 32, L_0000021facce75a0, L_0000021facce7640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021faccafa60_0 .net "in1", 31 0, L_0000021facce75a0;  1 drivers
v0000021faccaf2e0_0 .net "in2", 31 0, L_0000021facce7640;  1 drivers
v0000021faccaf6a0_0 .net "out", 31 0, L_0000021faccf3b80;  alias, 1 drivers
S_0000021faccab200 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000021facab02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021facc27cf0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021faccf47c0 .functor NOT 1, L_0000021facce8b80, C4<0>, C4<0>, C4<0>;
L_0000021faccf3090 .functor NOT 1, L_0000021facce6e20, C4<0>, C4<0>, C4<0>;
L_0000021faccf4130 .functor NOT 1, L_0000021facce6a60, C4<0>, C4<0>, C4<0>;
L_0000021faccf4360 .functor NOT 1, L_0000021facce7280, C4<0>, C4<0>, C4<0>;
L_0000021faccf43d0 .functor AND 32, L_0000021faccf38e0, v0000021faccb42c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021faccf3330 .functor AND 32, L_0000021faccf2f40, L_0000021facd73d10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021faccf41a0 .functor OR 32, L_0000021faccf43d0, L_0000021faccf3330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021faccf4670 .functor AND 32, L_0000021faccf3640, v0000021facca4260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021faccf3800 .functor OR 32, L_0000021faccf41a0, L_0000021faccf4670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021faccf3e20 .functor AND 32, L_0000021faccf49f0, L_0000021facce7e60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021faccf4210 .functor OR 32, L_0000021faccf3800, L_0000021faccf3e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021faccacfe0_0 .net *"_ivl_1", 0 0, L_0000021facce8b80;  1 drivers
v0000021faccac4a0_0 .net *"_ivl_13", 0 0, L_0000021facce6a60;  1 drivers
v0000021faccad080_0 .net *"_ivl_14", 0 0, L_0000021faccf4130;  1 drivers
v0000021faccac5e0_0 .net *"_ivl_19", 0 0, L_0000021facce6b00;  1 drivers
v0000021faccad800_0 .net *"_ivl_2", 0 0, L_0000021faccf47c0;  1 drivers
v0000021faccad3a0_0 .net *"_ivl_23", 0 0, L_0000021facce8400;  1 drivers
v0000021faccadc60_0 .net *"_ivl_27", 0 0, L_0000021facce7280;  1 drivers
v0000021faccad9e0_0 .net *"_ivl_28", 0 0, L_0000021faccf4360;  1 drivers
v0000021faccae340_0 .net *"_ivl_33", 0 0, L_0000021facce73c0;  1 drivers
v0000021faccac720_0 .net *"_ivl_37", 0 0, L_0000021facce7b40;  1 drivers
v0000021faccabf00_0 .net *"_ivl_40", 31 0, L_0000021faccf43d0;  1 drivers
v0000021faccad580_0 .net *"_ivl_42", 31 0, L_0000021faccf3330;  1 drivers
v0000021faccace00_0 .net *"_ivl_44", 31 0, L_0000021faccf41a0;  1 drivers
v0000021faccae3e0_0 .net *"_ivl_46", 31 0, L_0000021faccf4670;  1 drivers
v0000021faccad620_0 .net *"_ivl_48", 31 0, L_0000021faccf3800;  1 drivers
v0000021faccabfa0_0 .net *"_ivl_50", 31 0, L_0000021faccf3e20;  1 drivers
v0000021faccadbc0_0 .net *"_ivl_7", 0 0, L_0000021facce6e20;  1 drivers
v0000021faccad760_0 .net *"_ivl_8", 0 0, L_0000021faccf3090;  1 drivers
v0000021faccac040_0 .net "ina", 31 0, v0000021faccb42c0_0;  alias, 1 drivers
v0000021faccad440_0 .net "inb", 31 0, L_0000021facd73d10;  alias, 1 drivers
v0000021faccad6c0_0 .net "inc", 31 0, v0000021facca4260_0;  alias, 1 drivers
v0000021faccaca40_0 .net "ind", 31 0, L_0000021facce7e60;  alias, 1 drivers
v0000021faccacae0_0 .net "out", 31 0, L_0000021faccf4210;  alias, 1 drivers
v0000021faccadb20_0 .net "s0", 31 0, L_0000021faccf38e0;  1 drivers
v0000021faccadd00_0 .net "s1", 31 0, L_0000021faccf2f40;  1 drivers
v0000021faccadda0_0 .net "s2", 31 0, L_0000021faccf3640;  1 drivers
v0000021faccb2c40_0 .net "s3", 31 0, L_0000021faccf49f0;  1 drivers
v0000021faccb4360_0 .net "sel", 1 0, L_0000021facce4300;  alias, 1 drivers
L_0000021facce8b80 .part L_0000021facce4300, 1, 1;
LS_0000021facce84a0_0_0 .concat [ 1 1 1 1], L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0;
LS_0000021facce84a0_0_4 .concat [ 1 1 1 1], L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0;
LS_0000021facce84a0_0_8 .concat [ 1 1 1 1], L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0;
LS_0000021facce84a0_0_12 .concat [ 1 1 1 1], L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0;
LS_0000021facce84a0_0_16 .concat [ 1 1 1 1], L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0;
LS_0000021facce84a0_0_20 .concat [ 1 1 1 1], L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0;
LS_0000021facce84a0_0_24 .concat [ 1 1 1 1], L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0;
LS_0000021facce84a0_0_28 .concat [ 1 1 1 1], L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0, L_0000021faccf47c0;
LS_0000021facce84a0_1_0 .concat [ 4 4 4 4], LS_0000021facce84a0_0_0, LS_0000021facce84a0_0_4, LS_0000021facce84a0_0_8, LS_0000021facce84a0_0_12;
LS_0000021facce84a0_1_4 .concat [ 4 4 4 4], LS_0000021facce84a0_0_16, LS_0000021facce84a0_0_20, LS_0000021facce84a0_0_24, LS_0000021facce84a0_0_28;
L_0000021facce84a0 .concat [ 16 16 0 0], LS_0000021facce84a0_1_0, LS_0000021facce84a0_1_4;
L_0000021facce6e20 .part L_0000021facce4300, 0, 1;
LS_0000021facce6920_0_0 .concat [ 1 1 1 1], L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090;
LS_0000021facce6920_0_4 .concat [ 1 1 1 1], L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090;
LS_0000021facce6920_0_8 .concat [ 1 1 1 1], L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090;
LS_0000021facce6920_0_12 .concat [ 1 1 1 1], L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090;
LS_0000021facce6920_0_16 .concat [ 1 1 1 1], L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090;
LS_0000021facce6920_0_20 .concat [ 1 1 1 1], L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090;
LS_0000021facce6920_0_24 .concat [ 1 1 1 1], L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090;
LS_0000021facce6920_0_28 .concat [ 1 1 1 1], L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090, L_0000021faccf3090;
LS_0000021facce6920_1_0 .concat [ 4 4 4 4], LS_0000021facce6920_0_0, LS_0000021facce6920_0_4, LS_0000021facce6920_0_8, LS_0000021facce6920_0_12;
LS_0000021facce6920_1_4 .concat [ 4 4 4 4], LS_0000021facce6920_0_16, LS_0000021facce6920_0_20, LS_0000021facce6920_0_24, LS_0000021facce6920_0_28;
L_0000021facce6920 .concat [ 16 16 0 0], LS_0000021facce6920_1_0, LS_0000021facce6920_1_4;
L_0000021facce6a60 .part L_0000021facce4300, 1, 1;
LS_0000021facce7f00_0_0 .concat [ 1 1 1 1], L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130;
LS_0000021facce7f00_0_4 .concat [ 1 1 1 1], L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130;
LS_0000021facce7f00_0_8 .concat [ 1 1 1 1], L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130;
LS_0000021facce7f00_0_12 .concat [ 1 1 1 1], L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130;
LS_0000021facce7f00_0_16 .concat [ 1 1 1 1], L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130;
LS_0000021facce7f00_0_20 .concat [ 1 1 1 1], L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130;
LS_0000021facce7f00_0_24 .concat [ 1 1 1 1], L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130;
LS_0000021facce7f00_0_28 .concat [ 1 1 1 1], L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130, L_0000021faccf4130;
LS_0000021facce7f00_1_0 .concat [ 4 4 4 4], LS_0000021facce7f00_0_0, LS_0000021facce7f00_0_4, LS_0000021facce7f00_0_8, LS_0000021facce7f00_0_12;
LS_0000021facce7f00_1_4 .concat [ 4 4 4 4], LS_0000021facce7f00_0_16, LS_0000021facce7f00_0_20, LS_0000021facce7f00_0_24, LS_0000021facce7f00_0_28;
L_0000021facce7f00 .concat [ 16 16 0 0], LS_0000021facce7f00_1_0, LS_0000021facce7f00_1_4;
L_0000021facce6b00 .part L_0000021facce4300, 0, 1;
LS_0000021facce6f60_0_0 .concat [ 1 1 1 1], L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00;
LS_0000021facce6f60_0_4 .concat [ 1 1 1 1], L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00;
LS_0000021facce6f60_0_8 .concat [ 1 1 1 1], L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00;
LS_0000021facce6f60_0_12 .concat [ 1 1 1 1], L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00;
LS_0000021facce6f60_0_16 .concat [ 1 1 1 1], L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00;
LS_0000021facce6f60_0_20 .concat [ 1 1 1 1], L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00;
LS_0000021facce6f60_0_24 .concat [ 1 1 1 1], L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00;
LS_0000021facce6f60_0_28 .concat [ 1 1 1 1], L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00, L_0000021facce6b00;
LS_0000021facce6f60_1_0 .concat [ 4 4 4 4], LS_0000021facce6f60_0_0, LS_0000021facce6f60_0_4, LS_0000021facce6f60_0_8, LS_0000021facce6f60_0_12;
LS_0000021facce6f60_1_4 .concat [ 4 4 4 4], LS_0000021facce6f60_0_16, LS_0000021facce6f60_0_20, LS_0000021facce6f60_0_24, LS_0000021facce6f60_0_28;
L_0000021facce6f60 .concat [ 16 16 0 0], LS_0000021facce6f60_1_0, LS_0000021facce6f60_1_4;
L_0000021facce8400 .part L_0000021facce4300, 1, 1;
LS_0000021facce7140_0_0 .concat [ 1 1 1 1], L_0000021facce8400, L_0000021facce8400, L_0000021facce8400, L_0000021facce8400;
LS_0000021facce7140_0_4 .concat [ 1 1 1 1], L_0000021facce8400, L_0000021facce8400, L_0000021facce8400, L_0000021facce8400;
LS_0000021facce7140_0_8 .concat [ 1 1 1 1], L_0000021facce8400, L_0000021facce8400, L_0000021facce8400, L_0000021facce8400;
LS_0000021facce7140_0_12 .concat [ 1 1 1 1], L_0000021facce8400, L_0000021facce8400, L_0000021facce8400, L_0000021facce8400;
LS_0000021facce7140_0_16 .concat [ 1 1 1 1], L_0000021facce8400, L_0000021facce8400, L_0000021facce8400, L_0000021facce8400;
LS_0000021facce7140_0_20 .concat [ 1 1 1 1], L_0000021facce8400, L_0000021facce8400, L_0000021facce8400, L_0000021facce8400;
LS_0000021facce7140_0_24 .concat [ 1 1 1 1], L_0000021facce8400, L_0000021facce8400, L_0000021facce8400, L_0000021facce8400;
LS_0000021facce7140_0_28 .concat [ 1 1 1 1], L_0000021facce8400, L_0000021facce8400, L_0000021facce8400, L_0000021facce8400;
LS_0000021facce7140_1_0 .concat [ 4 4 4 4], LS_0000021facce7140_0_0, LS_0000021facce7140_0_4, LS_0000021facce7140_0_8, LS_0000021facce7140_0_12;
LS_0000021facce7140_1_4 .concat [ 4 4 4 4], LS_0000021facce7140_0_16, LS_0000021facce7140_0_20, LS_0000021facce7140_0_24, LS_0000021facce7140_0_28;
L_0000021facce7140 .concat [ 16 16 0 0], LS_0000021facce7140_1_0, LS_0000021facce7140_1_4;
L_0000021facce7280 .part L_0000021facce4300, 0, 1;
LS_0000021facce7320_0_0 .concat [ 1 1 1 1], L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360;
LS_0000021facce7320_0_4 .concat [ 1 1 1 1], L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360;
LS_0000021facce7320_0_8 .concat [ 1 1 1 1], L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360;
LS_0000021facce7320_0_12 .concat [ 1 1 1 1], L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360;
LS_0000021facce7320_0_16 .concat [ 1 1 1 1], L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360;
LS_0000021facce7320_0_20 .concat [ 1 1 1 1], L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360;
LS_0000021facce7320_0_24 .concat [ 1 1 1 1], L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360;
LS_0000021facce7320_0_28 .concat [ 1 1 1 1], L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360, L_0000021faccf4360;
LS_0000021facce7320_1_0 .concat [ 4 4 4 4], LS_0000021facce7320_0_0, LS_0000021facce7320_0_4, LS_0000021facce7320_0_8, LS_0000021facce7320_0_12;
LS_0000021facce7320_1_4 .concat [ 4 4 4 4], LS_0000021facce7320_0_16, LS_0000021facce7320_0_20, LS_0000021facce7320_0_24, LS_0000021facce7320_0_28;
L_0000021facce7320 .concat [ 16 16 0 0], LS_0000021facce7320_1_0, LS_0000021facce7320_1_4;
L_0000021facce73c0 .part L_0000021facce4300, 1, 1;
LS_0000021facce76e0_0_0 .concat [ 1 1 1 1], L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0;
LS_0000021facce76e0_0_4 .concat [ 1 1 1 1], L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0;
LS_0000021facce76e0_0_8 .concat [ 1 1 1 1], L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0;
LS_0000021facce76e0_0_12 .concat [ 1 1 1 1], L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0;
LS_0000021facce76e0_0_16 .concat [ 1 1 1 1], L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0;
LS_0000021facce76e0_0_20 .concat [ 1 1 1 1], L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0;
LS_0000021facce76e0_0_24 .concat [ 1 1 1 1], L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0;
LS_0000021facce76e0_0_28 .concat [ 1 1 1 1], L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0, L_0000021facce73c0;
LS_0000021facce76e0_1_0 .concat [ 4 4 4 4], LS_0000021facce76e0_0_0, LS_0000021facce76e0_0_4, LS_0000021facce76e0_0_8, LS_0000021facce76e0_0_12;
LS_0000021facce76e0_1_4 .concat [ 4 4 4 4], LS_0000021facce76e0_0_16, LS_0000021facce76e0_0_20, LS_0000021facce76e0_0_24, LS_0000021facce76e0_0_28;
L_0000021facce76e0 .concat [ 16 16 0 0], LS_0000021facce76e0_1_0, LS_0000021facce76e0_1_4;
L_0000021facce7b40 .part L_0000021facce4300, 0, 1;
LS_0000021facce7780_0_0 .concat [ 1 1 1 1], L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40;
LS_0000021facce7780_0_4 .concat [ 1 1 1 1], L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40;
LS_0000021facce7780_0_8 .concat [ 1 1 1 1], L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40;
LS_0000021facce7780_0_12 .concat [ 1 1 1 1], L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40;
LS_0000021facce7780_0_16 .concat [ 1 1 1 1], L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40;
LS_0000021facce7780_0_20 .concat [ 1 1 1 1], L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40;
LS_0000021facce7780_0_24 .concat [ 1 1 1 1], L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40;
LS_0000021facce7780_0_28 .concat [ 1 1 1 1], L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40, L_0000021facce7b40;
LS_0000021facce7780_1_0 .concat [ 4 4 4 4], LS_0000021facce7780_0_0, LS_0000021facce7780_0_4, LS_0000021facce7780_0_8, LS_0000021facce7780_0_12;
LS_0000021facce7780_1_4 .concat [ 4 4 4 4], LS_0000021facce7780_0_16, LS_0000021facce7780_0_20, LS_0000021facce7780_0_24, LS_0000021facce7780_0_28;
L_0000021facce7780 .concat [ 16 16 0 0], LS_0000021facce7780_1_0, LS_0000021facce7780_1_4;
S_0000021faccab840 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021faccab200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021faccf38e0 .functor AND 32, L_0000021facce84a0, L_0000021facce6920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021faccac900_0 .net "in1", 31 0, L_0000021facce84a0;  1 drivers
v0000021faccadee0_0 .net "in2", 31 0, L_0000021facce6920;  1 drivers
v0000021faccad8a0_0 .net "out", 31 0, L_0000021faccf38e0;  alias, 1 drivers
S_0000021faccab9d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021faccab200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021faccf2f40 .functor AND 32, L_0000021facce7f00, L_0000021facce6f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021faccae660_0 .net "in1", 31 0, L_0000021facce7f00;  1 drivers
v0000021faccad300_0 .net "in2", 31 0, L_0000021facce6f60;  1 drivers
v0000021faccae2a0_0 .net "out", 31 0, L_0000021faccf2f40;  alias, 1 drivers
S_0000021faccabb60 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021faccab200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021faccf3640 .functor AND 32, L_0000021facce7140, L_0000021facce7320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021faccac680_0 .net "in1", 31 0, L_0000021facce7140;  1 drivers
v0000021faccac2c0_0 .net "in2", 31 0, L_0000021facce7320;  1 drivers
v0000021faccac9a0_0 .net "out", 31 0, L_0000021faccf3640;  alias, 1 drivers
S_0000021faccb1030 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021faccab200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021faccf49f0 .functor AND 32, L_0000021facce76e0, L_0000021facce7780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021faccacc20_0 .net "in1", 31 0, L_0000021facce76e0;  1 drivers
v0000021faccaccc0_0 .net "in2", 31 0, L_0000021facce7780;  1 drivers
v0000021faccac400_0 .net "out", 31 0, L_0000021faccf49f0;  alias, 1 drivers
S_0000021faccb0b80 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000021faccb5ed0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faccb5f08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faccb5f40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faccb5f78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faccb5fb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faccb5fe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faccb6020 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faccb6058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faccb6090 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faccb60c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faccb6100 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faccb6138 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faccb6170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faccb61a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faccb61e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faccb6218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faccb6250 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faccb6288 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faccb62c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faccb62f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faccb6330 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021faccb6368 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021faccb63a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021faccb63d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021faccb6410 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021faccb2560_0 .var "EX1_PC", 31 0;
v0000021faccb2100_0 .var "EX1_PFC", 31 0;
v0000021faccb4220_0 .var "EX1_forward_to_B", 31 0;
v0000021faccb2600_0 .var "EX1_is_beq", 0 0;
v0000021faccb2a60_0 .var "EX1_is_bne", 0 0;
v0000021faccb3280_0 .var "EX1_is_jal", 0 0;
v0000021faccb2b00_0 .var "EX1_is_jr", 0 0;
v0000021faccb26a0_0 .var "EX1_is_oper2_immed", 0 0;
v0000021faccb3820_0 .var "EX1_memread", 0 0;
v0000021faccb4540_0 .var "EX1_memwrite", 0 0;
v0000021faccb2ec0_0 .var "EX1_opcode", 11 0;
v0000021faccb31e0_0 .var "EX1_predicted", 0 0;
v0000021faccb3780_0 .var "EX1_rd_ind", 4 0;
v0000021faccb2ba0_0 .var "EX1_rd_indzero", 0 0;
v0000021faccb2d80_0 .var "EX1_regwrite", 0 0;
v0000021faccb3dc0_0 .var "EX1_rs1", 31 0;
v0000021faccb2e20_0 .var "EX1_rs1_ind", 4 0;
v0000021faccb42c0_0 .var "EX1_rs2", 31 0;
v0000021faccb35a0_0 .var "EX1_rs2_ind", 4 0;
v0000021faccb3fa0_0 .net "FLUSH", 0 0, v0000021faccbac70_0;  alias, 1 drivers
v0000021faccb3140_0 .net "ID_PC", 31 0, v0000021faccb8e70_0;  alias, 1 drivers
v0000021faccb2f60_0 .net "ID_PFC_to_EX", 31 0, L_0000021facce4120;  alias, 1 drivers
v0000021faccb2740_0 .net "ID_forward_to_B", 31 0, L_0000021facce5200;  alias, 1 drivers
v0000021faccb21a0_0 .net "ID_is_beq", 0 0, L_0000021facce5520;  alias, 1 drivers
v0000021faccb2240_0 .net "ID_is_bne", 0 0, L_0000021facce5660;  alias, 1 drivers
v0000021faccb27e0_0 .net "ID_is_jal", 0 0, L_0000021facce6c40;  alias, 1 drivers
v0000021faccb3460_0 .net "ID_is_jr", 0 0, L_0000021facce5700;  alias, 1 drivers
v0000021faccb3000_0 .net "ID_is_oper2_immed", 0 0, L_0000021faccea270;  alias, 1 drivers
v0000021faccb3640_0 .net "ID_memread", 0 0, L_0000021facce6880;  alias, 1 drivers
v0000021faccb3320_0 .net "ID_memwrite", 0 0, L_0000021facce8900;  alias, 1 drivers
v0000021faccb33c0_0 .net "ID_opcode", 11 0, v0000021faccd67f0_0;  alias, 1 drivers
v0000021faccb22e0_0 .net "ID_predicted", 0 0, v0000021faccbb2b0_0;  alias, 1 drivers
v0000021faccb3500_0 .net "ID_rd_ind", 4 0, v0000021faccd7a10_0;  alias, 1 drivers
v0000021faccb36e0_0 .net "ID_rd_indzero", 0 0, L_0000021facce6ba0;  1 drivers
v0000021faccb45e0_0 .net "ID_regwrite", 0 0, L_0000021facce8d60;  alias, 1 drivers
v0000021faccb38c0_0 .net "ID_rs1", 31 0, v0000021faccbe230_0;  alias, 1 drivers
v0000021faccb4680_0 .net "ID_rs1_ind", 4 0, v0000021faccd8050_0;  alias, 1 drivers
v0000021faccb1f20_0 .net "ID_rs2", 31 0, v0000021faccbe5f0_0;  alias, 1 drivers
v0000021faccb2380_0 .net "ID_rs2_ind", 4 0, v0000021faccd73d0_0;  alias, 1 drivers
v0000021faccb4180_0 .net "clk", 0 0, L_0000021faccea3c0;  1 drivers
v0000021faccb3a00_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
E_0000021facc28370 .event posedge, v0000021facca2320_0, v0000021faccb4180_0;
S_0000021faccb1800 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000021faccb6450 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faccb6488 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faccb64c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faccb64f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faccb6530 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faccb6568 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faccb65a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faccb65d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faccb6610 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faccb6648 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faccb6680 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faccb66b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faccb66f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faccb6728 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faccb6760 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faccb6798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faccb67d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faccb6808 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faccb6840 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faccb6878 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faccb68b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021faccb68e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021faccb6920 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021faccb6958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021faccb6990 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021faccb3b40_0 .net "EX1_ALU_OPER1", 31 0, L_0000021facceb540;  alias, 1 drivers
v0000021faccb3c80_0 .net "EX1_ALU_OPER2", 31 0, L_0000021faccf35d0;  alias, 1 drivers
v0000021faccb3f00_0 .net "EX1_PC", 31 0, v0000021faccb2560_0;  alias, 1 drivers
v0000021faccb4400_0 .net "EX1_PFC_to_IF", 31 0, L_0000021facce7820;  alias, 1 drivers
v0000021faccb2060_0 .net "EX1_forward_to_B", 31 0, v0000021faccb4220_0;  alias, 1 drivers
v0000021faccb5120_0 .net "EX1_is_beq", 0 0, v0000021faccb2600_0;  alias, 1 drivers
v0000021faccb5da0_0 .net "EX1_is_bne", 0 0, v0000021faccb2a60_0;  alias, 1 drivers
v0000021faccb5c60_0 .net "EX1_is_jal", 0 0, v0000021faccb3280_0;  alias, 1 drivers
v0000021faccb5620_0 .net "EX1_is_jr", 0 0, v0000021faccb2b00_0;  alias, 1 drivers
v0000021faccb5b20_0 .net "EX1_is_oper2_immed", 0 0, v0000021faccb26a0_0;  alias, 1 drivers
v0000021faccb59e0_0 .net "EX1_memread", 0 0, v0000021faccb3820_0;  alias, 1 drivers
v0000021faccb4900_0 .net "EX1_memwrite", 0 0, v0000021faccb4540_0;  alias, 1 drivers
v0000021faccb51c0_0 .net "EX1_opcode", 11 0, v0000021faccb2ec0_0;  alias, 1 drivers
v0000021faccb53a0_0 .net "EX1_predicted", 0 0, v0000021faccb31e0_0;  alias, 1 drivers
v0000021faccb5260_0 .net "EX1_rd_ind", 4 0, v0000021faccb3780_0;  alias, 1 drivers
v0000021faccb4c20_0 .net "EX1_rd_indzero", 0 0, v0000021faccb2ba0_0;  alias, 1 drivers
v0000021faccb5bc0_0 .net "EX1_regwrite", 0 0, v0000021faccb2d80_0;  alias, 1 drivers
v0000021faccb5440_0 .net "EX1_rs1", 31 0, v0000021faccb3dc0_0;  alias, 1 drivers
v0000021faccb4a40_0 .net "EX1_rs1_ind", 4 0, v0000021faccb2e20_0;  alias, 1 drivers
v0000021faccb4f40_0 .net "EX1_rs2_ind", 4 0, v0000021faccb35a0_0;  alias, 1 drivers
v0000021faccb5d00_0 .net "EX1_rs2_out", 31 0, L_0000021faccf4210;  alias, 1 drivers
v0000021faccb54e0_0 .var "EX2_ALU_OPER1", 31 0;
v0000021faccb5940_0 .var "EX2_ALU_OPER2", 31 0;
v0000021faccb5300_0 .var "EX2_PC", 31 0;
v0000021faccb5a80_0 .var "EX2_PFC_to_IF", 31 0;
v0000021faccb4720_0 .var "EX2_forward_to_B", 31 0;
v0000021faccb5800_0 .var "EX2_is_beq", 0 0;
v0000021faccb47c0_0 .var "EX2_is_bne", 0 0;
v0000021faccb5580_0 .var "EX2_is_jal", 0 0;
v0000021faccb4860_0 .var "EX2_is_jr", 0 0;
v0000021faccb56c0_0 .var "EX2_is_oper2_immed", 0 0;
v0000021faccb49a0_0 .var "EX2_memread", 0 0;
v0000021faccb4ae0_0 .var "EX2_memwrite", 0 0;
v0000021faccb4b80_0 .var "EX2_opcode", 11 0;
v0000021faccb4cc0_0 .var "EX2_predicted", 0 0;
v0000021faccb4d60_0 .var "EX2_rd_ind", 4 0;
v0000021faccb5760_0 .var "EX2_rd_indzero", 0 0;
v0000021faccb4e00_0 .var "EX2_regwrite", 0 0;
v0000021faccb4ea0_0 .var "EX2_rs1", 31 0;
v0000021faccb4fe0_0 .var "EX2_rs1_ind", 4 0;
v0000021faccb5080_0 .var "EX2_rs2_ind", 4 0;
v0000021faccb58a0_0 .var "EX2_rs2_out", 31 0;
v0000021faccb9eb0_0 .net "FLUSH", 0 0, v0000021faccb99b0_0;  alias, 1 drivers
v0000021faccb9230_0 .net "clk", 0 0, L_0000021faccf46e0;  1 drivers
v0000021faccba6d0_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
E_0000021facc28170 .event posedge, v0000021facca2320_0, v0000021faccb9230_0;
S_0000021faccb0ea0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000021faccbe9e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faccbea18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faccbea50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faccbea88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faccbeac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faccbeaf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faccbeb30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faccbeb68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faccbeba0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faccbebd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faccbec10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faccbec48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faccbec80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faccbecb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faccbecf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faccbed28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faccbed60 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faccbed98 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faccbedd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faccbee08 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faccbee40 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021faccbee78 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021faccbeeb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021faccbeee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021faccbef20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021facceacf0 .functor OR 1, L_0000021facce5520, L_0000021facce5660, C4<0>, C4<0>;
L_0000021facce96a0 .functor AND 1, L_0000021facceacf0, L_0000021facce9cc0, C4<1>, C4<1>;
L_0000021facceae40 .functor OR 1, L_0000021facce5520, L_0000021facce5660, C4<0>, C4<0>;
L_0000021facce9fd0 .functor AND 1, L_0000021facceae40, L_0000021facce9cc0, C4<1>, C4<1>;
L_0000021facce9710 .functor OR 1, L_0000021facce5520, L_0000021facce5660, C4<0>, C4<0>;
L_0000021facce9a90 .functor AND 1, L_0000021facce9710, v0000021faccbb2b0_0, C4<1>, C4<1>;
v0000021faccb6a30_0 .net "EX1_memread", 0 0, v0000021faccb3820_0;  alias, 1 drivers
v0000021faccb83d0_0 .net "EX1_opcode", 11 0, v0000021faccb2ec0_0;  alias, 1 drivers
v0000021faccb6ad0_0 .net "EX1_rd_ind", 4 0, v0000021faccb3780_0;  alias, 1 drivers
v0000021faccb7570_0 .net "EX1_rd_indzero", 0 0, v0000021faccb2ba0_0;  alias, 1 drivers
v0000021faccb7430_0 .net "EX2_memread", 0 0, v0000021faccb49a0_0;  alias, 1 drivers
v0000021faccb8830_0 .net "EX2_opcode", 11 0, v0000021faccb4b80_0;  alias, 1 drivers
v0000021faccb76b0_0 .net "EX2_rd_ind", 4 0, v0000021faccb4d60_0;  alias, 1 drivers
v0000021faccb6b70_0 .net "EX2_rd_indzero", 0 0, v0000021faccb5760_0;  alias, 1 drivers
v0000021faccb7ed0_0 .net "ID_EX1_flush", 0 0, v0000021faccbac70_0;  alias, 1 drivers
v0000021faccb8150_0 .net "ID_EX2_flush", 0 0, v0000021faccb99b0_0;  alias, 1 drivers
v0000021faccb80b0_0 .net "ID_is_beq", 0 0, L_0000021facce5520;  alias, 1 drivers
v0000021faccb8470_0 .net "ID_is_bne", 0 0, L_0000021facce5660;  alias, 1 drivers
v0000021faccb8fb0_0 .net "ID_is_j", 0 0, L_0000021facce7fa0;  alias, 1 drivers
v0000021faccb9050_0 .net "ID_is_jal", 0 0, L_0000021facce6c40;  alias, 1 drivers
v0000021faccb7c50_0 .net "ID_is_jr", 0 0, L_0000021facce5700;  alias, 1 drivers
v0000021faccb7d90_0 .net "ID_opcode", 11 0, v0000021faccd67f0_0;  alias, 1 drivers
v0000021faccb6c10_0 .net "ID_rs1_ind", 4 0, v0000021faccd8050_0;  alias, 1 drivers
v0000021faccb6f30_0 .net "ID_rs2_ind", 4 0, v0000021faccd73d0_0;  alias, 1 drivers
v0000021faccb74d0_0 .net "IF_ID_flush", 0 0, v0000021faccbc750_0;  alias, 1 drivers
v0000021faccb90f0_0 .net "IF_ID_write", 0 0, v0000021faccbbfd0_0;  alias, 1 drivers
v0000021faccb7610_0 .net "PC_src", 2 0, L_0000021facce3fe0;  alias, 1 drivers
v0000021faccb8510_0 .net "PFC_to_EX", 31 0, L_0000021facce4120;  alias, 1 drivers
v0000021faccb7f70_0 .net "PFC_to_IF", 31 0, L_0000021facce5980;  alias, 1 drivers
v0000021faccb6cb0_0 .net "WB_rd_ind", 4 0, v0000021faccd98b0_0;  alias, 1 drivers
v0000021faccb72f0_0 .net "Wrong_prediction", 0 0, L_0000021faccf4c20;  alias, 1 drivers
v0000021faccb88d0_0 .net *"_ivl_11", 0 0, L_0000021facce9fd0;  1 drivers
v0000021faccb8ab0_0 .net *"_ivl_13", 9 0, L_0000021facce53e0;  1 drivers
v0000021faccb8f10_0 .net *"_ivl_15", 9 0, L_0000021facce58e0;  1 drivers
v0000021faccb7750_0 .net *"_ivl_16", 9 0, L_0000021facce6060;  1 drivers
v0000021faccb86f0_0 .net *"_ivl_19", 9 0, L_0000021facce5fc0;  1 drivers
v0000021faccb77f0_0 .net *"_ivl_20", 9 0, L_0000021facce5160;  1 drivers
v0000021faccb8c90_0 .net *"_ivl_25", 0 0, L_0000021facce9710;  1 drivers
v0000021faccb7890_0 .net *"_ivl_27", 0 0, L_0000021facce9a90;  1 drivers
v0000021faccb85b0_0 .net *"_ivl_29", 9 0, L_0000021facce4e40;  1 drivers
v0000021faccb7930_0 .net *"_ivl_3", 0 0, L_0000021facceacf0;  1 drivers
L_0000021facd001f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000021faccb8330_0 .net/2u *"_ivl_30", 9 0, L_0000021facd001f0;  1 drivers
v0000021faccb7070_0 .net *"_ivl_32", 9 0, L_0000021facce6420;  1 drivers
v0000021faccb6d50_0 .net *"_ivl_35", 9 0, L_0000021facce5de0;  1 drivers
v0000021faccb8650_0 .net *"_ivl_37", 9 0, L_0000021facce6100;  1 drivers
v0000021faccb79d0_0 .net *"_ivl_38", 9 0, L_0000021facce64c0;  1 drivers
v0000021faccb7110_0 .net *"_ivl_40", 9 0, L_0000021facce4620;  1 drivers
L_0000021facd00238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021faccb6e90_0 .net/2s *"_ivl_45", 21 0, L_0000021facd00238;  1 drivers
L_0000021facd00280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021faccb6fd0_0 .net/2s *"_ivl_50", 21 0, L_0000021facd00280;  1 drivers
v0000021faccb71b0_0 .net *"_ivl_9", 0 0, L_0000021facceae40;  1 drivers
v0000021faccb8790_0 .net "clk", 0 0, L_0000021facc22150;  alias, 1 drivers
v0000021faccb6df0_0 .net "forward_to_B", 31 0, L_0000021facce5200;  alias, 1 drivers
v0000021faccb7250_0 .net "imm", 31 0, v0000021faccbd510_0;  1 drivers
v0000021faccb7390_0 .net "inst", 31 0, v0000021faccb8d30_0;  alias, 1 drivers
v0000021faccb8290_0 .net "is_branch_and_taken", 0 0, L_0000021facce96a0;  alias, 1 drivers
v0000021faccb7a70_0 .net "is_oper2_immed", 0 0, L_0000021faccea270;  alias, 1 drivers
v0000021faccb7b10_0 .net "mem_read", 0 0, L_0000021facce6880;  alias, 1 drivers
v0000021faccb7bb0_0 .net "mem_write", 0 0, L_0000021facce8900;  alias, 1 drivers
v0000021faccb8a10_0 .net "pc", 31 0, v0000021faccb8e70_0;  alias, 1 drivers
v0000021faccb8dd0_0 .net "pc_write", 0 0, v0000021faccbdbf0_0;  alias, 1 drivers
v0000021faccb7cf0_0 .net "predicted", 0 0, L_0000021facce9cc0;  1 drivers
v0000021faccb7e30_0 .net "predicted_to_EX", 0 0, v0000021faccbb2b0_0;  alias, 1 drivers
v0000021faccb8010_0 .net "reg_write", 0 0, L_0000021facce8d60;  alias, 1 drivers
v0000021faccb81f0_0 .net "reg_write_from_wb", 0 0, v0000021faccd8eb0_0;  alias, 1 drivers
v0000021faccb8b50_0 .net "rs1", 31 0, v0000021faccbe230_0;  alias, 1 drivers
v0000021faccb8970_0 .net "rs2", 31 0, v0000021faccbe5f0_0;  alias, 1 drivers
v0000021faccb9190_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
v0000021faccb8bf0_0 .net "wr_reg_data", 31 0, L_0000021facd73d10;  alias, 1 drivers
L_0000021facce5200 .functor MUXZ 32, v0000021faccbe5f0_0, v0000021faccbd510_0, L_0000021faccea270, C4<>;
L_0000021facce53e0 .part v0000021faccb8e70_0, 0, 10;
L_0000021facce58e0 .part v0000021faccb8d30_0, 0, 10;
L_0000021facce6060 .arith/sum 10, L_0000021facce53e0, L_0000021facce58e0;
L_0000021facce5fc0 .part v0000021faccb8d30_0, 0, 10;
L_0000021facce5160 .functor MUXZ 10, L_0000021facce5fc0, L_0000021facce6060, L_0000021facce9fd0, C4<>;
L_0000021facce4e40 .part v0000021faccb8e70_0, 0, 10;
L_0000021facce6420 .arith/sum 10, L_0000021facce4e40, L_0000021facd001f0;
L_0000021facce5de0 .part v0000021faccb8e70_0, 0, 10;
L_0000021facce6100 .part v0000021faccb8d30_0, 0, 10;
L_0000021facce64c0 .arith/sum 10, L_0000021facce5de0, L_0000021facce6100;
L_0000021facce4620 .functor MUXZ 10, L_0000021facce64c0, L_0000021facce6420, L_0000021facce9a90, C4<>;
L_0000021facce5980 .concat8 [ 10 22 0 0], L_0000021facce5160, L_0000021facd00238;
L_0000021facce4120 .concat8 [ 10 22 0 0], L_0000021facce4620, L_0000021facd00280;
S_0000021faccb0d10 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000021faccb0ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000021faccbef60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faccbef98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faccbefd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faccbf008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faccbf040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faccbf078 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faccbf0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faccbf0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faccbf120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faccbf158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faccbf190 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faccbf1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faccbf200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faccbf238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faccbf270 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faccbf2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faccbf2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faccbf318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faccbf350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faccbf388 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faccbf3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021faccbf3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021faccbf430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021faccbf468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021faccbf4a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021faccea0b0 .functor OR 1, L_0000021facce9cc0, L_0000021facce5340, C4<0>, C4<0>;
L_0000021facce9da0 .functor OR 1, L_0000021faccea0b0, L_0000021facce5480, C4<0>, C4<0>;
v0000021faccbb350_0 .net "EX1_opcode", 11 0, v0000021faccb2ec0_0;  alias, 1 drivers
v0000021faccbb3f0_0 .net "EX2_opcode", 11 0, v0000021faccb4b80_0;  alias, 1 drivers
v0000021faccb92d0_0 .net "ID_opcode", 11 0, v0000021faccd67f0_0;  alias, 1 drivers
v0000021faccb9370_0 .net "PC_src", 2 0, L_0000021facce3fe0;  alias, 1 drivers
v0000021faccb9c30_0 .net "Wrong_prediction", 0 0, L_0000021faccf4c20;  alias, 1 drivers
L_0000021facd003e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021faccba450_0 .net/2u *"_ivl_0", 2 0, L_0000021facd003e8;  1 drivers
v0000021faccba130_0 .net *"_ivl_10", 0 0, L_0000021facce4ee0;  1 drivers
L_0000021facd00508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021faccb9410_0 .net/2u *"_ivl_12", 2 0, L_0000021facd00508;  1 drivers
L_0000021facd00550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021faccba270_0 .net/2u *"_ivl_14", 11 0, L_0000021facd00550;  1 drivers
v0000021faccba8b0_0 .net *"_ivl_16", 0 0, L_0000021facce5340;  1 drivers
v0000021faccbabd0_0 .net *"_ivl_19", 0 0, L_0000021faccea0b0;  1 drivers
L_0000021facd00430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbb8f0_0 .net/2u *"_ivl_2", 11 0, L_0000021facd00430;  1 drivers
L_0000021facd00598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbaa90_0 .net/2u *"_ivl_20", 11 0, L_0000021facd00598;  1 drivers
v0000021faccb9cd0_0 .net *"_ivl_22", 0 0, L_0000021facce5480;  1 drivers
v0000021faccbb490_0 .net *"_ivl_25", 0 0, L_0000021facce9da0;  1 drivers
L_0000021facd005e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021faccbb530_0 .net/2u *"_ivl_26", 2 0, L_0000021facd005e0;  1 drivers
L_0000021facd00628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021faccba4f0_0 .net/2u *"_ivl_28", 2 0, L_0000021facd00628;  1 drivers
v0000021faccba310_0 .net *"_ivl_30", 2 0, L_0000021facce6240;  1 drivers
v0000021faccb94b0_0 .net *"_ivl_32", 2 0, L_0000021facce3ea0;  1 drivers
v0000021faccba950_0 .net *"_ivl_34", 2 0, L_0000021facce4bc0;  1 drivers
v0000021faccbb5d0_0 .net *"_ivl_4", 0 0, L_0000021facce5ac0;  1 drivers
L_0000021facd00478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021faccba3b0_0 .net/2u *"_ivl_6", 2 0, L_0000021facd00478;  1 drivers
L_0000021facd004c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021faccba590_0 .net/2u *"_ivl_8", 11 0, L_0000021facd004c0;  1 drivers
v0000021faccb9690_0 .net "clk", 0 0, L_0000021facc22150;  alias, 1 drivers
v0000021faccb9550_0 .net "predicted", 0 0, L_0000021facce9cc0;  alias, 1 drivers
v0000021faccbaf90_0 .net "predicted_to_EX", 0 0, v0000021faccbb2b0_0;  alias, 1 drivers
v0000021faccb95f0_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
v0000021faccba630_0 .net "state", 1 0, v0000021faccbb030_0;  1 drivers
L_0000021facce5ac0 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00430;
L_0000021facce4ee0 .cmp/eq 12, v0000021faccb2ec0_0, L_0000021facd004c0;
L_0000021facce5340 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00550;
L_0000021facce5480 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00598;
L_0000021facce6240 .functor MUXZ 3, L_0000021facd00628, L_0000021facd005e0, L_0000021facce9da0, C4<>;
L_0000021facce3ea0 .functor MUXZ 3, L_0000021facce6240, L_0000021facd00508, L_0000021facce4ee0, C4<>;
L_0000021facce4bc0 .functor MUXZ 3, L_0000021facce3ea0, L_0000021facd00478, L_0000021facce5ac0, C4<>;
L_0000021facce3fe0 .functor MUXZ 3, L_0000021facce4bc0, L_0000021facd003e8, L_0000021faccf4c20, C4<>;
S_0000021faccb1670 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000021faccb0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000021faccbf4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faccbf518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faccbf550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faccbf588 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faccbf5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faccbf5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faccbf630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faccbf668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faccbf6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faccbf6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faccbf710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faccbf748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faccbf780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faccbf7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faccbf7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faccbf828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faccbf860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faccbf898 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faccbf8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faccbf908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faccbf940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021faccbf978 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021faccbf9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021faccbf9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021faccbfa20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021faccea200 .functor OR 1, L_0000021facce48a0, L_0000021facce6600, C4<0>, C4<0>;
L_0000021facceb070 .functor OR 1, L_0000021facce61a0, L_0000021facce5a20, C4<0>, C4<0>;
L_0000021facce98d0 .functor AND 1, L_0000021faccea200, L_0000021facceb070, C4<1>, C4<1>;
L_0000021facce9940 .functor NOT 1, L_0000021facce98d0, C4<0>, C4<0>, C4<0>;
L_0000021faccea820 .functor OR 1, v0000021facce1d80_0, L_0000021facce9940, C4<0>, C4<0>;
L_0000021facce9cc0 .functor NOT 1, L_0000021faccea820, C4<0>, C4<0>, C4<0>;
v0000021faccbad10_0 .net "EX_opcode", 11 0, v0000021faccb4b80_0;  alias, 1 drivers
v0000021faccb9af0_0 .net "ID_opcode", 11 0, v0000021faccd67f0_0;  alias, 1 drivers
v0000021faccbb850_0 .net "Wrong_prediction", 0 0, L_0000021faccf4c20;  alias, 1 drivers
L_0000021facd002c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021faccb9b90_0 .net/2u *"_ivl_0", 11 0, L_0000021facd002c8;  1 drivers
L_0000021facd00358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021faccbb670_0 .net/2u *"_ivl_10", 1 0, L_0000021facd00358;  1 drivers
v0000021faccbb710_0 .net *"_ivl_12", 0 0, L_0000021facce61a0;  1 drivers
L_0000021facd003a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000021faccbadb0_0 .net/2u *"_ivl_14", 1 0, L_0000021facd003a0;  1 drivers
v0000021faccb97d0_0 .net *"_ivl_16", 0 0, L_0000021facce5a20;  1 drivers
v0000021faccbb7b0_0 .net *"_ivl_19", 0 0, L_0000021facceb070;  1 drivers
v0000021faccb9f50_0 .net *"_ivl_2", 0 0, L_0000021facce48a0;  1 drivers
v0000021faccbae50_0 .net *"_ivl_21", 0 0, L_0000021facce98d0;  1 drivers
v0000021faccba810_0 .net *"_ivl_22", 0 0, L_0000021facce9940;  1 drivers
v0000021faccbb170_0 .net *"_ivl_25", 0 0, L_0000021faccea820;  1 drivers
L_0000021facd00310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021faccba090_0 .net/2u *"_ivl_4", 11 0, L_0000021facd00310;  1 drivers
v0000021faccb9ff0_0 .net *"_ivl_6", 0 0, L_0000021facce6600;  1 drivers
v0000021faccbb210_0 .net *"_ivl_9", 0 0, L_0000021faccea200;  1 drivers
v0000021faccbb990_0 .net "clk", 0 0, L_0000021facc22150;  alias, 1 drivers
v0000021faccbaef0_0 .net "predicted", 0 0, L_0000021facce9cc0;  alias, 1 drivers
v0000021faccbb2b0_0 .var "predicted_to_EX", 0 0;
v0000021faccba1d0_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
v0000021faccbb030_0 .var "state", 1 0;
E_0000021facc28570 .event posedge, v0000021faccbb990_0, v0000021facca2320_0;
L_0000021facce48a0 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd002c8;
L_0000021facce6600 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00310;
L_0000021facce61a0 .cmp/eq 2, v0000021faccbb030_0, L_0000021facd00358;
L_0000021facce5a20 .cmp/eq 2, v0000021faccbb030_0, L_0000021facd003a0;
S_0000021faccb11c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000021faccb0ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000021faccc9a80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faccc9ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faccc9af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faccc9b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faccc9b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faccc9b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faccc9bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faccc9c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faccc9c40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faccc9c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faccc9cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faccc9ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faccc9d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faccc9d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faccc9d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faccc9dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faccc9e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faccc9e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faccc9e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faccc9ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faccc9ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021faccc9f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021faccc9f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021faccc9f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021faccc9fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021faccba9f0_0 .net "EX1_memread", 0 0, v0000021faccb3820_0;  alias, 1 drivers
v0000021faccb9e10_0 .net "EX1_rd_ind", 4 0, v0000021faccb3780_0;  alias, 1 drivers
v0000021faccb9730_0 .net "EX1_rd_indzero", 0 0, v0000021faccb2ba0_0;  alias, 1 drivers
v0000021faccbab30_0 .net "EX2_memread", 0 0, v0000021faccb49a0_0;  alias, 1 drivers
v0000021faccba770_0 .net "EX2_rd_ind", 4 0, v0000021faccb4d60_0;  alias, 1 drivers
v0000021faccb9910_0 .net "EX2_rd_indzero", 0 0, v0000021faccb5760_0;  alias, 1 drivers
v0000021faccbac70_0 .var "ID_EX1_flush", 0 0;
v0000021faccb99b0_0 .var "ID_EX2_flush", 0 0;
v0000021faccbb0d0_0 .net "ID_opcode", 11 0, v0000021faccd67f0_0;  alias, 1 drivers
v0000021faccb9a50_0 .net "ID_rs1_ind", 4 0, v0000021faccd8050_0;  alias, 1 drivers
v0000021faccb9d70_0 .net "ID_rs2_ind", 4 0, v0000021faccd73d0_0;  alias, 1 drivers
v0000021faccbbfd0_0 .var "IF_ID_Write", 0 0;
v0000021faccbc750_0 .var "IF_ID_flush", 0 0;
v0000021faccbdbf0_0 .var "PC_Write", 0 0;
v0000021faccbbb70_0 .net "Wrong_prediction", 0 0, L_0000021faccf4c20;  alias, 1 drivers
E_0000021facc27f30/0 .event anyedge, v0000021facca83b0_0, v0000021faccb3820_0, v0000021faccb2ba0_0, v0000021faccb4680_0;
E_0000021facc27f30/1 .event anyedge, v0000021faccb3780_0, v0000021faccb2380_0, v0000021facbc8280_0, v0000021faccb5760_0;
E_0000021facc27f30/2 .event anyedge, v0000021facca3400_0, v0000021faccb33c0_0;
E_0000021facc27f30 .event/or E_0000021facc27f30/0, E_0000021facc27f30/1, E_0000021facc27f30/2;
S_0000021faccb1990 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000021faccb0ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000021faccca000 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faccca038 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faccca070 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faccca0a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faccca0e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faccca118 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faccca150 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faccca188 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faccca1c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faccca1f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faccca230 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faccca268 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faccca2a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faccca2d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faccca310 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faccca348 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faccca380 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faccca3b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faccca3f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faccca428 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faccca460 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021faccca498 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021faccca4d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021faccca508 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021faccca540 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021facce9ef0 .functor OR 1, L_0000021facce41c0, L_0000021facce4260, C4<0>, C4<0>;
L_0000021facce99b0 .functor OR 1, L_0000021facce9ef0, L_0000021facce4760, C4<0>, C4<0>;
L_0000021faccea350 .functor OR 1, L_0000021facce99b0, L_0000021facce4800, C4<0>, C4<0>;
L_0000021facce9a20 .functor OR 1, L_0000021faccea350, L_0000021facce49e0, C4<0>, C4<0>;
L_0000021faccea5f0 .functor OR 1, L_0000021facce9a20, L_0000021facce4a80, C4<0>, C4<0>;
L_0000021faccea660 .functor OR 1, L_0000021faccea5f0, L_0000021facce4b20, C4<0>, C4<0>;
L_0000021facce9be0 .functor OR 1, L_0000021faccea660, L_0000021facce4f80, C4<0>, C4<0>;
L_0000021faccea270 .functor OR 1, L_0000021facce9be0, L_0000021facce5020, C4<0>, C4<0>;
L_0000021faccea040 .functor OR 1, L_0000021facce7500, L_0000021facce7000, C4<0>, C4<0>;
L_0000021facce9c50 .functor OR 1, L_0000021faccea040, L_0000021facce70a0, C4<0>, C4<0>;
L_0000021faccea120 .functor OR 1, L_0000021facce9c50, L_0000021facce8680, C4<0>, C4<0>;
L_0000021faccea970 .functor OR 1, L_0000021faccea120, L_0000021facce71e0, C4<0>, C4<0>;
v0000021faccbde70_0 .net "ID_opcode", 11 0, v0000021faccd67f0_0;  alias, 1 drivers
L_0000021facd00670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbd970_0 .net/2u *"_ivl_0", 11 0, L_0000021facd00670;  1 drivers
L_0000021facd00700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbda10_0 .net/2u *"_ivl_10", 11 0, L_0000021facd00700;  1 drivers
L_0000021facd00bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbbc10_0 .net/2u *"_ivl_102", 11 0, L_0000021facd00bc8;  1 drivers
L_0000021facd00c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbe190_0 .net/2u *"_ivl_106", 11 0, L_0000021facd00c10;  1 drivers
v0000021faccbc570_0 .net *"_ivl_12", 0 0, L_0000021facce4760;  1 drivers
v0000021faccbcc50_0 .net *"_ivl_15", 0 0, L_0000021facce99b0;  1 drivers
L_0000021facd00748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbccf0_0 .net/2u *"_ivl_16", 11 0, L_0000021facd00748;  1 drivers
v0000021faccbba30_0 .net *"_ivl_18", 0 0, L_0000021facce4800;  1 drivers
v0000021faccbc7f0_0 .net *"_ivl_2", 0 0, L_0000021facce41c0;  1 drivers
v0000021faccbd150_0 .net *"_ivl_21", 0 0, L_0000021faccea350;  1 drivers
L_0000021facd00790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbd0b0_0 .net/2u *"_ivl_22", 11 0, L_0000021facd00790;  1 drivers
v0000021faccbcbb0_0 .net *"_ivl_24", 0 0, L_0000021facce49e0;  1 drivers
v0000021faccbd790_0 .net *"_ivl_27", 0 0, L_0000021facce9a20;  1 drivers
L_0000021facd007d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbd830_0 .net/2u *"_ivl_28", 11 0, L_0000021facd007d8;  1 drivers
v0000021faccbcd90_0 .net *"_ivl_30", 0 0, L_0000021facce4a80;  1 drivers
v0000021faccbbad0_0 .net *"_ivl_33", 0 0, L_0000021faccea5f0;  1 drivers
L_0000021facd00820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbbf30_0 .net/2u *"_ivl_34", 11 0, L_0000021facd00820;  1 drivers
v0000021faccbdb50_0 .net *"_ivl_36", 0 0, L_0000021facce4b20;  1 drivers
v0000021faccbc890_0 .net *"_ivl_39", 0 0, L_0000021faccea660;  1 drivers
L_0000021facd006b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbdab0_0 .net/2u *"_ivl_4", 11 0, L_0000021facd006b8;  1 drivers
L_0000021facd00868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000021faccbbcb0_0 .net/2u *"_ivl_40", 11 0, L_0000021facd00868;  1 drivers
v0000021faccbc930_0 .net *"_ivl_42", 0 0, L_0000021facce4f80;  1 drivers
v0000021faccbbd50_0 .net *"_ivl_45", 0 0, L_0000021facce9be0;  1 drivers
L_0000021facd008b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbbdf0_0 .net/2u *"_ivl_46", 11 0, L_0000021facd008b0;  1 drivers
v0000021faccbd8d0_0 .net *"_ivl_48", 0 0, L_0000021facce5020;  1 drivers
L_0000021facd008f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbdc90_0 .net/2u *"_ivl_52", 11 0, L_0000021facd008f8;  1 drivers
L_0000021facd00940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbdf10_0 .net/2u *"_ivl_56", 11 0, L_0000021facd00940;  1 drivers
v0000021faccbc4d0_0 .net *"_ivl_6", 0 0, L_0000021facce4260;  1 drivers
L_0000021facd00988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021faccbe0f0_0 .net/2u *"_ivl_60", 11 0, L_0000021facd00988;  1 drivers
L_0000021facd009d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbc9d0_0 .net/2u *"_ivl_64", 11 0, L_0000021facd009d0;  1 drivers
L_0000021facd00a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbd1f0_0 .net/2u *"_ivl_68", 11 0, L_0000021facd00a18;  1 drivers
L_0000021facd00a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021faccbc610_0 .net/2u *"_ivl_72", 11 0, L_0000021facd00a60;  1 drivers
v0000021faccbdfb0_0 .net *"_ivl_74", 0 0, L_0000021facce7500;  1 drivers
L_0000021facd00aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbca70_0 .net/2u *"_ivl_76", 11 0, L_0000021facd00aa8;  1 drivers
v0000021faccbd290_0 .net *"_ivl_78", 0 0, L_0000021facce7000;  1 drivers
v0000021faccbc070_0 .net *"_ivl_81", 0 0, L_0000021faccea040;  1 drivers
L_0000021facd00af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbbe90_0 .net/2u *"_ivl_82", 11 0, L_0000021facd00af0;  1 drivers
v0000021faccbcb10_0 .net *"_ivl_84", 0 0, L_0000021facce70a0;  1 drivers
v0000021faccbdd30_0 .net *"_ivl_87", 0 0, L_0000021facce9c50;  1 drivers
L_0000021facd00b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbce30_0 .net/2u *"_ivl_88", 11 0, L_0000021facd00b38;  1 drivers
v0000021faccbc110_0 .net *"_ivl_9", 0 0, L_0000021facce9ef0;  1 drivers
v0000021faccbc390_0 .net *"_ivl_90", 0 0, L_0000021facce8680;  1 drivers
v0000021faccbddd0_0 .net *"_ivl_93", 0 0, L_0000021faccea120;  1 drivers
L_0000021facd00b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021faccbc1b0_0 .net/2u *"_ivl_94", 11 0, L_0000021facd00b80;  1 drivers
v0000021faccbc250_0 .net *"_ivl_96", 0 0, L_0000021facce71e0;  1 drivers
v0000021faccbd330_0 .net *"_ivl_99", 0 0, L_0000021faccea970;  1 drivers
v0000021faccbc2f0_0 .net "is_beq", 0 0, L_0000021facce5520;  alias, 1 drivers
v0000021faccbc430_0 .net "is_bne", 0 0, L_0000021facce5660;  alias, 1 drivers
v0000021faccbe050_0 .net "is_j", 0 0, L_0000021facce7fa0;  alias, 1 drivers
v0000021faccbced0_0 .net "is_jal", 0 0, L_0000021facce6c40;  alias, 1 drivers
v0000021faccbd3d0_0 .net "is_jr", 0 0, L_0000021facce5700;  alias, 1 drivers
v0000021faccbc6b0_0 .net "is_oper2_immed", 0 0, L_0000021faccea270;  alias, 1 drivers
v0000021faccbcf70_0 .net "memread", 0 0, L_0000021facce6880;  alias, 1 drivers
v0000021faccbd010_0 .net "memwrite", 0 0, L_0000021facce8900;  alias, 1 drivers
v0000021faccbd470_0 .net "regwrite", 0 0, L_0000021facce8d60;  alias, 1 drivers
L_0000021facce41c0 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00670;
L_0000021facce4260 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd006b8;
L_0000021facce4760 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00700;
L_0000021facce4800 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00748;
L_0000021facce49e0 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00790;
L_0000021facce4a80 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd007d8;
L_0000021facce4b20 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00820;
L_0000021facce4f80 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00868;
L_0000021facce5020 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd008b0;
L_0000021facce5520 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd008f8;
L_0000021facce5660 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00940;
L_0000021facce5700 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00988;
L_0000021facce6c40 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd009d0;
L_0000021facce7fa0 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00a18;
L_0000021facce7500 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00a60;
L_0000021facce7000 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00aa8;
L_0000021facce70a0 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00af0;
L_0000021facce8680 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00b38;
L_0000021facce71e0 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00b80;
L_0000021facce8d60 .reduce/nor L_0000021faccea970;
L_0000021facce6880 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00bc8;
L_0000021facce8900 .cmp/eq 12, v0000021faccd67f0_0, L_0000021facd00c10;
S_0000021faccb0220 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000021faccb0ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000021faccca580 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faccca5b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faccca5f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faccca628 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faccca660 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faccca698 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faccca6d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faccca708 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faccca740 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faccca778 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faccca7b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faccca7e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faccca820 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faccca858 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faccca890 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faccca8c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faccca900 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faccca938 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faccca970 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faccca9a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faccca9e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021facccaa18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021facccaa50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021facccaa88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021facccaac0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021faccbd510_0 .var "Immed", 31 0;
v0000021faccbd5b0_0 .net "Inst", 31 0, v0000021faccb8d30_0;  alias, 1 drivers
v0000021faccbd650_0 .net "opcode", 11 0, v0000021faccd67f0_0;  alias, 1 drivers
E_0000021facc285f0 .event anyedge, v0000021faccb33c0_0, v0000021faccbd5b0_0;
S_0000021faccb1b20 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000021faccb0ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000021faccbe230_0 .var "Read_data1", 31 0;
v0000021faccbe5f0_0 .var "Read_data2", 31 0;
v0000021faccbe550_0 .net "Read_reg1", 4 0, v0000021faccd8050_0;  alias, 1 drivers
v0000021faccbe870_0 .net "Read_reg2", 4 0, v0000021faccd73d0_0;  alias, 1 drivers
v0000021faccbe2d0_0 .net "Write_data", 31 0, L_0000021facd73d10;  alias, 1 drivers
v0000021faccbe370_0 .net "Write_en", 0 0, v0000021faccd8eb0_0;  alias, 1 drivers
v0000021faccbe690_0 .net "Write_reg", 4 0, v0000021faccd98b0_0;  alias, 1 drivers
v0000021faccbe410_0 .net "clk", 0 0, L_0000021facc22150;  alias, 1 drivers
v0000021faccbe730_0 .var/i "i", 31 0;
v0000021faccbe4b0 .array "reg_file", 0 31, 31 0;
v0000021faccbe7d0_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
E_0000021facc28630 .event posedge, v0000021faccbb990_0;
S_0000021faccb1350 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000021faccb1b20;
 .timescale 0 0;
v0000021faccbe910_0 .var/i "i", 31 0;
S_0000021faccb14e0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000021facccab00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021facccab38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021facccab70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021facccaba8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021facccabe0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021facccac18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021facccac50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021facccac88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021facccacc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021facccacf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021facccad30 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021facccad68 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021facccada0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021facccadd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021facccae10 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021facccae48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021facccae80 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021facccaeb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021facccaef0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021facccaf28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021facccaf60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021facccaf98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021facccafd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021facccb008 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021facccb040 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021faccb8d30_0 .var "ID_INST", 31 0;
v0000021faccb8e70_0 .var "ID_PC", 31 0;
v0000021faccd67f0_0 .var "ID_opcode", 11 0;
v0000021faccd7a10_0 .var "ID_rd_ind", 4 0;
v0000021faccd8050_0 .var "ID_rs1_ind", 4 0;
v0000021faccd73d0_0 .var "ID_rs2_ind", 4 0;
v0000021faccd6890_0 .net "IF_FLUSH", 0 0, v0000021faccbc750_0;  alias, 1 drivers
v0000021faccd76f0_0 .net "IF_INST", 31 0, L_0000021faccea890;  alias, 1 drivers
v0000021faccd5df0_0 .net "IF_PC", 31 0, v0000021faccd6d90_0;  alias, 1 drivers
v0000021faccd5d50_0 .net "clk", 0 0, L_0000021faccea190;  1 drivers
v0000021faccd7790_0 .net "if_id_Write", 0 0, v0000021faccbbfd0_0;  alias, 1 drivers
v0000021faccd6b10_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
E_0000021facc27eb0 .event posedge, v0000021facca2320_0, v0000021faccd5d50_0;
S_0000021faccb06d0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000021faccd9090_0 .net "EX1_PFC", 31 0, L_0000021facce7820;  alias, 1 drivers
v0000021faccd93b0_0 .net "EX2_PFC", 31 0, v0000021faccb5a80_0;  alias, 1 drivers
v0000021faccd8870_0 .net "ID_PFC", 31 0, L_0000021facce5980;  alias, 1 drivers
v0000021faccd84b0_0 .net "PC_src", 2 0, L_0000021facce3fe0;  alias, 1 drivers
v0000021faccda0d0_0 .net "PC_write", 0 0, v0000021faccbdbf0_0;  alias, 1 drivers
L_0000021facd00088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021faccd8cd0_0 .net/2u *"_ivl_0", 31 0, L_0000021facd00088;  1 drivers
v0000021faccd8410_0 .net "clk", 0 0, L_0000021facc22150;  alias, 1 drivers
v0000021faccda490_0 .net "inst", 31 0, L_0000021faccea890;  alias, 1 drivers
v0000021faccd9770_0 .net "inst_mem_in", 31 0, v0000021faccd6d90_0;  alias, 1 drivers
v0000021faccd8550_0 .net "pc_reg_in", 31 0, L_0000021facceb1c0;  1 drivers
v0000021faccd8230_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
L_0000021facce5e80 .arith/sum 32, v0000021faccd6d90_0, L_0000021facd00088;
S_0000021faccb1cb0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000021faccb06d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000021faccea890 .functor BUFZ 32, L_0000021facce46c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021faccd6430_0 .net "Data_Out", 31 0, L_0000021faccea890;  alias, 1 drivers
v0000021faccd7010 .array "InstMem", 0 1023, 31 0;
v0000021faccd7ab0_0 .net *"_ivl_0", 31 0, L_0000021facce46c0;  1 drivers
v0000021faccd7650_0 .net *"_ivl_3", 9 0, L_0000021facce5c00;  1 drivers
v0000021faccd6c50_0 .net *"_ivl_4", 11 0, L_0000021facce6560;  1 drivers
L_0000021facd001a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021faccd5990_0 .net *"_ivl_7", 1 0, L_0000021facd001a8;  1 drivers
v0000021faccd5e90_0 .net "addr", 31 0, v0000021faccd6d90_0;  alias, 1 drivers
v0000021faccd7b50_0 .net "clk", 0 0, L_0000021facc22150;  alias, 1 drivers
v0000021faccd6610_0 .var/i "i", 31 0;
L_0000021facce46c0 .array/port v0000021faccd7010, L_0000021facce6560;
L_0000021facce5c00 .part v0000021faccd6d90_0, 0, 10;
L_0000021facce6560 .concat [ 10 2 0 0], L_0000021facce5c00, L_0000021facd001a8;
S_0000021faccb09f0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000021faccb06d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000021facc27db0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000021faccd7970_0 .net "DataIn", 31 0, L_0000021facceb1c0;  alias, 1 drivers
v0000021faccd6d90_0 .var "DataOut", 31 0;
v0000021faccd7fb0_0 .net "PC_Write", 0 0, v0000021faccbdbf0_0;  alias, 1 drivers
v0000021faccd6930_0 .net "clk", 0 0, L_0000021facc22150;  alias, 1 drivers
v0000021faccd6390_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
S_0000021faccaff00 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000021faccb06d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000021facc27b30 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000021facc22620 .functor NOT 1, L_0000021facce52a0, C4<0>, C4<0>, C4<0>;
L_0000021facc22690 .functor NOT 1, L_0000021facce5840, C4<0>, C4<0>, C4<0>;
L_0000021facbb6b80 .functor AND 1, L_0000021facc22620, L_0000021facc22690, C4<1>, C4<1>;
L_0000021facbb5fb0 .functor NOT 1, L_0000021facce55c0, C4<0>, C4<0>, C4<0>;
L_0000021facbb6560 .functor AND 1, L_0000021facbb6b80, L_0000021facbb5fb0, C4<1>, C4<1>;
L_0000021facbb6950 .functor AND 32, L_0000021facce3f40, L_0000021facce5e80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021facceaf20 .functor NOT 1, L_0000021facce4080, C4<0>, C4<0>, C4<0>;
L_0000021faccea580 .functor NOT 1, L_0000021facce5ca0, C4<0>, C4<0>, C4<0>;
L_0000021facce9e10 .functor AND 1, L_0000021facceaf20, L_0000021faccea580, C4<1>, C4<1>;
L_0000021facceaeb0 .functor AND 1, L_0000021facce9e10, L_0000021facce4940, C4<1>, C4<1>;
L_0000021faccea900 .functor AND 32, L_0000021facce62e0, L_0000021facce5980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021faccead60 .functor OR 32, L_0000021facbb6950, L_0000021faccea900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021facceaf90 .functor NOT 1, L_0000021facce5d40, C4<0>, C4<0>, C4<0>;
L_0000021facce9780 .functor AND 1, L_0000021facceaf90, L_0000021facce43a0, C4<1>, C4<1>;
L_0000021faccea7b0 .functor NOT 1, L_0000021facce44e0, C4<0>, C4<0>, C4<0>;
L_0000021facce9f60 .functor AND 1, L_0000021facce9780, L_0000021faccea7b0, C4<1>, C4<1>;
L_0000021facceb0e0 .functor AND 32, L_0000021facce5f20, v0000021faccd6d90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021facce9d30 .functor OR 32, L_0000021faccead60, L_0000021facceb0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021facceadd0 .functor NOT 1, L_0000021facce4440, C4<0>, C4<0>, C4<0>;
L_0000021facceb230 .functor AND 1, L_0000021facceadd0, L_0000021facce50c0, C4<1>, C4<1>;
L_0000021faccea510 .functor AND 1, L_0000021facceb230, L_0000021facce4c60, C4<1>, C4<1>;
L_0000021facce9e80 .functor AND 32, L_0000021facce5b60, L_0000021facce7820, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021facceb150 .functor OR 32, L_0000021facce9d30, L_0000021facce9e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021facce9b00 .functor NOT 1, L_0000021facce57a0, C4<0>, C4<0>, C4<0>;
L_0000021facce97f0 .functor AND 1, L_0000021facce6380, L_0000021facce9b00, C4<1>, C4<1>;
L_0000021facce9b70 .functor NOT 1, L_0000021facce4da0, C4<0>, C4<0>, C4<0>;
L_0000021facceb000 .functor AND 1, L_0000021facce97f0, L_0000021facce9b70, C4<1>, C4<1>;
L_0000021facce9860 .functor AND 32, L_0000021facce4580, v0000021faccb5a80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021facceb1c0 .functor OR 32, L_0000021facceb150, L_0000021facce9860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021faccd5a30_0 .net *"_ivl_1", 0 0, L_0000021facce52a0;  1 drivers
v0000021faccd7470_0 .net *"_ivl_11", 0 0, L_0000021facce55c0;  1 drivers
v0000021faccd7e70_0 .net *"_ivl_12", 0 0, L_0000021facbb5fb0;  1 drivers
v0000021faccd6250_0 .net *"_ivl_14", 0 0, L_0000021facbb6560;  1 drivers
v0000021faccd6cf0_0 .net *"_ivl_16", 31 0, L_0000021facce3f40;  1 drivers
v0000021faccd5f30_0 .net *"_ivl_18", 31 0, L_0000021facbb6950;  1 drivers
v0000021faccd5ad0_0 .net *"_ivl_2", 0 0, L_0000021facc22620;  1 drivers
v0000021faccd6070_0 .net *"_ivl_21", 0 0, L_0000021facce4080;  1 drivers
v0000021faccd5fd0_0 .net *"_ivl_22", 0 0, L_0000021facceaf20;  1 drivers
v0000021faccd64d0_0 .net *"_ivl_25", 0 0, L_0000021facce5ca0;  1 drivers
v0000021faccd5b70_0 .net *"_ivl_26", 0 0, L_0000021faccea580;  1 drivers
v0000021faccd7830_0 .net *"_ivl_28", 0 0, L_0000021facce9e10;  1 drivers
v0000021faccd62f0_0 .net *"_ivl_31", 0 0, L_0000021facce4940;  1 drivers
v0000021faccd5c10_0 .net *"_ivl_32", 0 0, L_0000021facceaeb0;  1 drivers
v0000021faccd78d0_0 .net *"_ivl_34", 31 0, L_0000021facce62e0;  1 drivers
v0000021faccd5cb0_0 .net *"_ivl_36", 31 0, L_0000021faccea900;  1 drivers
v0000021faccd7510_0 .net *"_ivl_38", 31 0, L_0000021faccead60;  1 drivers
v0000021faccd7d30_0 .net *"_ivl_41", 0 0, L_0000021facce5d40;  1 drivers
v0000021faccd7bf0_0 .net *"_ivl_42", 0 0, L_0000021facceaf90;  1 drivers
v0000021faccd7c90_0 .net *"_ivl_45", 0 0, L_0000021facce43a0;  1 drivers
v0000021faccd7dd0_0 .net *"_ivl_46", 0 0, L_0000021facce9780;  1 drivers
v0000021faccd7f10_0 .net *"_ivl_49", 0 0, L_0000021facce44e0;  1 drivers
v0000021faccd6570_0 .net *"_ivl_5", 0 0, L_0000021facce5840;  1 drivers
v0000021faccd75b0_0 .net *"_ivl_50", 0 0, L_0000021faccea7b0;  1 drivers
v0000021faccd7290_0 .net *"_ivl_52", 0 0, L_0000021facce9f60;  1 drivers
v0000021faccd58f0_0 .net *"_ivl_54", 31 0, L_0000021facce5f20;  1 drivers
v0000021faccd66b0_0 .net *"_ivl_56", 31 0, L_0000021facceb0e0;  1 drivers
v0000021faccd6110_0 .net *"_ivl_58", 31 0, L_0000021facce9d30;  1 drivers
v0000021faccd61b0_0 .net *"_ivl_6", 0 0, L_0000021facc22690;  1 drivers
v0000021faccd6e30_0 .net *"_ivl_61", 0 0, L_0000021facce4440;  1 drivers
v0000021faccd70b0_0 .net *"_ivl_62", 0 0, L_0000021facceadd0;  1 drivers
v0000021faccd6750_0 .net *"_ivl_65", 0 0, L_0000021facce50c0;  1 drivers
v0000021faccd69d0_0 .net *"_ivl_66", 0 0, L_0000021facceb230;  1 drivers
v0000021faccd6a70_0 .net *"_ivl_69", 0 0, L_0000021facce4c60;  1 drivers
v0000021faccd6ed0_0 .net *"_ivl_70", 0 0, L_0000021faccea510;  1 drivers
v0000021faccd6f70_0 .net *"_ivl_72", 31 0, L_0000021facce5b60;  1 drivers
v0000021faccd7150_0 .net *"_ivl_74", 31 0, L_0000021facce9e80;  1 drivers
v0000021faccd71f0_0 .net *"_ivl_76", 31 0, L_0000021facceb150;  1 drivers
v0000021faccd7330_0 .net *"_ivl_79", 0 0, L_0000021facce6380;  1 drivers
v0000021faccd82d0_0 .net *"_ivl_8", 0 0, L_0000021facbb6b80;  1 drivers
v0000021faccd8ff0_0 .net *"_ivl_81", 0 0, L_0000021facce57a0;  1 drivers
v0000021faccd8af0_0 .net *"_ivl_82", 0 0, L_0000021facce9b00;  1 drivers
v0000021faccd9b30_0 .net *"_ivl_84", 0 0, L_0000021facce97f0;  1 drivers
v0000021faccda170_0 .net *"_ivl_87", 0 0, L_0000021facce4da0;  1 drivers
v0000021faccda5d0_0 .net *"_ivl_88", 0 0, L_0000021facce9b70;  1 drivers
v0000021faccd8b90_0 .net *"_ivl_90", 0 0, L_0000021facceb000;  1 drivers
v0000021faccd9db0_0 .net *"_ivl_92", 31 0, L_0000021facce4580;  1 drivers
v0000021faccd8c30_0 .net *"_ivl_94", 31 0, L_0000021facce9860;  1 drivers
v0000021faccda350_0 .net "ina", 31 0, L_0000021facce5e80;  1 drivers
v0000021faccd9630_0 .net "inb", 31 0, L_0000021facce5980;  alias, 1 drivers
v0000021faccda530_0 .net "inc", 31 0, v0000021faccd6d90_0;  alias, 1 drivers
v0000021faccd8690_0 .net "ind", 31 0, L_0000021facce7820;  alias, 1 drivers
v0000021faccd9130_0 .net "ine", 31 0, v0000021faccb5a80_0;  alias, 1 drivers
L_0000021facd000d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021faccd8190_0 .net "inf", 31 0, L_0000021facd000d0;  1 drivers
L_0000021facd00118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021faccd8f50_0 .net "ing", 31 0, L_0000021facd00118;  1 drivers
L_0000021facd00160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021faccda3f0_0 .net "inh", 31 0, L_0000021facd00160;  1 drivers
v0000021faccd9d10_0 .net "out", 31 0, L_0000021facceb1c0;  alias, 1 drivers
v0000021faccd8a50_0 .net "sel", 2 0, L_0000021facce3fe0;  alias, 1 drivers
L_0000021facce52a0 .part L_0000021facce3fe0, 2, 1;
L_0000021facce5840 .part L_0000021facce3fe0, 1, 1;
L_0000021facce55c0 .part L_0000021facce3fe0, 0, 1;
LS_0000021facce3f40_0_0 .concat [ 1 1 1 1], L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560;
LS_0000021facce3f40_0_4 .concat [ 1 1 1 1], L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560;
LS_0000021facce3f40_0_8 .concat [ 1 1 1 1], L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560;
LS_0000021facce3f40_0_12 .concat [ 1 1 1 1], L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560;
LS_0000021facce3f40_0_16 .concat [ 1 1 1 1], L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560;
LS_0000021facce3f40_0_20 .concat [ 1 1 1 1], L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560;
LS_0000021facce3f40_0_24 .concat [ 1 1 1 1], L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560;
LS_0000021facce3f40_0_28 .concat [ 1 1 1 1], L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560, L_0000021facbb6560;
LS_0000021facce3f40_1_0 .concat [ 4 4 4 4], LS_0000021facce3f40_0_0, LS_0000021facce3f40_0_4, LS_0000021facce3f40_0_8, LS_0000021facce3f40_0_12;
LS_0000021facce3f40_1_4 .concat [ 4 4 4 4], LS_0000021facce3f40_0_16, LS_0000021facce3f40_0_20, LS_0000021facce3f40_0_24, LS_0000021facce3f40_0_28;
L_0000021facce3f40 .concat [ 16 16 0 0], LS_0000021facce3f40_1_0, LS_0000021facce3f40_1_4;
L_0000021facce4080 .part L_0000021facce3fe0, 2, 1;
L_0000021facce5ca0 .part L_0000021facce3fe0, 1, 1;
L_0000021facce4940 .part L_0000021facce3fe0, 0, 1;
LS_0000021facce62e0_0_0 .concat [ 1 1 1 1], L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0;
LS_0000021facce62e0_0_4 .concat [ 1 1 1 1], L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0;
LS_0000021facce62e0_0_8 .concat [ 1 1 1 1], L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0;
LS_0000021facce62e0_0_12 .concat [ 1 1 1 1], L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0;
LS_0000021facce62e0_0_16 .concat [ 1 1 1 1], L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0;
LS_0000021facce62e0_0_20 .concat [ 1 1 1 1], L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0;
LS_0000021facce62e0_0_24 .concat [ 1 1 1 1], L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0;
LS_0000021facce62e0_0_28 .concat [ 1 1 1 1], L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0, L_0000021facceaeb0;
LS_0000021facce62e0_1_0 .concat [ 4 4 4 4], LS_0000021facce62e0_0_0, LS_0000021facce62e0_0_4, LS_0000021facce62e0_0_8, LS_0000021facce62e0_0_12;
LS_0000021facce62e0_1_4 .concat [ 4 4 4 4], LS_0000021facce62e0_0_16, LS_0000021facce62e0_0_20, LS_0000021facce62e0_0_24, LS_0000021facce62e0_0_28;
L_0000021facce62e0 .concat [ 16 16 0 0], LS_0000021facce62e0_1_0, LS_0000021facce62e0_1_4;
L_0000021facce5d40 .part L_0000021facce3fe0, 2, 1;
L_0000021facce43a0 .part L_0000021facce3fe0, 1, 1;
L_0000021facce44e0 .part L_0000021facce3fe0, 0, 1;
LS_0000021facce5f20_0_0 .concat [ 1 1 1 1], L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60;
LS_0000021facce5f20_0_4 .concat [ 1 1 1 1], L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60;
LS_0000021facce5f20_0_8 .concat [ 1 1 1 1], L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60;
LS_0000021facce5f20_0_12 .concat [ 1 1 1 1], L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60;
LS_0000021facce5f20_0_16 .concat [ 1 1 1 1], L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60;
LS_0000021facce5f20_0_20 .concat [ 1 1 1 1], L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60;
LS_0000021facce5f20_0_24 .concat [ 1 1 1 1], L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60;
LS_0000021facce5f20_0_28 .concat [ 1 1 1 1], L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60, L_0000021facce9f60;
LS_0000021facce5f20_1_0 .concat [ 4 4 4 4], LS_0000021facce5f20_0_0, LS_0000021facce5f20_0_4, LS_0000021facce5f20_0_8, LS_0000021facce5f20_0_12;
LS_0000021facce5f20_1_4 .concat [ 4 4 4 4], LS_0000021facce5f20_0_16, LS_0000021facce5f20_0_20, LS_0000021facce5f20_0_24, LS_0000021facce5f20_0_28;
L_0000021facce5f20 .concat [ 16 16 0 0], LS_0000021facce5f20_1_0, LS_0000021facce5f20_1_4;
L_0000021facce4440 .part L_0000021facce3fe0, 2, 1;
L_0000021facce50c0 .part L_0000021facce3fe0, 1, 1;
L_0000021facce4c60 .part L_0000021facce3fe0, 0, 1;
LS_0000021facce5b60_0_0 .concat [ 1 1 1 1], L_0000021faccea510, L_0000021faccea510, L_0000021faccea510, L_0000021faccea510;
LS_0000021facce5b60_0_4 .concat [ 1 1 1 1], L_0000021faccea510, L_0000021faccea510, L_0000021faccea510, L_0000021faccea510;
LS_0000021facce5b60_0_8 .concat [ 1 1 1 1], L_0000021faccea510, L_0000021faccea510, L_0000021faccea510, L_0000021faccea510;
LS_0000021facce5b60_0_12 .concat [ 1 1 1 1], L_0000021faccea510, L_0000021faccea510, L_0000021faccea510, L_0000021faccea510;
LS_0000021facce5b60_0_16 .concat [ 1 1 1 1], L_0000021faccea510, L_0000021faccea510, L_0000021faccea510, L_0000021faccea510;
LS_0000021facce5b60_0_20 .concat [ 1 1 1 1], L_0000021faccea510, L_0000021faccea510, L_0000021faccea510, L_0000021faccea510;
LS_0000021facce5b60_0_24 .concat [ 1 1 1 1], L_0000021faccea510, L_0000021faccea510, L_0000021faccea510, L_0000021faccea510;
LS_0000021facce5b60_0_28 .concat [ 1 1 1 1], L_0000021faccea510, L_0000021faccea510, L_0000021faccea510, L_0000021faccea510;
LS_0000021facce5b60_1_0 .concat [ 4 4 4 4], LS_0000021facce5b60_0_0, LS_0000021facce5b60_0_4, LS_0000021facce5b60_0_8, LS_0000021facce5b60_0_12;
LS_0000021facce5b60_1_4 .concat [ 4 4 4 4], LS_0000021facce5b60_0_16, LS_0000021facce5b60_0_20, LS_0000021facce5b60_0_24, LS_0000021facce5b60_0_28;
L_0000021facce5b60 .concat [ 16 16 0 0], LS_0000021facce5b60_1_0, LS_0000021facce5b60_1_4;
L_0000021facce6380 .part L_0000021facce3fe0, 2, 1;
L_0000021facce57a0 .part L_0000021facce3fe0, 1, 1;
L_0000021facce4da0 .part L_0000021facce3fe0, 0, 1;
LS_0000021facce4580_0_0 .concat [ 1 1 1 1], L_0000021facceb000, L_0000021facceb000, L_0000021facceb000, L_0000021facceb000;
LS_0000021facce4580_0_4 .concat [ 1 1 1 1], L_0000021facceb000, L_0000021facceb000, L_0000021facceb000, L_0000021facceb000;
LS_0000021facce4580_0_8 .concat [ 1 1 1 1], L_0000021facceb000, L_0000021facceb000, L_0000021facceb000, L_0000021facceb000;
LS_0000021facce4580_0_12 .concat [ 1 1 1 1], L_0000021facceb000, L_0000021facceb000, L_0000021facceb000, L_0000021facceb000;
LS_0000021facce4580_0_16 .concat [ 1 1 1 1], L_0000021facceb000, L_0000021facceb000, L_0000021facceb000, L_0000021facceb000;
LS_0000021facce4580_0_20 .concat [ 1 1 1 1], L_0000021facceb000, L_0000021facceb000, L_0000021facceb000, L_0000021facceb000;
LS_0000021facce4580_0_24 .concat [ 1 1 1 1], L_0000021facceb000, L_0000021facceb000, L_0000021facceb000, L_0000021facceb000;
LS_0000021facce4580_0_28 .concat [ 1 1 1 1], L_0000021facceb000, L_0000021facceb000, L_0000021facceb000, L_0000021facceb000;
LS_0000021facce4580_1_0 .concat [ 4 4 4 4], LS_0000021facce4580_0_0, LS_0000021facce4580_0_4, LS_0000021facce4580_0_8, LS_0000021facce4580_0_12;
LS_0000021facce4580_1_4 .concat [ 4 4 4 4], LS_0000021facce4580_0_16, LS_0000021facce4580_0_20, LS_0000021facce4580_0_24, LS_0000021facce4580_0_28;
L_0000021facce4580 .concat [ 16 16 0 0], LS_0000021facce4580_1_0, LS_0000021facce4580_1_4;
S_0000021faccb0860 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000021faccd96d0_0 .net "Write_Data", 31 0, v0000021facca3ae0_0;  alias, 1 drivers
v0000021faccd80f0_0 .net "addr", 31 0, v0000021facca4260_0;  alias, 1 drivers
v0000021faccd99f0_0 .net "clk", 0 0, L_0000021facc22150;  alias, 1 drivers
v0000021faccd9810_0 .net "mem_out", 31 0, v0000021faccd8370_0;  alias, 1 drivers
v0000021faccda2b0_0 .net "mem_read", 0 0, v0000021facca3f40_0;  alias, 1 drivers
v0000021faccd9450_0 .net "mem_write", 0 0, v0000021facca3180_0;  alias, 1 drivers
S_0000021faccb0090 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000021faccb0860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000021faccd94f0 .array "DataMem", 1023 0, 31 0;
v0000021faccda850_0 .net "Data_In", 31 0, v0000021facca3ae0_0;  alias, 1 drivers
v0000021faccd8370_0 .var "Data_Out", 31 0;
v0000021faccda670_0 .net "Write_en", 0 0, v0000021facca3180_0;  alias, 1 drivers
v0000021faccd9950_0 .net "addr", 31 0, v0000021facca4260_0;  alias, 1 drivers
v0000021faccda210_0 .net "clk", 0 0, L_0000021facc22150;  alias, 1 drivers
v0000021faccd9f90_0 .var/i "i", 31 0;
S_0000021faccb03b0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000021faccdd0b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021faccdd0e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021faccdd120 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021faccdd158 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021faccdd190 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021faccdd1c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021faccdd200 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021faccdd238 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021faccdd270 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021faccdd2a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021faccdd2e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021faccdd318 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021faccdd350 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021faccdd388 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021faccdd3c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021faccdd3f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021faccdd430 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021faccdd468 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021faccdd4a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021faccdd4d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021faccdd510 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021faccdd548 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021faccdd580 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021faccdd5b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021faccdd5f0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021faccd85f0_0 .net "MEM_ALU_OUT", 31 0, v0000021facca4260_0;  alias, 1 drivers
v0000021faccd9e50_0 .net "MEM_Data_mem_out", 31 0, v0000021faccd8370_0;  alias, 1 drivers
v0000021faccd8d70_0 .net "MEM_memread", 0 0, v0000021facca3f40_0;  alias, 1 drivers
v0000021faccd9310_0 .net "MEM_opcode", 11 0, v0000021facca4080_0;  alias, 1 drivers
v0000021faccd8e10_0 .net "MEM_rd_ind", 4 0, v0000021facca4300_0;  alias, 1 drivers
v0000021faccd9590_0 .net "MEM_rd_indzero", 0 0, v0000021facca2e60_0;  alias, 1 drivers
v0000021faccda710_0 .net "MEM_regwrite", 0 0, v0000021facca43a0_0;  alias, 1 drivers
v0000021faccd9ef0_0 .var "WB_ALU_OUT", 31 0;
v0000021faccd9a90_0 .var "WB_Data_mem_out", 31 0;
v0000021faccda7b0_0 .var "WB_memread", 0 0;
v0000021faccd98b0_0 .var "WB_rd_ind", 4 0;
v0000021faccd9bd0_0 .var "WB_rd_indzero", 0 0;
v0000021faccd8eb0_0 .var "WB_regwrite", 0 0;
v0000021faccd8730_0 .net "clk", 0 0, L_0000021faccf4d00;  1 drivers
v0000021faccd91d0_0 .var "hlt", 0 0;
v0000021faccd87d0_0 .net "rst", 0 0, v0000021facce1d80_0;  alias, 1 drivers
E_0000021facc286f0 .event posedge, v0000021facca2320_0, v0000021faccd8730_0;
S_0000021faccb0540 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000021faca79f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000021faccf4d70 .functor AND 32, v0000021faccd9a90_0, L_0000021facd5f3b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021faccf4de0 .functor NOT 1, v0000021faccda7b0_0, C4<0>, C4<0>, C4<0>;
L_0000021facd74100 .functor AND 32, v0000021faccd9ef0_0, L_0000021facd5dab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021facd73d10 .functor OR 32, L_0000021faccf4d70, L_0000021facd74100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021faccd9c70_0 .net "Write_Data_RegFile", 31 0, L_0000021facd73d10;  alias, 1 drivers
v0000021faccd9270_0 .net *"_ivl_0", 31 0, L_0000021facd5f3b0;  1 drivers
v0000021faccda030_0 .net *"_ivl_2", 31 0, L_0000021faccf4d70;  1 drivers
v0000021faccd8910_0 .net *"_ivl_4", 0 0, L_0000021faccf4de0;  1 drivers
v0000021faccd89b0_0 .net *"_ivl_6", 31 0, L_0000021facd5dab0;  1 drivers
v0000021faccdab70_0 .net *"_ivl_8", 31 0, L_0000021facd74100;  1 drivers
v0000021faccdad50_0 .net "alu_out", 31 0, v0000021faccd9ef0_0;  alias, 1 drivers
v0000021faccdadf0_0 .net "mem_out", 31 0, v0000021faccd9a90_0;  alias, 1 drivers
v0000021faccda8f0_0 .net "mem_read", 0 0, v0000021faccda7b0_0;  alias, 1 drivers
LS_0000021facd5f3b0_0_0 .concat [ 1 1 1 1], v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0;
LS_0000021facd5f3b0_0_4 .concat [ 1 1 1 1], v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0;
LS_0000021facd5f3b0_0_8 .concat [ 1 1 1 1], v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0;
LS_0000021facd5f3b0_0_12 .concat [ 1 1 1 1], v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0;
LS_0000021facd5f3b0_0_16 .concat [ 1 1 1 1], v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0;
LS_0000021facd5f3b0_0_20 .concat [ 1 1 1 1], v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0;
LS_0000021facd5f3b0_0_24 .concat [ 1 1 1 1], v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0;
LS_0000021facd5f3b0_0_28 .concat [ 1 1 1 1], v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0, v0000021faccda7b0_0;
LS_0000021facd5f3b0_1_0 .concat [ 4 4 4 4], LS_0000021facd5f3b0_0_0, LS_0000021facd5f3b0_0_4, LS_0000021facd5f3b0_0_8, LS_0000021facd5f3b0_0_12;
LS_0000021facd5f3b0_1_4 .concat [ 4 4 4 4], LS_0000021facd5f3b0_0_16, LS_0000021facd5f3b0_0_20, LS_0000021facd5f3b0_0_24, LS_0000021facd5f3b0_0_28;
L_0000021facd5f3b0 .concat [ 16 16 0 0], LS_0000021facd5f3b0_1_0, LS_0000021facd5f3b0_1_4;
LS_0000021facd5dab0_0_0 .concat [ 1 1 1 1], L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0;
LS_0000021facd5dab0_0_4 .concat [ 1 1 1 1], L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0;
LS_0000021facd5dab0_0_8 .concat [ 1 1 1 1], L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0;
LS_0000021facd5dab0_0_12 .concat [ 1 1 1 1], L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0;
LS_0000021facd5dab0_0_16 .concat [ 1 1 1 1], L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0;
LS_0000021facd5dab0_0_20 .concat [ 1 1 1 1], L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0;
LS_0000021facd5dab0_0_24 .concat [ 1 1 1 1], L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0;
LS_0000021facd5dab0_0_28 .concat [ 1 1 1 1], L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0, L_0000021faccf4de0;
LS_0000021facd5dab0_1_0 .concat [ 4 4 4 4], LS_0000021facd5dab0_0_0, LS_0000021facd5dab0_0_4, LS_0000021facd5dab0_0_8, LS_0000021facd5dab0_0_12;
LS_0000021facd5dab0_1_4 .concat [ 4 4 4 4], LS_0000021facd5dab0_0_16, LS_0000021facd5dab0_0_20, LS_0000021facd5dab0_0_24, LS_0000021facd5dab0_0_28;
L_0000021facd5dab0 .concat [ 16 16 0 0], LS_0000021facd5dab0_1_0, LS_0000021facd5dab0_1_4;
    .scope S_0000021faccb09f0;
T_0 ;
    %wait E_0000021facc28570;
    %load/vec4 v0000021faccd6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021faccd6d90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021faccd7fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021faccd7970_0;
    %assign/vec4 v0000021faccd6d90_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021faccb1cb0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021faccd6610_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000021faccd6610_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021faccd6610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %load/vec4 v0000021faccd6610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021faccd6610_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd7010, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000021faccb14e0;
T_2 ;
    %wait E_0000021facc27eb0;
    %load/vec4 v0000021faccd6b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021faccb8e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb8d30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccd7a10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccd73d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccd8050_0, 0;
    %assign/vec4 v0000021faccd67f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021faccd7790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000021faccd6890_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021faccb8e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb8d30_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccd7a10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccd73d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccd8050_0, 0;
    %assign/vec4 v0000021faccd67f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000021faccd7790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000021faccd76f0_0;
    %assign/vec4 v0000021faccb8d30_0, 0;
    %load/vec4 v0000021faccd5df0_0;
    %assign/vec4 v0000021faccb8e70_0, 0;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021faccd73d0_0, 0;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021faccd67f0_0, 4, 5;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021faccd67f0_0, 4, 5;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000021faccd8050_0, 0;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000021faccd7a10_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000021faccd7a10_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000021faccd76f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021faccd7a10_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021faccb1b20;
T_3 ;
    %wait E_0000021facc28570;
    %load/vec4 v0000021faccbe7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021faccbe730_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000021faccbe730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021faccbe730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccbe4b0, 0, 4;
    %load/vec4 v0000021faccbe730_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021faccbe730_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021faccbe690_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000021faccbe370_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021faccbe2d0_0;
    %load/vec4 v0000021faccbe690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccbe4b0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccbe4b0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021faccb1b20;
T_4 ;
    %wait E_0000021facc28630;
    %load/vec4 v0000021faccbe690_0;
    %load/vec4 v0000021faccbe550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000021faccbe690_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000021faccbe370_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021faccbe2d0_0;
    %assign/vec4 v0000021faccbe230_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021faccbe550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021faccbe4b0, 4;
    %assign/vec4 v0000021faccbe230_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021faccb1b20;
T_5 ;
    %wait E_0000021facc28630;
    %load/vec4 v0000021faccbe690_0;
    %load/vec4 v0000021faccbe870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000021faccbe690_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000021faccbe370_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021faccbe2d0_0;
    %assign/vec4 v0000021faccbe5f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021faccbe870_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021faccbe4b0, 4;
    %assign/vec4 v0000021faccbe5f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021faccb1b20;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000021faccb1350;
    %jmp t_0;
    .scope S_0000021faccb1350;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021faccbe910_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000021faccbe910_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000021faccbe910_0;
    %ix/getv/s 4, v0000021faccbe910_0;
    %load/vec4a v0000021faccbe4b0, 4;
    %ix/getv/s 4, v0000021faccbe910_0;
    %load/vec4a v0000021faccbe4b0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021faccbe910_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021faccbe910_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000021faccb1b20;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000021faccb0220;
T_7 ;
    %wait E_0000021facc285f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021faccbd510_0, 0, 32;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021faccbd5b0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021faccbd510_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021faccbd5b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021faccbd510_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021faccbd650_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000021faccbd5b0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000021faccbd5b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021faccbd510_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021faccb1670;
T_8 ;
    %wait E_0000021facc28570;
    %load/vec4 v0000021faccba1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021faccbb030_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021faccbad10_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021faccbad10_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000021faccbb030_0;
    %load/vec4 v0000021faccbb850_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021faccbb030_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021faccbb030_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021faccbb030_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021faccbb030_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021faccbb030_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021faccbb030_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021faccb1670;
T_9 ;
    %wait E_0000021facc28570;
    %load/vec4 v0000021faccba1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccbb2b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021faccbaef0_0;
    %assign/vec4 v0000021faccbb2b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021faccb11c0;
T_10 ;
    %wait E_0000021facc27f30;
    %load/vec4 v0000021faccbbb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021faccbdbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021faccbbfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccbc750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021faccbac70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021faccb99b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021faccba9f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000021faccb9730_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000021faccb9a50_0;
    %load/vec4 v0000021faccb9e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000021faccb9d70_0;
    %load/vec4 v0000021faccb9e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000021faccbab30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000021faccb9910_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000021faccb9a50_0;
    %load/vec4 v0000021faccba770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000021faccb9d70_0;
    %load/vec4 v0000021faccba770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccbdbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccbbfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccbc750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021faccbac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccb99b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021faccbb0d0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccbdbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021faccbbfd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021faccbc750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccbac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccb99b0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021faccbdbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021faccbbfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccbc750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccbac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021faccb99b0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021faccb0b80;
T_11 ;
    %wait E_0000021facc28370;
    %load/vec4 v0000021faccb3a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021faccb2ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb4220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb3280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb2b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb2a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb2600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb26a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb31e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb2100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb4540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb3820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb2d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb42c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb3dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb2560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb3780_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb35a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb2e20_0, 0;
    %assign/vec4 v0000021faccb2ec0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021faccb3fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021faccb33c0_0;
    %assign/vec4 v0000021faccb2ec0_0, 0;
    %load/vec4 v0000021faccb4680_0;
    %assign/vec4 v0000021faccb2e20_0, 0;
    %load/vec4 v0000021faccb2380_0;
    %assign/vec4 v0000021faccb35a0_0, 0;
    %load/vec4 v0000021faccb3500_0;
    %assign/vec4 v0000021faccb3780_0, 0;
    %load/vec4 v0000021faccb3140_0;
    %assign/vec4 v0000021faccb2560_0, 0;
    %load/vec4 v0000021faccb38c0_0;
    %assign/vec4 v0000021faccb3dc0_0, 0;
    %load/vec4 v0000021faccb1f20_0;
    %assign/vec4 v0000021faccb42c0_0, 0;
    %load/vec4 v0000021faccb45e0_0;
    %assign/vec4 v0000021faccb2d80_0, 0;
    %load/vec4 v0000021faccb3640_0;
    %assign/vec4 v0000021faccb3820_0, 0;
    %load/vec4 v0000021faccb3320_0;
    %assign/vec4 v0000021faccb4540_0, 0;
    %load/vec4 v0000021faccb2f60_0;
    %assign/vec4 v0000021faccb2100_0, 0;
    %load/vec4 v0000021faccb22e0_0;
    %assign/vec4 v0000021faccb31e0_0, 0;
    %load/vec4 v0000021faccb3000_0;
    %assign/vec4 v0000021faccb26a0_0, 0;
    %load/vec4 v0000021faccb21a0_0;
    %assign/vec4 v0000021faccb2600_0, 0;
    %load/vec4 v0000021faccb2240_0;
    %assign/vec4 v0000021faccb2a60_0, 0;
    %load/vec4 v0000021faccb3460_0;
    %assign/vec4 v0000021faccb2b00_0, 0;
    %load/vec4 v0000021faccb27e0_0;
    %assign/vec4 v0000021faccb3280_0, 0;
    %load/vec4 v0000021faccb2740_0;
    %assign/vec4 v0000021faccb4220_0, 0;
    %load/vec4 v0000021faccb36e0_0;
    %assign/vec4 v0000021faccb2ba0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021faccb2ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb4220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb3280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb2b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb2a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb2600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb26a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb31e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb2100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb4540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb3820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb2d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb42c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb3dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb2560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb3780_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb35a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb2e20_0, 0;
    %assign/vec4 v0000021faccb2ec0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021faccb1800;
T_12 ;
    %wait E_0000021facc28170;
    %load/vec4 v0000021faccba6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021faccb5760_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb5a80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb4720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb5580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb4860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb47c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb5800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb56c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb4cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb4ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb49a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb4e00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb58a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb4ea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb5300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb4d60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb5080_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb4fe0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021faccb4b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb5940_0, 0;
    %assign/vec4 v0000021faccb54e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021faccb9eb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021faccb3b40_0;
    %assign/vec4 v0000021faccb54e0_0, 0;
    %load/vec4 v0000021faccb3c80_0;
    %assign/vec4 v0000021faccb5940_0, 0;
    %load/vec4 v0000021faccb51c0_0;
    %assign/vec4 v0000021faccb4b80_0, 0;
    %load/vec4 v0000021faccb4a40_0;
    %assign/vec4 v0000021faccb4fe0_0, 0;
    %load/vec4 v0000021faccb4f40_0;
    %assign/vec4 v0000021faccb5080_0, 0;
    %load/vec4 v0000021faccb5260_0;
    %assign/vec4 v0000021faccb4d60_0, 0;
    %load/vec4 v0000021faccb3f00_0;
    %assign/vec4 v0000021faccb5300_0, 0;
    %load/vec4 v0000021faccb5440_0;
    %assign/vec4 v0000021faccb4ea0_0, 0;
    %load/vec4 v0000021faccb5d00_0;
    %assign/vec4 v0000021faccb58a0_0, 0;
    %load/vec4 v0000021faccb5bc0_0;
    %assign/vec4 v0000021faccb4e00_0, 0;
    %load/vec4 v0000021faccb59e0_0;
    %assign/vec4 v0000021faccb49a0_0, 0;
    %load/vec4 v0000021faccb4900_0;
    %assign/vec4 v0000021faccb4ae0_0, 0;
    %load/vec4 v0000021faccb53a0_0;
    %assign/vec4 v0000021faccb4cc0_0, 0;
    %load/vec4 v0000021faccb5b20_0;
    %assign/vec4 v0000021faccb56c0_0, 0;
    %load/vec4 v0000021faccb5120_0;
    %assign/vec4 v0000021faccb5800_0, 0;
    %load/vec4 v0000021faccb5da0_0;
    %assign/vec4 v0000021faccb47c0_0, 0;
    %load/vec4 v0000021faccb5620_0;
    %assign/vec4 v0000021faccb4860_0, 0;
    %load/vec4 v0000021faccb5c60_0;
    %assign/vec4 v0000021faccb5580_0, 0;
    %load/vec4 v0000021faccb2060_0;
    %assign/vec4 v0000021faccb4720_0, 0;
    %load/vec4 v0000021faccb4400_0;
    %assign/vec4 v0000021faccb5a80_0, 0;
    %load/vec4 v0000021faccb4c20_0;
    %assign/vec4 v0000021faccb5760_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021faccb5760_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb5a80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb4720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb5580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb4860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb47c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb5800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb56c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb4cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb4ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb49a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccb4e00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb58a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb4ea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb5300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb4d60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb5080_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccb4fe0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021faccb4b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccb5940_0, 0;
    %assign/vec4 v0000021faccb54e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021facab0140;
T_13 ;
    %wait E_0000021facc287f0;
    %load/vec4 v0000021facca8270_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021facca7910_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000021faca69c30;
T_14 ;
    %wait E_0000021facc27cb0;
    %load/vec4 v0000021facca68d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000021facca7870_0;
    %pad/u 33;
    %load/vec4 v0000021facca7b90_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000021facca88b0_0, 0;
    %assign/vec4 v0000021facca6790_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000021facca7870_0;
    %pad/u 33;
    %load/vec4 v0000021facca7b90_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000021facca88b0_0, 0;
    %assign/vec4 v0000021facca6790_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000021facca7870_0;
    %pad/u 33;
    %load/vec4 v0000021facca7b90_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000021facca88b0_0, 0;
    %assign/vec4 v0000021facca6790_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000021facca7870_0;
    %pad/u 33;
    %load/vec4 v0000021facca7b90_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000021facca88b0_0, 0;
    %assign/vec4 v0000021facca6790_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000021facca7870_0;
    %pad/u 33;
    %load/vec4 v0000021facca7b90_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000021facca88b0_0, 0;
    %assign/vec4 v0000021facca6790_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000021facca7870_0;
    %pad/u 33;
    %load/vec4 v0000021facca7b90_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000021facca88b0_0, 0;
    %assign/vec4 v0000021facca6790_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000021facca7b90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000021facca6790_0;
    %load/vec4 v0000021facca7b90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021facca7870_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021facca7b90_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000021facca7b90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000021facca6790_0, 0;
    %load/vec4 v0000021facca7870_0;
    %ix/getv 4, v0000021facca7b90_0;
    %shiftl 4;
    %assign/vec4 v0000021facca88b0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000021facca7b90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000021facca6790_0;
    %load/vec4 v0000021facca7b90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021facca7870_0;
    %load/vec4 v0000021facca7b90_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000021facca7b90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000021facca6790_0, 0;
    %load/vec4 v0000021facca7870_0;
    %ix/getv 4, v0000021facca7b90_0;
    %shiftr 4;
    %assign/vec4 v0000021facca88b0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021facca6790_0, 0;
    %load/vec4 v0000021facca7870_0;
    %load/vec4 v0000021facca7b90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000021facca88b0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021facca6790_0, 0;
    %load/vec4 v0000021facca7b90_0;
    %load/vec4 v0000021facca7870_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000021facca88b0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021faca461c0;
T_15 ;
    %wait E_0000021facc276b0;
    %load/vec4 v0000021facca2320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000021facca2e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021facca43a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021facca3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021facca3f40_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021facca4080_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021facca4300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021facca3ae0_0, 0;
    %assign/vec4 v0000021facca4260_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021facbc81e0_0;
    %assign/vec4 v0000021facca4260_0, 0;
    %load/vec4 v0000021facca41c0_0;
    %assign/vec4 v0000021facca3ae0_0, 0;
    %load/vec4 v0000021facca3400_0;
    %assign/vec4 v0000021facca4300_0, 0;
    %load/vec4 v0000021facbafed0_0;
    %assign/vec4 v0000021facca4080_0, 0;
    %load/vec4 v0000021facbc8280_0;
    %assign/vec4 v0000021facca3f40_0, 0;
    %load/vec4 v0000021facbafe30_0;
    %assign/vec4 v0000021facca3180_0, 0;
    %load/vec4 v0000021facca48a0_0;
    %assign/vec4 v0000021facca43a0_0, 0;
    %load/vec4 v0000021facca4120_0;
    %assign/vec4 v0000021facca2e60_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021faccb0090;
T_16 ;
    %wait E_0000021facc28630;
    %load/vec4 v0000021faccda670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000021faccda850_0;
    %load/vec4 v0000021faccd9950_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021faccb0090;
T_17 ;
    %wait E_0000021facc28630;
    %load/vec4 v0000021faccd9950_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000021faccd94f0, 4;
    %assign/vec4 v0000021faccd8370_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000021faccb0090;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021faccd9f90_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000021faccd9f90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021faccd9f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %load/vec4 v0000021faccd9f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021faccd9f90_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021faccd94f0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000021faccb0090;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021faccd9f90_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000021faccd9f90_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000021faccd9f90_0;
    %load/vec4a v0000021faccd94f0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000021faccd9f90_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021faccd9f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021faccd9f90_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000021faccb03b0;
T_20 ;
    %wait E_0000021facc286f0;
    %load/vec4 v0000021faccd87d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000021faccd9bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccd91d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccd8eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021faccda7b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021faccd98b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021faccd9a90_0, 0;
    %assign/vec4 v0000021faccd9ef0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000021faccd85f0_0;
    %assign/vec4 v0000021faccd9ef0_0, 0;
    %load/vec4 v0000021faccd9e50_0;
    %assign/vec4 v0000021faccd9a90_0, 0;
    %load/vec4 v0000021faccd8d70_0;
    %assign/vec4 v0000021faccda7b0_0, 0;
    %load/vec4 v0000021faccd8e10_0;
    %assign/vec4 v0000021faccd98b0_0, 0;
    %load/vec4 v0000021faccda710_0;
    %assign/vec4 v0000021faccd8eb0_0, 0;
    %load/vec4 v0000021faccd9590_0;
    %assign/vec4 v0000021faccd9bd0_0, 0;
    %load/vec4 v0000021faccd9310_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000021faccd91d0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000021faca79f50;
T_21 ;
    %wait E_0000021facc26fb0;
    %load/vec4 v0000021facce2d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021facce2640_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000021facce2640_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021facce2640_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021facc4cb40;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021facce2780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021facce1d80_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000021facc4cb40;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000021facce2780_0;
    %inv;
    %assign/vec4 v0000021facce2780_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000021facc4cb40;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SparseMatrixCount/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021facce1d80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021facce1d80_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000021facce2500_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
