$comment
	File created using the following command:
		vcd file alu16bit.msim.vcd -direction
$end
$date
	Mon May 31 13:46:14 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu16bit_vhd_vec_tst $end
$var wire 1 ! a [15] $end
$var wire 1 " a [14] $end
$var wire 1 # a [13] $end
$var wire 1 $ a [12] $end
$var wire 1 % a [11] $end
$var wire 1 & a [10] $end
$var wire 1 ' a [9] $end
$var wire 1 ( a [8] $end
$var wire 1 ) a [7] $end
$var wire 1 * a [6] $end
$var wire 1 + a [5] $end
$var wire 1 , a [4] $end
$var wire 1 - a [3] $end
$var wire 1 . a [2] $end
$var wire 1 / a [1] $end
$var wire 1 0 a [0] $end
$var wire 1 1 b [15] $end
$var wire 1 2 b [14] $end
$var wire 1 3 b [13] $end
$var wire 1 4 b [12] $end
$var wire 1 5 b [11] $end
$var wire 1 6 b [10] $end
$var wire 1 7 b [9] $end
$var wire 1 8 b [8] $end
$var wire 1 9 b [7] $end
$var wire 1 : b [6] $end
$var wire 1 ; b [5] $end
$var wire 1 < b [4] $end
$var wire 1 = b [3] $end
$var wire 1 > b [2] $end
$var wire 1 ? b [1] $end
$var wire 1 @ b [0] $end
$var wire 1 A opcode [2] $end
$var wire 1 B opcode [1] $end
$var wire 1 C opcode [0] $end
$var wire 1 D overflow $end
$var wire 1 E Result [15] $end
$var wire 1 F Result [14] $end
$var wire 1 G Result [13] $end
$var wire 1 H Result [12] $end
$var wire 1 I Result [11] $end
$var wire 1 J Result [10] $end
$var wire 1 K Result [9] $end
$var wire 1 L Result [8] $end
$var wire 1 M Result [7] $end
$var wire 1 N Result [6] $end
$var wire 1 O Result [5] $end
$var wire 1 P Result [4] $end
$var wire 1 Q Result [3] $end
$var wire 1 R Result [2] $end
$var wire 1 S Result [1] $end
$var wire 1 T Result [0] $end

$scope module i1 $end
$var wire 1 U gnd $end
$var wire 1 V vcc $end
$var wire 1 W unknown $end
$var wire 1 X devoe $end
$var wire 1 Y devclrn $end
$var wire 1 Z devpor $end
$var wire 1 [ ww_devoe $end
$var wire 1 \ ww_devclrn $end
$var wire 1 ] ww_devpor $end
$var wire 1 ^ ww_a [15] $end
$var wire 1 _ ww_a [14] $end
$var wire 1 ` ww_a [13] $end
$var wire 1 a ww_a [12] $end
$var wire 1 b ww_a [11] $end
$var wire 1 c ww_a [10] $end
$var wire 1 d ww_a [9] $end
$var wire 1 e ww_a [8] $end
$var wire 1 f ww_a [7] $end
$var wire 1 g ww_a [6] $end
$var wire 1 h ww_a [5] $end
$var wire 1 i ww_a [4] $end
$var wire 1 j ww_a [3] $end
$var wire 1 k ww_a [2] $end
$var wire 1 l ww_a [1] $end
$var wire 1 m ww_a [0] $end
$var wire 1 n ww_b [15] $end
$var wire 1 o ww_b [14] $end
$var wire 1 p ww_b [13] $end
$var wire 1 q ww_b [12] $end
$var wire 1 r ww_b [11] $end
$var wire 1 s ww_b [10] $end
$var wire 1 t ww_b [9] $end
$var wire 1 u ww_b [8] $end
$var wire 1 v ww_b [7] $end
$var wire 1 w ww_b [6] $end
$var wire 1 x ww_b [5] $end
$var wire 1 y ww_b [4] $end
$var wire 1 z ww_b [3] $end
$var wire 1 { ww_b [2] $end
$var wire 1 | ww_b [1] $end
$var wire 1 } ww_b [0] $end
$var wire 1 ~ ww_opcode [2] $end
$var wire 1 !! ww_opcode [1] $end
$var wire 1 "! ww_opcode [0] $end
$var wire 1 #! ww_Result [15] $end
$var wire 1 $! ww_Result [14] $end
$var wire 1 %! ww_Result [13] $end
$var wire 1 &! ww_Result [12] $end
$var wire 1 '! ww_Result [11] $end
$var wire 1 (! ww_Result [10] $end
$var wire 1 )! ww_Result [9] $end
$var wire 1 *! ww_Result [8] $end
$var wire 1 +! ww_Result [7] $end
$var wire 1 ,! ww_Result [6] $end
$var wire 1 -! ww_Result [5] $end
$var wire 1 .! ww_Result [4] $end
$var wire 1 /! ww_Result [3] $end
$var wire 1 0! ww_Result [2] $end
$var wire 1 1! ww_Result [1] $end
$var wire 1 2! ww_Result [0] $end
$var wire 1 3! ww_overflow $end
$var wire 1 4! \ALU0|u8|Mux0~2_combout\ $end
$var wire 1 5! \ALU0|u8|Mux0~3_combout\ $end
$var wire 1 6! \ALU0|u8|Mux0~4_combout\ $end
$var wire 1 7! \ALU1|u3|finalb~0_combout\ $end
$var wire 1 8! \a1|Mux0~0_combout\ $end
$var wire 1 9! \a1|Mux1~0_combout\ $end
$var wire 1 :! \ALU0|u6|CarryOut~0_combout\ $end
$var wire 1 ;! \ALU0|u6|CarryOut~1_combout\ $end
$var wire 1 <! \ALU1|u8|Mux0~0_combout\ $end
$var wire 1 =! \ALU1|u6|sum~0_combout\ $end
$var wire 1 >! \ALU1|u8|Mux0~1_combout\ $end
$var wire 1 ?! \ALU2|u6|sum~0_combout\ $end
$var wire 1 @! \ALU2|u3|finalb~0_combout\ $end
$var wire 1 A! \a1|Mux3~0_combout\ $end
$var wire 1 B! \ALU1|u6|CarryOut~0_combout\ $end
$var wire 1 C! \ALU2|u8|Mux0~0_combout\ $end
$var wire 1 D! \ALU2|u8|Mux0~1_combout\ $end
$var wire 1 E! \ALU3|u6|sum~0_combout\ $end
$var wire 1 F! \ALU2|u6|CarryOut~0_combout\ $end
$var wire 1 G! \ALU3|u8|Mux0~0_combout\ $end
$var wire 1 H! \ALU3|u3|finalb~0_combout\ $end
$var wire 1 I! \ALU3|u8|Mux0~1_combout\ $end
$var wire 1 J! \ALU4|u3|finalb~0_combout\ $end
$var wire 1 K! \ALU3|u6|CarryOut~0_combout\ $end
$var wire 1 L! \ALU4|u8|Mux0~0_combout\ $end
$var wire 1 M! \ALU4|u6|sum~0_combout\ $end
$var wire 1 N! \ALU4|u8|Mux0~1_combout\ $end
$var wire 1 O! \ALU5|u6|sum~0_combout\ $end
$var wire 1 P! \ALU4|u6|CarryOut~0_combout\ $end
$var wire 1 Q! \ALU5|u8|Mux0~0_combout\ $end
$var wire 1 R! \ALU5|u3|finalb~0_combout\ $end
$var wire 1 S! \ALU5|u8|Mux0~1_combout\ $end
$var wire 1 T! \ALU6|u3|finalb~0_combout\ $end
$var wire 1 U! \ALU5|u6|CarryOut~0_combout\ $end
$var wire 1 V! \ALU6|u8|Mux0~0_combout\ $end
$var wire 1 W! \ALU6|u6|sum~0_combout\ $end
$var wire 1 X! \ALU6|u8|Mux0~1_combout\ $end
$var wire 1 Y! \ALU6|u6|CarryOut~0_combout\ $end
$var wire 1 Z! \ALU7|u8|Mux0~0_combout\ $end
$var wire 1 [! \ALU7|u3|finalb~0_combout\ $end
$var wire 1 \! \ALU7|u6|sum~0_combout\ $end
$var wire 1 ]! \ALU7|u8|Mux0~1_combout\ $end
$var wire 1 ^! \ALU8|u3|finalb~0_combout\ $end
$var wire 1 _! \ALU7|u6|CarryOut~0_combout\ $end
$var wire 1 `! \ALU8|u8|Mux0~0_combout\ $end
$var wire 1 a! \ALU8|u6|sum~0_combout\ $end
$var wire 1 b! \ALU8|u8|Mux0~1_combout\ $end
$var wire 1 c! \ALU8|u6|CarryOut~0_combout\ $end
$var wire 1 d! \ALU9|u8|Mux0~0_combout\ $end
$var wire 1 e! \ALU9|u3|finalb~0_combout\ $end
$var wire 1 f! \ALU9|u6|sum~0_combout\ $end
$var wire 1 g! \ALU9|u8|Mux0~1_combout\ $end
$var wire 1 h! \ALU10|u3|finalb~0_combout\ $end
$var wire 1 i! \ALU10|u6|sum~0_combout\ $end
$var wire 1 j! \ALU9|u6|CarryOut~0_combout\ $end
$var wire 1 k! \ALU10|u8|Mux0~0_combout\ $end
$var wire 1 l! \ALU10|u8|Mux0~1_combout\ $end
$var wire 1 m! \ALU11|u3|finalb~0_combout\ $end
$var wire 1 n! \ALU10|u6|CarryOut~0_combout\ $end
$var wire 1 o! \ALU11|u8|Mux0~0_combout\ $end
$var wire 1 p! \ALU11|u6|sum~0_combout\ $end
$var wire 1 q! \ALU11|u8|Mux0~1_combout\ $end
$var wire 1 r! \ALU11|u6|CarryOut~0_combout\ $end
$var wire 1 s! \ALU12|u8|Mux0~0_combout\ $end
$var wire 1 t! \ALU12|u6|sum~0_combout\ $end
$var wire 1 u! \ALU12|u3|finalb~0_combout\ $end
$var wire 1 v! \ALU12|u8|Mux0~1_combout\ $end
$var wire 1 w! \ALU13|u6|sum~0_combout\ $end
$var wire 1 x! \ALU13|u3|finalb~0_combout\ $end
$var wire 1 y! \ALU12|u6|CarryOut~0_combout\ $end
$var wire 1 z! \ALU13|u8|Mux0~0_combout\ $end
$var wire 1 {! \ALU13|u8|Mux0~1_combout\ $end
$var wire 1 |! \ALU13|u6|CarryOut~0_combout\ $end
$var wire 1 }! \ALU14|u8|Mux0~0_combout\ $end
$var wire 1 ~! \ALU14|u6|sum~0_combout\ $end
$var wire 1 !" \ALU14|u3|finalb~0_combout\ $end
$var wire 1 "" \ALU14|u8|Mux0~1_combout\ $end
$var wire 1 #" \ALU15|u3|finalb~0_combout\ $end
$var wire 1 $" \ALU15|u6|sum~0_combout\ $end
$var wire 1 %" \ALU14|u6|CarryOut~0_combout\ $end
$var wire 1 &" \ALU15|u8|Mux0~0_combout\ $end
$var wire 1 '" \ALU15|u8|Mux0~1_combout\ $end
$var wire 1 (" \overflow~0_combout\ $end
$var wire 1 )" \b~combout\ [15] $end
$var wire 1 *" \b~combout\ [14] $end
$var wire 1 +" \b~combout\ [13] $end
$var wire 1 ," \b~combout\ [12] $end
$var wire 1 -" \b~combout\ [11] $end
$var wire 1 ." \b~combout\ [10] $end
$var wire 1 /" \b~combout\ [9] $end
$var wire 1 0" \b~combout\ [8] $end
$var wire 1 1" \b~combout\ [7] $end
$var wire 1 2" \b~combout\ [6] $end
$var wire 1 3" \b~combout\ [5] $end
$var wire 1 4" \b~combout\ [4] $end
$var wire 1 5" \b~combout\ [3] $end
$var wire 1 6" \b~combout\ [2] $end
$var wire 1 7" \b~combout\ [1] $end
$var wire 1 8" \b~combout\ [0] $end
$var wire 1 9" \opcode~combout\ [2] $end
$var wire 1 :" \opcode~combout\ [1] $end
$var wire 1 ;" \opcode~combout\ [0] $end
$var wire 1 <" \a~combout\ [15] $end
$var wire 1 =" \a~combout\ [14] $end
$var wire 1 >" \a~combout\ [13] $end
$var wire 1 ?" \a~combout\ [12] $end
$var wire 1 @" \a~combout\ [11] $end
$var wire 1 A" \a~combout\ [10] $end
$var wire 1 B" \a~combout\ [9] $end
$var wire 1 C" \a~combout\ [8] $end
$var wire 1 D" \a~combout\ [7] $end
$var wire 1 E" \a~combout\ [6] $end
$var wire 1 F" \a~combout\ [5] $end
$var wire 1 G" \a~combout\ [4] $end
$var wire 1 H" \a~combout\ [3] $end
$var wire 1 I" \a~combout\ [2] $end
$var wire 1 J" \a~combout\ [1] $end
$var wire 1 K" \a~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0D
0U
1V
xW
1X
1Y
1Z
1[
1\
1]
03!
14!
05!
16!
07!
08!
19!
0:!
0;!
0<!
1=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
1I!
1J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
1^!
0_!
0`!
1a!
0b!
1c!
0d!
0e!
1f!
1g!
1h!
0i!
1j!
0k!
1l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
1t!
1u!
0v!
0w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
1!"
1""
0#"
1$"
0%"
0&"
1'"
0("
1!
0"
0#
1$
0%
0&
1'
1(
0)
0*
0+
0,
1-
0.
1/
00
01
12
03
14
05
16
07
18
09
1:
0;
1<
0=
0>
0?
1@
1A
1B
0C
1E
1F
0G
0H
0I
1J
1K
0L
0M
1N
0O
1P
1Q
0R
1S
1T
1^
0_
0`
1a
0b
0c
1d
1e
0f
0g
0h
0i
1j
0k
1l
0m
0n
1o
0p
1q
0r
1s
0t
1u
0v
1w
0x
1y
0z
0{
0|
1}
1~
1!!
0"!
1#!
1$!
0%!
0&!
0'!
1(!
1)!
0*!
0+!
1,!
0-!
1.!
1/!
00!
11!
12!
0)"
1*"
0+"
1,"
0-"
1."
0/"
10"
01"
12"
03"
14"
05"
06"
07"
18"
19"
1:"
0;"
1<"
0="
0>"
1?"
0@"
0A"
1B"
1C"
0D"
0E"
0F"
0G"
1H"
0I"
1J"
0K"
$end
#1000000
