[
  {
    "class":"firrtl.EmitAllModulesAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl/"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~Core|Core>dmem",
    "filename":"src/main/resources/tmp_data.hex",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~Core|Core>imem",
    "filename":"src/main/resources/tmp_inst.hex",
    "hexOrBinary":"h"
  }
]