<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2022.2" CL="3668458" TimeStamp="Tue Oct 11 16:36:25 2022"/>
  <DSA Vendor="xilinx.com" BoardId="xd" Name="xilinx_zcu102_base_202220_1" VersionMajor="202220" VersionMinor="1" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="sd_card">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="vitis_design_wrapper"/>
    <Board Name="xilinx.com:zcu102:3.4" Vendor="xilinx.com" Part="xczu9eg-ffvb1156-2-e" BoardPart="xilinx.com:zcu102:part0:3.4">
      <Images>
        <Img Type="HDPI" File="zcu102_board.jpeg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynquplus:xczu9eg:ffvb1156:-2:e">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" DRBDName="vitis_design.bd"/>
      </Device>
    </Devices>
    <Files>
      <File Type="HPFM" Name="hw_emu.hpfm"/>
      <File Type="REBUILD_TCL" Name="prj/rebuild.tcl"/>
      <File Type="TOP_BD" Name="prj/my_project.srcs/sources_1/bd/vitis_design/vitis_design.bd"/>
      <File Type="BOARD_REPO_PATH" Name="board"/>
    </Files>
  </DSA>
</Root>
