0.7
2020.2
May  7 2023
15:10:42
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU4.sv,1696971877,systemVerilog,,/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/adder4.sv,,ALU4,,uvm,,,,,,
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU4_tb.sv,1696978023,systemVerilog,,,,ALU4_tb,,uvm,,,,,,
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/adder4.sv,1694559693,systemVerilog,,/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/divide4.sv,,adder4,,uvm,,,,,,
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/adder4_tb.v,1694560339,systemVerilog,,,,adder4_tb,,uvm,,,,,,
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/divide4.sv,1696915860,systemVerilog,,/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/multiply4.sv,,divide4,,uvm,,,,,,
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/divide4_tb.sv,1696914966,systemVerilog,,,,divide4_tb,,uvm,,,,,,
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/multiply4.sv,1696914091,systemVerilog,,/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/subtract4.sv,,multiply4,,uvm,,,,,,
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/multiply4_tb.sv,1696914477,systemVerilog,,,,multiply4_tb,,uvm,,,,,,
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/subtract4.sv,1696913347,systemVerilog,,/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU4_tb.sv,,subtract4,,uvm,,,,,,
/home/lucas/Desktop/fpga/ALU_4bit/ALU_4bit.srcs/sources_1/new/subtract4_tb.sv,1696913540,systemVerilog,,,,subtract4_tb,,uvm,,,,,,
