// Seed: 1821598891
module module_0;
  wire id_2, id_3;
  wire id_4;
endmodule
module module_0 (
    input uwire id_0,
    input wire id_1,
    output wor id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri id_7,
    output supply1 id_8,
    input tri module_1,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13
);
  wire id_15;
  wand id_16 = id_7 ^ id_13;
  module_0();
  assign id_4 = id_7 ? 1 : id_10 * id_6 + 1;
endmodule
