{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 16:01:02 2022 " "Info: Processing started: Thu Sep 15 16:01:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRNG_IMPL_3 -c TRNG_IMPL_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TRNG_IMPL_3 -c TRNG_IMPL_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trng_impl_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file trng_impl_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRNG_IMPL_3-hardware " "Info: Found design unit 1: TRNG_IMPL_3-hardware" {  } { { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TRNG_IMPL_3 " "Info: Found entity 1: TRNG_IMPL_3" {  } { { "TRNG_IMPL_3.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/flipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-hardware " "Info: Found design unit 1: flipflop-hardware" {  } { { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Info: Found entity 1: flipflop" {  } { { "../TRNG/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/flipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/o_ring.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/o_ring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 O_Ring-hardware " "Info: Found design unit 1: O_Ring-hardware" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 O_Ring " "Info: Found entity 1: O_Ring" {  } { { "../TRNG/O_Ring.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/xor_c.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/rng/trng/xor_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_C-hardware " "Info: Found design unit 1: XOR_C-hardware" {  } { { "../TRNG/XOR_C.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/XOR_C.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XOR_C " "Info: Found entity 1: XOR_C" {  } { { "../TRNG/XOR_C.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/XOR_C.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRNG_IMPL_3 " "Info: Elaborating entity \"TRNG_IMPL_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "O_Ring O_Ring:anel_1_1 " "Info: Elaborating entity \"O_Ring\" for hierarchy \"O_Ring:anel_1_1\"" {  } { { "TRNG_IMPL_3.vhd" "anel_1_1" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:flip_1_1 " "Info: Elaborating entity \"flipflop\" for hierarchy \"flipflop:flip_1_1\"" {  } { { "TRNG_IMPL_3.vhd" "flip_1_1" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_C XOR_C:XOR_1_1 " "Info: Elaborating entity \"XOR_C\" for hierarchy \"XOR_C:XOR_1_1\"" {  } { { "TRNG_IMPL_3.vhd" "XOR_1_1" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG_IMPL_3/TRNG_IMPL_3.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_1_2\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_1_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_3_2\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_3_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_4_2\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_4_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_5_2\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_5_2\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_1_2\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_1_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_3_2\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_3_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_4_2\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_4_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_5_2\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_5_2\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_1_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_1_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_2_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_2_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_3_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_3_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_4_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_4_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_5_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_5_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_6_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_6_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_7_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_7_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_8_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_8_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_9_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_9_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_10_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_10_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_11_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_11_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_12_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_12_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_13_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_13_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_14_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_14_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_15_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_15_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_16_1\|sig3 " "Info (17048): Logic cell \"O_Ring:anel_16_1\|sig3\"" {  } { { "../TRNG/O_Ring.vhd" "sig3" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_1_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_1_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_2_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_2_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_3_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_3_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_4_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_4_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_5_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_5_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_6_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_6_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_7_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_7_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_8_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_8_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_9_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_9_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_10_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_10_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_11_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_11_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_12_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_12_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_13_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_13_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_14_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_14_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_15_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_15_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "O_Ring:anel_16_1\|sig2 " "Info (17048): Logic cell \"O_Ring:anel_16_1\|sig2\"" {  } { { "../TRNG/O_Ring.vhd" "sig2" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/RNG/TRNG/O_Ring.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Info: Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Info: Implemented 117 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 16:01:07 2022 " "Info: Processing ended: Thu Sep 15 16:01:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
