#include "assert.h"
#include "IO.h"
#include "mugOS/Preprocessor.h"
#include "Logging.h"
#include "Panic.h"
#include "IRQ.h"
#include "HAL/IRQFlags.h"
#include "ISR.h"

#include "i8259.h"
#define MODULE "i8259 PIC"

#define PIC_MASTER_CMD		0x0020	// Master's PIC Command port
#define PIC_MASTER_DATA		0x0021	// Master's PIC Data port
#define PIC_SLAVE_CMD		0x00a0	// Slave's PIC Command port
#define PIC_SLAVE_DATA		0x00a1	// Slave's PIC Data port
// PIC ICW1 (Initialization Control Word 1) Commands
#define PIC_ICW1_ICW4		0x01	// Indicates that ICW4 will be present
#define PIC_ICW1_SINGLE		0x02	// Single (cascade) mode
#define PIC_ICW1_INTERVAL4	0x04	// Call address interval 4 (8)
#define PIC_ICW1_LEVEL		0x08	// Level triggered (edge) mode
#define PIC_ICW1_INIT		0x10	// Initialization - required!
// PIC ICW4 (Initialization Control Word 4) Commands
#define PIC_ICW4_8086		0x01	// 8086/88 (MCS-80/85) mode
#define PIC_ICW4_AUTO_EOI	0x02	// Auto (normal) EOI
#define PIC_ICW4_BUF_MASTER	0x04	//
#define PIC_ICW4_SFNM		0x10	// Special fully nested (not)
// PIC Commands
#define PIC_CMD_EOI			0x20	// EOI End Of Interrupt
#define PIC_CMD_READ_IRR	0x0a	// Read IRR Interrupt Request Register
#define PIC_CMD_READ_ISR	0x0b	// Read ISR In-Service Register

#define assertValidIRQ(irq) assert(irq >= 0 && irq < 16)

static uint8_t m_remapOffset;

static inline bool isDivisibleBy8(uint8_t num){
	return ((num & 7) == 0);
}

static inline uint16_t getCombinedRegister(int ocw3){
	// OCW3 to PIC CMD to get the register values. PIC_SLAVE is chained, and
	// represents IRQs 8-15. PIC_MASTER is IRQs 0-7, with 2 being the chain
	outb(PIC_MASTER_CMD, ocw3);
	outb(PIC_SLAVE_CMD, ocw3);
	return (inb(PIC_SLAVE_CMD) << 8) | inb(PIC_MASTER_CMD);
}

// Returns the combined IRR (Interrupt Request Register) values:
// [ bit 15-8 Slave's IRR - bit 8-0 Master's IRR ]
static unused uint16_t i8259_getCombinedIRR(){
	return getCombinedRegister(PIC_CMD_READ_IRR);
}

// Returns the combined ISR (In-Service Register) values:
// [ bit 15-8 Slave's ISR - bit 8-0 Master's ISR ]
static uint16_t i8259_getCombinedISR(){
	return getCombinedRegister(PIC_CMD_READ_ISR);
}

static void remap(uint8_t offset){
	if (!isDivisibleBy8(offset)){
		log(PANIC, MODULE, "PIC configuration error: tried to remap with an incorrect offset");
		log(PANIC, MODULE, "'offset' must be divisible by 8 (got %#hhx)", offset);
		panic();
	}

	m_remapOffset = offset;

	// According to this forum: https://forum.osdev.org/viewtopic.php?t=30111
	// We don't need to io_wait in between PIC coms if we interleave them

	// ICW1
	outb(PIC_MASTER_CMD, PIC_ICW1_ICW4|PIC_ICW1_INIT);
	outb(PIC_SLAVE_CMD, PIC_ICW1_ICW4|PIC_ICW1_INIT);
	// ICW2 - Offsets
	outb(PIC_MASTER_DATA, offset);
	outb(PIC_SLAVE_DATA, offset + 8);
	// ICW3
	outb(PIC_MASTER_DATA, 4); // Tell master for the slave at IRQ2 (0000 0100)
	outb(PIC_SLAVE_DATA, 2); // Tell slave for its cascade identity (0000 0010)
	// ICW4
	outb(PIC_MASTER_DATA, PIC_ICW4_8086); // Have the PICs use 8086 mode (and not 8080 mode)
	outb(PIC_SLAVE_DATA, PIC_ICW4_8086);
}

static void handleSpuriousIRQ7(struct ISR_Params* params){
	uint16_t isr = i8259_getCombinedISR();

	// Actually spurious
	if ((isr & (1<<7)) == 0){
		log(WARNING, MODULE, "Got spurious IRQ 7, ignored (no EOI sent)");
		return;
	}

	// Valid IRQ: execute its handler
	IRQ_prehandler(params);
}

static void handleSpuriousIRQ15(struct ISR_Params* params){
	uint16_t isr = i8259_getCombinedISR();

	// Actually spurious
	if ((isr & (1<<15)) == 0){
		log(WARNING, MODULE, "Got spurious IRQ 15, ignored (no EOI sent)");
		i8259_sendEIO(7); // Master PIC ACK
		return;
	}

	// Valid IRQ: execute its handler
	IRQ_prehandler(params);
}

void i8259_init(){
	remap(ISA_IRQ_OFFSET);
	ISR_installHandler(IRQ_LPT1, handleSpuriousIRQ7);
	ISR_installHandler(IRQ_ATA2, handleSpuriousIRQ15);
}

void i8259_enableSpecific(int irq){
	irq -= m_remapOffset; // remap to PIC IRQ indexes
	assertValidIRQ(irq);

	uint8_t port;

	// Master PIC
	if (irq < 8){
		port = PIC_MASTER_DATA;
	}
	// Slave PIC
	else {
		port = PIC_SLAVE_DATA;
		irq -= 8;
	}

	uint8_t mask = inb(port);
	mask &= ~(1 << irq); // Remove the corresponding bit to the mask
	outb(port, mask);
}

void i8259_disableSpecific(int irq){
	irq -= m_remapOffset;
	assertValidIRQ(irq);

	uint8_t port;

	// Master PIC
	if (irq < 8){
		port = PIC_MASTER_DATA;
	}
	// Slave PIC
	else {
		port = PIC_SLAVE_DATA;
		irq -= 8;
	}

	uint8_t mask = inb(port);
	mask |= (1 << irq); // Add the corresponding bit to the mask
	outb(port, mask);
}

void i8259_enableAllIRQ(){
	// Unmask all interrupts
	outb(PIC_MASTER_DATA, 0x00);
	outb(PIC_SLAVE_DATA, 0x00);
}

void i8259_disableAllIRQ(){
	// Mask all interrupts
	// Note: we don't mask IRQ 2, it's necessary for IRQs in the slave PIC to fire
	outb(PIC_MASTER_DATA, 0xfb);
	outb(PIC_SLAVE_DATA,  0xff);
}

void i8259_sendEIO(int irq){
	irq -= m_remapOffset;
	assertValidIRQ(irq);

	if (irq >= 8)
		outb(PIC_SLAVE_CMD, PIC_CMD_EOI);
	outb(PIC_MASTER_CMD, PIC_CMD_EOI);
}
