clean_buffer_tree -from "prog_reset*"
insert_buffer -new_cell_names mem_left_ipin_5_rd_buf2 [get_pins { "mem_left_ipin_0/*/RD" "mem_left_ipin_1/*/RD" "mem_left_ipin_2/*/RD" "mem_left_ipin_3/*/RD" "mem_left_ipin_4/*/RD" "mem_left_ipin_5/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_left_ipin_11_rd_buf2 [get_pins { "mem_left_ipin_6/*/RD" "mem_left_ipin_7/*/RD" "mem_left_ipin_8/*/RD" "mem_left_ipin_9/*/RD" "mem_left_ipin_10/*/RD" "mem_left_ipin_11/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_left_ipin_16_rd_buf2 [get_pins { "mem_left_ipin_12/*/RD" "mem_left_ipin_13/*/RD" "mem_left_ipin_14/*/RD" "mem_left_ipin_15/*/RD" "mem_left_ipin_16/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_left_ipin_21_rd_buf2 [get_pins { "mem_left_ipin_17/*/RD" "mem_left_ipin_18/*/RD" "mem_left_ipin_19/*/RD" "mem_left_ipin_20/*/RD" "mem_left_ipin_21/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_left_ipin_26_rd_buf2 [get_pins { "mem_left_ipin_22/*/RD" "mem_left_ipin_23/*/RD" "mem_left_ipin_24/*/RD" "mem_left_ipin_25/*/RD" "mem_left_ipin_26/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_left_ipin_31_rd_buf2 [get_pins { "mem_left_ipin_27/*/RD" "mem_left_ipin_28/*/RD" "mem_left_ipin_29/*/RD" "mem_left_ipin_30/*/RD" "mem_left_ipin_31/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_left_ipin_36_rd_buf2 [get_pins { "mem_left_ipin_32/*/RD" "mem_left_ipin_33/*/RD" "mem_left_ipin_34/*/RD" "mem_left_ipin_35/*/RD" "mem_left_ipin_36/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_1_rd_buf2 [get_pins { "mem_left_ipin_37/*/RD" "mem_left_ipin_38/*/RD" "mem_left_ipin_39/*/RD" "mem_right_ipin_0/*/RD" "mem_right_ipin_1/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_5_rd_buf2 [get_pins { "mem_right_ipin_2/*/RD" "mem_right_ipin_3/*/RD" "mem_right_ipin_4/*/RD" "mem_right_ipin_5/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_9_rd_buf2 [get_pins { "mem_right_ipin_6/*/RD" "mem_right_ipin_7/*/RD" "mem_right_ipin_8/*/RD" "mem_right_ipin_9/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_9_rd_buf1 [get_pins { "mem_left_ipin_5_rd_buf2/I" "mem_left_ipin_11_rd_buf2/I" "mem_left_ipin_16_rd_buf2/I" "mem_left_ipin_21_rd_buf2/I" "mem_left_ipin_26_rd_buf2/I" "mem_left_ipin_31_rd_buf2/I" "mem_left_ipin_36_rd_buf2/I" "mem_right_ipin_1_rd_buf2/I" "mem_right_ipin_5_rd_buf2/I" "mem_right_ipin_9_rd_buf2/I"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_13_rd_buf2 [get_pins { "mem_right_ipin_10/*/RD" "mem_right_ipin_11/*/RD" "mem_right_ipin_12/*/RD" "mem_right_ipin_13/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_17_rd_buf2 [get_pins { "mem_right_ipin_14/*/RD" "mem_right_ipin_15/*/RD" "mem_right_ipin_16/*/RD" "mem_right_ipin_17/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_21_rd_buf2 [get_pins { "mem_right_ipin_18/*/RD" "mem_right_ipin_19/*/RD" "mem_right_ipin_20/*/RD" "mem_right_ipin_21/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_25_rd_buf2 [get_pins { "mem_right_ipin_22/*/RD" "mem_right_ipin_23/*/RD" "mem_right_ipin_24/*/RD" "mem_right_ipin_25/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_29_rd_buf2 [get_pins { "mem_right_ipin_26/*/RD" "mem_right_ipin_27/*/RD" "mem_right_ipin_28/*/RD" "mem_right_ipin_29/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_34_rd_buf2 [get_pins { "mem_right_ipin_30/*/RD" "mem_right_ipin_31/*/RD" "mem_right_ipin_32/*/RD" "mem_right_ipin_33/*/RD" "mem_right_ipin_34/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_39_rd_buf2 [get_pins { "mem_right_ipin_35/*/RD" "mem_right_ipin_36/*/RD" "mem_right_ipin_37/*/RD" "mem_right_ipin_38/*/RD" "mem_right_ipin_39/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_47_rd_buf2 [get_pins { "mem_right_ipin_40/*/RD" "mem_right_ipin_41/*/RD" "mem_right_ipin_42/*/RD" "mem_right_ipin_43/*/RD" "mem_right_ipin_44/*/RD" "mem_right_ipin_45/*/RD" "mem_right_ipin_46/*/RD" "mem_right_ipin_47/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_56_rd_buf2 [get_pins { "mem_right_ipin_48/*/RD" "mem_right_ipin_49/*/RD" "mem_right_ipin_50/*/RD" "mem_right_ipin_51/*/RD" "mem_right_ipin_52/*/RD" "mem_right_ipin_53/*/RD" "mem_right_ipin_54/*/RD" "mem_right_ipin_55/*/RD" "mem_right_ipin_56/*/RD"}] [get_lib_cells */CLKBUFV4_7TR40]
insert_buffer -new_cell_names mem_right_ipin_56_rd_buf1 [get_pins { "mem_right_ipin_13_rd_buf2/I" "mem_right_ipin_17_rd_buf2/I" "mem_right_ipin_21_rd_buf2/I" "mem_right_ipin_25_rd_buf2/I" "mem_right_ipin_29_rd_buf2/I" "mem_right_ipin_34_rd_buf2/I" "mem_right_ipin_39_rd_buf2/I" "mem_right_ipin_47_rd_buf2/I" "mem_right_ipin_56_rd_buf2/I"}] [get_lib_cells */CLKBUFV4_7TR40]
