#ifndef CHAPLIN_MASK_H
#define CHAPLIN_MASK_H


/*

This file was generated by merging of the files:

  rv250mask.h
  r6xmask.h


This file has collisions (same define name, different value) for the following defines.
Collisions have been handled by prepending the asic name to the original define name.


  PP_TXPITCH_0__TEX_TAG_CNTL_MASK
  PP_TXPITCH_1__TEX_TAG_CNTL_MASK
  PP_TXPITCH_2__TEX_TAG_CNTL_MASK
  PP_TXPITCH_3__TEX_TAG_CNTL_MASK
  PP_TXPITCH_4__TEX_TAG_CNTL_MASK
  PP_TXPITCH_5__TEX_TAG_CNTL_MASK

*/

#define  GENENB__BLK_IO_BASE_MASK                                    0Xff
#define  MM_INDEX__MM_ADDR_MASK                                      0X7fffffff
#define  MM_INDEX__MM_APER_MASK                                      0X80000000
#define  MM_INDEX__MM_APER                                           0X80000000
#define  BUS_CNTL__BUS_DBL_RESYNC_MASK                               0X1
#define  BUS_CNTL__BUS_DBL_RESYNC                                    0X1
#define  BUS_CNTL__BUS_MSTR_RESET_MASK                               0X2
#define  BUS_CNTL__BUS_MSTR_RESET                                    0X2
#define  BUS_CNTL__BUS_FLUSH_BUF_MASK                                0X4
#define  BUS_CNTL__BUS_FLUSH_BUF                                     0X4
#define  BUS_CNTL__BUS_STOP_REQ_DIS_MASK                             0X8
#define  BUS_CNTL__BUS_STOP_REQ_DIS                                  0X8
#define  BUS_CNTL__BUS_READ_COMBINE_EN_MASK                          0X10
#define  BUS_CNTL__BUS_READ_COMBINE_EN                               0X10
#define  BUS_CNTL__BUS_WRT_COMBINE_EN_MASK                           0X20
#define  BUS_CNTL__BUS_WRT_COMBINE_EN                                0X20
#define  BUS_CNTL__BUS_MASTER_DIS_MASK                               0X40
#define  BUS_CNTL__BUS_MASTER_DIS                                    0X40
#define  BUS_CNTL__BIOS_ROM_WRT_EN_MASK                              0X80
#define  BUS_CNTL__BIOS_ROM_WRT_EN                                   0X80
#define  BUS_CNTL__BUS_PREFETCH_MODE_MASK                            0X300
#define  BUS_CNTL__BUS_VGA_PREFETCH_EN_MASK                          0X400
#define  BUS_CNTL__BUS_VGA_PREFETCH_EN                               0X400
#define  BUS_CNTL__BUS_SGL_READ_DISABLE_MASK                         0X800
#define  BUS_CNTL__BUS_SGL_READ_DISABLE                              0X800
#define  BUS_CNTL__BIOS_DIS_ROM_MASK                                 0X1000
#define  BUS_CNTL__BIOS_DIS_ROM                                      0X1000
#define  BUS_CNTL__BUS_PCI_READ_RETRY_EN_MASK                        0X2000
#define  BUS_CNTL__BUS_PCI_READ_RETRY_EN                             0X2000
#define  BUS_CNTL__BUS_AGP_AD_STEPPING_EN_MASK                       0X4000
#define  BUS_CNTL__BUS_AGP_AD_STEPPING_EN                            0X4000
#define  BUS_CNTL__BUS_PCI_WRT_RETRY_EN_MASK                         0X8000
#define  BUS_CNTL__BUS_PCI_WRT_RETRY_EN                              0X8000
#define  BUS_CNTL__BUS_RETRY_WS_MASK                                 0Xf0000
#define  BUS_CNTL__BUS_MSTR_RD_MULT_MASK                             0X100000
#define  BUS_CNTL__BUS_MSTR_RD_MULT                                  0X100000
#define  BUS_CNTL__BUS_MSTR_RD_LINE_MASK                             0X200000
#define  BUS_CNTL__BUS_MSTR_RD_LINE                                  0X200000
#define  BUS_CNTL__BUS_SUSPEND_MASK                                  0X400000
#define  BUS_CNTL__BUS_SUSPEND                                       0X400000
#define  BUS_CNTL__LAT_16X_MASK                                      0X800000
#define  BUS_CNTL__LAT_16X                                           0X800000
#define  BUS_CNTL__BUS_RD_DISCARD_EN_MASK                            0X1000000
#define  BUS_CNTL__BUS_RD_DISCARD_EN                                 0X1000000
#define  BUS_CNTL__ENFRCWRDY_MASK                                    0X2000000
#define  BUS_CNTL__ENFRCWRDY                                         0X2000000
#define  BUS_CNTL__BUS_MSTR_WS_MASK                                  0X4000000
#define  BUS_CNTL__BUS_MSTR_WS                                       0X4000000
#define  BUS_CNTL__BUS_PARKING_DIS_MASK                              0X8000000
#define  BUS_CNTL__BUS_PARKING_DIS                                   0X8000000
#define  BUS_CNTL__BUS_MSTR_DISCONNECT_EN_MASK                       0X10000000
#define  BUS_CNTL__BUS_MSTR_DISCONNECT_EN                            0X10000000
#define  BUS_CNTL__SERR_EN_MASK                                      0X20000000
#define  BUS_CNTL__SERR_EN                                           0X20000000
#define  BUS_CNTL__BUS_READ_BURST_MASK                               0X40000000
#define  BUS_CNTL__BUS_READ_BURST                                    0X40000000
#define  BUS_CNTL__BUS_RDY_READ_DLY_MASK                             0X80000000
#define  BUS_CNTL__BUS_RDY_READ_DLY                                  0X80000000
#define  HI_STAT__AGP_BUSY_MASK                                      0X8
#define  HI_STAT__AGP_BUSY                                           0X8
#define  BUS_CNTL1__PMI_IO_DISABLE_MASK                              0X1
#define  BUS_CNTL1__PMI_IO_DISABLE                                   0X1
#define  BUS_CNTL1__PMI_MEM_DISABLE_MASK                             0X2
#define  BUS_CNTL1__PMI_MEM_DISABLE                                  0X2
#define  BUS_CNTL1__PMI_BM_DISABLE_MASK                              0X4
#define  BUS_CNTL1__PMI_BM_DISABLE                                   0X4
#define  BUS_CNTL1__PMI_INT_DISABLE_MASK                             0X8
#define  BUS_CNTL1__PMI_INT_DISABLE                                  0X8
#define  BUS_CNTL1__BUS2_WBF_DURING_REG_WRT_EN_MASK                  0X10
#define  BUS_CNTL1__BUS2_WBF_DURING_REG_WRT_EN                       0X10
#define  BUS_CNTL1__BUS2_IMMEDIATE_PMI_DISABLE_MASK                  0X20
#define  BUS_CNTL1__BUS2_IMMEDIATE_PMI_DISABLE                       0X20
#define  BUS_CNTL1__BUS2_VGA_REG_COHERENCY_DIS_MASK                  0X100
#define  BUS_CNTL1__BUS2_VGA_REG_COHERENCY_DIS                       0X100
#define  BUS_CNTL1__BUS2_VGA_MEM_COHERENCY_DIS_MASK                  0X200
#define  BUS_CNTL1__BUS2_VGA_MEM_COHERENCY_DIS                       0X200
#define  BUS_CNTL1__BUS2_HDP_REG_COHERENCY_DIS_MASK                  0X400
#define  BUS_CNTL1__BUS2_HDP_REG_COHERENCY_DIS                       0X400
#define  BUS_CNTL1__BUS2_GUI_INITIATOR_COHERENCY_DIS_MASK            0X800
#define  BUS_CNTL1__BUS2_GUI_INITIATOR_COHERENCY_DIS                 0X800
#define  BUS_CNTL1__BUS2_VGA_FW_COHERENCY_DIS_MASK                   0X1000
#define  BUS_CNTL1__BUS2_VGA_FW_COHERENCY_DIS                        0X1000
#define  BUS_CNTL1__BUS2_ACCEL_FW_COHERENCY_DIS_MASK                 0X2000
#define  BUS_CNTL1__BUS2_ACCEL_FW_COHERENCY_DIS                      0X2000
#define  BUS_CNTL1__BUS2_RD_PANIC_VAL_MASK                           0Xf0000
#define  BUS_CNTL1__BUS2_WRT_PANIC_VAL_MASK                          0Xf00000
#define  BUS_CNTL1__MOBILE_PLATFORM_SEL_MASK                         0Xc000000
#define  BUS_CNTL1__MOBILE_PLATFORM_SEL                              0Xc000000
#define  BUS_CNTL1__SEND_SBA_LATENCY_MASK                            0X70000000
#define  BUS_CNTL1__SEND_SBA_LATENCY                                 0X70000000
#define  BUS_CNTL1__AGPCLK_VALID_MASK                                0X80000000
#define  BUS_CNTL1__AGPCLK_VALID                                     0X80000000
#define  CONFIG_CNTL__APER_REG_ENDIAN_MASK                           0X30
#define  CONFIG_CNTL__CFG_VGA_RAM_EN_MASK                            0X100
#define  CONFIG_CNTL__CFG_VGA_RAM_EN                                 0X100
#define  CONFIG_CNTL__CFG_VGA_IO_DIS_MASK                            0X200
#define  CONFIG_CNTL__CFG_VGA_IO_DIS                                 0X200
#define  CONFIG_CNTL__CFG_ATI_REV_ID_MASK                            0Xf0000
#define  CONFIG_MEMSIZE__CONFIG_MEMSIZE_R2_MASK                      0X1ff00000
#define  CONFIG_APER_0_BASE__APER_0_BASE_MASK                        0Xfe000000
#define  CONFIG_APER_1_BASE__APER_1_BASE_MASK                        0Xff000000
#define  CONFIG_APER_SIZE__APER_SIZE_MASK                            0Xf000000
#define  CONFIG_REG_1_BASE__REG_APER_1_SELECT_MASK                   0X8000
#define  CONFIG_REG_1_BASE__REG_APER_1_SELECT                        0X8000
#define  CONFIG_REG_1_BASE__REG_1_BASE_MASK                          0Xffff0000
#define  CONFIG_REG_APER_SIZE__REG_APER_SIZE_MASK                    0Xffff
#define  PAD_CTLR_STRENGTH__PAD_N_STRENGTH_READ_BACK_MASK            0Xf
#define  PAD_CTLR_STRENGTH__PAD_P_STRENGTH_READ_BACK_MASK            0Xf0
#define  PAD_CTLR_STRENGTH__PAD_N_MANUAL_STRENGTH_MASK               0Xf00
#define  PAD_CTLR_STRENGTH__PAD_P_MANUAL_STRENGTH_MASK               0Xf000
#define  PAD_CTLR_STRENGTH__PAD_MANUAL_OVERRIDE_MASK                 0X10000
#define  PAD_CTLR_STRENGTH__PAD_MANUAL_OVERRIDE                      0X10000
#define  PAD_CTLR_STRENGTH__PAD_TEST_OUT_MASK                        0X20000
#define  PAD_CTLR_STRENGTH__PAD_TEST_OUT                             0X20000
#define  PAD_CTLR_STRENGTH__PAD_DUMMY_OUT_MASK                       0X40000
#define  PAD_CTLR_STRENGTH__PAD_DUMMY_OUT                            0X40000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DFR_MASK                       0X80000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DFR                            0X80000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN_MASK                    0X100000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN                         0X100000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DREN_MASK                      0X200000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DREN                           0X200000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF_MASK                     0X800000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF                          0X800000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DFR_OVERRIDE_MASK              0X1000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DFR_OVERRIDE                   0X1000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN_OVERRIDE_MASK           0X2000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SCHMEN_OVERRIDE                0X2000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DREN_OVERRIDE_MASK             0X4000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_DREN_OVERRIDE                  0X4000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF_OVERRIDE_MASK            0X10000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_VDIFF_OVERRIDE                 0X10000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SLEWN_MASK                     0X20000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SLEWN                          0X20000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SLEWP_MASK                     0X40000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SLEWP                          0X40000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SLEW_OVERRIDE_R2_MASK          0X80000000
#define  PAD_CTLR_STRENGTH__PAD_HI_IO_SLEW_OVERRIDE_R2               0X80000000
#define  PAD_CTLR_UPDATE__PAD_UPDATE_RATE_MASK                       0X1f
#define  PAD_CTLR_UPDATE__PAD_SAMPLE_DELAY_MASK                      0X1f00
#define  PAD_CTLR_UPDATE__PAD_INC_THRESHOLD_MASK                     0X1f0000
#define  PAD_CTLR_UPDATE__PAD_DEC_THRESHOLD_MASK                     0X1f000000
#define  FW_CNTL__WBF_WM_MAX_MASK                                    0Xf
#define  FW_CNTL__WBF_WM_MIN_MASK                                    0Xf0
#define  FW_CNTL__DISCONNECT_W_DATA_STOPTRDY_MIN_MASK                0Xf00
#define  FW_CNTL__DISCONNECT_WO_DATA_STOPTRDY_MIN_MASK               0Xf000
#define  FW_CNTL__HOLD_FW_FIFO_MASK                                  0X10000
#define  FW_CNTL__HOLD_FW_FIFO                                       0X10000
#define  FW_CNTL__FORCE_FW_WBF_MASK                                  0X20000
#define  FW_CNTL__FORCE_FW_WBF                                       0X20000
#define  FW_CNTL__DIS_FW_WBF_MASK                                    0X40000
#define  FW_CNTL__DIS_FW_WBF                                         0X40000
#define  FW_CNTL__DISCONNECT_MODE_MASK                               0X180000
#define  FW_CNTL__DIS_WBF_WAIT_FOR_FRAME_MASK                        0X200000
#define  FW_CNTL__DIS_WBF_WAIT_FOR_FRAME                             0X200000
#define  FW_CNTL__EN_TRDY_WAIT_FOR_FIFOAVL_MASK                      0X400000
#define  FW_CNTL__EN_TRDY_WAIT_FOR_FIFOAVL                           0X400000
#define  FW_CNTL__TRDY_WS_COUNT_MASK                                 0X7800000
#define  FW_CNTL__DIS_FW_ROTATION_MASK                               0X8000000
#define  FW_CNTL__DIS_FW_ROTATION                                    0X8000000
#define  FW_CNTL__FORCE_TRDY_1WS_MASK                                0X10000000
#define  FW_CNTL__FORCE_TRDY_1WS                                     0X10000000
#define  FW_CNTL__IGNORE_STRAP_FW_DIS_MASK                           0X20000000
#define  FW_CNTL__IGNORE_STRAP_FW_DIS                                0X20000000
#define  FW_CNTL__FW_MISC_MASK                                       0Xc0000000
#define  FW_STATUS__FW_IDLE_MASK                                     0X1
#define  FW_STATUS__FW_IDLE                                          0X1
#define  FW_STATUS__STAT_FW_CLEAN_MASK                               0X2
#define  FW_STATUS__STAT_FW_CLEAN                                    0X2
#define  FW_STATUS__FW_WAVL_MASK                                     0Xf8000000
#define  AGP_CNTL__MAX_IDLE_CLK_MASK                                 0Xff
#define  AGP_CNTL__HOLD_RD_FIFO_MASK                                 0X100
#define  AGP_CNTL__HOLD_RD_FIFO                                      0X100
#define  AGP_CNTL__HOLD_RQ_FIFO_MASK                                 0X200
#define  AGP_CNTL__HOLD_RQ_FIFO                                      0X200
#define  AGP_CNTL__EN_2X_STBB_MASK                                   0X400
#define  AGP_CNTL__EN_2X_STBB                                        0X400
#define  AGP_CNTL__FORCE_FULL_SBA_MASK                               0X800
#define  AGP_CNTL__FORCE_FULL_SBA                                    0X800
#define  AGP_CNTL__SBA_DIS_MASK                                      0X1000
#define  AGP_CNTL__SBA_DIS                                           0X1000
#define  AGP_CNTL__AGP_REV_ID_MASK                                   0X2000
#define  AGP_CNTL__AGP_REV_ID                                        0X2000
#define  AGP_CNTL__REG_CRIPPLE_AGP4X_MASK                            0X4000
#define  AGP_CNTL__REG_CRIPPLE_AGP4X                                 0X4000
#define  AGP_CNTL__REG_CRIPPLE_AGP2X4X_MASK                          0X8000
#define  AGP_CNTL__REG_CRIPPLE_AGP2X4X                               0X8000
#define  AGP_CNTL__FORCE_INT_VREF_MASK                               0X10000
#define  AGP_CNTL__FORCE_INT_VREF                                    0X10000
#define  AGP_CNTL__PENDING_SLOTS_VAL_MASK                            0X60000
#define  AGP_CNTL__PENDING_SLOTS_SEL_MASK                            0X80000
#define  AGP_CNTL__PENDING_SLOTS_SEL                                 0X80000
#define  AGP_CNTL__EN_EXTENDED_AD_STB_2X_MASK                        0X100000
#define  AGP_CNTL__EN_EXTENDED_AD_STB_2X                             0X100000
#define  AGP_CNTL__DIS_QUEUED_GNT_FIX_MASK                           0X200000
#define  AGP_CNTL__DIS_QUEUED_GNT_FIX                                0X200000
#define  AGP_CNTL__EN_RDATA2X4X_MULTIRESET_MASK                      0X400000
#define  AGP_CNTL__EN_RDATA2X4X_MULTIRESET                           0X400000
#define  AGP_CNTL__EN_RBFCALM_MASK                                   0X800000
#define  AGP_CNTL__EN_RBFCALM                                        0X800000
#define  AGP_CNTL__FORCE_EXT_VREF_MASK                               0X1000000
#define  AGP_CNTL__FORCE_EXT_VREF                                    0X1000000
#define  AGP_CNTL__DIS_RBF_MASK                                      0X2000000
#define  AGP_CNTL__DIS_RBF                                           0X2000000
#define  AGP_CNTL__DELAY_FIRST_SBA_EN_MASK                           0X4000000
#define  AGP_CNTL__DELAY_FIRST_SBA_EN                                0X4000000
#define  AGP_CNTL__DELAY_FIRST_SBA_VAL_MASK                          0X38000000
#define  AGP_CNTL__AGP_MISC_R2_MASK                                  0Xc0000000
#define  PAD_CTLR_MISC__PAD_HI_IO_PREAMPH_MASK                       0X100
#define  PAD_CTLR_MISC__PAD_HI_IO_PREAMPH                            0X100
#define  VENDOR_ID__VENDOR_ID_MASK                                   0Xffff
#define  DEVICE_ID__DEVICE_ID_MASK                                   0Xffff
#define  COMMAND__IO_ACCESS_EN_MASK                                  0X1
#define  COMMAND__IO_ACCESS_EN                                       0X1
#define  COMMAND__MEM_ACCESS_EN_MASK                                 0X2
#define  COMMAND__MEM_ACCESS_EN                                      0X2
#define  COMMAND__BUS_MASTER_EN_MASK                                 0X4
#define  COMMAND__BUS_MASTER_EN                                      0X4
#define  COMMAND__SPECIAL_CYCLE_EN_MASK                              0X8
#define  COMMAND__SPECIAL_CYCLE_EN                                   0X8
#define  COMMAND__MEM_WRITE_INVALIDATE_EN_MASK                       0X10
#define  COMMAND__MEM_WRITE_INVALIDATE_EN                            0X10
#define  COMMAND__PAL_SNOOP_EN_MASK                                  0X20
#define  COMMAND__PAL_SNOOP_EN                                       0X20
#define  COMMAND__PARITY_ERROR_EN_MASK                               0X40
#define  COMMAND__PARITY_ERROR_EN                                    0X40
#define  COMMAND__AD_STEPPING_MASK                                   0X80
#define  COMMAND__AD_STEPPING                                        0X80
#define  COMMAND__SERR_EN_MASK                                       0X100
#define  COMMAND__SERR_EN                                            0X100
#define  COMMAND__FAST_B2B_EN_MASK                                   0X200
#define  COMMAND__FAST_B2B_EN                                        0X200
#define  STATUS__CAP_LIST_MASK                                       0X10
#define  STATUS__CAP_LIST                                            0X10
#define  STATUS__PCI_66_EN_MASK                                      0X20
#define  STATUS__PCI_66_EN                                           0X20
#define  STATUS__UDF_EN_MASK                                         0X40
#define  STATUS__UDF_EN                                              0X40
#define  STATUS__FAST_BACK_CAPABLE_MASK                              0X80
#define  STATUS__FAST_BACK_CAPABLE                                   0X80
#define  STATUS__DEVSEL_TIMING_MASK                                  0X600
#define  STATUS__SIGNAL_TARGET_ABORT_MASK                            0X800
#define  STATUS__SIGNAL_TARGET_ABORT                                 0X800
#define  STATUS__RECEIVED_TARGET_ABORT_MASK                          0X1000
#define  STATUS__RECEIVED_TARGET_ABORT                               0X1000
#define  STATUS__RECEIVED_MASTER_ABORT_MASK                          0X2000
#define  STATUS__RECEIVED_MASTER_ABORT                               0X2000
#define  STATUS__SIGNALED_SYSTEM_ERROR_MASK                          0X4000
#define  STATUS__SIGNALED_SYSTEM_ERROR                               0X4000
#define  STATUS__PARITY_ERROR_DETECTED_MASK                          0X8000
#define  STATUS__PARITY_ERROR_DETECTED                               0X8000
#define  REVISION_ID__MINOR_REV_ID_MASK                              0Xf
#define  REVISION_ID__MAJOR_REV_ID_MASK                              0Xf0
#define  REGPROG_INF__REG_LEVEL_PROG_INF_MASK                        0Xff
#define  SUB_CLASS__SUB_CLASS_INF_MASK                               0X80
#define  SUB_CLASS__SUB_CLASS_INF                                    0X80
#define  BASE_CODE__BASE_CLASS_CODE_MASK                             0Xff
#define  CACHE_LINE__CACHE_LINE_SIZE_MASK                            0Xff
#define  LATENCY__LATENCY_TIMER_MASK                                 0Xff
#define  HEADER__HEADER_TYPE_MASK                                    0X7f
#define  HEADER__DEVICE_TYPE_MASK                                    0X80
#define  HEADER__DEVICE_TYPE                                         0X80
#define  BIST__BIST_COMP_MASK                                        0Xf
#define  BIST__BIST_STRT_MASK                                        0X40
#define  BIST__BIST_STRT                                             0X40
#define  BIST__BIST_CAP_MASK                                         0X80
#define  BIST__BIST_CAP                                              0X80
#define  MEM_BASE__PREFETCH_EN_MASK                                  0X8
#define  MEM_BASE__PREFETCH_EN                                       0X8
#define  MEM_BASE__MEM_BASE_MASK                                     0Xfe000000
#define  IO_BASE__BLOCK_IO_BIT_MASK                                  0Xff
#define  IO_BASE__IO_BASE_MASK                                       0Xffffff00
#define  REG_BASE__REG_BASE_MASK                                     0Xffff0000
#define  ADAPTER_ID__SUBSYSTEM_VENDOR_ID_MASK                        0Xffff
#define  ADAPTER_ID__SUBSYSTEM_ID_MASK                               0Xffff0000
#define  BIOS_ROM__BIOS_ROM_EN_MASK                                  0X1
#define  BIOS_ROM__BIOS_ROM_EN                                       0X1
#define  BIOS_ROM__BIOS_BASE_ADDR_MASK                               0Xfffe0000
#define  CAPABILITIES_PTR__CAP_PTR_MASK                              0Xff
#define  INTERRUPT_LINE__INTERRUPT_LINE_MASK                         0Xff
#define  INTERRUPT_PIN__INTERRUPT_PIN_MASK                           0X1
#define  INTERRUPT_PIN__INTERRUPT_PIN                                0X1
#define  MIN_GRANT__MIN_GNT_MASK                                     0Xff
#define  MAX_LATENCY__MAX_LAT_MASK                                   0Xff
#define  ADAPTER_ID_W__SUBSYSTEM_VENDOR_ID_MASK                      0Xffff
#define  ADAPTER_ID_W__SUBSYSTEM_ID_MASK                             0Xffff0000
#define  PMI_CAP_ID__PMI_CAP_ID_MASK                                 0Xff
#define  PMI_NXT_CAP_PTR__PMI_NXT_CAP_PTR_MASK                       0Xff
#define  PMI_PMC_REG__PMI_VERSION_MASK                               0X7
#define  PMI_PMC_REG__PMI_PME_CLOCK_MASK                             0X8
#define  PMI_PMC_REG__PMI_PME_CLOCK                                  0X8
#define  PMI_PMC_REG__PMI_DEV_SPECIFIC_INIT_MASK                     0X20
#define  PMI_PMC_REG__PMI_DEV_SPECIFIC_INIT                          0X20
#define  PMI_PMC_REG__PMI_D1_SUPPORT_MASK                            0X200
#define  PMI_PMC_REG__PMI_D1_SUPPORT                                 0X200
#define  PMI_PMC_REG__PMI_D2_SUPPORT_MASK                            0X400
#define  PMI_PMC_REG__PMI_D2_SUPPORT                                 0X400
#define  PMI_PMC_REG__PMI_PME_SUPPORT_MASK                           0Xf800
#define  PM_STATUS__PMI_POWER_STATE_MASK                             0X3
#define  PM_STATUS__PMI_PME_EN_MASK                                  0X100
#define  PM_STATUS__PMI_PME_EN                                       0X100
#define  PM_STATUS__PMI_DATA_SELECT_MASK                             0X1e00
#define  PM_STATUS__PMI_DATA_SCALE_MASK                              0X6000
#define  PM_STATUS__PMI_PME_STATUS_MASK                              0X8000
#define  PM_STATUS__PMI_PME_STATUS                                   0X8000
#define  PMI_DATA__PMI_DATA_MASK                                     0Xff
#define  AGP_CAP_ID__CAP_ID_MASK                                     0Xff
#define  AGP_CAP_ID__NEXT_PTR_MASK                                   0Xff00
#define  AGP_CAP_ID__AGP_MINOR_MASK                                  0Xf0000
#define  AGP_CAP_ID__AGP_MAJOR_MASK                                  0Xf00000
#define  AGP_STATUS__RATE1X_MASK                                     0X1
#define  AGP_STATUS__RATE1X                                          0X1
#define  AGP_STATUS__RATE2X_MASK                                     0X2
#define  AGP_STATUS__RATE2X                                          0X2
#define  AGP_STATUS__RATE4X_MASK                                     0X4
#define  AGP_STATUS__RATE4X                                          0X4
#define  AGP_STATUS__FW_MASK                                         0X10
#define  AGP_STATUS__FW                                              0X10
#define  AGP_STATUS__MODE_4G_MASK                                    0X20
#define  AGP_STATUS__MODE_4G                                         0X20
#define  AGP_STATUS__SBA_MASK                                        0X200
#define  AGP_STATUS__SBA                                             0X200
#define  AGP_STATUS__RQ_MASK                                         0Xff000000
#define  AGP_COMMAND__DATA_RATE_MASK                                 0X7
#define  AGP_COMMAND__FW_EN_MASK                                     0X10
#define  AGP_COMMAND__FW_EN                                          0X10
#define  AGP_COMMAND__MODE_4G_EN_MASK                                0X20
#define  AGP_COMMAND__MODE_4G_EN                                     0X20
#define  AGP_COMMAND__AGP_EN_MASK                                    0X100
#define  AGP_COMMAND__AGP_EN                                         0X100
#define  AGP_COMMAND__SBA_EN_MASK                                    0X200
#define  AGP_COMMAND__SBA_EN                                         0X200
#define  AGP_COMMAND__RQ_DEPTH_MASK                                  0Xff000000
#define  F1_VENDOR_ID__F1_VENDOR_ID_MASK                             0Xffff
#define  F1_DEVICE_ID__F1_DEVICE_ID_MASK                             0Xffff
#define  F1_COMMAND__F1_IO_ACCESS_EN_MASK                            0X1
#define  F1_COMMAND__F1_IO_ACCESS_EN                                 0X1
#define  F1_COMMAND__F1_MEM_ACCESS_EN_MASK                           0X2
#define  F1_COMMAND__F1_MEM_ACCESS_EN                                0X2
#define  F1_COMMAND__F1_BUS_MASTER_EN_MASK                           0X4
#define  F1_COMMAND__F1_BUS_MASTER_EN                                0X4
#define  F1_COMMAND__F1_AD_STEPPING_MASK                             0X80
#define  F1_COMMAND__F1_AD_STEPPING                                  0X80
#define  F1_COMMAND__F1_FAST_B2B_EN_MASK                             0X200
#define  F1_COMMAND__F1_FAST_B2B_EN                                  0X200
#define  F1_STATUS__F1_CAP_LIST_MASK                                 0X10
#define  F1_STATUS__F1_CAP_LIST                                      0X10
#define  F1_STATUS__F1_PCI_66_EN_MASK                                0X20
#define  F1_STATUS__F1_PCI_66_EN                                     0X20
#define  F1_STATUS__F1_UDF_EN_MASK                                   0X40
#define  F1_STATUS__F1_UDF_EN                                        0X40
#define  F1_STATUS__F1_FAST_BACK_CAPABLE_MASK                        0X80
#define  F1_STATUS__F1_FAST_BACK_CAPABLE                             0X80
#define  F1_STATUS__F1_DEVSEL_TIMING_MASK                            0X600
#define  F1_STATUS__F1_SIGNAL_TARGET_ABORT_MASK                      0X800
#define  F1_STATUS__F1_SIGNAL_TARGET_ABORT                           0X800
#define  F1_STATUS__F1_RECEIVED_TARGET_ABORT_MASK                    0X1000
#define  F1_STATUS__F1_RECEIVED_TARGET_ABORT                         0X1000
#define  F1_STATUS__F1_RECEIVED_MASTER_ABORT_MASK                    0X2000
#define  F1_STATUS__F1_RECEIVED_MASTER_ABORT                         0X2000
#define  F1_STATUS__F1_PARITY_ERROR_DETECTED_MASK                    0X8000
#define  F1_STATUS__F1_PARITY_ERROR_DETECTED                         0X8000
#define  F1_REVISION_ID__F1_MINOR_REV_ID_MASK                        0Xf
#define  F1_REVISION_ID__F1_MAJOR_REV_ID_MASK                        0Xf0
#define  F1_REGPROG_INF__F1_REG_LEVEL_PROG_INF_MASK                  0Xff
#define  F1_SUB_CLASS__F1_SUB_CLASS_INF_MASK                         0X80
#define  F1_SUB_CLASS__F1_SUB_CLASS_INF                              0X80
#define  F1_BASE_CODE__F1_BASE_CLASS_CODE_MASK                       0Xff
#define  F1_CACHE_LINE__F1_CACHE_LINE_SIZE_MASK                      0Xff
#define  F1_LATENCY__F1_LATENCY_TIMER_MASK                           0Xff
#define  F1_HEADER__F1_HEADER_TYPE_MASK                              0X7f
#define  F1_HEADER__F1_DEVICE_TYPE_MASK                              0X80
#define  F1_HEADER__F1_DEVICE_TYPE                                   0X80
#define  F1_BIST__F1_BIST_COMP_MASK                                  0Xf
#define  F1_BIST__F1_BIST_STRT_MASK                                  0X40
#define  F1_BIST__F1_BIST_STRT                                       0X40
#define  F1_BIST__F1_BIST_CAP_MASK                                   0X80
#define  F1_BIST__F1_BIST_CAP                                        0X80
#define  F1_MEM_BASE__F1_PREFETCH_EN_MASK                            0X8
#define  F1_MEM_BASE__F1_PREFETCH_EN                                 0X8
#define  F1_MEM_BASE__F1_MEM_BASE_MASK                               0Xfe000000
#define  F1_REG_BASE__F1_REG_BASE_MASK                               0Xffff0000
#define  F1_ADAPTER_ID__F1_SUBSYSTEM_VENDOR_ID_MASK                  0Xffff
#define  F1_ADAPTER_ID__F1_SUBSYSTEM_ID_MASK                         0Xffff0000
#define  F1_CAPABILITIES_PTR__F1_CAP_PTR_MASK                        0Xff
#define  F1_INTERRUPT_LINE__F1_INTERRUPT_LINE_MASK                   0Xff
#define  F1_INTERRUPT_PIN__F1_INTERRUPT_PIN_MASK                     0X1
#define  F1_INTERRUPT_PIN__F1_INTERRUPT_PIN                          0X1
#define  F1_MIN_GRANT__F1_MIN_GNT_MASK                               0Xff
#define  F1_MAX_LATENCY__F1_MAX_LAT_MASK                             0Xff
#define  F1_PMI_CAP_ID__F1_PMI_CAP_ID_MASK                           0Xff
#define  F1_PMI_NXT_CAP_PTR__F1_PMI_NXT_CAP_PTR_MASK                 0Xff
#define  F1_PMI_PMC_REG__F1_PMI_VERSION_MASK                         0X7
#define  F1_PMI_PMC_REG__F1_PMI_PME_CLOCK_MASK                       0X8
#define  F1_PMI_PMC_REG__F1_PMI_PME_CLOCK                            0X8
#define  F1_PMI_PMC_REG__F1_PMI_DEV_SPECIFIC_INIT_MASK               0X20
#define  F1_PMI_PMC_REG__F1_PMI_DEV_SPECIFIC_INIT                    0X20
#define  F1_PMI_PMC_REG__F1_PMI_D1_SUPPORT_MASK                      0X200
#define  F1_PMI_PMC_REG__F1_PMI_D1_SUPPORT                           0X200
#define  F1_PMI_PMC_REG__F1_PMI_D2_SUPPORT_MASK                      0X400
#define  F1_PMI_PMC_REG__F1_PMI_D2_SUPPORT                           0X400
#define  F1_PMI_PMC_REG__F1_PMI_PME_SUPPORT_MASK                     0Xf800
#define  F1_PM_STATUS__F1_PMI_POWER_STATE_MASK                       0X3
#define  F1_PM_STATUS__F1_PMI_PME_EN_MASK                            0X100
#define  F1_PM_STATUS__F1_PMI_PME_EN                                 0X100
#define  F1_PM_STATUS__F1_PMI_DATA_SELECT_MASK                       0X1e00
#define  F1_PM_STATUS__F1_PMI_DATA_SCALE_MASK                        0X6000
#define  F1_PM_STATUS__F1_PMI_PME_STATUS_MASK                        0X8000
#define  F1_PM_STATUS__F1_PMI_PME_STATUS                             0X8000
#define  F1_PMI_DATA__F1_PMI_DATA_MASK                               0Xff
#define  F1_AGP_CAP_ID__F1_CAP_ID_MASK                               0Xff
#define  F1_AGP_CAP_ID__F1_NEXT_PTR_MASK                             0Xff00
#define  F1_AGP_CAP_ID__F1_AGP_MINOR_MASK                            0Xf0000
#define  F1_AGP_CAP_ID__F1_AGP_MAJOR_MASK                            0Xf00000
#define  F1_AGP_STATUS__F1_RATE1X_MASK                               0X1
#define  F1_AGP_STATUS__F1_RATE1X                                    0X1
#define  F1_AGP_STATUS__F1_RATE2X_MASK                               0X2
#define  F1_AGP_STATUS__F1_RATE2X                                    0X2
#define  F1_AGP_STATUS__F1_RATE4X_MASK                               0X4
#define  F1_AGP_STATUS__F1_RATE4X                                    0X4
#define  F1_AGP_STATUS__F1_FW_MASK                                   0X10
#define  F1_AGP_STATUS__F1_FW                                        0X10
#define  F1_AGP_STATUS__F1_MODE_4G_MASK                              0X20
#define  F1_AGP_STATUS__F1_MODE_4G                                   0X20
#define  F1_AGP_STATUS__F1_SBA_MASK                                  0X200
#define  F1_AGP_STATUS__F1_SBA                                       0X200
#define  F1_AGP_STATUS__F1_RQ_MASK                                   0Xff000000
#define  F1_AGP_COMMAND__F1_DATA_RATE_MASK                           0X7
#define  F1_AGP_COMMAND__F1_FW_EN_MASK                               0X10
#define  F1_AGP_COMMAND__F1_FW_EN                                    0X10
#define  F1_AGP_COMMAND__F1_MODE_4G_EN_MASK                          0X20
#define  F1_AGP_COMMAND__F1_MODE_4G_EN                               0X20
#define  F1_AGP_COMMAND__F1_AGP_EN_MASK                              0X100
#define  F1_AGP_COMMAND__F1_AGP_EN                                   0X100
#define  F1_AGP_COMMAND__F1_SBA_EN_MASK                              0X200
#define  F1_AGP_COMMAND__F1_SBA_EN                                   0X200
#define  F1_AGP_COMMAND__F1_RQ_DEPTH_MASK                            0Xff000000
#define  AIC_CTRL__TRANSLATE_EN_MASK                                 0X1
#define  AIC_CTRL__TRANSLATE_EN                                      0X1
#define  AIC_CTRL__DIS_OUT_OF_PCI_GART_ACCESS_MASK                   0X2
#define  AIC_CTRL__DIS_OUT_OF_PCI_GART_ACCESS                        0X2
#define  AIC_CTRL__HW_1_DEBUG_MASK                                   0X4
#define  AIC_CTRL__HW_1_DEBUG                                        0X4
#define  AIC_CTRL__HW_2_DEBUG_MASK                                   0X8
#define  AIC_CTRL__HW_2_DEBUG                                        0X8
#define  AIC_CTRL__HW_3_DEBUG_MASK                                   0X10
#define  AIC_CTRL__HW_3_DEBUG                                        0X10
#define  AIC_CTRL__HW_4_DEBUG_MASK                                   0X20
#define  AIC_CTRL__HW_4_DEBUG                                        0X20
#define  AIC_CTRL__HW_5_DEBUG_MASK                                   0X40
#define  AIC_CTRL__HW_5_DEBUG                                        0X40
#define  AIC_CTRL__HW_6_DEBUG_MASK                                   0X80
#define  AIC_CTRL__HW_6_DEBUG                                        0X80
#define  AIC_CTRL__HW_7_DEBUG_MASK                                   0X100
#define  AIC_CTRL__HW_7_DEBUG                                        0X100
#define  AIC_CTRL__HW_8_DEBUG_MASK                                   0X200
#define  AIC_CTRL__HW_8_DEBUG                                        0X200
#define  AIC_CTRL__HW_9_DEBUG_MASK                                   0X400
#define  AIC_CTRL__HW_9_DEBUG                                        0X400
#define  AIC_CTRL__HW_A_DEBUG_MASK                                   0X800
#define  AIC_CTRL__HW_A_DEBUG                                        0X800
#define  AIC_CTRL__HW_B_DEBUG_MASK                                   0X1000
#define  AIC_CTRL__HW_B_DEBUG                                        0X1000
#define  AIC_CTRL__HW_C_DEBUG_MASK                                   0X2000
#define  AIC_CTRL__HW_C_DEBUG                                        0X2000
#define  AIC_CTRL__HW_D_DEBUG_MASK                                   0X4000
#define  AIC_CTRL__HW_D_DEBUG                                        0X4000
#define  AIC_CTRL__HW_E_DEBUG_MASK                                   0X8000
#define  AIC_CTRL__HW_E_DEBUG                                        0X8000
#define  AIC_CTRL__HW_F_DEBUG_MASK                                   0X10000
#define  AIC_CTRL__HW_F_DEBUG                                        0X10000
#define  AIC_CTRL__HW_10_DEBUG_MASK                                  0X20000
#define  AIC_CTRL__HW_10_DEBUG                                       0X20000
#define  AIC_CTRL__HW_11_DEBUG_MASK                                  0X40000
#define  AIC_CTRL__HW_11_DEBUG                                       0X40000
#define  AIC_CTRL__HW_12_DEBUG_MASK                                  0X80000
#define  AIC_CTRL__HW_12_DEBUG                                       0X80000
#define  AIC_CTRL__HW_13_DEBUG_MASK                                  0X100000
#define  AIC_CTRL__HW_13_DEBUG                                       0X100000
#define  AIC_CTRL__HW_14_DEBUG_MASK                                  0X200000
#define  AIC_CTRL__HW_14_DEBUG                                       0X200000
#define  AIC_CTRL__HW_15_DEBUG_MASK                                  0X400000
#define  AIC_CTRL__HW_15_DEBUG                                       0X400000
#define  AIC_CTRL__HW_16_DEBUG_MASK                                  0X800000
#define  AIC_CTRL__HW_16_DEBUG                                       0X800000
#define  AIC_CTRL__HW_17_DEBUG_MASK                                  0X1000000
#define  AIC_CTRL__HW_17_DEBUG                                       0X1000000
#define  AIC_CTRL__HW_18_DEBUG_MASK                                  0X2000000
#define  AIC_CTRL__HW_18_DEBUG                                       0X2000000
#define  AIC_CTRL__HW_19_DEBUG_MASK                                  0X4000000
#define  AIC_CTRL__HW_19_DEBUG                                       0X4000000
#define  AIC_CTRL__HW_1A_DEBUG_MASK                                  0X8000000
#define  AIC_CTRL__HW_1A_DEBUG                                       0X8000000
#define  AIC_CTRL__HW_1B_DEBUG_MASK                                  0X10000000
#define  AIC_CTRL__HW_1B_DEBUG                                       0X10000000
#define  AIC_CTRL__HW_1C_DEBUG_MASK                                  0X20000000
#define  AIC_CTRL__HW_1C_DEBUG                                       0X20000000
#define  AIC_CTRL__HW_1D_DEBUG_MASK                                  0X40000000
#define  AIC_CTRL__HW_1D_DEBUG                                       0X40000000
#define  AIC_CTRL__HW_1E_DEBUG_MASK                                  0X80000000
#define  AIC_CTRL__HW_1E_DEBUG                                       0X80000000
#define  AIC_STAT__AIC_TLB_VLD_MASK                                  0X1
#define  AIC_STAT__AIC_TLB_VLD                                       0X1
#define  AIC_STAT__AIC_STAT1_MASK                                    0X2
#define  AIC_STAT__AIC_STAT1                                         0X2
#define  AIC_STAT__AIC_STAT0_MASK                                    0X4
#define  AIC_STAT__AIC_STAT0                                         0X4
#define  AIC_PT_BASE__AIC_PT_BASE_MASK                               0Xfffff000
#define  AIC_LO_ADDR__AIC_LO_ADDR_MASK                               0Xfffff000
#define  AIC_HI_ADDR__AIC_HI_ADDR_MASK                               0Xfffff000
#define  AIC_TLB_ADDR__AIC_TLB_ADDR_MASK                             0Xfffff000
#define  AIC_TLB_DATA__AIC_TLB_DATA_MASK                             0Xfffff000
#define  GENMO_WT__GENMO_MONO_ADDRESS_B_MASK                         0X1
#define  GENMO_WT__GENMO_MONO_ADDRESS_B                              0X1
#define  GENMO_WT__VGA_RAM_EN_MASK                                   0X2
#define  GENMO_WT__VGA_RAM_EN                                        0X2
#define  GENMO_WT__VGA_CKSEL_MASK                                    0Xc
#define  GENMO_WT__ODD_EVEN_MD_PGSEL_MASK                            0X20
#define  GENMO_WT__ODD_EVEN_MD_PGSEL                                 0X20
#define  GENMO_WT__VGA_HSYNC_POL_MASK                                0X40
#define  GENMO_WT__VGA_HSYNC_POL                                     0X40
#define  GENMO_WT__VGA_VSYNC_POL_MASK                                0X80
#define  GENMO_WT__VGA_VSYNC_POL                                     0X80
#define  GENMO_RD__GENMO_MONO_ADDRESS_B_MASK                         0X1
#define  GENMO_RD__GENMO_MONO_ADDRESS_B                              0X1
#define  GENMO_RD__VGA_RAM_EN_MASK                                   0X2
#define  GENMO_RD__VGA_RAM_EN                                        0X2
#define  GENMO_RD__VGA_CKSEL_MASK                                    0Xc
#define  GENMO_RD__ODD_EVEN_MD_PGSEL_MASK                            0X20
#define  GENMO_RD__ODD_EVEN_MD_PGSEL                                 0X20
#define  GENMO_RD__VGA_HSYNC_POL_MASK                                0X40
#define  GENMO_RD__VGA_HSYNC_POL                                     0X40
#define  GENMO_RD__VGA_VSYNC_POL_MASK                                0X80
#define  GENMO_RD__VGA_VSYNC_POL                                     0X80
#define  DAC_CNTL__DAC_RANGE_CNTL_MASK                               0X3
#define  DAC_CNTL__DAC_BLANKING_MASK                                 0X4
#define  DAC_CNTL__DAC_BLANKING                                      0X4
#define  DAC_CNTL__DAC_CMP_EN_MASK                                   0X8
#define  DAC_CNTL__DAC_CMP_EN                                        0X8
#define  DAC_CNTL__DAC_CMP_OUT_R_MASK                                0X10
#define  DAC_CNTL__DAC_CMP_OUT_R                                     0X10
#define  DAC_CNTL__DAC_CMP_OUT_G_MASK                                0X20
#define  DAC_CNTL__DAC_CMP_OUT_G                                     0X20
#define  DAC_CNTL__DAC_CMP_OUT_B_MASK                                0X40
#define  DAC_CNTL__DAC_CMP_OUT_B                                     0X40
#define  DAC_CNTL__DAC_CMP_OUTPUT_MASK                               0X80
#define  DAC_CNTL__DAC_CMP_OUTPUT                                    0X80
#define  DAC_CNTL__DAC_8BIT_EN_MASK                                  0X100
#define  DAC_CNTL__DAC_8BIT_EN                                       0X100
#define  DAC_CNTL__DAC_4BPP_PIX_ORDER_MASK                           0X200
#define  DAC_CNTL__DAC_4BPP_PIX_ORDER                                0X200
#define  DAC_CNTL__DAC_VGA_ADR_EN_MASK                               0X2000
#define  DAC_CNTL__DAC_VGA_ADR_EN                                    0X2000
#define  DAC_CNTL__DAC_EXPAND_MODE_MASK                              0X4000
#define  DAC_CNTL__DAC_EXPAND_MODE                                   0X4000
#define  DAC_CNTL__DAC_PDWN_MASK                                     0X8000
#define  DAC_CNTL__DAC_PDWN                                          0X8000
#define  DAC_CNTL__CRT_SENSE_MASK                                    0X10000
#define  DAC_CNTL__CRT_SENSE                                         0X10000
#define  DAC_CNTL__CRT_DETECTION_ON_MASK                             0X20000
#define  DAC_CNTL__CRT_DETECTION_ON                                  0X20000
#define  DAC_CNTL__DAC_CRC_CONT_EN_MASK                              0X40000
#define  DAC_CNTL__DAC_CRC_CONT_EN                                   0X40000
#define  DAC_CNTL__DAC_CRC_EN_MASK                                   0X80000
#define  DAC_CNTL__DAC_CRC_EN                                        0X80000
#define  DAC_CNTL__DAC_CRC_FIELD_MASK                                0X100000
#define  DAC_CNTL__DAC_CRC_FIELD                                     0X100000
#define  DAC_CNTL__DAC_LUT_COUNTER_LIMIT_MASK                        0X600000
#define  DAC_CNTL__DAC_LUT_READ_SEL_MASK                             0X800000
#define  DAC_CNTL__DAC_LUT_READ_SEL                                  0X800000
#define  DAC_CNTL__DAC_MASK_MASK                                     0Xff000000
#define  CRTC_GEN_CNTL__CRTC_DBL_SCAN_EN_MASK                        0X1
#define  CRTC_GEN_CNTL__CRTC_DBL_SCAN_EN                             0X1
#define  CRTC_GEN_CNTL__CRTC_INTERLACE_EN_MASK                       0X2
#define  CRTC_GEN_CNTL__CRTC_INTERLACE_EN                            0X2
#define  CRTC_GEN_CNTL__CRTC_C_SYNC_EN_MASK                          0X10
#define  CRTC_GEN_CNTL__CRTC_C_SYNC_EN                               0X10
#define  CRTC_GEN_CNTL__CRTC_PIX_WIDTH_MASK                          0Xf00
#define  CRTC_GEN_CNTL__CRTC_MODE9_COLOR_ORDER_MASK                  0X1000
#define  CRTC_GEN_CNTL__CRTC_MODE9_COLOR_ORDER                       0X1000
#define  CRTC_GEN_CNTL__CRTC_BYPASS_LUT_EN_MASK                      0X4000
#define  CRTC_GEN_CNTL__CRTC_BYPASS_LUT_EN                           0X4000
#define  CRTC_GEN_CNTL__CRTC_ICON_EN_MASK                            0X8000
#define  CRTC_GEN_CNTL__CRTC_ICON_EN                                 0X8000
#define  CRTC_GEN_CNTL__CRTC_CUR_EN_MASK                             0X10000
#define  CRTC_GEN_CNTL__CRTC_CUR_EN                                  0X10000
#define  CRTC_GEN_CNTL__CRTC_VSTAT_MODE_MASK                         0X60000
#define  CRTC_GEN_CNTL__CRTC_CUR_MODE_MASK                           0X700000
#define  CRTC_GEN_CNTL__CRTC_EXT_DISP_EN_MASK                        0X1000000
#define  CRTC_GEN_CNTL__CRTC_EXT_DISP_EN                             0X1000000
#define  CRTC_GEN_CNTL__CRTC_EN_MASK                                 0X2000000
#define  CRTC_GEN_CNTL__CRTC_EN                                      0X2000000
#define  CRTC_GEN_CNTL__CRTC_DISP_REQ_EN_B_MASK                      0X4000000
#define  CRTC_GEN_CNTL__CRTC_DISP_REQ_EN_B                           0X4000000
#define  MEM_CNTL__MEM_NUM_CHANNELS_MASK                             0X1
#define  MEM_CNTL__MEM_NUM_CHANNELS                                  0X1
#define  MEM_CNTL__MC_USE_B_CH_ONLY_MASK                             0X2
#define  MEM_CNTL__MC_USE_B_CH_ONLY                                  0X2
#define  MEM_CNTL__DISABLE_AP_MASK                                   0X4
#define  MEM_CNTL__DISABLE_AP                                        0X4
#define  MEM_CNTL__MEM_CHANNEL_MAPPING_MASK                          0X8
#define  MEM_CNTL__MEM_CHANNEL_MAPPING                               0X8
#define  MEM_CNTL__MEM_BANK_MAPPING_A_MASK                           0Xf0
#define  MEM_CNTL__MEM_ADDR_MAPPING_A_MASK                           0Xff00
#define  MEM_CNTL__MEM_BANK_MAPPING_B_MASK                           0Xf00000
#define  MEM_CNTL__MEM_ADDR_MAPPING_B_MASK                           0Xff000000
#define  MEM_TIMING_CNTL__MEM_TRCD_MASK                              0X7
#define  MEM_TIMING_CNTL__MEM_TRCDW_MASK                             0X70
#define  MEM_TIMING_CNTL__MEM_TRP_MASK                               0X700
#define  MEM_TIMING_CNTL__MEM_TRAS_MASK                              0Xf000
#define  MEM_TIMING_CNTL__MEM_TRRD_MASK                              0X30000
#define  MEM_TIMING_CNTL__MEM_TR2W_MASK                              0Xc0000
#define  MEM_TIMING_CNTL__MEM_TWR_MASK                               0X700000
#define  MEM_TIMING_CNTL__MEM_TW2R_MASK                              0X7000000
#define  MEM_TIMING_CNTL__MEM_TW2R_SAME_BANK_MASK                    0X8000000
#define  MEM_TIMING_CNTL__MEM_TW2R_SAME_BANK                         0X8000000
#define  MEM_TIMING_CNTL__MEM_TR2R_MASK                              0X30000000
#define  MC_AGP_LOCATION__MC_AGP_START_MASK                          0Xffff
#define  MC_AGP_LOCATION__MC_AGP_TOP_MASK                            0Xffff0000
#define  MEM_REFRESH_CNTL__MEM_REFRESH_RATE_MASK                     0Xff
#define  MEM_REFRESH_CNTL__MEM_REFRESH_DIS_MASK                      0X100
#define  MEM_REFRESH_CNTL__MEM_REFRESH_DIS                           0X100
#define  MEM_REFRESH_CNTL__MEM_DYNAMIC_CKE_MASK                      0X200
#define  MEM_REFRESH_CNTL__MEM_DYNAMIC_CKE                           0X200
#define  MEM_REFRESH_CNTL__MEM_TRFC_MASK                             0Xf000
#define  MEM_REFRESH_CNTL__MEM_CLKA0_ENABLE_MASK                     0X10000
#define  MEM_REFRESH_CNTL__MEM_CLKA0_ENABLE                          0X10000
#define  MEM_REFRESH_CNTL__MEM_CLKA0b_ENABLE_MASK                    0X20000
#define  MEM_REFRESH_CNTL__MEM_CLKA0b_ENABLE                         0X20000
#define  MEM_REFRESH_CNTL__MEM_CLKA1_ENABLE_MASK                     0X40000
#define  MEM_REFRESH_CNTL__MEM_CLKA1_ENABLE                          0X40000
#define  MEM_REFRESH_CNTL__MEM_CLKA1b_ENABLE_MASK                    0X80000
#define  MEM_REFRESH_CNTL__MEM_CLKA1b_ENABLE                         0X80000
#define  MEM_REFRESH_CNTL__MEM_CLKAFB_ENABLE_MASK                    0X100000
#define  MEM_REFRESH_CNTL__MEM_CLKAFB_ENABLE                         0X100000
#define  MEM_REFRESH_CNTL__DLL_FB_SLCT_CKA_MASK                      0Xc00000
#define  MEM_REFRESH_CNTL__MEM_CLKB0_ENABLE_MASK                     0X1000000
#define  MEM_REFRESH_CNTL__MEM_CLKB0_ENABLE                          0X1000000
#define  MEM_REFRESH_CNTL__MEM_CLKB0b_ENABLE_MASK                    0X2000000
#define  MEM_REFRESH_CNTL__MEM_CLKB0b_ENABLE                         0X2000000
#define  MEM_REFRESH_CNTL__MEM_CLKB1_ENABLE_MASK                     0X4000000
#define  MEM_REFRESH_CNTL__MEM_CLKB1_ENABLE                          0X4000000
#define  MEM_REFRESH_CNTL__MEM_CLKB1b_ENABLE_MASK                    0X8000000
#define  MEM_REFRESH_CNTL__MEM_CLKB1b_ENABLE                         0X8000000
#define  MEM_REFRESH_CNTL__MEM_CLKBFB_ENABLE_MASK                    0X10000000
#define  MEM_REFRESH_CNTL__MEM_CLKBFB_ENABLE                         0X10000000
#define  MEM_REFRESH_CNTL__DLL_FB_SLCT_CKB_MASK                      0Xc0000000
#define  MEM_INIT_LATENCY_TIMER__MEM_RB0R_INIT_LAT_MASK              0Xf
#define  MEM_INIT_LATENCY_TIMER__MEM_RB1R_INIT_LAT_MASK              0Xf0
#define  MEM_INIT_LATENCY_TIMER__MEM_PPR_INIT_LAT_MASK               0Xf00
#define  MEM_INIT_LATENCY_TIMER__MEM_DISPR_INIT_LAT_MASK             0Xf000
#define  MEM_INIT_LATENCY_TIMER__MEM_RB0W_INIT_LAT_MASK              0Xf0000
#define  MEM_INIT_LATENCY_TIMER__MEM_RB1W_INIT_LAT_MASK              0Xf00000
#define  MEM_INIT_LATENCY_TIMER__MEM_FIXED_INIT_LAT_MASK             0Xf000000
#define  MEM_INIT_LATENCY_TIMER__SAME_PAGE_PRIO_MASK                 0X70000000
#define  MEM_SDRAM_MODE_REG__MEM_MODE_REG_MASK                       0X7fff
#define  MEM_SDRAM_MODE_REG__MEM_WR_LATENCY_MASK                     0Xf0000
#define  MEM_SDRAM_MODE_REG__MEM_CAS_LATENCY_MASK                    0X700000
#define  MEM_SDRAM_MODE_REG__MEM_CMD_LATENCY_MASK                    0X800000
#define  MEM_SDRAM_MODE_REG__MEM_CMD_LATENCY                         0X800000
#define  MEM_SDRAM_MODE_REG__MEM_STR_LATENCY_MASK                    0X1000000
#define  MEM_SDRAM_MODE_REG__MEM_STR_LATENCY                         0X1000000
#define  MEM_SDRAM_MODE_REG__MEM_FALL_OUT_CMD_MASK                   0X2000000
#define  MEM_SDRAM_MODE_REG__MEM_FALL_OUT_CMD                        0X2000000
#define  MEM_SDRAM_MODE_REG__MEM_FALL_OUT_DATA_MASK                  0X4000000
#define  MEM_SDRAM_MODE_REG__MEM_FALL_OUT_DATA                       0X4000000
#define  MEM_SDRAM_MODE_REG__MEM_FALL_OUT_STR_MASK                   0X8000000
#define  MEM_SDRAM_MODE_REG__MEM_FALL_OUT_STR                        0X8000000
#define  MEM_SDRAM_MODE_REG__MC_INIT_COMPLETE_MASK                   0X10000000
#define  MEM_SDRAM_MODE_REG__MC_INIT_COMPLETE                        0X10000000
#define  MEM_SDRAM_MODE_REG__MEM_DDR_DLL_MASK                        0X20000000
#define  MEM_SDRAM_MODE_REG__MEM_DDR_DLL                             0X20000000
#define  MEM_SDRAM_MODE_REG__MEM_CFG_TYPE_MASK                       0X40000000
#define  MEM_SDRAM_MODE_REG__MEM_CFG_TYPE                            0X40000000
#define  MEM_SDRAM_MODE_REG__MEM_SDRAM_RESET_MASK                    0X80000000
#define  MEM_SDRAM_MODE_REG__MEM_SDRAM_RESET                         0X80000000
#define  MEM_READ_CNTL__MEM_RBS_POSITION_A_MASK                      0X7
#define  MEM_READ_CNTL__MEM_STR_SEL_A_MASK                           0X8
#define  MEM_READ_CNTL__MEM_STR_SEL_A                                0X8
#define  MEM_READ_CNTL__MEM_ERST_POSITION_A_MASK                     0X70
#define  MEM_READ_CNTL__MEM_ERST_EXTEND_A_MASK                       0X80
#define  MEM_READ_CNTL__MEM_ERST_EXTEND_A                            0X80
#define  MEM_READ_CNTL__MEM_QSREC_POSITION_A_MASK                    0X700
#define  MEM_READ_CNTL__MEM_QSREC_EXTEND_A_MASK                      0X800
#define  MEM_READ_CNTL__MEM_QSREC_EXTEND_A                           0X800
#define  MEM_READ_CNTL__MEM_ERST_SYNC_A_MASK                         0X1000
#define  MEM_READ_CNTL__MEM_ERST_SYNC_A                              0X1000
#define  MEM_READ_CNTL__MEM_QSREC_SYNC_A_MASK                        0X2000
#define  MEM_READ_CNTL__MEM_QSREC_SYNC_A                             0X2000
#define  MEM_READ_CNTL__MEM_READ_STR_FALL_A_MASK                     0X4000
#define  MEM_READ_CNTL__MEM_READ_STR_FALL_A                          0X4000
#define  MEM_READ_CNTL__MEM_RBS_POSITION_B_MASK                      0X70000
#define  MEM_READ_CNTL__MEM_STR_SEL_B_MASK                           0X80000
#define  MEM_READ_CNTL__MEM_STR_SEL_B                                0X80000
#define  MEM_READ_CNTL__MEM_ERST_POSITION_B_MASK                     0X700000
#define  MEM_READ_CNTL__MEM_ERST_EXTEND_B_MASK                       0X800000
#define  MEM_READ_CNTL__MEM_ERST_EXTEND_B                            0X800000
#define  MEM_READ_CNTL__MEM_QSREC_POSITION_B_MASK                    0X7000000
#define  MEM_READ_CNTL__MEM_QSREC_EXTEND_B_MASK                      0X8000000
#define  MEM_READ_CNTL__MEM_QSREC_EXTEND_B                           0X8000000
#define  MEM_READ_CNTL__MEM_ERST_SYNC_B_MASK                         0X10000000
#define  MEM_READ_CNTL__MEM_ERST_SYNC_B                              0X10000000
#define  MEM_READ_CNTL__MEM_QSREC_SYNC_B_MASK                        0X20000000
#define  MEM_READ_CNTL__MEM_QSREC_SYNC_B                             0X20000000
#define  MEM_READ_CNTL__MEM_READ_STR_FALL_B_MASK                     0X40000000
#define  MEM_READ_CNTL__MEM_READ_STR_FALL_B                          0X40000000
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB0R_MASK                       0X1
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB0R                            0X1
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB1R_MASK                       0X2
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB1R                            0X2
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB0W_MASK                       0X4
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB0W                            0X4
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB1W_MASK                       0X8
#define  MC_DEBUG__IGNORE_RW_PENALTY_RB1W                            0X8
#define  MC_DEBUG__IGNORE_RW_PENALTY_DISPR_MASK                      0X10
#define  MC_DEBUG__IGNORE_RW_PENALTY_DISPR                           0X10
#define  MC_DEBUG__IGNORE_RW_PENALTY_PPR_MASK                        0X20
#define  MC_DEBUG__IGNORE_RW_PENALTY_PPR                             0X20
#define  MC_DEBUG__IGNORE_RW_PENALTY_FIXED_MASK                      0X40
#define  MC_DEBUG__IGNORE_RW_PENALTY_FIXED                           0X40
#define  MC_DEBUG__MEM_VIPW_PRIORITY_MASK                            0X300
#define  MC_DEBUG__EN_AIC_IDLE_DET_MASK                              0X400
#define  MC_DEBUG__EN_AIC_IDLE_DET                                   0X400
#define  MC_DEBUG__MEM_MC_BLACKOUT_MASK                              0X800
#define  MC_DEBUG__MEM_MC_BLACKOUT                                   0X800
#define  MC_DEBUG__DISABLE_TEE_SM_CHANGES_MASK                       0X1000
#define  MC_DEBUG__DISABLE_TEE_SM_CHANGES                            0X1000
#define  MC_DEBUG__IMP_N_VALUE_DQS_R_BACK_MASK                       0X1e000
#define  MC_DEBUG__IMP_P_VALUE_DQS_R_BACK_MASK                       0X1e0000
#define  MC_DEBUG__MC_BIST_EN_MASK                                   0X200000
#define  MC_DEBUG__MC_BIST_EN                                        0X200000
#define  MC_DEBUG__MC_DEBUG_V2_MASK                                  0Xffc00000
#define  MC_DEBUG__MC_DEBUG_V2                                       0Xffc00000
#define  MC_STATUS__MEM_PWRUP_COMPL_A_MASK                           0X1
#define  MC_STATUS__MEM_PWRUP_COMPL_A                                0X1
#define  MC_STATUS__MEM_PWRUP_COMPL_B_MASK                           0X2
#define  MC_STATUS__MEM_PWRUP_COMPL_B                                0X2
#define  MC_STATUS__MC_IDLE_MASK                                     0X4
#define  MC_STATUS__MC_IDLE                                          0X4
#define  MC_STATUS__IMP_N_VALUE_R_BACK_MASK                          0X78
#define  MC_STATUS__IMP_P_VALUE_R_BACK_MASK                          0X780
#define  MC_STATUS__TEST_OUT_R_BACK_MASK                             0X800
#define  MC_STATUS__TEST_OUT_R_BACK                                  0X800
#define  MC_STATUS__DUMMY_OUT_R_BACK_MASK                            0X1000
#define  MC_STATUS__DUMMY_OUT_R_BACK                                 0X1000
#define  MC_STATUS__IMP_N_VALUE_A_R_BACK_MASK                        0X1e000
#define  MC_STATUS__IMP_P_VALUE_A_R_BACK_MASK                        0X1e0000
#define  MC_STATUS__IMP_N_VALUE_CK_R_BACK_MASK                       0X1e00000
#define  MC_STATUS__IMP_P_VALUE_CK_R_BACK_MASK                       0X1e000000
#define  MC_CHP_IO_OE_CNTL__DQ_OE_POSITION_A_MASK                    0X3
#define  MC_CHP_IO_OE_CNTL__QS_OE_POSITION_A_MASK                    0Xc
#define  MC_CHP_IO_OE_CNTL__DQ_OE_EXTEND_A_MASK                      0X10
#define  MC_CHP_IO_OE_CNTL__DQ_OE_EXTEND_A                           0X10
#define  MC_CHP_IO_OE_CNTL__QS_OE_EXTEND_A_MASK                      0X20
#define  MC_CHP_IO_OE_CNTL__QS_OE_EXTEND_A                           0X20
#define  MC_CHP_IO_OE_CNTL__DQ_OE_ADVANCE_A_MASK                     0X40
#define  MC_CHP_IO_OE_CNTL__DQ_OE_ADVANCE_A                          0X40
#define  MC_CHP_IO_OE_CNTL__QS_OE_ADVANCE_A_MASK                     0X80
#define  MC_CHP_IO_OE_CNTL__QS_OE_ADVANCE_A                          0X80
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A0_MASK                  0X100
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A0                       0X100
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A1_MASK                  0X200
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A1                       0X200
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A2_MASK                  0X400
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A2                       0X400
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A3_MASK                  0X800
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_A3                       0X800
#define  MC_CHP_IO_OE_CNTL__MEM_SDR_STROBE_A_MASK                    0X3000
#define  MC_CHP_IO_OE_CNTL__DQ_OE_POSITION_B_MASK                    0X30000
#define  MC_CHP_IO_OE_CNTL__QS_OE_POSITION_B_MASK                    0Xc0000
#define  MC_CHP_IO_OE_CNTL__DQ_OE_EXTEND_B_MASK                      0X100000
#define  MC_CHP_IO_OE_CNTL__DQ_OE_EXTEND_B                           0X100000
#define  MC_CHP_IO_OE_CNTL__QS_OE_EXTEND_B_MASK                      0X200000
#define  MC_CHP_IO_OE_CNTL__QS_OE_EXTEND_B                           0X200000
#define  MC_CHP_IO_OE_CNTL__DQ_OE_ADVANCE_B_MASK                     0X400000
#define  MC_CHP_IO_OE_CNTL__DQ_OE_ADVANCE_B                          0X400000
#define  MC_CHP_IO_OE_CNTL__QS_OE_ADVANCE_B_MASK                     0X800000
#define  MC_CHP_IO_OE_CNTL__QS_OE_ADVANCE_B                          0X800000
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B0_MASK                  0X1000000
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B0                       0X1000000
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B1_MASK                  0X2000000
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B1                       0X2000000
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B2_MASK                  0X4000000
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B2                       0X4000000
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B3_MASK                  0X8000000
#define  MC_CHP_IO_OE_CNTL__DQS_DRIVER_SLCT_B3                       0X8000000
#define  MC_CHP_IO_OE_CNTL__MEM_SDR_STROBE_B_MASK                    0X30000000
#define  MC_CHP_IO_OE_CNTL__MEM_PM_SDRAM_TRI_EN_MASK                 0X40000000
#define  MC_CHP_IO_OE_CNTL__MEM_PM_SDRAM_TRI_EN                      0X40000000
#define  MC_CHP_IO_OE_CNTL__MEM_IO_TRISTATE_MASK                     0X80000000
#define  MC_CHP_IO_OE_CNTL__MEM_IO_TRISTATE                          0X80000000
#define  AGP_BASE_2__AGP_BASE_ADDR_2_MASK                            0Xf
#define  MC_IND_INDEX__MC_IND_ADDR_V2_MASK                           0X1f
#define  MC_IND_INDEX__MC_IND_ADDR_V2                                0X1f
#define  MC_IND_INDEX__MC_IND_WR_EN_MASK                             0X100
#define  MC_IND_INDEX__MC_IND_WR_EN                                  0X100
#define  MC_PERF_CNTL__MONITOR_PERIOD_MASK                           0Xffff
#define  MC_PERF_CNTL__CLR_PERF_MASK                                 0X40000000
#define  MC_PERF_CNTL__CLR_PERF                                      0X40000000
#define  MC_PERF_CNTL__EN_PERF_MASK                                  0X80000000
#define  MC_PERF_CNTL__EN_PERF                                       0X80000000
#define  MC_PERF_SEL__PERFSEL0_MASK                                  0Xf
#define  MC_PERF_SEL__PERFSEL1_MASK                                  0Xf0
#define  MC_PERF_SEL__PERFSEL2_MASK                                  0Xf00
#define  MC_PERF_SEL__PERFSEL3_MASK                                  0Xf000
#define  MC_PERF_SEL__MEMCH_A_SEL_MASK                               0Xf0000
#define  MC_PERF_SEL__MEMCH_B_SEL_MASK                               0Xf00000
#define  MC_PERF_REGION_0__SIZE_MASK                                 0Xfff
#define  MC_PERF_REGION_0__ADDRESS_MASK                              0Xfffff000
#define  MC_PERF_REGION_1__SIZE_MASK                                 0Xfff
#define  MC_PERF_REGION_1__ADDRESS_MASK                              0Xfffff000
#define  MC_IMP_CNTL__MEM_IO_UPDATE_RATE_MASK                        0X1f
#define  MC_IMP_CNTL__MEM_IO_SAMPLE_DELAY_MASK                       0X3e0
#define  MC_IMP_CNTL__MEM_IO_INC_THRESHOLD_MASK                      0X7c00
#define  MC_IMP_CNTL__MEM_IO_DEC_THRESHOLD_MASK                      0Xf8000
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_CK_MASK                 0X100000
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_CK                      0X100000
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_A_MASK                  0X200000
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_A                       0X200000
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_DQM_MASK                0X400000
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_DQM                     0X400000
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_DQS_MASK                0X800000
#define  MC_IMP_CNTL__MEM_IO_MANUAL_OVERRIDE_DQS                     0X800000
#define  MC_IMP_CNTL__MEM_IO_SLEWN_MASK                              0X1000000
#define  MC_IMP_CNTL__MEM_IO_SLEWN                                   0X1000000
#define  MC_IMP_CNTL__MEM_IO_SLEWP_MASK                              0X2000000
#define  MC_IMP_CNTL__MEM_IO_SLEWP                                   0X2000000
#define  MC_CHP_IO_CNTL_A0__MEM_N_CKA_MASK                           0Xf
#define  MC_CHP_IO_CNTL_A0__MEM_N_AA_MASK                            0Xf0
#define  MC_CHP_IO_CNTL_A0__MEM_N_DQMA_MASK                          0Xf00
#define  MC_CHP_IO_CNTL_A0__MEM_N_DQSA_MASK                          0Xf000
#define  MC_CHP_IO_CNTL_A0__MEM_P_CKA_MASK                           0Xf0000
#define  MC_CHP_IO_CNTL_A0__MEM_P_AA_MASK                            0Xf00000
#define  MC_CHP_IO_CNTL_A0__MEM_P_DQMA_MASK                          0Xf000000
#define  MC_CHP_IO_CNTL_A0__MEM_P_DQSA_MASK                          0Xf0000000
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_CKA_MASK                       0X1
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_CKA                            0X1
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_AA_MASK                        0X2
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_AA                             0X2
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQMA_MASK                      0X4
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQMA                           0X4
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQSA_MASK                      0X8
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQSA                           0X8
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_CKA_MASK                       0X10
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_CKA                            0X10
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_AA_MASK                        0X20
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_AA                             0X20
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQMA_MASK                      0X40
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQMA                           0X40
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQSA_MASK                      0X80
#define  MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQSA                           0X80
#define  MC_CHP_IO_CNTL_A1__MEM_PREAMP_AA_MASK                       0X100
#define  MC_CHP_IO_CNTL_A1__MEM_PREAMP_AA                            0X100
#define  MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQMA_MASK                     0X200
#define  MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQMA                          0X200
#define  MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQSA_MASK                     0X400
#define  MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQSA                          0X400
#define  MC_CHP_IO_CNTL_A1__MEM_IO_MODEA_MASK                        0X3000
#define  MC_CHP_IO_CNTL_A1__MEM_REC_CKA_MASK                         0Xc000
#define  MC_CHP_IO_CNTL_A1__MEM_REC_AA_MASK                          0X30000
#define  MC_CHP_IO_CNTL_A1__MEM_REC_DQMA_MASK                        0Xc0000
#define  MC_CHP_IO_CNTL_A1__MEM_REC_DQSA_MASK                        0X300000
#define  MC_CHP_IO_CNTL_A1__MEM_SYNC_PHASEA_MASK                     0X400000
#define  MC_CHP_IO_CNTL_A1__MEM_SYNC_PHASEA                          0X400000
#define  MC_CHP_IO_CNTL_A1__MEM_SYNC_CENTERA_MASK                    0X800000
#define  MC_CHP_IO_CNTL_A1__MEM_SYNC_CENTERA                         0X800000
#define  MC_CHP_IO_CNTL_A1__MEM_SYNC_ENA_MASK                        0X3000000
#define  MC_CHP_IO_CNTL_A1__MEM_CLK_SELA_MASK                        0Xc000000
#define  MC_CHP_IO_CNTL_A1__MEM_CLK_INVA_MASK                        0X10000000
#define  MC_CHP_IO_CNTL_A1__MEM_CLK_INVA                             0X10000000
#define  MC_CHP_IO_CNTL_A1__MEM_DATA_ENIMP_A_MASK                    0X40000000
#define  MC_CHP_IO_CNTL_A1__MEM_DATA_ENIMP_A                         0X40000000
#define  MC_CHP_IO_CNTL_A1__MEM_CNTL_ENIMP_A_MASK                    0X80000000
#define  MC_CHP_IO_CNTL_A1__MEM_CNTL_ENIMP_A                         0X80000000
#define  MC_CHP_IO_CNTL_B0__MEM_N_CKB_MASK                           0Xf
#define  MC_CHP_IO_CNTL_B0__MEM_N_AB_MASK                            0Xf0
#define  MC_CHP_IO_CNTL_B0__MEM_N_DQMB_MASK                          0Xf00
#define  MC_CHP_IO_CNTL_B0__MEM_N_DQSB_MASK                          0Xf000
#define  MC_CHP_IO_CNTL_B0__MEM_P_CKB_MASK                           0Xf0000
#define  MC_CHP_IO_CNTL_B0__MEM_P_AB_MASK                            0Xf00000
#define  MC_CHP_IO_CNTL_B0__MEM_P_DQMB_MASK                          0Xf000000
#define  MC_CHP_IO_CNTL_B0__MEM_P_DQSB_MASK                          0Xf0000000
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_CKB_MASK                       0X1
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_CKB                            0X1
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_AB_MASK                        0X2
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_AB                             0X2
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQMB_MASK                      0X4
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQMB                           0X4
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQSB_MASK                      0X8
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQSB                           0X8
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_CKB_MASK                       0X10
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_CKB                            0X10
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_AB_MASK                        0X20
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_AB                             0X20
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQMB_MASK                      0X40
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQMB                           0X40
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQSB_MASK                      0X80
#define  MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQSB                           0X80
#define  MC_CHP_IO_CNTL_B1__MEM_PREAMP_AB_MASK                       0X100
#define  MC_CHP_IO_CNTL_B1__MEM_PREAMP_AB                            0X100
#define  MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQMB_MASK                     0X200
#define  MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQMB                          0X200
#define  MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQSB_MASK                     0X400
#define  MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQSB                          0X400
#define  MC_CHP_IO_CNTL_B1__MEM_IO_MODEB_MASK                        0X3000
#define  MC_CHP_IO_CNTL_B1__MEM_REC_CKB_MASK                         0Xc000
#define  MC_CHP_IO_CNTL_B1__MEM_REC_AB_MASK                          0X30000
#define  MC_CHP_IO_CNTL_B1__MEM_REC_DQMB_MASK                        0Xc0000
#define  MC_CHP_IO_CNTL_B1__MEM_REC_DQSB_MASK                        0X300000
#define  MC_CHP_IO_CNTL_B1__MEM_SYNC_PHASEB_MASK                     0X400000
#define  MC_CHP_IO_CNTL_B1__MEM_SYNC_PHASEB                          0X400000
#define  MC_CHP_IO_CNTL_B1__MEM_SYNC_CENTERB_MASK                    0X800000
#define  MC_CHP_IO_CNTL_B1__MEM_SYNC_CENTERB                         0X800000
#define  MC_CHP_IO_CNTL_B1__MEM_SYNC_ENB_MASK                        0X3000000
#define  MC_CHP_IO_CNTL_B1__MEM_CLK_SELB_MASK                        0Xc000000
#define  MC_CHP_IO_CNTL_B1__MEM_CLK_INVB_MASK                        0X10000000
#define  MC_CHP_IO_CNTL_B1__MEM_CLK_INVB                             0X10000000
#define  MC_CHP_IO_CNTL_B1__MEM_DATA_ENIMP_B_MASK                    0X40000000
#define  MC_CHP_IO_CNTL_B1__MEM_DATA_ENIMP_B                         0X40000000
#define  MC_CHP_IO_CNTL_B1__MEM_CNTL_ENIMP_B_MASK                    0X80000000
#define  MC_CHP_IO_CNTL_B1__MEM_CNTL_ENIMP_B                         0X80000000
#define  MC_IMP_CNTL_0__MEM_STEP_N_A_MASK                            0X3
#define  MC_IMP_CNTL_0__MEM_STEP_N_CK_MASK                           0X18
#define  MC_IMP_CNTL_0__MEM_STEP_N_DQS_MASK                          0Xc0
#define  MC_IMP_CNTL_0__MEM_STEP_P_A_MASK                            0X600
#define  MC_IMP_CNTL_0__MEM_STEP_P_CK_MASK                           0X3000
#define  MC_IMP_CNTL_0__MEM_STEP_P_DQS_MASK                          0X18000
#define  MC_FB_LOCATION__MC_FB_START_MASK                            0Xffff
#define  MC_FB_LOCATION__MC_FB_TOP_MASK                              0Xffff0000
#define  GRA00__GRPH_SET_RESET0_MASK                                 0X1
#define  GRA00__GRPH_SET_RESET0                                      0X1
#define  GRA00__GRPH_SET_RESET1_MASK                                 0X2
#define  GRA00__GRPH_SET_RESET1                                      0X2
#define  GRA00__GRPH_SET_RESET2_MASK                                 0X4
#define  GRA00__GRPH_SET_RESET2                                      0X4
#define  GRA00__GRPH_SET_RESET3_MASK                                 0X8
#define  GRA00__GRPH_SET_RESET3                                      0X8
#define  GRA01__GRPH_SET_RESET_ENA0_MASK                             0X1
#define  GRA01__GRPH_SET_RESET_ENA0                                  0X1
#define  GRA01__GRPH_SET_RESET_ENA1_MASK                             0X2
#define  GRA01__GRPH_SET_RESET_ENA1                                  0X2
#define  GRA01__GRPH_SET_RESET_ENA2_MASK                             0X4
#define  GRA01__GRPH_SET_RESET_ENA2                                  0X4
#define  GRA01__GRPH_SET_RESET_ENA3_MASK                             0X8
#define  GRA01__GRPH_SET_RESET_ENA3                                  0X8
#define  GRA02__GRPH_CCOMP_MASK                                      0Xf
#define  GRA03__GRPH_ROTATE_MASK                                     0X7
#define  GRA03__GRPH_FN_SEL_MASK                                     0X18
#define  GRA04__GRPH_RMAP_MASK                                       0X3
#define  GRA06__GRPH_GRAPHICS_MASK                                   0X1
#define  GRA06__GRPH_GRAPHICS                                        0X1
#define  GRA06__GRPH_ODDEVEN_MASK                                    0X2
#define  GRA06__GRPH_ODDEVEN                                         0X2
#define  GRA06__GRPH_ADRSEL_MASK                                     0Xc
#define  GRA07__GRPH_XCARE0_MASK                                     0X1
#define  GRA07__GRPH_XCARE0                                          0X1
#define  GRA07__GRPH_XCARE1_MASK                                     0X2
#define  GRA07__GRPH_XCARE1                                          0X2
#define  GRA07__GRPH_XCARE2_MASK                                     0X4
#define  GRA07__GRPH_XCARE2                                          0X4
#define  GRA07__GRPH_XCARE3_MASK                                     0X8
#define  GRA07__GRPH_XCARE3                                          0X8
#define  GRA08__GRPH_BMSK_MASK                                       0Xff
#define  SEQ02__SEQ_MAP0_EN_MASK                                     0X1
#define  SEQ02__SEQ_MAP0_EN                                          0X1
#define  SEQ02__SEQ_MAP1_EN_MASK                                     0X2
#define  SEQ02__SEQ_MAP1_EN                                          0X2
#define  SEQ02__SEQ_MAP2_EN_MASK                                     0X4
#define  SEQ02__SEQ_MAP2_EN                                          0X4
#define  SEQ02__SEQ_MAP3_EN_MASK                                     0X8
#define  SEQ02__SEQ_MAP3_EN                                          0X8
#define  SEQ04__SEQ_256K_MASK                                        0X2
#define  SEQ04__SEQ_256K                                             0X2
#define  SEQ04__SEQ_ODDEVEN_MASK                                     0X4
#define  SEQ04__SEQ_ODDEVEN                                          0X4
#define  SEQ04__SEQ_CHAIN_MASK                                       0X8
#define  SEQ04__SEQ_CHAIN                                            0X8
#define  CRT1E__GRPH_DEC_RD1_MASK                                    0X2
#define  CRT1E__GRPH_DEC_RD1                                         0X2
#define  CRT1F__GRPH_DEC_RD0_MASK                                    0Xff
#define  CRT22__GRPH_LATCH_DATA_MASK                                 0Xff
#define  CRT1E_S__GRPH_DEC_RD1_M_MASK                                0X2
#define  CRT1E_S__GRPH_DEC_RD1_M                                     0X2
#define  CRT1F_S__GRPH_DEC_RD0_M_MASK                                0Xff
#define  CRT22_S__GRPH_LATCH_DATA_M_MASK                             0Xff
#define  HOST_PATH_CNTL__HDP_WRITE_THROUGH_CACHE_DIS_MASK            0X400000
#define  HOST_PATH_CNTL__HDP_WRITE_THROUGH_CACHE_DIS                 0X400000
#define  HOST_PATH_CNTL__HDP_APER_CNTL_MASK                          0X800000
#define  HOST_PATH_CNTL__HDP_APER_CNTL                               0X800000
#define  HOST_PATH_CNTL__HP_LIN_RD_CACHE_DIS_MASK                    0X1000000
#define  HOST_PATH_CNTL__HP_LIN_RD_CACHE_DIS                         0X1000000
#define  HOST_PATH_CNTL__HP_RBBM_LOCK_DIS_MASK                       0X2000000
#define  HOST_PATH_CNTL__HP_RBBM_LOCK_DIS                            0X2000000
#define  HOST_PATH_CNTL__HDP_SOFT_RESET_MASK                         0X4000000
#define  HOST_PATH_CNTL__HDP_SOFT_RESET                              0X4000000
#define  HOST_PATH_CNTL__HDP_READ_BUFFER_INVALIDATE_MASK             0X8000000
#define  HOST_PATH_CNTL__HDP_READ_BUFFER_INVALIDATE                  0X8000000
#define  HOST_PATH_CNTL__HDP_WRITE_COMBINER_TIMEOUT_MASK             0X70000000
#define  HOST_PATH_CNTL__HP_TEST_RST_CNTL_MASK                       0X80000000
#define  HOST_PATH_CNTL__HP_TEST_RST_CNTL                            0X80000000
#define  MEM_VGA_WP_SEL__MEM_VGA_WPS0_MASK                           0Xfff
#define  MEM_VGA_WP_SEL__MEM_VGA_WPS1_MASK                           0Xfff0000
#define  MEM_VGA_RP_SEL__MEM_VGA_RPS0_MASK                           0Xfff
#define  MEM_VGA_RP_SEL__MEM_VGA_RPS1_MASK                           0Xfff0000
#define  HDP_DEBUG__HDP_0_DEBUG_MASK                                 0X1
#define  HDP_DEBUG__HDP_0_DEBUG                                      0X1
#define  HDP_DEBUG__HDP_1_DEBUG_MASK                                 0X2
#define  HDP_DEBUG__HDP_1_DEBUG                                      0X2
#define  HDP_DEBUG__HDP_2_DEBUG_MASK                                 0X4
#define  HDP_DEBUG__HDP_2_DEBUG                                      0X4
#define  HDP_DEBUG__HDP_3_DEBUG_MASK                                 0X8
#define  HDP_DEBUG__HDP_3_DEBUG                                      0X8
#define  HDP_DEBUG__HDP_4_DEBUG_MASK                                 0X10
#define  HDP_DEBUG__HDP_4_DEBUG                                      0X10
#define  HDP_DEBUG__HDP_5_DEBUG_MASK                                 0X20
#define  HDP_DEBUG__HDP_5_DEBUG                                      0X20
#define  HDP_DEBUG__HDP_6_DEBUG_MASK                                 0X40
#define  HDP_DEBUG__HDP_6_DEBUG                                      0X40
#define  HDP_DEBUG__HDP_7_DEBUG_MASK                                 0X80
#define  HDP_DEBUG__HDP_7_DEBUG                                      0X80
#define  SW_SEMAPHORE__SW_SEMAPHORE_MASK                             0Xffff
#define  SURFACE_CNTL__SURF_TRANSLATION_DIS_MASK                     0X100
#define  SURFACE_CNTL__SURF_TRANSLATION_DIS                          0X100
#define  SURFACE_CNTL__NONSURF_AP0_SWP_MASK                          0X300000
#define  SURFACE_CNTL__NONSURF_AP1_SWP_MASK                          0Xc00000
#define  SURFACE0_LOWER_BOUND__SURF_LOWER_MASK                       0Xfffffff
#define  SURFACE1_LOWER_BOUND__SURF_LOWER_MASK                       0Xfffffff
#define  SURFACE2_LOWER_BOUND__SURF_LOWER_MASK                       0Xfffffff
#define  SURFACE3_LOWER_BOUND__SURF_LOWER_MASK                       0Xfffffff
#define  SURFACE4_LOWER_BOUND__SURF_LOWER_MASK                       0Xfffffff
#define  SURFACE5_LOWER_BOUND__SURF_LOWER_MASK                       0Xfffffff
#define  SURFACE6_LOWER_BOUND__SURF_LOWER_MASK                       0Xfffffff
#define  SURFACE7_LOWER_BOUND__SURF_LOWER_MASK                       0Xfffffff
#define  SURFACE0_UPPER_BOUND__SURF_UPPER_MASK                       0Xfffffff
#define  SURFACE1_UPPER_BOUND__SURF_UPPER_MASK                       0Xfffffff
#define  SURFACE2_UPPER_BOUND__SURF_UPPER_MASK                       0Xfffffff
#define  SURFACE3_UPPER_BOUND__SURF_UPPER_MASK                       0Xfffffff
#define  SURFACE4_UPPER_BOUND__SURF_UPPER_MASK                       0Xfffffff
#define  SURFACE5_UPPER_BOUND__SURF_UPPER_MASK                       0Xfffffff
#define  SURFACE6_UPPER_BOUND__SURF_UPPER_MASK                       0Xfffffff
#define  SURFACE7_UPPER_BOUND__SURF_UPPER_MASK                       0Xfffffff
#define  SURFACE0_INFO__SURF0_PITCHSEL_MASK                          0X3ff
#define  SURFACE0_INFO__SURF0_TILE_MODE_R2_MASK                      0X70000
#define  SURFACE0_INFO__SURF0_AP0_SWP_MASK                           0X300000
#define  SURFACE0_INFO__SURF0_AP1_SWP_MASK                           0Xc00000
#define  SURFACE0_INFO__SURF0_WRITE_FLAG_MASK                        0X1000000
#define  SURFACE0_INFO__SURF0_WRITE_FLAG                             0X1000000
#define  SURFACE0_INFO__SURF0_READ_FLAG_MASK                         0X2000000
#define  SURFACE0_INFO__SURF0_READ_FLAG                              0X2000000
#define  SURFACE1_INFO__SURF1_PITCHSEL_MASK                          0X3ff
#define  SURFACE1_INFO__SURF1_TILE_MODE_R2_MASK                      0X70000
#define  SURFACE1_INFO__SURF1_AP0_SWP_MASK                           0X300000
#define  SURFACE1_INFO__SURF1_AP1_SWP_MASK                           0Xc00000
#define  SURFACE1_INFO__SURF1_WRITE_FLAG_MASK                        0X1000000
#define  SURFACE1_INFO__SURF1_WRITE_FLAG                             0X1000000
#define  SURFACE1_INFO__SURF1_READ_FLAG_MASK                         0X2000000
#define  SURFACE1_INFO__SURF1_READ_FLAG                              0X2000000
#define  SURFACE2_INFO__SURF2_PITCHSEL_MASK                          0X3ff
#define  SURFACE2_INFO__SURF2_TILE_MODE_R2_MASK                      0X70000
#define  SURFACE2_INFO__SURF2_AP0_SWP_MASK                           0X300000
#define  SURFACE2_INFO__SURF2_AP1_SWP_MASK                           0Xc00000
#define  SURFACE2_INFO__SURF2_WRITE_FLAG_MASK                        0X1000000
#define  SURFACE2_INFO__SURF2_WRITE_FLAG                             0X1000000
#define  SURFACE2_INFO__SURF2_READ_FLAG_MASK                         0X2000000
#define  SURFACE2_INFO__SURF2_READ_FLAG                              0X2000000
#define  SURFACE3_INFO__SURF3_PITCHSEL_MASK                          0X3ff
#define  SURFACE3_INFO__SURF3_TILE_MODE_R2_MASK                      0X70000
#define  SURFACE3_INFO__SURF3_AP0_SWP_MASK                           0X300000
#define  SURFACE3_INFO__SURF3_AP1_SWP_MASK                           0Xc00000
#define  SURFACE3_INFO__SURF3_WRITE_FLAG_MASK                        0X1000000
#define  SURFACE3_INFO__SURF3_WRITE_FLAG                             0X1000000
#define  SURFACE3_INFO__SURF3_READ_FLAG_MASK                         0X2000000
#define  SURFACE3_INFO__SURF3_READ_FLAG                              0X2000000
#define  SURFACE4_INFO__SURF4_PITCHSEL_MASK                          0X3ff
#define  SURFACE4_INFO__SURF4_TILE_MODE_R2_MASK                      0X70000
#define  SURFACE4_INFO__SURF4_AP0_SWP_MASK                           0X300000
#define  SURFACE4_INFO__SURF4_AP1_SWP_MASK                           0Xc00000
#define  SURFACE4_INFO__SURF4_WRITE_FLAG_MASK                        0X1000000
#define  SURFACE4_INFO__SURF4_WRITE_FLAG                             0X1000000
#define  SURFACE4_INFO__SURF4_READ_FLAG_MASK                         0X2000000
#define  SURFACE4_INFO__SURF4_READ_FLAG                              0X2000000
#define  SURFACE5_INFO__SURF5_PITCHSEL_MASK                          0X3ff
#define  SURFACE5_INFO__SURF5_TILE_MODE_R2_MASK                      0X70000
#define  SURFACE5_INFO__SURF5_AP0_SWP_MASK                           0X300000
#define  SURFACE5_INFO__SURF5_AP1_SWP_MASK                           0Xc00000
#define  SURFACE5_INFO__SURF5_WRITE_FLAG_MASK                        0X1000000
#define  SURFACE5_INFO__SURF5_WRITE_FLAG                             0X1000000
#define  SURFACE5_INFO__SURF5_READ_FLAG_MASK                         0X2000000
#define  SURFACE5_INFO__SURF5_READ_FLAG                              0X2000000
#define  SURFACE6_INFO__SURF6_PITCHSEL_MASK                          0X3ff
#define  SURFACE6_INFO__SURF6_TILE_MODE_R2_MASK                      0X70000
#define  SURFACE6_INFO__SURF6_AP0_SWP_MASK                           0X300000
#define  SURFACE6_INFO__SURF6_AP1_SWP_MASK                           0Xc00000
#define  SURFACE6_INFO__SURF6_WRITE_FLAG_MASK                        0X1000000
#define  SURFACE6_INFO__SURF6_WRITE_FLAG                             0X1000000
#define  SURFACE6_INFO__SURF6_READ_FLAG_MASK                         0X2000000
#define  SURFACE6_INFO__SURF6_READ_FLAG                              0X2000000
#define  SURFACE7_INFO__SURF7_PITCHSEL_MASK                          0X3ff
#define  SURFACE7_INFO__SURF7_TILE_MODE_R2_MASK                      0X70000
#define  SURFACE7_INFO__SURF7_AP0_SWP_MASK                           0X300000
#define  SURFACE7_INFO__SURF7_AP1_SWP_MASK                           0Xc00000
#define  SURFACE7_INFO__SURF7_WRITE_FLAG_MASK                        0X1000000
#define  SURFACE7_INFO__SURF7_WRITE_FLAG                             0X1000000
#define  SURFACE7_INFO__SURF7_READ_FLAG_MASK                         0X2000000
#define  SURFACE7_INFO__SURF7_READ_FLAG                              0X2000000
#define  SURFACE_ACCESS_FLAGS__SURF0_WRITE_FLAG_MASK                 0X1
#define  SURFACE_ACCESS_FLAGS__SURF0_WRITE_FLAG                      0X1
#define  SURFACE_ACCESS_FLAGS__SURF1_WRITE_FLAG_MASK                 0X2
#define  SURFACE_ACCESS_FLAGS__SURF1_WRITE_FLAG                      0X2
#define  SURFACE_ACCESS_FLAGS__SURF2_WRITE_FLAG_MASK                 0X4
#define  SURFACE_ACCESS_FLAGS__SURF2_WRITE_FLAG                      0X4
#define  SURFACE_ACCESS_FLAGS__SURF3_WRITE_FLAG_MASK                 0X8
#define  SURFACE_ACCESS_FLAGS__SURF3_WRITE_FLAG                      0X8
#define  SURFACE_ACCESS_FLAGS__SURF4_WRITE_FLAG_MASK                 0X10
#define  SURFACE_ACCESS_FLAGS__SURF4_WRITE_FLAG                      0X10
#define  SURFACE_ACCESS_FLAGS__SURF5_WRITE_FLAG_MASK                 0X20
#define  SURFACE_ACCESS_FLAGS__SURF5_WRITE_FLAG                      0X20
#define  SURFACE_ACCESS_FLAGS__SURF6_WRITE_FLAG_MASK                 0X40
#define  SURFACE_ACCESS_FLAGS__SURF6_WRITE_FLAG                      0X40
#define  SURFACE_ACCESS_FLAGS__SURF7_WRITE_FLAG_MASK                 0X80
#define  SURFACE_ACCESS_FLAGS__SURF7_WRITE_FLAG                      0X80
#define  SURFACE_ACCESS_FLAGS__NONSURF_WRITE_FLAG_MASK               0X100
#define  SURFACE_ACCESS_FLAGS__NONSURF_WRITE_FLAG                    0X100
#define  SURFACE_ACCESS_FLAGS__LINEAR_WRITE_FLAG_MASK                0X200
#define  SURFACE_ACCESS_FLAGS__LINEAR_WRITE_FLAG                     0X200
#define  SURFACE_ACCESS_FLAGS__VGA_WRITE_FLAG_MASK                   0X400
#define  SURFACE_ACCESS_FLAGS__VGA_WRITE_FLAG                        0X400
#define  SURFACE_ACCESS_FLAGS__SURF0_READ_FLAG_MASK                  0X10000
#define  SURFACE_ACCESS_FLAGS__SURF0_READ_FLAG                       0X10000
#define  SURFACE_ACCESS_FLAGS__SURF1_READ_FLAG_MASK                  0X20000
#define  SURFACE_ACCESS_FLAGS__SURF1_READ_FLAG                       0X20000
#define  SURFACE_ACCESS_FLAGS__SURF2_READ_FLAG_MASK                  0X40000
#define  SURFACE_ACCESS_FLAGS__SURF2_READ_FLAG                       0X40000
#define  SURFACE_ACCESS_FLAGS__SURF3_READ_FLAG_MASK                  0X80000
#define  SURFACE_ACCESS_FLAGS__SURF3_READ_FLAG                       0X80000
#define  SURFACE_ACCESS_FLAGS__SURF4_READ_FLAG_MASK                  0X100000
#define  SURFACE_ACCESS_FLAGS__SURF4_READ_FLAG                       0X100000
#define  SURFACE_ACCESS_FLAGS__SURF5_READ_FLAG_MASK                  0X200000
#define  SURFACE_ACCESS_FLAGS__SURF5_READ_FLAG                       0X200000
#define  SURFACE_ACCESS_FLAGS__SURF6_READ_FLAG_MASK                  0X400000
#define  SURFACE_ACCESS_FLAGS__SURF6_READ_FLAG                       0X400000
#define  SURFACE_ACCESS_FLAGS__SURF7_READ_FLAG_MASK                  0X800000
#define  SURFACE_ACCESS_FLAGS__SURF7_READ_FLAG                       0X800000
#define  SURFACE_ACCESS_FLAGS__NONSURF_READ_FLAG_MASK                0X1000000
#define  SURFACE_ACCESS_FLAGS__NONSURF_READ_FLAG                     0X1000000
#define  SURFACE_ACCESS_FLAGS__LINEAR_READ_FLAG_MASK                 0X2000000
#define  SURFACE_ACCESS_FLAGS__LINEAR_READ_FLAG                      0X2000000
#define  SURFACE_ACCESS_FLAGS__VGA_READ_FLAG_MASK                    0X4000000
#define  SURFACE_ACCESS_FLAGS__VGA_READ_FLAG                         0X4000000
#define  SURFACE_ACCESS_CLR__SURF0_WRITE_FLAG_CLR_MASK               0X1
#define  SURFACE_ACCESS_CLR__SURF0_WRITE_FLAG_CLR                    0X1
#define  SURFACE_ACCESS_CLR__SURF1_WRITE_FLAG_CLR_MASK               0X2
#define  SURFACE_ACCESS_CLR__SURF1_WRITE_FLAG_CLR                    0X2
#define  SURFACE_ACCESS_CLR__SURF2_WRITE_FLAG_CLR_MASK               0X4
#define  SURFACE_ACCESS_CLR__SURF2_WRITE_FLAG_CLR                    0X4
#define  SURFACE_ACCESS_CLR__SURF3_WRITE_FLAG_CLR_MASK               0X8
#define  SURFACE_ACCESS_CLR__SURF3_WRITE_FLAG_CLR                    0X8
#define  SURFACE_ACCESS_CLR__SURF4_WRITE_FLAG_CLR_MASK               0X10
#define  SURFACE_ACCESS_CLR__SURF4_WRITE_FLAG_CLR                    0X10
#define  SURFACE_ACCESS_CLR__SURF5_WRITE_FLAG_CLR_MASK               0X20
#define  SURFACE_ACCESS_CLR__SURF5_WRITE_FLAG_CLR                    0X20
#define  SURFACE_ACCESS_CLR__SURF6_WRITE_FLAG_CLR_MASK               0X40
#define  SURFACE_ACCESS_CLR__SURF6_WRITE_FLAG_CLR                    0X40
#define  SURFACE_ACCESS_CLR__SURF7_WRITE_FLAG_CLR_MASK               0X80
#define  SURFACE_ACCESS_CLR__SURF7_WRITE_FLAG_CLR                    0X80
#define  SURFACE_ACCESS_CLR__NONSURF_WRITE_FLAG_CLR_MASK             0X100
#define  SURFACE_ACCESS_CLR__NONSURF_WRITE_FLAG_CLR                  0X100
#define  SURFACE_ACCESS_CLR__LINEAR_WRITE_FLAG_CLR_MASK              0X200
#define  SURFACE_ACCESS_CLR__LINEAR_WRITE_FLAG_CLR                   0X200
#define  SURFACE_ACCESS_CLR__VGA_WRITE_FLAG_CLR_MASK                 0X400
#define  SURFACE_ACCESS_CLR__VGA_WRITE_FLAG_CLR                      0X400
#define  SURFACE_ACCESS_CLR__SURF0_READ_FLAG_CLR_MASK                0X10000
#define  SURFACE_ACCESS_CLR__SURF0_READ_FLAG_CLR                     0X10000
#define  SURFACE_ACCESS_CLR__SURF1_READ_FLAG_CLR_MASK                0X20000
#define  SURFACE_ACCESS_CLR__SURF1_READ_FLAG_CLR                     0X20000
#define  SURFACE_ACCESS_CLR__SURF2_READ_FLAG_CLR_MASK                0X40000
#define  SURFACE_ACCESS_CLR__SURF2_READ_FLAG_CLR                     0X40000
#define  SURFACE_ACCESS_CLR__SURF3_READ_FLAG_CLR_MASK                0X80000
#define  SURFACE_ACCESS_CLR__SURF3_READ_FLAG_CLR                     0X80000
#define  SURFACE_ACCESS_CLR__SURF4_READ_FLAG_CLR_MASK                0X100000
#define  SURFACE_ACCESS_CLR__SURF4_READ_FLAG_CLR                     0X100000
#define  SURFACE_ACCESS_CLR__SURF5_READ_FLAG_CLR_MASK                0X200000
#define  SURFACE_ACCESS_CLR__SURF5_READ_FLAG_CLR                     0X200000
#define  SURFACE_ACCESS_CLR__SURF6_READ_FLAG_CLR_MASK                0X400000
#define  SURFACE_ACCESS_CLR__SURF6_READ_FLAG_CLR                     0X400000
#define  SURFACE_ACCESS_CLR__SURF7_READ_FLAG_CLR_MASK                0X800000
#define  SURFACE_ACCESS_CLR__SURF7_READ_FLAG_CLR                     0X800000
#define  SURFACE_ACCESS_CLR__NONSURF_READ_FLAG_CLR_MASK              0X1000000
#define  SURFACE_ACCESS_CLR__NONSURF_READ_FLAG_CLR                   0X1000000
#define  SURFACE_ACCESS_CLR__LINEAR_READ_FLAG_CLR_MASK               0X2000000
#define  SURFACE_ACCESS_CLR__LINEAR_READ_FLAG_CLR                    0X2000000
#define  SURFACE_ACCESS_CLR__VGA_READ_FLAG_CLR_MASK                  0X4000000
#define  SURFACE_ACCESS_CLR__VGA_READ_FLAG_CLR                       0X4000000
#define  GRPH8_IDX__GRPH_IDX_MASK                                    0Xf
#define  GRPH8_DATA__GRPH_DATA_MASK                                  0Xff
#define  GRA05__GRPH_WRITE_MODE_MASK                                 0X3
#define  GRA05__GRPH_READ1_MASK                                      0X8
#define  GRA05__GRPH_READ1                                           0X8
#define  GRA05__CGA_ODDEVEN_MASK                                     0X10
#define  GRA05__CGA_ODDEVEN                                          0X10
#define  GRA05__GRPH_OES_MASK                                        0X20
#define  GRA05__GRPH_OES                                             0X20
#define  GRA05__GRPH_PACK_MASK                                       0X40
#define  GRA05__GRPH_PACK                                            0X40
#define  SEQ8_IDX__SEQ_IDX_MASK                                      0X7
#define  SEQ8_DATA__SEQ_DATA_MASK                                    0Xff
#define  CRTC8_IDX__VCRTC_IDX_MASK                                   0X3f
#define  CRTC8_DATA__VCRTC_DATA_MASK                                 0Xff
#define  CRT14__UNDRLN_LOC_MASK                                      0X1f
#define  CRT14__ADDR_CNT_BY4_MASK                                    0X20
#define  CRT14__ADDR_CNT_BY4                                         0X20
#define  CRT14__DOUBLE_WORD_MASK                                     0X40
#define  CRT14__DOUBLE_WORD                                          0X40
#define  CRT17__RA0_AS_A13B_MASK                                     0X1
#define  CRT17__RA0_AS_A13B                                          0X1
#define  CRT17__RA1_AS_A14B_MASK                                     0X2
#define  CRT17__RA1_AS_A14B                                          0X2
#define  CRT17__VCOUNT_BY2_MASK                                      0X4
#define  CRT17__VCOUNT_BY2                                           0X4
#define  CRT17__ADDR_CNT_BY2_MASK                                    0X8
#define  CRT17__ADDR_CNT_BY2                                         0X8
#define  CRT17__WRAP_A15TOA0_MASK                                    0X20
#define  CRT17__WRAP_A15TOA0                                         0X20
#define  CRT17__BYTE_MODE_MASK                                       0X40
#define  CRT17__BYTE_MODE                                            0X40
#define  CRT17__CRTC_SYNC_EN_MASK                                    0X80
#define  CRT17__CRTC_SYNC_EN                                         0X80
#define  CRT14_S__UNDRLN_LOC_S_MASK                                  0X1f
#define  CRT14_S__ADDR_CNT_BY4_M_MASK                                0X20
#define  CRT14_S__ADDR_CNT_BY4_M                                     0X20
#define  CRT14_S__DOUBLE_WORD_M_MASK                                 0X40
#define  CRT14_S__DOUBLE_WORD_M                                      0X40
#define  CRT17_S__RA0_AS_A13B_M_MASK                                 0X1
#define  CRT17_S__RA0_AS_A13B_M                                      0X1
#define  CRT17_S__RA1_AS_A14B_M_MASK                                 0X2
#define  CRT17_S__RA1_AS_A14B_M                                      0X2
#define  CRT17_S__VCOUNT_BY2_S_MASK                                  0X4
#define  CRT17_S__VCOUNT_BY2_S                                       0X4
#define  CRT17_S__ADDR_CNT_BY2_M_MASK                                0X8
#define  CRT17_S__ADDR_CNT_BY2_M                                     0X8
#define  CRT17_S__WRAP_A15TOA0_M_MASK                                0X20
#define  CRT17_S__WRAP_A15TOA0_M                                     0X20
#define  CRT17_S__BYTE_MODE_M_MASK                                   0X40
#define  CRT17_S__BYTE_MODE_M                                        0X40
#define  CRT17_S__CRTC_SYNC_EN_M_MASK                                0X80
#define  CRT17_S__CRTC_SYNC_EN_M                                     0X80
#define  GEN_INT_CNTL__CRTC_VBLANK_MASK_MASK                         0X1
#define  GEN_INT_CNTL__CRTC_VBLANK_MASK                              0X1
#define  GEN_INT_CNTL__CRTC_VLINE_MASK_MASK                          0X2
#define  GEN_INT_CNTL__CRTC_VLINE_MASK                               0X2
#define  GEN_INT_CNTL__CRTC_VSYNC_MASK_MASK                          0X4
#define  GEN_INT_CNTL__CRTC_VSYNC_MASK                               0X4
#define  GEN_INT_CNTL__SNAPSHOT_MASK_MASK                            0X8
#define  GEN_INT_CNTL__SNAPSHOT_MASK                                 0X8
#define  GEN_INT_CNTL__FP_DETECT_MASK_MASK                           0X10
#define  GEN_INT_CNTL__FP_DETECT_MASK                                0X10
#define  GEN_INT_CNTL__CRTC2_VLINE_MASK_MASK                         0X20
#define  GEN_INT_CNTL__CRTC2_VLINE_MASK                              0X20
#define  GEN_INT_CNTL__CRTC2_VSYNC_MASK_MASK                         0X40
#define  GEN_INT_CNTL__CRTC2_VSYNC_MASK                              0X40
#define  GEN_INT_CNTL__SNAPSHOT2_MASK_MASK                           0X80
#define  GEN_INT_CNTL__SNAPSHOT2_MASK                                0X80
#define  GEN_INT_CNTL__CRTC2_VBLANK_MASK_MASK                        0X200
#define  GEN_INT_CNTL__CRTC2_VBLANK_MASK                             0X200
#define  GEN_INT_CNTL__FP2_DETECT_MASK_MASK                          0X400
#define  GEN_INT_CNTL__FP2_DETECT_MASK                               0X400
#define  GEN_INT_CNTL__VSYNC_DIFF_OVER_LIMIT_MASK_MASK               0X800
#define  GEN_INT_CNTL__VSYNC_DIFF_OVER_LIMIT_MASK                    0X800
#define  GEN_INT_CNTL__DMA_VIPH0_INT_EN_MASK                         0X1000
#define  GEN_INT_CNTL__DMA_VIPH0_INT_EN                              0X1000
#define  GEN_INT_CNTL__DMA_VIPH1_INT_EN_MASK                         0X2000
#define  GEN_INT_CNTL__DMA_VIPH1_INT_EN                              0X2000
#define  GEN_INT_CNTL__DMA_VIPH2_INT_EN_MASK                         0X4000
#define  GEN_INT_CNTL__DMA_VIPH2_INT_EN                              0X4000
#define  GEN_INT_CNTL__DMA_VIPH3_INT_EN_MASK                         0X8000
#define  GEN_INT_CNTL__DMA_VIPH3_INT_EN                              0X8000
#define  GEN_INT_CNTL__I2C_INT_EN_MASK                               0X20000
#define  GEN_INT_CNTL__I2C_INT_EN                                    0X20000
#define  GEN_INT_CNTL__GUI_IDLE_MASK_MASK                            0X80000
#define  GEN_INT_CNTL__GUI_IDLE_MASK                                 0X80000
#define  GEN_INT_CNTL__VIPH_INT_EN_MASK                              0X1000000
#define  GEN_INT_CNTL__VIPH_INT_EN                                   0X1000000
#define  GEN_INT_CNTL__SW_INT_EN_MASK                                0X2000000
#define  GEN_INT_CNTL__SW_INT_EN                                     0X2000000
#define  GEN_INT_CNTL__GEYSERVILLE_MASK_MASK                         0X8000000
#define  GEN_INT_CNTL__GEYSERVILLE_MASK                              0X8000000
#define  GEN_INT_CNTL__HDCP_AUTHORIZED_INT_MASK_MASK                 0X10000000
#define  GEN_INT_CNTL__HDCP_AUTHORIZED_INT_MASK                      0X10000000
#define  GEN_INT_CNTL__DVI_I2C_INT_MASK_MASK                         0X20000000
#define  GEN_INT_CNTL__DVI_I2C_INT_MASK                              0X20000000
#define  GEN_INT_CNTL__GUIDMA_MASK_MASK                              0X40000000
#define  GEN_INT_CNTL__GUIDMA_MASK                                   0X40000000
#define  GEN_INT_CNTL__VIDDMA_MASK_MASK                              0X80000000
#define  GEN_INT_CNTL__VIDDMA_MASK                                   0X80000000
#define  GEN_INT_STATUS__CRTC_VBLANK_STAT_MASK                       0X1
#define  GEN_INT_STATUS__CRTC_VBLANK_STAT                            0X1
#define  GEN_INT_STATUS__CRTC_VBLANK_STAT_AK_MASK                    0X1
#define  GEN_INT_STATUS__CRTC_VBLANK_STAT_AK                         0X1
#define  GEN_INT_STATUS__CRTC_VLINE_STAT_MASK                        0X2
#define  GEN_INT_STATUS__CRTC_VLINE_STAT                             0X2
#define  GEN_INT_STATUS__CRTC_VLINE_STAT_AK_MASK                     0X2
#define  GEN_INT_STATUS__CRTC_VLINE_STAT_AK                          0X2
#define  GEN_INT_STATUS__CRTC_VSYNC_STAT_MASK                        0X4
#define  GEN_INT_STATUS__CRTC_VSYNC_STAT                             0X4
#define  GEN_INT_STATUS__CRTC_VSYNC_STAT_AK_MASK                     0X4
#define  GEN_INT_STATUS__CRTC_VSYNC_STAT_AK                          0X4
#define  GEN_INT_STATUS__SNAPSHOT_STAT_MASK                          0X8
#define  GEN_INT_STATUS__SNAPSHOT_STAT                               0X8
#define  GEN_INT_STATUS__SNAPSHOT_STAT_AK_MASK                       0X8
#define  GEN_INT_STATUS__SNAPSHOT_STAT_AK                            0X8
#define  GEN_INT_STATUS__FP_DETECT_STAT_MASK                         0X10
#define  GEN_INT_STATUS__FP_DETECT_STAT                              0X10
#define  GEN_INT_STATUS__FP_DETECT_STAT_AK_MASK                      0X10
#define  GEN_INT_STATUS__FP_DETECT_STAT_AK                           0X10
#define  GEN_INT_STATUS__CRTC2_VLINE_STAT_MASK                       0X20
#define  GEN_INT_STATUS__CRTC2_VLINE_STAT                            0X20
#define  GEN_INT_STATUS__CRTC2_VLINE_STAT_AK_MASK                    0X20
#define  GEN_INT_STATUS__CRTC2_VLINE_STAT_AK                         0X20
#define  GEN_INT_STATUS__CRTC2_VSYNC_STAT_MASK                       0X40
#define  GEN_INT_STATUS__CRTC2_VSYNC_STAT                            0X40
#define  GEN_INT_STATUS__CRTC2_VSYNC_STAT_AK_MASK                    0X40
#define  GEN_INT_STATUS__CRTC2_VSYNC_STAT_AK                         0X40
#define  GEN_INT_STATUS__SNAPSHOT2_STAT_MASK                         0X80
#define  GEN_INT_STATUS__SNAPSHOT2_STAT                              0X80
#define  GEN_INT_STATUS__SNAPSHOT2_STAT_AK_MASK                      0X80
#define  GEN_INT_STATUS__SNAPSHOT2_STAT_AK                           0X80
#define  GEN_INT_STATUS__CAP0_INT_ACTIVE_MASK                        0X100
#define  GEN_INT_STATUS__CAP0_INT_ACTIVE                             0X100
#define  GEN_INT_STATUS__CRTC2_VBLANK_STAT_MASK                      0X200
#define  GEN_INT_STATUS__CRTC2_VBLANK_STAT                           0X200
#define  GEN_INT_STATUS__CRTC2_VBLANK_STAT_AK_MASK                   0X200
#define  GEN_INT_STATUS__CRTC2_VBLANK_STAT_AK                        0X200
#define  GEN_INT_STATUS__FP2_DETECT_STAT_MASK                        0X400
#define  GEN_INT_STATUS__FP2_DETECT_STAT                             0X400
#define  GEN_INT_STATUS__FP2_DETECT_STAT_AK_MASK                     0X400
#define  GEN_INT_STATUS__FP2_DETECT_STAT_AK                          0X400
#define  GEN_INT_STATUS__VSYNC_DIFF_OVER_LIMIT_STAT_MASK             0X800
#define  GEN_INT_STATUS__VSYNC_DIFF_OVER_LIMIT_STAT                  0X800
#define  GEN_INT_STATUS__VSYNC_DIFF_OVER_LIMIT_STAT_AK_MASK          0X800
#define  GEN_INT_STATUS__VSYNC_DIFF_OVER_LIMIT_STAT_AK               0X800
#define  GEN_INT_STATUS__DMA_VIPH0_INT_MASK                          0X1000
#define  GEN_INT_STATUS__DMA_VIPH0_INT                               0X1000
#define  GEN_INT_STATUS__DMA_VIPH0_INT_AK_MASK                       0X1000
#define  GEN_INT_STATUS__DMA_VIPH0_INT_AK                            0X1000
#define  GEN_INT_STATUS__DMA_VIPH1_INT_MASK                          0X2000
#define  GEN_INT_STATUS__DMA_VIPH1_INT                               0X2000
#define  GEN_INT_STATUS__DMA_VIPH1_INT_AK_MASK                       0X2000
#define  GEN_INT_STATUS__DMA_VIPH1_INT_AK                            0X2000
#define  GEN_INT_STATUS__DMA_VIPH2_INT_MASK                          0X4000
#define  GEN_INT_STATUS__DMA_VIPH2_INT                               0X4000
#define  GEN_INT_STATUS__DMA_VIPH2_INT_AK_MASK                       0X4000
#define  GEN_INT_STATUS__DMA_VIPH2_INT_AK                            0X4000
#define  GEN_INT_STATUS__DMA_VIPH3_INT_MASK                          0X8000
#define  GEN_INT_STATUS__DMA_VIPH3_INT                               0X8000
#define  GEN_INT_STATUS__DMA_VIPH3_INT_AK_MASK                       0X8000
#define  GEN_INT_STATUS__DMA_VIPH3_INT_AK                            0X8000
#define  GEN_INT_STATUS__I2C_INT_MASK                                0X20000
#define  GEN_INT_STATUS__I2C_INT                                     0X20000
#define  GEN_INT_STATUS__I2C_INT_AK_MASK                             0X20000
#define  GEN_INT_STATUS__I2C_INT_AK                                  0X20000
#define  GEN_INT_STATUS__GUI_IDLE_STAT_MASK                          0X80000
#define  GEN_INT_STATUS__GUI_IDLE_STAT                               0X80000
#define  GEN_INT_STATUS__GUI_IDLE_STAT_AK_MASK                       0X80000
#define  GEN_INT_STATUS__GUI_IDLE_STAT_AK                            0X80000
#define  GEN_INT_STATUS__VIPH_INT_MASK                               0X1000000
#define  GEN_INT_STATUS__VIPH_INT                                    0X1000000
#define  GEN_INT_STATUS__SW_INT_MASK                                 0X2000000
#define  GEN_INT_STATUS__SW_INT                                      0X2000000
#define  GEN_INT_STATUS__SW_INT_AK_MASK                              0X2000000
#define  GEN_INT_STATUS__SW_INT_AK                                   0X2000000
#define  GEN_INT_STATUS__SW_INT_SET_MASK                             0X4000000
#define  GEN_INT_STATUS__SW_INT_SET                                  0X4000000
#define  GEN_INT_STATUS__GEYSERVILLE_STAT_MASK                       0X8000000
#define  GEN_INT_STATUS__GEYSERVILLE_STAT                            0X8000000
#define  GEN_INT_STATUS__GEYSERVILLE_STAT_AK_MASK                    0X8000000
#define  GEN_INT_STATUS__GEYSERVILLE_STAT_AK                         0X8000000
#define  GEN_INT_STATUS__HDCP_AUTHORIZED_INT_STAT_MASK               0X10000000
#define  GEN_INT_STATUS__HDCP_AUTHORIZED_INT_STAT                    0X10000000
#define  GEN_INT_STATUS__HDCP_AUTHORIZED_INT_AK_MASK                 0X10000000
#define  GEN_INT_STATUS__HDCP_AUTHORIZED_INT_AK                      0X10000000
#define  GEN_INT_STATUS__DVI_I2C_INT_STAT_MASK                       0X20000000
#define  GEN_INT_STATUS__DVI_I2C_INT_STAT                            0X20000000
#define  GEN_INT_STATUS__DVI_I2C_INT_AK_MASK                         0X20000000
#define  GEN_INT_STATUS__DVI_I2C_INT_AK                              0X20000000
#define  GEN_INT_STATUS__GUIDMA_STAT_MASK                            0X40000000
#define  GEN_INT_STATUS__GUIDMA_STAT                                 0X40000000
#define  GEN_INT_STATUS__GUIDMA_AK_MASK                              0X40000000
#define  GEN_INT_STATUS__GUIDMA_AK                                   0X40000000
#define  GEN_INT_STATUS__VIDDMA_STAT_MASK                            0X80000000
#define  GEN_INT_STATUS__VIDDMA_STAT                                 0X80000000
#define  GEN_INT_STATUS__VIDDMA_AK_MASK                              0X80000000
#define  GEN_INT_STATUS__VIDDMA_AK                                   0X80000000
#define  CRTC_EXT_CNTL__CRTC_VGA_XOVERSCAN_MASK                      0X1
#define  CRTC_EXT_CNTL__CRTC_VGA_XOVERSCAN                           0X1
#define  CRTC_EXT_CNTL__VGA_BLINK_RATE_MASK                          0X6
#define  CRTC_EXT_CNTL__VGA_ATI_LINEAR_MASK                          0X8
#define  CRTC_EXT_CNTL__VGA_ATI_LINEAR                               0X8
#define  CRTC_EXT_CNTL__VGA_128KAP_PAGING_MASK                       0X10
#define  CRTC_EXT_CNTL__VGA_128KAP_PAGING                            0X10
#define  CRTC_EXT_CNTL__VGA_TEXT_132_MASK                            0X20
#define  CRTC_EXT_CNTL__VGA_TEXT_132                                 0X20
#define  CRTC_EXT_CNTL__VGA_XCRT_CNT_EN_MASK                         0X40
#define  CRTC_EXT_CNTL__VGA_XCRT_CNT_EN                              0X40
#define  CRTC_EXT_CNTL__CRTC_HSYNC_DIS_MASK                          0X100
#define  CRTC_EXT_CNTL__CRTC_HSYNC_DIS                               0X100
#define  CRTC_EXT_CNTL__CRTC_VSYNC_DIS_MASK                          0X200
#define  CRTC_EXT_CNTL__CRTC_VSYNC_DIS                               0X200
#define  CRTC_EXT_CNTL__CRTC_DISPLAY_DIS_MASK                        0X400
#define  CRTC_EXT_CNTL__CRTC_DISPLAY_DIS                             0X400
#define  CRTC_EXT_CNTL__CRTC_SYNC_TRISTATE_MASK                      0X800
#define  CRTC_EXT_CNTL__CRTC_SYNC_TRISTATE                           0X800
#define  CRTC_EXT_CNTL__CRTC_HSYNC_TRISTATE_MASK                     0X1000
#define  CRTC_EXT_CNTL__CRTC_HSYNC_TRISTATE                          0X1000
#define  CRTC_EXT_CNTL__CRTC_VSYNC_TRISTATE_MASK                     0X2000
#define  CRTC_EXT_CNTL__CRTC_VSYNC_TRISTATE                          0X2000
#define  CRTC_EXT_CNTL__CRT_ON_MASK                                  0X8000
#define  CRTC_EXT_CNTL__CRT_ON                                       0X8000
#define  CRTC_EXT_CNTL__VGA_CUR_B_TEST_MASK                          0X20000
#define  CRTC_EXT_CNTL__VGA_CUR_B_TEST                               0X20000
#define  CRTC_EXT_CNTL__VGA_PACK_DIS_MASK                            0X40000
#define  CRTC_EXT_CNTL__VGA_PACK_DIS                                 0X40000
#define  CRTC_EXT_CNTL__VGA_MEM_PS_EN_MASK                           0X80000
#define  CRTC_EXT_CNTL__VGA_MEM_PS_EN                                0X80000
#define  CRTC_EXT_CNTL__VCRTC_IDX_MASTER_MASK                        0X7f000000
#define  WAIT_UNTIL__WAIT_CRTC_PFLIP_MASK                            0X1
#define  WAIT_UNTIL__WAIT_CRTC_PFLIP                                 0X1
#define  WAIT_UNTIL__WAIT_RE_CRTC_VLINE_MASK                         0X2
#define  WAIT_UNTIL__WAIT_RE_CRTC_VLINE                              0X2
#define  WAIT_UNTIL__WAIT_FE_CRTC_VLINE_MASK                         0X4
#define  WAIT_UNTIL__WAIT_FE_CRTC_VLINE                              0X4
#define  WAIT_UNTIL__WAIT_CRTC_VLINE_MASK                            0X8
#define  WAIT_UNTIL__WAIT_CRTC_VLINE                                 0X8
#define  WAIT_UNTIL__WAIT_DMA_VIPH0_IDLE_MASK                        0X10
#define  WAIT_UNTIL__WAIT_DMA_VIPH0_IDLE                             0X10
#define  WAIT_UNTIL__WAIT_DMA_VIPH1_IDLE_MASK                        0X20
#define  WAIT_UNTIL__WAIT_DMA_VIPH1_IDLE                             0X20
#define  WAIT_UNTIL__WAIT_DMA_VIPH2_IDLE_MASK                        0X40
#define  WAIT_UNTIL__WAIT_DMA_VIPH2_IDLE                             0X40
#define  WAIT_UNTIL__WAIT_DMA_VIPH3_IDLE_MASK                        0X80
#define  WAIT_UNTIL__WAIT_DMA_VIPH3_IDLE                             0X80
#define  WAIT_UNTIL__WAIT_DMA_VID_IDLE_MASK                          0X100
#define  WAIT_UNTIL__WAIT_DMA_VID_IDLE                               0X100
#define  WAIT_UNTIL__WAIT_DMA_GUI_IDLE_MASK                          0X200
#define  WAIT_UNTIL__WAIT_DMA_GUI_IDLE                               0X200
#define  WAIT_UNTIL__WAIT_CMDFIFO_MASK                               0X400
#define  WAIT_UNTIL__WAIT_CMDFIFO                                    0X400
#define  WAIT_UNTIL__WAIT_OV0_FLIP_MASK                              0X800
#define  WAIT_UNTIL__WAIT_OV0_FLIP                                   0X800
#define  WAIT_UNTIL__WAIT_OV0_SLICEDONE_MASK                         0X1000
#define  WAIT_UNTIL__WAIT_OV0_SLICEDONE                              0X1000
#define  WAIT_UNTIL__WAIT_2D_IDLE_MASK                               0X4000
#define  WAIT_UNTIL__WAIT_2D_IDLE                                    0X4000
#define  WAIT_UNTIL__WAIT_3D_IDLE_MASK                               0X8000
#define  WAIT_UNTIL__WAIT_3D_IDLE                                    0X8000
#define  WAIT_UNTIL__WAIT_2D_IDLECLEAN_MASK                          0X10000
#define  WAIT_UNTIL__WAIT_2D_IDLECLEAN                               0X10000
#define  WAIT_UNTIL__WAIT_3D_IDLECLEAN_MASK                          0X20000
#define  WAIT_UNTIL__WAIT_3D_IDLECLEAN                               0X20000
#define  WAIT_UNTIL__WAIT_HOST_IDLECLEAN_MASK                        0X40000
#define  WAIT_UNTIL__WAIT_HOST_IDLECLEAN                             0X40000
#define  WAIT_UNTIL__WAIT_EXTERN_SIG_MASK                            0X80000
#define  WAIT_UNTIL__WAIT_EXTERN_SIG                                 0X80000
#define  WAIT_UNTIL__CMDFIFO_ENTRIES_MASK                            0X7f00000
#define  WAIT_UNTIL__WAIT_BOTH_CRTC_PFLIP_MASK                       0X40000000
#define  WAIT_UNTIL__WAIT_BOTH_CRTC_PFLIP                            0X40000000
#define  WAIT_UNTIL__ENG_DISPLAY_SELECT_MASK                         0X80000000
#define  WAIT_UNTIL__ENG_DISPLAY_SELECT                              0X80000000
#define  ISYNC_CNTL__ISYNC_ANY2D_IDLE3D_MASK                         0X1
#define  ISYNC_CNTL__ISYNC_ANY2D_IDLE3D                              0X1
#define  ISYNC_CNTL__ISYNC_ANY3D_IDLE2D_MASK                         0X2
#define  ISYNC_CNTL__ISYNC_ANY3D_IDLE2D                              0X2
#define  ISYNC_CNTL__ISYNC_TRIG2D_IDLE3D_MASK                        0X4
#define  ISYNC_CNTL__ISYNC_TRIG2D_IDLE3D                             0X4
#define  ISYNC_CNTL__ISYNC_TRIG3D_IDLE2D_MASK                        0X8
#define  ISYNC_CNTL__ISYNC_TRIG3D_IDLE2D                             0X8
#define  ISYNC_CNTL__ISYNC_WAIT_IDLEGUI_MASK                         0X10
#define  ISYNC_CNTL__ISYNC_WAIT_IDLEGUI                              0X10
#define  ISYNC_CNTL__ISYNC_CPSCRATCH_IDLEGUI_MASK                    0X20
#define  ISYNC_CNTL__ISYNC_CPSCRATCH_IDLEGUI                         0X20
#define  RBBM_GUICNTL__HOST_DATA_SWAP_MASK                           0X3
#define  RBBM_STATUS__CMDFIFO_AVAIL_MASK                             0X7f
#define  RBBM_STATUS__HIRQ_ON_RBB_MASK                               0X100
#define  RBBM_STATUS__HIRQ_ON_RBB                                    0X100
#define  RBBM_STATUS__CPRQ_ON_RBB_MASK                               0X200
#define  RBBM_STATUS__CPRQ_ON_RBB                                    0X200
#define  RBBM_STATUS__CFRQ_ON_RBB_MASK                               0X400
#define  RBBM_STATUS__CFRQ_ON_RBB                                    0X400
#define  RBBM_STATUS__HIRQ_IN_RTBUF_MASK                             0X800
#define  RBBM_STATUS__HIRQ_IN_RTBUF                                  0X800
#define  RBBM_STATUS__CPRQ_IN_RTBUF_MASK                             0X1000
#define  RBBM_STATUS__CPRQ_IN_RTBUF                                  0X1000
#define  RBBM_STATUS__CFRQ_IN_RTBUF_MASK                             0X2000
#define  RBBM_STATUS__CFRQ_IN_RTBUF                                  0X2000
#define  RBBM_STATUS__CF_PIPE_BUSY_MASK                              0X4000
#define  RBBM_STATUS__CF_PIPE_BUSY                                   0X4000
#define  RBBM_STATUS__ENG_EV_BUSY_MASK                               0X8000
#define  RBBM_STATUS__ENG_EV_BUSY                                    0X8000
#define  RBBM_STATUS__CP_CMDSTRM_BUSY_MASK                           0X10000
#define  RBBM_STATUS__CP_CMDSTRM_BUSY                                0X10000
#define  RBBM_STATUS__E2_BUSY_MASK                                   0X20000
#define  RBBM_STATUS__E2_BUSY                                        0X20000
#define  RBBM_STATUS__RB2D_BUSY_MASK                                 0X40000
#define  RBBM_STATUS__RB2D_BUSY                                      0X40000
#define  RBBM_STATUS__RB3D_BUSY_MASK                                 0X80000
#define  RBBM_STATUS__RB3D_BUSY                                      0X80000
#define  RBBM_STATUS__VAP_BUSY_MASK                                  0X100000
#define  RBBM_STATUS__VAP_BUSY                                       0X100000
#define  RBBM_STATUS__RE_BUSY_MASK                                   0X200000
#define  RBBM_STATUS__RE_BUSY                                        0X200000
#define  RBBM_STATUS__TAM_BUSY_MASK                                  0X400000
#define  RBBM_STATUS__TAM_BUSY                                       0X400000
#define  RBBM_STATUS__TDM_BUSY_MASK                                  0X800000
#define  RBBM_STATUS__TDM_BUSY                                       0X800000
#define  RBBM_STATUS__PB_BUSY_MASK                                   0X1000000
#define  RBBM_STATUS__PB_BUSY                                        0X1000000
#define  RBBM_STATUS__TIM_BUSY_MASK                                  0X2000000
#define  RBBM_STATUS__TIM_BUSY                                       0X2000000
#define  RBBM_STATUS__GUI_ACTIVE_MASK                                0X80000000
#define  RBBM_STATUS__GUI_ACTIVE                                     0X80000000
#define  RBBM_CNTL__RB_SETTLE_MASK                                   0Xf
#define  RBBM_CNTL__ABORTCLKS_HI_MASK                                0X70
#define  RBBM_CNTL__ABORTCLKS_CP_MASK                                0X700
#define  RBBM_CNTL__ABORTCLKS_CFIFO_MASK                             0X7000
#define  RBBM_CNTL__CPQ_DATA_SWAP_MASK                               0X20000
#define  RBBM_CNTL__CPQ_DATA_SWAP                                    0X20000
#define  RBBM_CNTL__NO_ABORT_IDCT_MASK                               0X200000
#define  RBBM_CNTL__NO_ABORT_IDCT                                    0X200000
#define  RBBM_CNTL__NO_ABORT_BIOS_MASK                               0X400000
#define  RBBM_CNTL__NO_ABORT_BIOS                                    0X400000
#define  RBBM_CNTL__NO_ABORT_TVOUT_M9_MASK                           0X800000
#define  RBBM_CNTL__NO_ABORT_TVOUT_M9                                0X800000
#define  RBBM_CNTL__NO_ABORT_CP_MASK                                 0X1000000
#define  RBBM_CNTL__NO_ABORT_CP                                      0X1000000
#define  RBBM_CNTL__NO_ABORT_HI_MASK                                 0X2000000
#define  RBBM_CNTL__NO_ABORT_HI                                      0X2000000
#define  RBBM_CNTL__NO_ABORT_HDP_MASK                                0X4000000
#define  RBBM_CNTL__NO_ABORT_HDP                                     0X4000000
#define  RBBM_CNTL__NO_ABORT_MC_MASK                                 0X8000000
#define  RBBM_CNTL__NO_ABORT_MC                                      0X8000000
#define  RBBM_CNTL__NO_ABORT_AIC_MASK                                0X10000000
#define  RBBM_CNTL__NO_ABORT_AIC                                     0X10000000
#define  RBBM_CNTL__NO_ABORT_VIP_MASK                                0X20000000
#define  RBBM_CNTL__NO_ABORT_VIP                                     0X20000000
#define  RBBM_CNTL__NO_ABORT_DISP_MASK                               0X40000000
#define  RBBM_CNTL__NO_ABORT_DISP                                    0X40000000
#define  RBBM_CNTL__NO_ABORT_CG_MASK                                 0X80000000
#define  RBBM_CNTL__NO_ABORT_CG                                      0X80000000
#define  RBBM_SOFT_RESET__SOFT_RESET_CP_MASK                         0X1
#define  RBBM_SOFT_RESET__SOFT_RESET_CP                              0X1
#define  RBBM_SOFT_RESET__SOFT_RESET_HI_MASK                         0X2
#define  RBBM_SOFT_RESET__SOFT_RESET_HI                              0X2
#define  RBBM_SOFT_RESET__SOFT_RESET_VAP_MASK                        0X4
#define  RBBM_SOFT_RESET__SOFT_RESET_VAP                             0X4
#define  RBBM_SOFT_RESET__SOFT_RESET_RE_MASK                         0X8
#define  RBBM_SOFT_RESET__SOFT_RESET_RE                              0X8
#define  RBBM_SOFT_RESET__SOFT_RESET_PP_MASK                         0X10
#define  RBBM_SOFT_RESET__SOFT_RESET_PP                              0X10
#define  RBBM_SOFT_RESET__SOFT_RESET_E2_MASK                         0X20
#define  RBBM_SOFT_RESET__SOFT_RESET_E2                              0X20
#define  RBBM_SOFT_RESET__SOFT_RESET_RB_MASK                         0X40
#define  RBBM_SOFT_RESET__SOFT_RESET_RB                              0X40
#define  RBBM_SOFT_RESET__SOFT_RESET_HDP_MASK                        0X80
#define  RBBM_SOFT_RESET__SOFT_RESET_HDP                             0X80
#define  RBBM_SOFT_RESET__SOFT_RESET_MC_MASK                         0X100
#define  RBBM_SOFT_RESET__SOFT_RESET_MC                              0X100
#define  RBBM_SOFT_RESET__SOFT_RESET_AIC_MASK                        0X200
#define  RBBM_SOFT_RESET__SOFT_RESET_AIC                             0X200
#define  RBBM_SOFT_RESET__SOFT_RESET_VIP_MASK                        0X400
#define  RBBM_SOFT_RESET__SOFT_RESET_VIP                             0X400
#define  RBBM_SOFT_RESET__SOFT_RESET_DISP_MASK                       0X800
#define  RBBM_SOFT_RESET__SOFT_RESET_DISP                            0X800
#define  RBBM_SOFT_RESET__SOFT_RESET_CG_MASK                         0X1000
#define  RBBM_SOFT_RESET__SOFT_RESET_CG                              0X1000
#define  NQWAIT_UNTIL__WAIT_GUI_IDLE_MASK                            0X1
#define  NQWAIT_UNTIL__WAIT_GUI_IDLE                                 0X1
#define  RBBM_CMDFIFO_ADDR__CMDFIFO_ADDR_MASK                        0X3f
#define  RBBM_CMDFIFO_DATAH__CMDFIFO_DATAH_MASK                      0Xfff
#define  RBBM_CMDFIFO_STAT__CMDFIFO_RPTR_MASK                        0X3f
#define  RBBM_CMDFIFO_STAT__CMDFIFO_WPTR_MASK                        0X3f00
#define  RBBM_PERF_CNTL__PERFSEL1_MASK                               0Xf
#define  RBBM_PERF_CNTL__CLR_PERF1_MASK                              0X40
#define  RBBM_PERF_CNTL__CLR_PERF1                                   0X40
#define  RBBM_PERF_CNTL__EN_PERF1_MASK                               0X80
#define  RBBM_PERF_CNTL__EN_PERF1                                    0X80
#define  RBBM_PERF_CNTL__PERFSEL2_MASK                               0Xf00
#define  RBBM_PERF_CNTL__CLR_PERF2_MASK                              0X4000
#define  RBBM_PERF_CNTL__CLR_PERF2                                   0X4000
#define  RBBM_PERF_CNTL__EN_PERF2_MASK                               0X8000
#define  RBBM_PERF_CNTL__EN_PERF2                                    0X8000
#define  RBBM_PERF_CNTL__SYNC_SEL_MASK                               0X80000000
#define  RBBM_PERF_CNTL__SYNC_SEL                                    0X80000000
#define  GENFC_RD__VSYNC_SEL_R_MASK                                  0X8
#define  GENFC_RD__VSYNC_SEL_R                                       0X8
#define  GENFC_WT__VSYNC_SEL_W_MASK                                  0X8
#define  GENFC_WT__VSYNC_SEL_W                                       0X8
#define  GENS0__SENSE_SWITCH_MASK                                    0X10
#define  GENS0__SENSE_SWITCH                                         0X10
#define  GENS0__CRT_INTR_MASK                                        0X80
#define  GENS0__CRT_INTR                                             0X80
#define  GENS1__NO_DISPLAY_MASK                                      0X1
#define  GENS1__NO_DISPLAY                                           0X1
#define  GENS1__VGA_VSTATUS_MASK                                     0X8
#define  GENS1__VGA_VSTATUS                                          0X8
#define  GENS1__PIXEL_READ_BACK_MASK                                 0X30
#define  DAC_DATA__DAC_DATA_MASK                                     0Xff
#define  DAC_MASK__DAC_MASK_MASK                                     0Xff
#define  DAC_R_INDEX__DAC_R_INDEX_MASK                               0Xff
#define  DAC_W_INDEX__DAC_W_INDEX_MASK                               0Xff
#define  SEQ00__SEQ_RST0B_MASK                                       0X1
#define  SEQ00__SEQ_RST0B                                            0X1
#define  SEQ00__SEQ_RST1B_MASK                                       0X2
#define  SEQ00__SEQ_RST1B                                            0X2
#define  SEQ01__SEQ_DOT8_MASK                                        0X1
#define  SEQ01__SEQ_DOT8                                             0X1
#define  SEQ01__SEQ_SHIFT2_MASK                                      0X4
#define  SEQ01__SEQ_SHIFT2                                           0X4
#define  SEQ01__SEQ_PCLKBY2_MASK                                     0X8
#define  SEQ01__SEQ_PCLKBY2                                          0X8
#define  SEQ01__SEQ_SHIFT4_MASK                                      0X10
#define  SEQ01__SEQ_SHIFT4                                           0X10
#define  SEQ01__SEQ_MAXBW_MASK                                       0X20
#define  SEQ01__SEQ_MAXBW                                            0X20
#define  SEQ03__SEQ_FONT_B1_MASK                                     0X1
#define  SEQ03__SEQ_FONT_B1                                          0X1
#define  SEQ03__SEQ_FONT_B2_MASK                                     0X2
#define  SEQ03__SEQ_FONT_B2                                          0X2
#define  SEQ03__SEQ_FONT_A1_MASK                                     0X4
#define  SEQ03__SEQ_FONT_A1                                          0X4
#define  SEQ03__SEQ_FONT_A2_MASK                                     0X8
#define  SEQ03__SEQ_FONT_A2                                          0X8
#define  SEQ03__SEQ_FONT_B0_MASK                                     0X10
#define  SEQ03__SEQ_FONT_B0                                          0X10
#define  SEQ03__SEQ_FONT_A0_MASK                                     0X20
#define  SEQ03__SEQ_FONT_A0                                          0X20
#define  CRT00__H_TOTAL_MASK                                         0Xff
#define  CRT01__H_DISP_END_MASK                                      0Xff
#define  CRT02__H_BLANK_START_MASK                                   0Xff
#define  CRT03__H_BLANK_END_MASK                                     0X1f
#define  CRT03__H_DE_SKEW_MASK                                       0X60
#define  CRT03__CR10CR11_R_DIS_B_MASK                                0X80
#define  CRT03__CR10CR11_R_DIS_B                                     0X80
#define  CRT04__H_SYNC_START_MASK                                    0Xff
#define  CRT05__H_SYNC_END_MASK                                      0X1f
#define  CRT05__H_SYNC_SKEW_MASK                                     0X60
#define  CRT05__H_BLANK_END_B5_MASK                                  0X80
#define  CRT05__H_BLANK_END_B5                                       0X80
#define  CRT06__V_TOTAL_MASK                                         0Xff
#define  CRT07__V_TOTAL_B8_MASK                                      0X1
#define  CRT07__V_TOTAL_B8                                           0X1
#define  CRT07__V_DISP_END_B8_MASK                                   0X2
#define  CRT07__V_DISP_END_B8                                        0X2
#define  CRT07__V_SYNC_START_B8_MASK                                 0X4
#define  CRT07__V_SYNC_START_B8                                      0X4
#define  CRT07__V_BLANK_START_B8_MASK                                0X8
#define  CRT07__V_BLANK_START_B8                                     0X8
#define  CRT07__LINE_CMP_B8_MASK                                     0X10
#define  CRT07__LINE_CMP_B8                                          0X10
#define  CRT07__V_TOTAL_B9_MASK                                      0X20
#define  CRT07__V_TOTAL_B9                                           0X20
#define  CRT07__V_DISP_END_B9_MASK                                   0X40
#define  CRT07__V_DISP_END_B9                                        0X40
#define  CRT07__V_SYNC_START_B9_MASK                                 0X80
#define  CRT07__V_SYNC_START_B9                                      0X80
#define  CRT08__ROW_SCAN_START_MASK                                  0X1f
#define  CRT08__BYTE_PAN_MASK                                        0X60
#define  CRT09__MAX_ROW_SCAN_MASK                                    0X1f
#define  CRT09__V_BLANK_START_B9_MASK                                0X20
#define  CRT09__V_BLANK_START_B9                                     0X20
#define  CRT09__LINE_CMP_B9_MASK                                     0X40
#define  CRT09__LINE_CMP_B9                                          0X40
#define  CRT09__DOUBLE_CHAR_HEIGHT_MASK                              0X80
#define  CRT09__DOUBLE_CHAR_HEIGHT                                   0X80
#define  CRT0A__CURSOR_START_MASK                                    0X1f
#define  CRT0A__CURSOR_DISABLE_MASK                                  0X20
#define  CRT0A__CURSOR_DISABLE                                       0X20
#define  CRT0B__CURSOR_END_MASK                                      0X1f
#define  CRT0B__CURSOR_SKEW_MASK                                     0X60
#define  CRT0C__DISP_START_MASK                                      0Xff
#define  CRT0D__DISP_START_MASK                                      0Xff
#define  CRT0E__CURSOR_LOC_HI_MASK                                   0Xff
#define  CRT0F__CURSOR_LOC_LO_MASK                                   0Xff
#define  CRT10__V_SYNC_START_MASK                                    0Xff
#define  CRT11__V_SYNC_END_MASK                                      0Xf
#define  CRT11__V_INTR_CLR_MASK                                      0X10
#define  CRT11__V_INTR_CLR                                           0X10
#define  CRT11__V_INTR_EN_MASK                                       0X20
#define  CRT11__V_INTR_EN                                            0X20
#define  CRT11__SEL5_REFRESH_CYC_MASK                                0X40
#define  CRT11__SEL5_REFRESH_CYC                                     0X40
#define  CRT11__C0T7_WR_ONLY_MASK                                    0X80
#define  CRT11__C0T7_WR_ONLY                                         0X80
#define  CRT12__V_DISP_END_MASK                                      0Xff
#define  CRT13__DISP_PITCH_MASK                                      0Xff
#define  CRT15__V_BLANK_START_MASK                                   0Xff
#define  CRT16__V_BLANK_END_MASK                                     0Xff
#define  CRT18__LINE_CMP_MASK                                        0Xff
#define  CRT00_S__H_TOTAL_S_MASK                                     0Xff
#define  CRT01_S__H_DISP_END_S_MASK                                  0Xff
#define  CRT02_S__H_BLANK_START_S_MASK                               0Xff
#define  CRT03_S__H_BLANK_END_S_MASK                                 0X1f
#define  CRT03_S__H_DE_SKEW_S_MASK                                   0X60
#define  CRT03_S__CR10CR11_R_DIS_B_M_MASK                            0X80
#define  CRT03_S__CR10CR11_R_DIS_B_M                                 0X80
#define  CRT04_S__H_SYNC_START_S_MASK                                0Xff
#define  CRT05_S__H_SYNC_END_S_MASK                                  0X1f
#define  CRT05_S__H_SYNC_SKEW_S_MASK                                 0X60
#define  CRT05_S__H_BLANK_END_B5_S_MASK                              0X80
#define  CRT05_S__H_BLANK_END_B5_S                                   0X80
#define  CRT06_S__V_TOTAL_S_MASK                                     0Xff
#define  CRT07_S__V_TOTAL_B8_S_MASK                                  0X1
#define  CRT07_S__V_TOTAL_B8_S                                       0X1
#define  CRT07_S__V_DISP_END_B8_S_MASK                               0X2
#define  CRT07_S__V_DISP_END_B8_S                                    0X2
#define  CRT07_S__V_SYNC_START_B8_S_MASK                             0X4
#define  CRT07_S__V_SYNC_START_B8_S                                  0X4
#define  CRT07_S__V_BLANK_START_B8_S_MASK                            0X8
#define  CRT07_S__V_BLANK_START_B8_S                                 0X8
#define  CRT07_S__LINE_CMP_B8_M_MASK                                 0X10
#define  CRT07_S__LINE_CMP_B8_M                                      0X10
#define  CRT07_S__V_TOTAL_B9_S_MASK                                  0X20
#define  CRT07_S__V_TOTAL_B9_S                                       0X20
#define  CRT07_S__V_DISP_END_B9_S_MASK                               0X40
#define  CRT07_S__V_DISP_END_B9_S                                    0X40
#define  CRT07_S__V_SYNC_START_B9_S_MASK                             0X80
#define  CRT07_S__V_SYNC_START_B9_S                                  0X80
#define  CRT08_S__ROW_SCAN_START_M_MASK                              0X1f
#define  CRT08_S__BYTE_PAN_M_MASK                                    0X60
#define  CRT09_S__MAX_ROW_SCAN_S_MASK                                0X1f
#define  CRT09_S__V_BLANK_START_B9_S_MASK                            0X20
#define  CRT09_S__V_BLANK_START_B9_S                                 0X20
#define  CRT09_S__LINE_CMP_B9_M_MASK                                 0X40
#define  CRT09_S__LINE_CMP_B9_M                                      0X40
#define  CRT09_S__DOUBLE_CHAR_HEIGHT_M_MASK                          0X80
#define  CRT09_S__DOUBLE_CHAR_HEIGHT_M                               0X80
#define  CRT0A_S__CURSOR_START_S_MASK                                0X1f
#define  CRT0A_S__CURSOR_DISABLE_M_MASK                              0X20
#define  CRT0A_S__CURSOR_DISABLE_M                                   0X20
#define  CRT0B_S__CURSOR_END_S_MASK                                  0X1f
#define  CRT0B_S__CURSOR_SKEW_M_MASK                                 0X60
#define  CRT0C_S__DISP_START_M_MASK                                  0Xff
#define  CRT0D_S__DISP_START_M_MASK                                  0Xff
#define  CRT0E_S__CURSOR_LOC_HI_M_MASK                               0Xff
#define  CRT0F_S__CURSOR_LOC_LO_M_MASK                               0Xff
#define  CRT10_S__V_SYNC_START_S_MASK                                0Xff
#define  CRT11_S__V_SYNC_END_S_MASK                                  0Xf
#define  CRT11_S__V_INTR_CLR_M_MASK                                  0X10
#define  CRT11_S__V_INTR_CLR_M                                       0X10
#define  CRT11_S__V_INTR_EN_M_MASK                                   0X20
#define  CRT11_S__V_INTR_EN_M                                        0X20
#define  CRT11_S__SEL5_REFRESH_CYC_M_MASK                            0X40
#define  CRT11_S__SEL5_REFRESH_CYC_M                                 0X40
#define  CRT11_S__C0T7_WR_ONLY_M_MASK                                0X80
#define  CRT11_S__C0T7_WR_ONLY_M                                     0X80
#define  CRT12_S__V_DISP_END_S_MASK                                  0Xff
#define  CRT13_S__DISP_PITCH_M_MASK                                  0Xff
#define  CRT15_S__V_BLANK_START_S_MASK                               0Xff
#define  CRT16_S__V_BLANK_END_S_MASK                                 0Xff
#define  CRT18_S__LINE_CMP_M_MASK                                    0Xff
#define  ATTRX__ATTR_IDX_MASK                                        0X1f
#define  ATTRX__ATTR_PAL_RW_ENB_MASK                                 0X20
#define  ATTRX__ATTR_PAL_RW_ENB                                      0X20
#define  ATTRDW__ATTR_DATA_MASK                                      0Xff
#define  ATTRDR__ATTR_DATA_MASK                                      0Xff
#define  ATTR00__ATTR_PAL_MASK                                       0X3f
#define  ATTR01__ATTR_PAL_MASK                                       0X3f
#define  ATTR02__ATTR_PAL_MASK                                       0X3f
#define  ATTR03__ATTR_PAL_MASK                                       0X3f
#define  ATTR04__ATTR_PAL_MASK                                       0X3f
#define  ATTR05__ATTR_PAL_MASK                                       0X3f
#define  ATTR06__ATTR_PAL_MASK                                       0X3f
#define  ATTR07__ATTR_PAL_MASK                                       0X3f
#define  ATTR08__ATTR_PAL_MASK                                       0X3f
#define  ATTR09__ATTR_PAL_MASK                                       0X3f
#define  ATTR0A__ATTR_PAL_MASK                                       0X3f
#define  ATTR0B__ATTR_PAL_MASK                                       0X3f
#define  ATTR0C__ATTR_PAL_MASK                                       0X3f
#define  ATTR0D__ATTR_PAL_MASK                                       0X3f
#define  ATTR0E__ATTR_PAL_MASK                                       0X3f
#define  ATTR0F__ATTR_PAL_MASK                                       0X3f
#define  ATTR10__ATTR_GRPH_MODE_MASK                                 0X1
#define  ATTR10__ATTR_GRPH_MODE                                      0X1
#define  ATTR10__ATTR_MONO_EN_MASK                                   0X2
#define  ATTR10__ATTR_MONO_EN                                        0X2
#define  ATTR10__ATTR_LGRPH_EN_MASK                                  0X4
#define  ATTR10__ATTR_LGRPH_EN                                       0X4
#define  ATTR10__ATTR_BLINK_EN_MASK                                  0X8
#define  ATTR10__ATTR_BLINK_EN                                       0X8
#define  ATTR10__ATTR_PANTOPONLY_MASK                                0X20
#define  ATTR10__ATTR_PANTOPONLY                                     0X20
#define  ATTR10__ATTR_PCLKBY2_MASK                                   0X40
#define  ATTR10__ATTR_PCLKBY2                                        0X40
#define  ATTR10__ATTR_CSEL_EN_MASK                                   0X80
#define  ATTR10__ATTR_CSEL_EN                                        0X80
#define  ATTR11__ATTR_OVSC_MASK                                      0Xff
#define  ATTR12__ATTR_MAP_EN_MASK                                    0Xf
#define  ATTR12__ATTR_VSMUX_MASK                                     0X30
#define  ATTR13__ATTR_PPAN_MASK                                      0Xf
#define  ATTR14__ATTR_CSEL1_MASK                                     0X3
#define  ATTR14__ATTR_CSEL2_MASK                                     0Xc
#define  VCLK_ECP_CNTL__VCLK_SRC_SEL_MASK                            0X3
#define  VCLK_ECP_CNTL__VCLK_INVERT_MASK                             0X10
#define  VCLK_ECP_CNTL__VCLK_INVERT                                  0X10
#define  VCLK_ECP_CNTL__PIXCLK_SRC_INVERT_MASK                       0X20
#define  VCLK_ECP_CNTL__PIXCLK_SRC_INVERT                            0X20
#define  VCLK_ECP_CNTL__PIXCLK_ALWAYS_ONb_MASK                       0X40
#define  VCLK_ECP_CNTL__PIXCLK_ALWAYS_ONb                            0X40
#define  VCLK_ECP_CNTL__PIXCLK_DAC_ALWAYS_ONb_MASK                   0X80
#define  VCLK_ECP_CNTL__PIXCLK_DAC_ALWAYS_ONb                        0X80
#define  VCLK_ECP_CNTL__ECP_DIV_MASK                                 0X300
#define  VCLK_ECP_CNTL__ECP_FORCE_ON_MASK                            0X40000
#define  VCLK_ECP_CNTL__ECP_FORCE_ON                                 0X40000
#define  VCLK_ECP_CNTL__SUBCLK_FORCE_ON_MASK                         0X80000
#define  VCLK_ECP_CNTL__SUBCLK_FORCE_ON                              0X80000
#define  DISP_TEST_MACRO_RW_WRITE__TEST_MACRO_RW_WRITE1_MASK         0X3fff
#define  DISP_TEST_MACRO_RW_WRITE__TEST_MACRO_RW_WRITE2_MASK         0Xfffc000
#define  DISP_TEST_MACRO_RW_READ__TEST_MACRO_RW_READ1_MASK           0Xffff
#define  DISP_TEST_MACRO_RW_READ__TEST_MACRO_RW_READ2_MASK           0Xffff0000
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_START_MASK           0X1
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_START                0X1
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_OP_MASK              0Xe
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MODE_MASK            0X30
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MISMATCH_SEL_MASK    0X7fc0
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MISMATCH_MASK        0X8000
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MISMATCH             0X8000
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_ENABLE_MASK          0X10000
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_ENABLE               0X10000
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_SCLK_NEG_ENABLE_MASK 0X20000
#define  DISP_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_SCLK_NEG_ENABLE      0X20000
#define  PIXCLKS_CNTL__PIX2CLK_SRC_SEL_MASK                          0X3
#define  PIXCLKS_CNTL__PIX2CLK_INVERT_MASK                           0X10
#define  PIXCLKS_CNTL__PIX2CLK_INVERT                                0X10
#define  PIXCLKS_CNTL__PIX2CLK_SRC_INVERT_MASK                       0X20
#define  PIXCLKS_CNTL__PIX2CLK_SRC_INVERT                            0X20
#define  PIXCLKS_CNTL__PIX2CLK_ALWAYS_ONb_MASK                       0X40
#define  PIXCLKS_CNTL__PIX2CLK_ALWAYS_ONb                            0X40
#define  PIXCLKS_CNTL__PIX2CLK_DAC_ALWAYS_ONb_MASK                   0X80
#define  PIXCLKS_CNTL__PIX2CLK_DAC_ALWAYS_ONb                        0X80
#define  PIXCLKS_CNTL__PIXCLK_TV_SRC_SEL_MASK                        0X100
#define  PIXCLKS_CNTL__PIXCLK_TV_SRC_SEL                             0X100
#define  PIXCLKS_CNTL__PIXCLK_BLEND_ALWAYS_ONb_MASK                  0X800
#define  PIXCLKS_CNTL__PIXCLK_BLEND_ALWAYS_ONb                       0X800
#define  PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb_MASK                     0X1000
#define  PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb                          0X1000
#define  PIXCLKS_CNTL__PIXCLK_DIG_TMDS_ALWAYS_ONb_MASK               0X2000
#define  PIXCLKS_CNTL__PIXCLK_DIG_TMDS_ALWAYS_ONb                    0X2000
#define  PIXCLKS_CNTL__PIXCLK_LVDS_ALWAYS_ONb_MASK                   0X4000
#define  PIXCLKS_CNTL__PIXCLK_LVDS_ALWAYS_ONb                        0X4000
#define  PIXCLKS_CNTL__PIXCLK_TMDS_ALWAYS_ONb_MASK                   0X8000
#define  PIXCLKS_CNTL__PIXCLK_TMDS_ALWAYS_ONb                        0X8000
#define  PIXCLKS_CNTL__DVOCLKC_IN_PHASE_MASK                         0X100000
#define  PIXCLKS_CNTL__DVOCLKC_IN_PHASE                              0X100000
#define  PIXCLKS_CNTL__DVOCLKD_IN_PHASE_MASK                         0X400000
#define  PIXCLKS_CNTL__DVOCLKD_IN_PHASE                              0X400000
#define  PIXCLKS_CNTL__DVOCLKC_SKW_CTL_MASK                          0X7000000
#define  PIXCLKS_CNTL__DVOCLKD_SKW_CTL_MASK                          0X70000000
#define  CRTC_STATUS__CRTC_VBLANK_CUR_MASK                           0X1
#define  CRTC_STATUS__CRTC_VBLANK_CUR                                0X1
#define  CRTC_STATUS__CRTC_VBLANK_SAVE_MASK                          0X2
#define  CRTC_STATUS__CRTC_VBLANK_SAVE                               0X2
#define  CRTC_STATUS__CRTC_VBLANK_SAVE_CLEAR_MASK                    0X2
#define  CRTC_STATUS__CRTC_VBLANK_SAVE_CLEAR                         0X2
#define  CRTC_STATUS__CRTC_VLINE_SYNC_MASK                           0X4
#define  CRTC_STATUS__CRTC_VLINE_SYNC                                0X4
#define  CRTC_STATUS__CRTC_FRAME_MASK                                0X8
#define  CRTC_STATUS__CRTC_FRAME                                     0X8
#define  GPIO_VGA_DDC__VGA_DCC_DATA_OUTPUT_MASK                      0X1
#define  GPIO_VGA_DDC__VGA_DCC_DATA_OUTPUT                           0X1
#define  GPIO_VGA_DDC__VGA_DDC_CLK_OUTPUT_MASK                       0X2
#define  GPIO_VGA_DDC__VGA_DDC_CLK_OUTPUT                            0X2
#define  GPIO_VGA_DDC__VGA_DDC_DATA_INPUT_MASK                       0X100
#define  GPIO_VGA_DDC__VGA_DDC_DATA_INPUT                            0X100
#define  GPIO_VGA_DDC__VGA_DDC_CLK_INPUT_MASK                        0X200
#define  GPIO_VGA_DDC__VGA_DDC_CLK_INPUT                             0X200
#define  GPIO_VGA_DDC__VGA_DDC_DATA_OUT_EN_MASK                      0X10000
#define  GPIO_VGA_DDC__VGA_DDC_DATA_OUT_EN                           0X10000
#define  GPIO_VGA_DDC__VGA_DDC_CLK_OUT_EN_MASK                       0X20000
#define  GPIO_VGA_DDC__VGA_DDC_CLK_OUT_EN                            0X20000
#define  GPIO_DVI_DDC__DVI_DDC_DATA_OUTPUT_MASK                      0X1
#define  GPIO_DVI_DDC__DVI_DDC_DATA_OUTPUT                           0X1
#define  GPIO_DVI_DDC__DVI_DDC_CLK_OUTPUT_MASK                       0X2
#define  GPIO_DVI_DDC__DVI_DDC_CLK_OUTPUT                            0X2
#define  GPIO_DVI_DDC__DVI_DDC_DATA_INPUT_MASK                       0X100
#define  GPIO_DVI_DDC__DVI_DDC_DATA_INPUT                            0X100
#define  GPIO_DVI_DDC__DVI_DDC_CLK_INPUT_MASK                        0X200
#define  GPIO_DVI_DDC__DVI_DDC_CLK_INPUT                             0X200
#define  GPIO_DVI_DDC__DVI_DDC_DATA_OUT_EN_MASK                      0X10000
#define  GPIO_DVI_DDC__DVI_DDC_DATA_OUT_EN                           0X10000
#define  GPIO_DVI_DDC__DVI_DDC_CLK_OUT_EN_MASK                       0X20000
#define  GPIO_DVI_DDC__DVI_DDC_CLK_OUT_EN                            0X20000
#define  GPIO_DVI_DDC__SW_WANTS_TO_USE_DVI_I2C_MASK                  0X100000
#define  GPIO_DVI_DDC__SW_WANTS_TO_USE_DVI_I2C                       0X100000
#define  GPIO_DVI_DDC__SW_CAN_USE_DVI_I2C_MASK                       0X100000
#define  GPIO_DVI_DDC__SW_CAN_USE_DVI_I2C                            0X100000
#define  GPIO_DVI_DDC__SW_DONE_USING_DVI_I2C_MASK                    0X200000
#define  GPIO_DVI_DDC__SW_DONE_USING_DVI_I2C                         0X200000
#define  GPIO_DVI_DDC__HDCP_NEEDS_DVI_I2C_MASK                       0X200000
#define  GPIO_DVI_DDC__HDCP_NEEDS_DVI_I2C                            0X200000
#define  GPIO_DVI_DDC__ABORT_HDCP_DVI_I2C_MASK                       0X400000
#define  GPIO_DVI_DDC__ABORT_HDCP_DVI_I2C                            0X400000
#define  GPIO_DVI_DDC__HW_USING_DVI_I2C_MASK                         0X400000
#define  GPIO_DVI_DDC__HW_USING_DVI_I2C                              0X400000
#define  GPIO_MONID__GPIO_MONID_0_OUTPUT_MASK                        0X1
#define  GPIO_MONID__GPIO_MONID_0_OUTPUT                             0X1
#define  GPIO_MONID__GPIO_MONID_1_OUTPUT_MASK                        0X2
#define  GPIO_MONID__GPIO_MONID_1_OUTPUT                             0X2
#define  GPIO_MONID__GPIO_MONID_0_INPUT_MASK                         0X100
#define  GPIO_MONID__GPIO_MONID_0_INPUT                              0X100
#define  GPIO_MONID__GPIO_MONID_1_INPUT_MASK                         0X200
#define  GPIO_MONID__GPIO_MONID_1_INPUT                              0X200
#define  GPIO_MONID__GPIO_MONID_0_OUT_EN_MASK                        0X10000
#define  GPIO_MONID__GPIO_MONID_0_OUT_EN                             0X10000
#define  GPIO_MONID__GPIO_MONID_1_OUT_EN_MASK                        0X20000
#define  GPIO_MONID__GPIO_MONID_1_OUT_EN                             0X20000
#define  GPIO_CRT2_DDC__CRT2_DDC_DATA_OUTPUT_MASK                    0X1
#define  GPIO_CRT2_DDC__CRT2_DDC_DATA_OUTPUT                         0X1
#define  GPIO_CRT2_DDC__CRT2_DDC_CLK_OUTPUT_MASK                     0X2
#define  GPIO_CRT2_DDC__CRT2_DDC_CLK_OUTPUT                          0X2
#define  GPIO_CRT2_DDC__CRT2_DDC_DATA_INPUT_MASK                     0X100
#define  GPIO_CRT2_DDC__CRT2_DDC_DATA_INPUT                          0X100
#define  GPIO_CRT2_DDC__CRT2_DDC_CLK_INPUT_MASK                      0X200
#define  GPIO_CRT2_DDC__CRT2_DDC_CLK_INPUT                           0X200
#define  GPIO_CRT2_DDC__CRT2_DDC_DATA_OUT_EN_MASK                    0X10000
#define  GPIO_CRT2_DDC__CRT2_DDC_DATA_OUT_EN                         0X10000
#define  GPIO_CRT2_DDC__CRT2_DDC_CLK_OUT_EN_MASK                     0X20000
#define  GPIO_CRT2_DDC__CRT2_DDC_CLK_OUT_EN                          0X20000
#define  PALETTE_INDEX__PALETTE_W_INDEX_MASK                         0Xff
#define  PALETTE_INDEX__PALETTE_R_INDEX_MASK                         0Xff0000
#define  PALETTE_DATA__PALETTE_DATA_B_MASK                           0Xff
#define  PALETTE_DATA__PALETTE_DATA_G_MASK                           0Xff00
#define  PALETTE_DATA__PALETTE_DATA_R_MASK                           0Xff0000
#define  PALETTE_30_DATA__PALETTE_DATA_B_MASK                        0X3ff
#define  PALETTE_30_DATA__PALETTE_DATA_G_MASK                        0Xffc00
#define  PALETTE_30_DATA__PALETTE_DATA_R_MASK                        0X3ff00000
#define  CRTC_H_TOTAL_DISP__CRTC_H_TOTAL_MASK                        0X3ff
#define  CRTC_H_TOTAL_DISP__CRTC_H_DISP_MASK                         0X1ff0000
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_STRT_PIX_MASK             0X7
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_STRT_CHAR_MASK            0X1ff8
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_WID_MASK                  0X3f0000
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_POL_MASK                  0X800000
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_POL                       0X800000
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_SKEW_TUNE_MASK            0X7000000
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_SKEW_TUNE_MODE_MASK       0X10000000
#define  CRTC_H_SYNC_STRT_WID__CRTC_H_SYNC_SKEW_TUNE_MODE            0X10000000
#define  CRTC_V_TOTAL_DISP__CRTC_V_TOTAL_MASK                        0Xfff
#define  CRTC_V_TOTAL_DISP__CRTC_V_DISP_MASK                         0Xfff0000
#define  CRTC_V_SYNC_STRT_WID__CRTC_V_SYNC_STRT_MASK                 0Xfff
#define  CRTC_V_SYNC_STRT_WID__CRTC_V_SYNC_WID_MASK                  0X1f0000
#define  CRTC_V_SYNC_STRT_WID__CRTC_V_SYNC_POL_MASK                  0X800000
#define  CRTC_V_SYNC_STRT_WID__CRTC_V_SYNC_POL                       0X800000
#define  CRTC_VLINE_CRNT_VLINE__CRTC_VLINE_MASK                      0Xfff
#define  CRTC_VLINE_CRNT_VLINE__CRTC_CRNT_VLINE_MASK                 0Xfff0000
#define  CRTC_CRNT_FRAME__CRTC_CRNT_FRAME_MASK                       0X1fffff
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_START_MASK         0Xfff
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_INV_MASK           0X8000
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_INV                0X8000
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_END_MASK           0Xfff0000
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_STALL_MASK         0X40000000
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_STALL              0X40000000
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE_MASK               0X80000000
#define  CRTC_GUI_TRIG_VLINE__CRTC_GUI_TRIG_VLINE                    0X80000000
#define  CRTC_DEBUG__CRTC_GUI_TRIG_BYPASS_EN_MASK                    0X1
#define  CRTC_DEBUG__CRTC_GUI_TRIG_BYPASS_EN                         0X1
#define  CRTC_DEBUG__GUI_TRIG_VLINE_BYPASS_MASK                      0X2
#define  CRTC_DEBUG__GUI_TRIG_VLINE_BYPASS                           0X2
#define  CRTC_DEBUG__GUI_TRIG_OFFSET_BYPASS_MASK                     0X4
#define  CRTC_DEBUG__GUI_TRIG_OFFSET_BYPASS                          0X4
#define  CRTC_DEBUG__GUI_TRIG_PITCH_ADD_BYPASS_MASK                  0X8
#define  CRTC_DEBUG__GUI_TRIG_PITCH_ADD_BYPASS                       0X8
#define  CRTC_OFFSET_RIGHT__CRTC_OFFSET_RIGHT_MASK                   0X7ffffff
#define  CRTC_OFFSET_RIGHT__CRTC_GUI_TRIG_OFFSET_MASK                0X40000000
#define  CRTC_OFFSET_RIGHT__CRTC_GUI_TRIG_OFFSET                     0X40000000
#define  CRTC_OFFSET_RIGHT__CRTC_OFFSET_LOCK_MASK                    0X80000000
#define  CRTC_OFFSET_RIGHT__CRTC_OFFSET_LOCK                         0X80000000
#define  CRTC_OFFSET__CRTC_OFFSET_MASK                               0X7ffffff
#define  CRTC_OFFSET__CRTC_GUI_TRIG_OFFSET_MASK                      0X40000000
#define  CRTC_OFFSET__CRTC_GUI_TRIG_OFFSET                           0X40000000
#define  CRTC_OFFSET__CRTC_OFFSET_LOCK_MASK                          0X80000000
#define  CRTC_OFFSET__CRTC_OFFSET_LOCK                               0X80000000
#define  CRTC_OFFSET_CNTL__CRTC_TILE_LINE_MASK                       0Xf
#define  CRTC_OFFSET_CNTL__CRTC_TILE_LINE_RIGHT_MASK                 0Xf0
#define  CRTC_OFFSET_CNTL__CRTC_TILE_EN_RIGHT_MASK                   0X4000
#define  CRTC_OFFSET_CNTL__CRTC_TILE_EN_RIGHT                        0X4000
#define  CRTC_OFFSET_CNTL__CRTC_TILE_EN_MASK                         0X8000
#define  CRTC_OFFSET_CNTL__CRTC_TILE_EN                              0X8000
#define  CRTC_OFFSET_CNTL__CRTC_OFFSET_FLIP_CNTL_MASK                0X10000
#define  CRTC_OFFSET_CNTL__CRTC_OFFSET_FLIP_CNTL                     0X10000
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_OFFSET_EN_MASK                0X20000
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_OFFSET_EN                     0X20000
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_EN_MASK                  0Xc0000
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_OUT_EN_MASK              0X100000
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_OUT_EN                   0X100000
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_MASK                     0X200000
#define  CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC                          0X200000
#define  CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_LEFT_EN_MASK         0X10000000
#define  CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_LEFT_EN              0X10000000
#define  CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_RIGHT_EN_MASK        0X20000000
#define  CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_RIGHT_EN             0X20000000
#define  CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_MASK                 0X40000000
#define  CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET                      0X40000000
#define  CRTC_OFFSET_CNTL__CRTC_OFFSET_LOCK_MASK                     0X80000000
#define  CRTC_OFFSET_CNTL__CRTC_OFFSET_LOCK                          0X80000000
#define  CRTC_PITCH__CRTC_PITCH_MASK                                 0X7ff
#define  CRTC_PITCH__CRTC_PITCH_RIGHT_MASK                           0X7ff0000
#define  OVR_CLR__OVR_CLR_B_MASK                                     0Xff
#define  OVR_CLR__OVR_CLR_G_MASK                                     0Xff00
#define  OVR_CLR__OVR_CLR_R_MASK                                     0Xff0000
#define  OVR_WID_LEFT_RIGHT__OVR_WID_RIGHT_MASK                      0X7f
#define  OVR_WID_LEFT_RIGHT__OVR_WID_LEFT_MASK                       0X7f0000
#define  OVR_WID_TOP_BOTTOM__OVR_WID_BOTTOM_MASK                     0X3ff
#define  OVR_WID_TOP_BOTTOM__OVR_WID_TOP_MASK                        0X3ff0000
#define  SNAPSHOT_VH_COUNTS__SNAPSHOT_HCOUNT_MASK                    0X3ff
#define  SNAPSHOT_VH_COUNTS__SNAPSHOT_VCOUNT_MASK                    0Xfff0000
#define  SNAPSHOT_F_COUNT__SNAPSHOT_F_COUNT_MASK                     0X1fffff
#define  N_VIF_COUNT__N_VIF_COUNT_VAL_MASK                           0X3ff
#define  N_VIF_COUNT__GENLOCK_SOURCE_SEL_MASK                        0X80000000
#define  N_VIF_COUNT__GENLOCK_SOURCE_SEL                             0X80000000
#define  SNAPSHOT_VIF_COUNT__LSNAPSHOT_VIF_COUNT_MASK                0X3ff
#define  SNAPSHOT_VIF_COUNT__USNAPSHOT_VIF_COUNT_MASK                0X1ffc00
#define  SNAPSHOT_VIF_COUNT__AUTO_SNAPSHOT_TAKEN_RD_MASK             0X1000000
#define  SNAPSHOT_VIF_COUNT__AUTO_SNAPSHOT_TAKEN_RD                  0X1000000
#define  SNAPSHOT_VIF_COUNT__AUTO_SNAPSHOT_TAKEN_WR_MASK             0X1000000
#define  SNAPSHOT_VIF_COUNT__AUTO_SNAPSHOT_TAKEN_WR                  0X1000000
#define  SNAPSHOT_VIF_COUNT__MANUAL_SNAPSHOT_NOW_MASK                0X2000000
#define  SNAPSHOT_VIF_COUNT__MANUAL_SNAPSHOT_NOW                     0X2000000
#define  FP_CRTC_H_TOTAL_DISP__FP_CRTC_H_TOTAL_MASK                  0X3ff
#define  FP_CRTC_H_TOTAL_DISP__FP_CRTC_H_DISP_MASK                   0X1ff0000
#define  FP_CRTC_V_TOTAL_DISP__FP_CRTC_V_TOTAL_MASK                  0Xfff
#define  FP_CRTC_V_TOTAL_DISP__FP_CRTC_V_DISP_MASK                   0Xfff0000
#define  CRT_CRTC_H_SYNC_STRT_WID__CRT_CRTC_H_SYNC_STRT_CHAR_MASK    0X1ff8
#define  CRT_CRTC_H_SYNC_STRT_WID__CRT_CRTC_H_SYNC_WID_MASK          0X3f0000
#define  CRT_CRTC_V_SYNC_STRT_WID__CRT_CRTC_V_SYNC_STRT_MASK         0Xfff
#define  CRT_CRTC_V_SYNC_STRT_WID__CRT_CRTC_V_SYNC_WID_MASK          0X1f0000
#define  CUR_OFFSET__CUR_OFFSET_MASK                                 0X7ffffff
#define  CUR_OFFSET__CUR_LOCK_MASK                                   0X80000000
#define  CUR_OFFSET__CUR_LOCK                                        0X80000000
#define  CUR_HORZ_VERT_POSN__CUR_VERT_POSN_MASK                      0Xfff
#define  CUR_HORZ_VERT_POSN__CUR_HORZ_POSN_MASK                      0X3fff0000
#define  CUR_HORZ_VERT_POSN__CUR_LOCK_MASK                           0X80000000
#define  CUR_HORZ_VERT_POSN__CUR_LOCK                                0X80000000
#define  CUR_HORZ_VERT_OFF__CUR_VERT_OFF_MASK                        0X3f
#define  CUR_HORZ_VERT_OFF__CUR_HORZ_OFF_MASK                        0X3f0000
#define  CUR_HORZ_VERT_OFF__CUR_LOCK_MASK                            0X80000000
#define  CUR_HORZ_VERT_OFF__CUR_LOCK                                 0X80000000
#define  CUR_CLR0__CUR_CLR0_B_MASK                                   0Xff
#define  CUR_CLR0__CUR_CLR0_G_MASK                                   0Xff00
#define  CUR_CLR0__CUR_CLR0_R_MASK                                   0Xff0000
#define  CUR_CLR1__CUR_CLR1_B_MASK                                   0Xff
#define  CUR_CLR1__CUR_CLR1_G_MASK                                   0Xff00
#define  CUR_CLR1__CUR_CLR1_R_MASK                                   0Xff0000
#define  FP_HORZ_VERT_ACTIVE__FP_VERT_ACTIVE_SIZE_MASK               0Xfff
#define  FP_HORZ_VERT_ACTIVE__FP_HORZ_ACTIVE_SIZE_MASK               0X1ff0000
#define  CRTC_MORE_CNTL__CRTC_HORZ_BLANK_MODE_SEL_MASK               0X1
#define  CRTC_MORE_CNTL__CRTC_HORZ_BLANK_MODE_SEL                    0X1
#define  CRTC_MORE_CNTL__CRTC_VERT_BLANK_MODE_SEL_MASK               0X2
#define  CRTC_MORE_CNTL__CRTC_VERT_BLANK_MODE_SEL                    0X2
#define  CRTC_MORE_CNTL__CRTC_AUTO_HORZ_CENTER_EN_MASK               0X4
#define  CRTC_MORE_CNTL__CRTC_AUTO_HORZ_CENTER_EN                    0X4
#define  CRTC_MORE_CNTL__CRTC_AUTO_VERT_CENTER_EN_MASK               0X8
#define  CRTC_MORE_CNTL__CRTC_AUTO_VERT_CENTER_EN                    0X8
#define  CRTC_MORE_CNTL__CRTC_H_CUTOFF_ACTIVE_EN_MASK                0X10
#define  CRTC_MORE_CNTL__CRTC_H_CUTOFF_ACTIVE_EN                     0X10
#define  CRTC_MORE_CNTL__CRTC_V_CUTOFF_ACTIVE_EN_MASK                0X20
#define  CRTC_MORE_CNTL__CRTC_V_CUTOFF_ACTIVE_EN                     0X20
#define  CRTC_MORE_CNTL__FORCE_H_EVEN_PIXEL_COUNT_MASK               0X40
#define  CRTC_MORE_CNTL__FORCE_H_EVEN_PIXEL_COUNT                    0X40
#define  CRTC_MORE_CNTL__CRTC_RST_HCOUNT_MASK                        0X100
#define  CRTC_MORE_CNTL__CRTC_RST_HCOUNT                             0X100
#define  CRTC_MORE_CNTL__CRTC_RST_VCOUNT_MASK                        0X200
#define  CRTC_MORE_CNTL__CRTC_RST_VCOUNT                             0X200
#define  CRTC_MORE_CNTL__HCOUNT_RST_POS_MASK                         0X400
#define  CRTC_MORE_CNTL__HCOUNT_RST_POS                              0X400
#define  CRTC_MORE_CNTL__VCOUNT_RST_POS_MASK                         0X800
#define  CRTC_MORE_CNTL__VCOUNT_RST_POS                              0X800
#define  CRTC_MORE_CNTL__RMX_H_FILT_COEFFICIENT_MASK                 0X7000000
#define  CRTC_MORE_CNTL__RMX_H_FILTER_EN_MASK                        0X8000000
#define  CRTC_MORE_CNTL__RMX_H_FILTER_EN                             0X8000000
#define  CRTC_MORE_CNTL__RMX_V_FILT_COEFFICIENT_MASK                 0X70000000
#define  CRTC_MORE_CNTL__RMX_V_FILTER_EN_MASK                        0X80000000
#define  CRTC_MORE_CNTL__RMX_V_FILTER_EN                             0X80000000
#define  DAC_EXT_CNTL__DAC2_FORCE_BLANK_OFF_EN_MASK                  0X1
#define  DAC_EXT_CNTL__DAC2_FORCE_BLANK_OFF_EN                       0X1
#define  DAC_EXT_CNTL__DAC2_FORCE_DATA_EN_MASK                       0X2
#define  DAC_EXT_CNTL__DAC2_FORCE_DATA_EN                            0X2
#define  DAC_EXT_CNTL__DAC_FORCE_BLANK_OFF_EN_MASK                   0X10
#define  DAC_EXT_CNTL__DAC_FORCE_BLANK_OFF_EN                        0X10
#define  DAC_EXT_CNTL__DAC_FORCE_DATA_EN_MASK                        0X20
#define  DAC_EXT_CNTL__DAC_FORCE_DATA_EN                             0X20
#define  DAC_EXT_CNTL__DAC_FORCE_DATA_SEL_MASK                       0Xc0
#define  DAC_EXT_CNTL__DAC_FORCE_DATA_MASK                           0X3ff00
#define  FP_GEN_CNTL__FP_ON_MASK                                     0X1
#define  FP_GEN_CNTL__FP_ON                                          0X1
#define  FP_GEN_CNTL__FP_BLANK_EN_MASK                               0X2
#define  FP_GEN_CNTL__FP_BLANK_EN                                    0X2
#define  FP_GEN_CNTL__TMDS_EN_MASK                                   0X4
#define  FP_GEN_CNTL__TMDS_EN                                        0X4
#define  FP_GEN_CNTL__PANEL_FORMAT_MASK                              0X8
#define  FP_GEN_CNTL__PANEL_FORMAT                                   0X8
#define  FP_GEN_CNTL__NO_OF_GREY_MASK                                0X30
#define  FP_GEN_CNTL__FP_RST_FM_MASK                                 0X40
#define  FP_GEN_CNTL__FP_RST_FM                                      0X40
#define  FP_GEN_CNTL__FP_EN_TMDS_MASK                                0X80
#define  FP_GEN_CNTL__FP_EN_TMDS                                     0X80
#define  FP_GEN_CNTL__FP_DETECT_SENSE_MASK                           0X100
#define  FP_GEN_CNTL__FP_DETECT_SENSE                                0X100
#define  FP_GEN_CNTL__FP_DETECT_INT_POL_MASK                         0X200
#define  FP_GEN_CNTL__FP_DETECT_INT_POL                              0X200
#define  FP_GEN_CNTL__FP_DETECT_EN_MASK                              0X1000
#define  FP_GEN_CNTL__FP_DETECT_EN                                   0X1000
#define  FP_GEN_CNTL__FP_SRC_SEL_MASK                                0X2000
#define  FP_GEN_CNTL__FP_SRC_SEL                                     0X2000
#define  FP_GEN_CNTL__FP_USE_VGA_HVSYNC_MASK                         0X4000
#define  FP_GEN_CNTL__FP_USE_VGA_HVSYNC                              0X4000
#define  FP_GEN_CNTL__FP_USE_VGA_SYNC_POLARITY_MASK                  0X8000
#define  FP_GEN_CNTL__FP_USE_VGA_SYNC_POLARITY                       0X8000
#define  FP_GEN_CNTL__CRTC_DONT_SHADOW_VPAR_MASK                     0X10000
#define  FP_GEN_CNTL__CRTC_DONT_SHADOW_VPAR                          0X10000
#define  FP_GEN_CNTL__CRTC_DONT_SHADOW_HEND_MASK                     0X20000
#define  FP_GEN_CNTL__CRTC_DONT_SHADOW_HEND                          0X20000
#define  FP_GEN_CNTL__CRTC_USE_SHADOWED_VEND_MASK                    0X40000
#define  FP_GEN_CNTL__CRTC_USE_SHADOWED_VEND                         0X40000
#define  FP_GEN_CNTL__CRTC_USE_SHADOWED_ROWCUR_MASK                  0X80000
#define  FP_GEN_CNTL__CRTC_USE_SHADOWED_ROWCUR                       0X80000
#define  FP_GEN_CNTL__RMX_HVSYNC_CONTROL_EN_MASK                     0X100000
#define  FP_GEN_CNTL__RMX_HVSYNC_CONTROL_EN                          0X100000
#define  FP_GEN_CNTL__DFP_SYNC_SEL_MASK                              0X200000
#define  FP_GEN_CNTL__DFP_SYNC_SEL                                   0X200000
#define  FP_GEN_CNTL__CRTC_LOCK_8DOT_MASK                            0X400000
#define  FP_GEN_CNTL__CRTC_LOCK_8DOT                                 0X400000
#define  FP_GEN_CNTL__CRT_SYNC_SEL_MASK                              0X800000
#define  FP_GEN_CNTL__CRT_SYNC_SEL                                   0X800000
#define  FP_GEN_CNTL__FP_USE_SHADOW_EN_MASK                          0X1000000
#define  FP_GEN_CNTL__FP_USE_SHADOW_EN                               0X1000000
#define  FP_GEN_CNTL__DONT_RST_CHAREN_MASK                           0X2000000
#define  FP_GEN_CNTL__DONT_RST_CHAREN                                0X2000000
#define  FP_GEN_CNTL__CRT_SYNC_ALT_SEL_MASK                          0X4000000
#define  FP_GEN_CNTL__CRT_SYNC_ALT_SEL                               0X4000000
#define  FP_GEN_CNTL__CRTC_USE_NONSHADOW_HPARAMS_FOR_BLANK_MASK      0X8000000
#define  FP_GEN_CNTL__CRTC_USE_NONSHADOW_HPARAMS_FOR_BLANK           0X8000000
#define  FP_GEN_CNTL__CRTC_USE_NONSHADOW_VPARAMS_FOR_BLANK_MASK      0X10000000
#define  FP_GEN_CNTL__CRTC_USE_NONSHADOW_VPARAMS_FOR_BLANK           0X10000000
#define  FP_GEN_CNTL__CRTC_VGA_XOVERSCAN_COLOR_MASK                  0X20000000
#define  FP_GEN_CNTL__CRTC_VGA_XOVERSCAN_COLOR                       0X20000000
#define  FP_GEN_CNTL__CRTC_VGA_XOVERSCAN_DIVBY2_EN_MASK              0X40000000
#define  FP_GEN_CNTL__CRTC_VGA_XOVERSCAN_DIVBY2_EN                   0X40000000
#define  FP2_GEN_CNTL__FP2_BLANK_EN_MASK                             0X2
#define  FP2_GEN_CNTL__FP2_BLANK_EN                                  0X2
#define  FP2_GEN_CNTL__FP2_ON_MASK                                   0X4
#define  FP2_GEN_CNTL__FP2_ON                                        0X4
#define  FP2_GEN_CNTL__FP2_PANEL_FORMAT_MASK                         0X8
#define  FP2_GEN_CNTL__FP2_PANEL_FORMAT                              0X8
#define  FP2_GEN_CNTL__FP2_NO_OF_GREY_MASK                           0X30
#define  FP2_GEN_CNTL__FP2_RST_FM_MASK                               0X40
#define  FP2_GEN_CNTL__FP2_RST_FM                                    0X40
#define  FP2_GEN_CNTL__FP2_DETECT_SENSE_MASK                         0X100
#define  FP2_GEN_CNTL__FP2_DETECT_SENSE                              0X100
#define  FP2_GEN_CNTL__FP2_DETECT_INT_POL_MASK                       0X200
#define  FP2_GEN_CNTL__FP2_DETECT_INT_POL                            0X200
#define  FP2_GEN_CNTL__FP2_SRC_SEL_MASK                              0X2000
#define  FP2_GEN_CNTL__FP2_SRC_SEL                                   0X2000
#define  FP2_GEN_CNTL__FP2_FP_POL_MASK                               0X10000
#define  FP2_GEN_CNTL__FP2_FP_POL                                    0X10000
#define  FP2_GEN_CNTL__FP2_LP_POL_MASK                               0X20000
#define  FP2_GEN_CNTL__FP2_LP_POL                                    0X20000
#define  FP2_GEN_CNTL__FP2_SCK_POL_MASK                              0X40000
#define  FP2_GEN_CNTL__FP2_SCK_POL                                   0X40000
#define  FP2_GEN_CNTL__FP2_LCD_CNTL_MASK                             0X380000
#define  FP2_GEN_CNTL__FP2_PAD_FLOP_EN_MASK                          0X400000
#define  FP2_GEN_CNTL__FP2_PAD_FLOP_EN                               0X400000
#define  FP2_GEN_CNTL__FP2_CRC_EN_MASK                               0X800000
#define  FP2_GEN_CNTL__FP2_CRC_EN                                    0X800000
#define  FP2_GEN_CNTL__FP2_CRC_READ_EN_MASK                          0X1000000
#define  FP2_GEN_CNTL__FP2_CRC_READ_EN                               0X1000000
#define  FP2_GEN_CNTL__DVO_EN_MASK                                   0X2000000
#define  FP2_GEN_CNTL__DVO_EN                                        0X2000000
#define  FP2_GEN_CNTL__DVO_TMDS_CTL3_MASK                            0X4000000
#define  FP2_GEN_CNTL__DVO_TMDS_CTL3                                 0X4000000
#define  FP2_GEN_CNTL__DVO_RATE_SEL_MASK                             0X8000000
#define  FP2_GEN_CNTL__DVO_RATE_SEL                                  0X8000000
#define  FP2_GEN_CNTL__DVO_CLOCK_MODE_MASK                           0X10000000
#define  FP2_GEN_CNTL__DVO_CLOCK_MODE                                0X10000000
#define  FP2_GEN_CNTL__DVO_TMDS_CTL3_SEL_MASK                        0Xc0000000
#define  FP_HORZ_STRETCH__FP_HORZ_STRETCH_RATIO_MASK                 0Xffff
#define  FP_HORZ_STRETCH__FP_HORZ_PANEL_SIZE_MASK                    0X1ff0000
#define  FP_HORZ_STRETCH__FP_HORZ_STRETCH_EN_MASK                    0X2000000
#define  FP_HORZ_STRETCH__FP_HORZ_STRETCH_EN                         0X2000000
#define  FP_HORZ_STRETCH__FP_HORZ_STRETCH_MODE_MASK                  0X4000000
#define  FP_HORZ_STRETCH__FP_HORZ_STRETCH_MODE                       0X4000000
#define  FP_HORZ_STRETCH__FP_AUTO_HORZ_RATIO_MASK                    0X8000000
#define  FP_HORZ_STRETCH__FP_AUTO_HORZ_RATIO                         0X8000000
#define  FP_HORZ_STRETCH__FP_LOOP_STRETCH_MASK                       0X70000000
#define  FP_HORZ_STRETCH__RMX_AUTO_RATIO_HORZ_INC_MASK               0X80000000
#define  FP_HORZ_STRETCH__RMX_AUTO_RATIO_HORZ_INC                    0X80000000
#define  FP_VERT_STRETCH__FP_VERT_STRETCH_RATIO_MASK                 0Xfff
#define  FP_VERT_STRETCH__FP_VERT_PANEL_SIZE_MASK                    0Xfff000
#define  FP_VERT_STRETCH__FP_VERT_STRETCH_EN_MASK                    0X2000000
#define  FP_VERT_STRETCH__FP_VERT_STRETCH_EN                         0X2000000
#define  FP_VERT_STRETCH__FP_VERT_STRETCH_MODE_MASK                  0X4000000
#define  FP_VERT_STRETCH__FP_VERT_STRETCH_MODE                       0X4000000
#define  FP_VERT_STRETCH__FP_AUTO_VERT_RATIO_MASK                    0X8000000
#define  FP_VERT_STRETCH__FP_AUTO_VERT_RATIO                         0X8000000
#define  FP_VERT_STRETCH__RMX_H_FILTER_INIT_MASK                     0X10000000
#define  FP_VERT_STRETCH__RMX_H_FILTER_INIT                          0X10000000
#define  FP_VERT_STRETCH__RMX_V_FILTER_INIT_MASK                     0X20000000
#define  FP_VERT_STRETCH__RMX_V_FILTER_INIT                          0X20000000
#define  FP_VERT_STRETCH__RMX_AUTO_RATIO_VERT_INC_MASK               0X80000000
#define  FP_VERT_STRETCH__RMX_AUTO_RATIO_VERT_INC                    0X80000000
#define  TMDS_CNTL__TMDS_CTL0_MASK                                   0X1
#define  TMDS_CNTL__TMDS_CTL0                                        0X1
#define  TMDS_CNTL__TMDS_CTL1_MASK                                   0X2
#define  TMDS_CNTL__TMDS_CTL1                                        0X2
#define  TMDS_CNTL__TMDS_CTL2_MASK                                   0X4
#define  TMDS_CNTL__TMDS_CTL2                                        0X4
#define  TMDS_CNTL__TMDS_CTL3_MASK                                   0X8
#define  TMDS_CNTL__TMDS_CTL3                                        0X8
#define  TMDS_CNTL__TMDS_DEBUG_HSYNC_MASK                            0X10
#define  TMDS_CNTL__TMDS_DEBUG_HSYNC                                 0X10
#define  TMDS_CNTL__TMDS_DEBUG_VSYNC_MASK                            0X20
#define  TMDS_CNTL__TMDS_DEBUG_VSYNC                                 0X20
#define  TMDS_CNTL__TMDS_DEBUG_DE_MASK                               0X40
#define  TMDS_CNTL__TMDS_DEBUG_DE                                    0X40
#define  TMDS_CNTL__TMDS_DEBUG_EN_MASK                               0X80
#define  TMDS_CNTL__TMDS_DEBUG_EN                                    0X80
#define  TMDS_CNTL__TMDS_CTL_FB_SEL_MASK                             0X300
#define  TMDS_CNTL__TMDS_CTL_FB_DEL_MASK                             0Xc00
#define  TMDS_CNTL__TMDS_STEREOSYNC_CTL_SEL_MASK                     0X3000
#define  TMDS_CNTL__TMDS_SYNC_CHAR_EN_MASK                           0Xf0000
#define  TMDS_CNTL__TMDS_SYNC_CONT_MASK                              0X1000000
#define  TMDS_CNTL__TMDS_SYNC_CONT                                   0X1000000
#define  TMDS_CNTL__TMDS_DPCUM_TST_MASK                              0X2000000
#define  TMDS_CNTL__TMDS_DPCUM_TST                                   0X2000000
#define  TMDS_CNTL__TMDS_DPCUM_IN_MASK                               0X3c000000
#define  TMDS_CNTL__TMDS_CRC_EN_MASK                                 0X40000000
#define  TMDS_CNTL__TMDS_CRC_EN                                      0X40000000
#define  TMDS_CNTL__TMDS_RB_SWITCH_EN_MASK                           0X80000000
#define  TMDS_CNTL__TMDS_RB_SWITCH_EN                                0X80000000
#define  TMDS_SYNC_CHAR_SETA__TMDS_SYNC_CHAR0_MASK                   0X3ff
#define  TMDS_SYNC_CHAR_SETA__TMDS_SYNC_CHAR1_MASK                   0X3ff0000
#define  TMDS_SYNC_CHAR_SETB__TMDS_SYNC_CHAR2_MASK                   0X3ff
#define  TMDS_SYNC_CHAR_SETB__TMDS_SYNC_CHAR3_MASK                   0X3ff0000
#define  TMDS_CRC__TMDS_CRCRGB_MASK                                  0X3fffffff
#define  TMDS_TRANSMITTER_CNTL__TMDS_PLLEN_MASK                      0X1
#define  TMDS_TRANSMITTER_CNTL__TMDS_PLLEN                           0X1
#define  TMDS_TRANSMITTER_CNTL__TMDS_PLLRST_MASK                     0X2
#define  TMDS_TRANSMITTER_CNTL__TMDS_PLLRST                          0X2
#define  TMDS_TRANSMITTER_CNTL__TMDS_MODE_SEL_MASK                   0Xc
#define  TMDS_TRANSMITTER_CNTL__TMDS_REGSEL_MASK                     0X30
#define  TMDS_TRANSMITTER_CNTL__TMDS_HALF_CLK_RST_MASK               0X40
#define  TMDS_TRANSMITTER_CNTL__TMDS_HALF_CLK_RST                    0X40
#define  TMDS_TRANSMITTER_CNTL__TMDS_RAN_PAT_RST_MASK                0X80
#define  TMDS_TRANSMITTER_CNTL__TMDS_RAN_PAT_RST                     0X80
#define  TMDS_TRANSMITTER_CNTL__TMDS_TSTPIX_MASK                     0X3ff00
#define  TMDS_TRANSMITTER_CNTL__TMDS_REG_MASK                        0Xffc0000
#define  TMDS_TRANSMITTER_CNTL__ICHCSEL_MASK                         0X10000000
#define  TMDS_TRANSMITTER_CNTL__ICHCSEL                              0X10000000
#define  TMDS_TRANSMITTER_CNTL__ITCLKSEL_MASK                        0X20000000
#define  TMDS_TRANSMITTER_CNTL__ITCLKSEL                             0X20000000
#define  TMDS_TRANSMITTER_CNTL__TMDS_RAN_PAT_SEL_MASK                0X40000000
#define  TMDS_TRANSMITTER_CNTL__TMDS_RAN_PAT_SEL                     0X40000000
#define  TMDS_PLL_CNTL__TMDS_PLLPCP_MASK                             0X7
#define  TMDS_PLL_CNTL__TMDS_PLLPVG_MASK                             0X38
#define  TMDS_PLL_CNTL__TMDS_PLLPDC_MASK                             0Xc0
#define  TMDS_PLL_CNTL__TMDS_PLLPVS_MASK                             0Xf00
#define  TMDS_PATTERN_GEN_SEED__PATTERN_SEED_MASK                    0Xffffff
#define  ICON_OFFSET__ICON_OFFSET_MASK                               0X7ffffff
#define  ICON_OFFSET__BLANK_SCREEN1_MASK                             0X8000000
#define  ICON_OFFSET__BLANK_SCREEN1                                  0X8000000
#define  ICON_OFFSET__DONT_DS_ICON_MASK                              0X10000000
#define  ICON_OFFSET__DONT_DS_ICON                                   0X10000000
#define  ICON_OFFSET__ICON_LOCK_MASK                                 0X80000000
#define  ICON_OFFSET__ICON_LOCK                                      0X80000000
#define  ICON_HORZ_VERT_POSN__ICON_VERT_POSN_MASK                    0Xfff
#define  ICON_HORZ_VERT_POSN__ICON_HORZ_POSN_MASK                    0Xfff0000
#define  ICON_HORZ_VERT_POSN__ICON_LOCK_MASK                         0X80000000
#define  ICON_HORZ_VERT_POSN__ICON_LOCK                              0X80000000
#define  ICON_HORZ_VERT_OFF__ICON_VERT_OFF_MASK                      0X7f
#define  ICON_HORZ_VERT_OFF__ICON_HORZ_OFF_MASK                      0X7f0000
#define  ICON_HORZ_VERT_OFF__ICON_LOCK_MASK                          0X80000000
#define  ICON_HORZ_VERT_OFF__ICON_LOCK                               0X80000000
#define  ICON_CLR0__ICON_CLR0_B_MASK                                 0Xff
#define  ICON_CLR0__ICON_CLR0_G_MASK                                 0Xff00
#define  ICON_CLR0__ICON_CLR0_R_MASK                                 0Xff0000
#define  ICON_CLR1__ICON_CLR1_B_MASK                                 0Xff
#define  ICON_CLR1__ICON_CLR1_G_MASK                                 0Xff00
#define  ICON_CLR1__ICON_CLR1_R_MASK                                 0Xff0000
#define  FP_H_SYNC_STRT_WID__FP_H_SYNC_STRT_PIX_MASK                 0X7
#define  FP_H_SYNC_STRT_WID__FP_H_SYNC_STRT_CHAR_MASK                0X1ff8
#define  FP_H_SYNC_STRT_WID__FP_H_SYNC_WID_MASK                      0X3f0000
#define  FP_H_SYNC_STRT_WID__FP_H_SYNC_POL_MASK                      0X800000
#define  FP_H_SYNC_STRT_WID__FP_H_SYNC_POL                           0X800000
#define  FP_V_SYNC_STRT_WID__FP_V_SYNC_STRT_MASK                     0Xfff
#define  FP_V_SYNC_STRT_WID__FP_V_SYNC_WID_MASK                      0X1f0000
#define  FP_V_SYNC_STRT_WID__FP_V_SYNC_POL_MASK                      0X800000
#define  FP_V_SYNC_STRT_WID__FP_V_SYNC_POL                           0X800000
#define  LVDS_DIGTMDS_CRC__LVDS_CRC_SIG_RGB_MASK                     0Xffffff
#define  LVDS_DIGTMDS_CRC__LVDS_CRC_SIG_C_MASK                       0X7000000
#define  LVDS_GEN_CNTL__LVDS_ON_MASK                                 0X1
#define  LVDS_GEN_CNTL__LVDS_ON                                      0X1
#define  LVDS_GEN_CNTL__LVDS_DISPLAY_DIS_MASK                        0X2
#define  LVDS_GEN_CNTL__LVDS_DISPLAY_DIS                             0X2
#define  LVDS_GEN_CNTL__LVDS_PANEL_TYPE_MASK                         0X4
#define  LVDS_GEN_CNTL__LVDS_PANEL_TYPE                              0X4
#define  LVDS_GEN_CNTL__LVDS_PANEL_FORMAT_MASK                       0X8
#define  LVDS_GEN_CNTL__LVDS_PANEL_FORMAT                            0X8
#define  LVDS_GEN_CNTL__LVDS_NO_OF_GREY_MASK                         0X30
#define  LVDS_GEN_CNTL__LVDS_RST_FM_MASK                             0X40
#define  LVDS_GEN_CNTL__LVDS_RST_FM                                  0X40
#define  LVDS_GEN_CNTL__LVDS_EN_MASK                                 0X80
#define  LVDS_GEN_CNTL__LVDS_EN                                      0X80
#define  LVDS_GEN_CNTL__LVDS_BL_MOD_LEVEL_MASK                       0Xff00
#define  LVDS_GEN_CNTL__LVDS_BL_MOD_EN_MASK                          0X10000
#define  LVDS_GEN_CNTL__LVDS_BL_MOD_EN                               0X10000
#define  LVDS_GEN_CNTL__LVDS_BL_CLK_SEL_MASK                         0X20000
#define  LVDS_GEN_CNTL__LVDS_BL_CLK_SEL                              0X20000
#define  LVDS_GEN_CNTL__LVDS_DIGON_MASK                              0X40000
#define  LVDS_GEN_CNTL__LVDS_DIGON                                   0X40000
#define  LVDS_GEN_CNTL__LVDS_BLON_MASK                               0X80000
#define  LVDS_GEN_CNTL__LVDS_BLON                                    0X80000
#define  LVDS_GEN_CNTL__LVDS_FP_POL_MASK                             0X100000
#define  LVDS_GEN_CNTL__LVDS_FP_POL                                  0X100000
#define  LVDS_GEN_CNTL__LVDS_LP_POL_MASK                             0X200000
#define  LVDS_GEN_CNTL__LVDS_LP_POL                                  0X200000
#define  LVDS_GEN_CNTL__LVDS_DTM_POL_MASK                            0X400000
#define  LVDS_GEN_CNTL__LVDS_DTM_POL                                 0X400000
#define  LVDS_GEN_CNTL__LVDS_SRC_SEL_MASK                            0X800000
#define  LVDS_GEN_CNTL__LVDS_SRC_SEL                                 0X800000
#define  LVDS_GEN_CNTL__LVDS_RESERVED_BITS_MASK                      0X7000000
#define  LVDS_GEN_CNTL__LVDS_FPDI_EN_MASK                            0X8000000
#define  LVDS_GEN_CNTL__LVDS_FPDI_EN                                 0X8000000
#define  LVDS_GEN_CNTL__LVDS_HSYNC_DELAY_MASK                        0Xf0000000
#define  LVDS_PLL_CNTL__LVDS_CRC_DE_ONLY_MASK                        0X1
#define  LVDS_PLL_CNTL__LVDS_CRC_DE_ONLY                             0X1
#define  LVDS_PLL_CNTL__LVDS_LVPVS_MASK                              0X1e
#define  LVDS_PLL_CNTL__LVDS_LPPVG_MASK                              0Xe0
#define  LVDS_PLL_CNTL__LVDS_LPPDC_MASK                              0X300
#define  LVDS_PLL_CNTL__LVDS_LPPCP_MASK                              0X1c00
#define  LVDS_PLL_CNTL__LVDS_SS_DISP_EN_MASK                         0X2000
#define  LVDS_PLL_CNTL__LVDS_SS_DISP_EN                              0X2000
#define  LVDS_PLL_CNTL__LVDS_PRG_MASK                                0Xc000
#define  LVDS_PLL_CNTL__LVDS_PLL_EN_MASK                             0X10000
#define  LVDS_PLL_CNTL__LVDS_PLL_EN                                  0X10000
#define  LVDS_PLL_CNTL__LVDS_PLL_RESET_MASK                          0X20000
#define  LVDS_PLL_CNTL__LVDS_PLL_RESET                               0X20000
#define  LVDS_PLL_CNTL__LVDS_PREAMPH_EN_MASK                         0X40000
#define  LVDS_PLL_CNTL__LVDS_PREAMPH_EN                              0X40000
#define  LVDS_PLL_CNTL__LVDS_CRC_EN_MASK                             0X100000
#define  LVDS_PLL_CNTL__LVDS_CRC_EN                                  0X100000
#define  LVDS_PLL_CNTL__LVDS_CRC_UP24_MASK                           0X200000
#define  LVDS_PLL_CNTL__LVDS_CRC_UP24                                0X200000
#define  LVDS_PLL_CNTL__LVDS_TEST_DATA_OUT_MASK                      0X1c00000
#define  LVDS_PLL_CNTL__LVDS_TEST_DATA_SEL_MASK                      0X6000000
#define  LVDS_PLL_CNTL__LCDENG_TEST_MODE_MASK                        0Xf0000000
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_HORZ_START_MASK               0Xfff
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_HORZ_END_MASK                 0Xfff000
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_EN_MASK                       0X1000000
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_EN                            0X1000000
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_OUT_DELAY_MASK                0X1e000000
#define  AUX_WINDOW_HORZ_CNTL__RESERVED_MASK                         0X40000000
#define  AUX_WINDOW_HORZ_CNTL__RESERVED                              0X40000000
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_LOCK_MASK                     0X80000000
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_LOCK                          0X80000000
#define  AUX_WINDOW_VERT_CNTL__AUX_WIN_VERT_START_MASK               0Xfff
#define  AUX_WINDOW_VERT_CNTL__AUX_WIN_VERT_END_MASK                 0Xfff0000
#define  AUX_WINDOW_VERT_CNTL__AUX_WINDOW_POL_MASK                   0X40000000
#define  AUX_WINDOW_VERT_CNTL__AUX_WINDOW_POL                        0X40000000
#define  AUX_WINDOW_VERT_CNTL__AUX_WIN_LOCK_MASK                     0X80000000
#define  AUX_WINDOW_VERT_CNTL__AUX_WIN_LOCK                          0X80000000
#define  DVI_I2C_CNTL_0__I2C_DONE_MASK                               0X1
#define  DVI_I2C_CNTL_0__I2C_DONE                                    0X1
#define  DVI_I2C_CNTL_0__I2C_NACK_MASK                               0X2
#define  DVI_I2C_CNTL_0__I2C_NACK                                    0X2
#define  DVI_I2C_CNTL_0__I2C_HALT_MASK                               0X4
#define  DVI_I2C_CNTL_0__I2C_HALT                                    0X4
#define  DVI_I2C_CNTL_0__DVI_I2C_PIN_SEL_M9_MASK                     0X18
#define  DVI_I2C_CNTL_0__DVI_I2C_PIN_SEL_M9                          0X18
#define  DVI_I2C_CNTL_0__I2C_SOFT_RST_MASK                           0X20
#define  DVI_I2C_CNTL_0__I2C_SOFT_RST                                0X20
#define  DVI_I2C_CNTL_0__I2C_DRIVE_EN_MASK                           0X40
#define  DVI_I2C_CNTL_0__I2C_DRIVE_EN                                0X40
#define  DVI_I2C_CNTL_0__I2C_DRIVE_SEL_MASK                          0X80
#define  DVI_I2C_CNTL_0__I2C_DRIVE_SEL                               0X80
#define  DVI_I2C_CNTL_0__I2C_START_MASK                              0X100
#define  DVI_I2C_CNTL_0__I2C_START                                   0X100
#define  DVI_I2C_CNTL_0__I2C_STOP_MASK                               0X200
#define  DVI_I2C_CNTL_0__I2C_STOP                                    0X200
#define  DVI_I2C_CNTL_0__I2C_RECEIVE_MASK                            0X400
#define  DVI_I2C_CNTL_0__I2C_RECEIVE                                 0X400
#define  DVI_I2C_CNTL_0__I2C_ABORT_MASK                              0X800
#define  DVI_I2C_CNTL_0__I2C_ABORT                                   0X800
#define  DVI_I2C_CNTL_0__I2C_GO_MASK                                 0X1000
#define  DVI_I2C_CNTL_0__I2C_GO                                      0X1000
#define  DVI_I2C_CNTL_0__SW_WANTS_TO_USE_DVI_I2C_MASK                0X2000
#define  DVI_I2C_CNTL_0__SW_WANTS_TO_USE_DVI_I2C                     0X2000
#define  DVI_I2C_CNTL_0__SW_CAN_USE_DVI_I2C_MASK                     0X2000
#define  DVI_I2C_CNTL_0__SW_CAN_USE_DVI_I2C                          0X2000
#define  DVI_I2C_CNTL_0__SW_DONE_USING_DVI_I2C_MASK                  0X4000
#define  DVI_I2C_CNTL_0__SW_DONE_USING_DVI_I2C                       0X4000
#define  DVI_I2C_CNTL_0__HW_NEEDS_DVI_I2C_MASK                       0X4000
#define  DVI_I2C_CNTL_0__HW_NEEDS_DVI_I2C                            0X4000
#define  DVI_I2C_CNTL_0__ABORT_HW_DVI_I2C_MASK                       0X8000
#define  DVI_I2C_CNTL_0__ABORT_HW_DVI_I2C                            0X8000
#define  DVI_I2C_CNTL_0__HW_USING_DVI_I2C_MASK                       0X8000
#define  DVI_I2C_CNTL_0__HW_USING_DVI_I2C                            0X8000
#define  DVI_I2C_CNTL_0__I2C_PRESCALE_MASK                           0Xffff0000
#define  DVI_I2C_CNTL_1__I2C_DATA_COUNT_MASK                         0Xf
#define  DVI_I2C_CNTL_1__I2C_ADDR_COUNT_MASK                         0X700
#define  DVI_I2C_CNTL_1__I2C_SEL_MASK                                0X10000
#define  DVI_I2C_CNTL_1__I2C_SEL                                     0X10000
#define  DVI_I2C_CNTL_1__I2C_EN_MASK                                 0X20000
#define  DVI_I2C_CNTL_1__I2C_EN                                      0X20000
#define  DVI_I2C_CNTL_1__I2C_TIME_LIMIT_MASK                         0Xff000000
#define  DVI_I2C_DATA__I2C_DATA_MASK                                 0Xff
#define  LVDS_SS_GEN_CNTL__SS_EXT_EN_MASK                            0X2
#define  LVDS_SS_GEN_CNTL__SS_EXT_EN                                 0X2
#define  LVDS_SS_GEN_CNTL__SS_EXT_SEL_MASK                           0X4
#define  LVDS_SS_GEN_CNTL__SS_EXT_SEL                                0X4
#define  LVDS_SS_GEN_CNTL__SS_BUF_EN_MASK                            0X8
#define  LVDS_SS_GEN_CNTL__SS_BUF_EN                                 0X8
#define  LVDS_SS_GEN_CNTL__SS_BUF_OFFSET_MASK                        0X7f0
#define  LVDS_SS_GEN_CNTL__SS_BUF_RESET_EN_MASK                      0X800
#define  LVDS_SS_GEN_CNTL__SS_BUF_RESET_EN                           0X800
#define  LVDS_SS_GEN_CNTL__SS_BUF_STRENGTH_MASK                      0X3000
#define  LVDS_SS_GEN_CNTL__LVDSPWR_STRENGTH_MASK                     0Xc000
#define  LVDS_SS_GEN_CNTL__LVDS_PWRSEQ_DELAY1_MASK                   0Xf0000
#define  LVDS_SS_GEN_CNTL__LVDS_PWRSEQ_DELAY2_MASK                   0Xf00000
#define  LVDS_SS_GEN_CNTL__LVDS_CLK_PATTERN_MASK                     0X7f000000
#define  GRPH_BUFFER_CNTL_M6__GRPH_START_REQ_MASK                    0X7f
#define  GRPH_BUFFER_CNTL_M6__GRPH_STOP_REQ_MASK                     0X7f00
#define  GRPH_BUFFER_CNTL_M6__GRPH_CRITICAL_POINT_MASK               0X7f0000
#define  GRPH_BUFFER_CNTL_M6__GRPH_CRITICAL_CNTL_MASK                0X10000000
#define  GRPH_BUFFER_CNTL_M6__GRPH_CRITICAL_CNTL                     0X10000000
#define  GRPH_BUFFER_CNTL_M6__GRPH_BUFFER_SIZE_MASK                  0X20000000
#define  GRPH_BUFFER_CNTL_M6__GRPH_BUFFER_SIZE                       0X20000000
#define  GRPH_BUFFER_CNTL_M6__GRPH_CRITICAL_AT_SOF_MASK              0X40000000
#define  GRPH_BUFFER_CNTL_M6__GRPH_CRITICAL_AT_SOF                   0X40000000
#define  GRPH_BUFFER_CNTL_M6__GRPH_STOP_CNTL_MASK                    0X80000000
#define  GRPH_BUFFER_CNTL_M6__GRPH_STOP_CNTL                         0X80000000
#define  VGA_BUFFER_CNTL__VGA_START_REQ_MASK                         0X3f
#define  VGA_BUFFER_CNTL__VGA_STOP_REQ_MASK                          0X3f00
#define  VGA_BUFFER_CNTL__VGA_CRITICAL_POINT_MASK                    0X3f0000
#define  CRTC2_H_TOTAL_DISP__CRTC2_H_TOTAL_MASK                      0X3ff
#define  CRTC2_H_TOTAL_DISP__CRTC2_H_DISP_MASK                       0X1ff0000
#define  CRTC2_H_SYNC_STRT_WID__CRTC2_H_SYNC_STRT_PIX_MASK           0X7
#define  CRTC2_H_SYNC_STRT_WID__CRTC2_H_SYNC_STRT_CHAR_MASK          0X1ff8
#define  CRTC2_H_SYNC_STRT_WID__CRTC2_H_SYNC_WID_MASK                0X3f0000
#define  CRTC2_H_SYNC_STRT_WID__CRTC2_H_SYNC_POL_MASK                0X800000
#define  CRTC2_H_SYNC_STRT_WID__CRTC2_H_SYNC_POL                     0X800000
#define  CRTC2_V_TOTAL_DISP__CRTC2_V_TOTAL_MASK                      0Xfff
#define  CRTC2_V_TOTAL_DISP__CRTC2_V_DISP_MASK                       0Xfff0000
#define  CRTC2_V_SYNC_STRT_WID__CRTC2_V_SYNC_STRT_MASK               0Xfff
#define  CRTC2_V_SYNC_STRT_WID__CRTC2_V_SYNC_WID_MASK                0X1f0000
#define  CRTC2_V_SYNC_STRT_WID__CRTC2_V_SYNC_POL_MASK                0X800000
#define  CRTC2_V_SYNC_STRT_WID__CRTC2_V_SYNC_POL                     0X800000
#define  CRTC2_VLINE_CRNT_VLINE__CRTC2_VLINE_MASK                    0Xfff
#define  CRTC2_VLINE_CRNT_VLINE__CRTC2_CRNT_VLINE_MASK               0Xfff0000
#define  CRTC2_CRNT_FRAME__CRTC2_CRNT_FRAME_MASK                     0X1fffff
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_START_MASK       0Xfff
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_INV_MASK         0X8000
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_INV              0X8000
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_END_MASK         0Xfff0000
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_STALL_MASK       0X40000000
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_STALL            0X40000000
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE_MASK             0X80000000
#define  CRTC2_GUI_TRIG_VLINE__CRTC2_GUI_TRIG_VLINE                  0X80000000
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_BYPASS_EN_MASK                  0X1
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_BYPASS_EN                       0X1
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_VLINE_BYPASS_MASK               0X2
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_VLINE_BYPASS                    0X2
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_OFFSET_BYPASS_MASK              0X4
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_OFFSET_BYPASS                   0X4
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_PITCH_ADD_BYPASS_MASK           0X8
#define  CRTC2_DEBUG__CRTC2_GUI_TRIG_PITCH_ADD_BYPASS                0X8
#define  CRTC2_OFFSET__CRTC2_OFFSET_MASK                             0X7ffffff
#define  CRTC2_OFFSET__CRTC2_GUI_TRIG_OFFSET_MASK                    0X40000000
#define  CRTC2_OFFSET__CRTC2_GUI_TRIG_OFFSET                         0X40000000
#define  CRTC2_OFFSET__CRTC2_OFFSET_LOCK_MASK                        0X80000000
#define  CRTC2_OFFSET__CRTC2_OFFSET_LOCK                             0X80000000
#define  CRTC2_OFFSET_CNTL__CRTC2_TILE_LINE_MASK                     0Xf
#define  CRTC2_OFFSET_CNTL__CRTC2_TILE_EN_MASK                       0X8000
#define  CRTC2_OFFSET_CNTL__CRTC2_TILE_EN                            0X8000
#define  CRTC2_OFFSET_CNTL__CRTC2_OFFSET_FLIP_CNTL_MASK              0X10000
#define  CRTC2_OFFSET_CNTL__CRTC2_OFFSET_FLIP_CNTL                   0X10000
#define  CRTC2_OFFSET_CNTL__CRTC2_GUI_TRIG_OFFSET_LEFT_EN_MASK       0X10000000
#define  CRTC2_OFFSET_CNTL__CRTC2_GUI_TRIG_OFFSET_LEFT_EN            0X10000000
#define  CRTC2_OFFSET_CNTL__CRTC2_GUI_TRIG_OFFSET_MASK               0X40000000
#define  CRTC2_OFFSET_CNTL__CRTC2_GUI_TRIG_OFFSET                    0X40000000
#define  CRTC2_OFFSET_CNTL__CRTC2_OFFSET_LOCK_MASK                   0X80000000
#define  CRTC2_OFFSET_CNTL__CRTC2_OFFSET_LOCK                        0X80000000
#define  CRTC2_PITCH__CRTC2_PITCH_MASK                               0X7ff
#define  OVR2_CLR__OVR2_CLR_B_MASK                                   0Xff
#define  OVR2_CLR__OVR2_CLR_G_MASK                                   0Xff00
#define  OVR2_CLR__OVR2_CLR_R_MASK                                   0Xff0000
#define  OVR2_WID_LEFT_RIGHT__OVR2_WID_RIGHT_MASK                    0X7f
#define  OVR2_WID_LEFT_RIGHT__OVR2_WID_LEFT_MASK                     0X7f0000
#define  OVR2_WID_TOP_BOTTOM__OVR2_WID_BOTTOM_MASK                   0X3ff
#define  OVR2_WID_TOP_BOTTOM__OVR2_WID_TOP_MASK                      0X3ff0000
#define  SNAPSHOT2_VH_COUNTS__SNAPSHOT2_HCOUNT_MASK                  0X3ff
#define  SNAPSHOT2_VH_COUNTS__SNAPSHOT2_VCOUNT_MASK                  0Xfff0000
#define  SNAPSHOT2_F_COUNT__SNAPSHOT2_F_COUNT_MASK                   0X1fffff
#define  N_VIF2_COUNT__N_VIF2_COUNT_VAL_MASK                         0X3ff
#define  N_VIF2_COUNT__GENLOCK2_SOURCE_SEL_MASK                      0X80000000
#define  N_VIF2_COUNT__GENLOCK2_SOURCE_SEL                           0X80000000
#define  SNAPSHOT2_VIF_COUNT__LSNAPSHOT2_VIF_COUNT_MASK              0X3ff
#define  SNAPSHOT2_VIF_COUNT__USNAPSHOT2_VIF_COUNT_MASK              0X1ffc00
#define  SNAPSHOT2_VIF_COUNT__AUTO_SNAPSHOT2_TAKEN_RD_MASK           0X1000000
#define  SNAPSHOT2_VIF_COUNT__AUTO_SNAPSHOT2_TAKEN_RD                0X1000000
#define  SNAPSHOT2_VIF_COUNT__AUTO_SNAPSHOT2_TAKEN_WR_MASK           0X1000000
#define  SNAPSHOT2_VIF_COUNT__AUTO_SNAPSHOT2_TAKEN_WR                0X1000000
#define  SNAPSHOT2_VIF_COUNT__MANUAL_SNAPSHOT2_NOW_MASK              0X2000000
#define  SNAPSHOT2_VIF_COUNT__MANUAL_SNAPSHOT2_NOW                   0X2000000
#define  CUR2_OFFSET__CUR2_OFFSET_MASK                               0X7ffffff
#define  CUR2_OFFSET__CUR2_LOCK_MASK                                 0X80000000
#define  CUR2_OFFSET__CUR2_LOCK                                      0X80000000
#define  CUR2_HORZ_VERT_POSN__CUR2_VERT_POSN_MASK                    0Xfff
#define  CUR2_HORZ_VERT_POSN__CUR2_HORZ_POSN_MASK                    0X3fff0000
#define  CUR2_HORZ_VERT_POSN__CUR2_LOCK_MASK                         0X80000000
#define  CUR2_HORZ_VERT_POSN__CUR2_LOCK                              0X80000000
#define  CUR2_HORZ_VERT_OFF__CUR2_VERT_OFF_MASK                      0X3f
#define  CUR2_HORZ_VERT_OFF__CUR2_HORZ_OFF_MASK                      0X3f0000
#define  CUR2_HORZ_VERT_OFF__CUR2_LOCK_MASK                          0X80000000
#define  CUR2_HORZ_VERT_OFF__CUR2_LOCK                               0X80000000
#define  CUR2_CLR0__CUR2_CLR0_B_MASK                                 0Xff
#define  CUR2_CLR0__CUR2_CLR0_G_MASK                                 0Xff00
#define  CUR2_CLR0__CUR2_CLR0_R_MASK                                 0Xff0000
#define  CUR2_CLR1__CUR2_CLR1_B_MASK                                 0Xff
#define  CUR2_CLR1__CUR2_CLR1_G_MASK                                 0Xff00
#define  CUR2_CLR1__CUR2_CLR1_R_MASK                                 0Xff0000
#define  FP_H2_SYNC_STRT_WID__FP_H2_SYNC_STRT_PIX_MASK               0X7
#define  FP_H2_SYNC_STRT_WID__FP_H2_SYNC_STRT_CHAR_MASK              0X1ff8
#define  FP_H2_SYNC_STRT_WID__FP_H2_SYNC_WID_MASK                    0X3f0000
#define  FP_H2_SYNC_STRT_WID__FP_H2_SYNC_POL_MASK                    0X800000
#define  FP_H2_SYNC_STRT_WID__FP_H2_SYNC_POL                         0X800000
#define  FP_V2_SYNC_STRT_WID__FP_V2_SYNC_STRT_MASK                   0Xfff
#define  FP_V2_SYNC_STRT_WID__FP_V2_SYNC_WID_MASK                    0X1f0000
#define  FP_V2_SYNC_STRT_WID__FP_V2_SYNC_POL_MASK                    0X800000
#define  FP_V2_SYNC_STRT_WID__FP_V2_SYNC_POL                         0X800000
#define  ICON2_OFFSET__ICON2_OFFSET_MASK                             0X7ffffff
#define  ICON2_OFFSET__BLANK_SCREEN2_MASK                            0X8000000
#define  ICON2_OFFSET__BLANK_SCREEN2                                 0X8000000
#define  ICON2_OFFSET__DONT_DS_ICON2_MASK                            0X10000000
#define  ICON2_OFFSET__DONT_DS_ICON2                                 0X10000000
#define  ICON2_OFFSET__ICON2_LOCK_MASK                               0X80000000
#define  ICON2_OFFSET__ICON2_LOCK                                    0X80000000
#define  ICON2_HORZ_VERT_POSN__ICON2_VERT_POSN_MASK                  0Xfff
#define  ICON2_HORZ_VERT_POSN__ICON2_HORZ_POSN_MASK                  0Xfff0000
#define  ICON2_HORZ_VERT_POSN__ICON2_LOCK_MASK                       0X80000000
#define  ICON2_HORZ_VERT_POSN__ICON2_LOCK                            0X80000000
#define  ICON2_HORZ_VERT_OFF__ICON2_VERT_OFF_MASK                    0X7f
#define  ICON2_HORZ_VERT_OFF__ICON2_HORZ_OFF_MASK                    0X7f0000
#define  ICON2_HORZ_VERT_OFF__ICON2_LOCK_MASK                        0X80000000
#define  ICON2_HORZ_VERT_OFF__ICON2_LOCK                             0X80000000
#define  ICON2_CLR0__ICON2_CLR0_B_MASK                               0Xff
#define  ICON2_CLR0__ICON2_CLR0_G_MASK                               0Xff00
#define  ICON2_CLR0__ICON2_CLR0_R_MASK                               0Xff0000
#define  ICON2_CLR1__ICON2_CLR1_B_MASK                               0Xff
#define  ICON2_CLR1__ICON2_CLR1_G_MASK                               0Xff00
#define  ICON2_CLR1__ICON2_CLR1_R_MASK                               0Xff0000
#define  GRPH2_BUFFER_CNTL__GRPH2_START_REQ_MASK                     0X7f
#define  GRPH2_BUFFER_CNTL__GRPH2_STOP_REQ_MASK                      0X7f00
#define  GRPH2_BUFFER_CNTL__GRPH2_CRITICAL_POINT_MASK                0X7f0000
#define  GRPH2_BUFFER_CNTL__GRPH2_CRITICAL_CNTL_MASK                 0X10000000
#define  GRPH2_BUFFER_CNTL__GRPH2_CRITICAL_CNTL                      0X10000000
#define  GRPH2_BUFFER_CNTL__GRPH2_BUFFER_SIZE_MASK                   0X20000000
#define  GRPH2_BUFFER_CNTL__GRPH2_BUFFER_SIZE                        0X20000000
#define  GRPH2_BUFFER_CNTL__GRPH2_CRITICAL_AT_SOF_MASK               0X40000000
#define  GRPH2_BUFFER_CNTL__GRPH2_CRITICAL_AT_SOF                    0X40000000
#define  GRPH2_BUFFER_CNTL__GRPH2_STOP_CNTL_MASK                     0X80000000
#define  GRPH2_BUFFER_CNTL__GRPH2_STOP_CNTL                          0X80000000
#define  CRTC2_GEN_CNTL__CRTC2_DBL_SCAN_EN_MASK                      0X1
#define  CRTC2_GEN_CNTL__CRTC2_DBL_SCAN_EN                           0X1
#define  CRTC2_GEN_CNTL__CRTC2_INTERLACE_EN_MASK                     0X2
#define  CRTC2_GEN_CNTL__CRTC2_INTERLACE_EN                          0X2
#define  CRTC2_GEN_CNTL__CRTC2_SYNC_TRISTATE_MASK                    0X10
#define  CRTC2_GEN_CNTL__CRTC2_SYNC_TRISTATE                         0X10
#define  CRTC2_GEN_CNTL__CRTC2_HSYNC_TRISTATE_MASK                   0X20
#define  CRTC2_GEN_CNTL__CRTC2_HSYNC_TRISTATE                        0X20
#define  CRTC2_GEN_CNTL__CRTC2_VSYNC_TRISTATE_MASK                   0X40
#define  CRTC2_GEN_CNTL__CRTC2_VSYNC_TRISTATE                        0X40
#define  CRTC2_GEN_CNTL__CRT2_ON_MASK                                0X80
#define  CRTC2_GEN_CNTL__CRT2_ON                                     0X80
#define  CRTC2_GEN_CNTL__CRTC2_PIX_WIDTH_MASK                        0Xf00
#define  CRTC2_GEN_CNTL__CRTC2_MODE9_COLOR_ORDER_MASK                0X1000
#define  CRTC2_GEN_CNTL__CRTC2_MODE9_COLOR_ORDER                     0X1000
#define  CRTC2_GEN_CNTL__CRTC2_BYPASS_LUT_EN_MASK                    0X4000
#define  CRTC2_GEN_CNTL__CRTC2_BYPASS_LUT_EN                         0X4000
#define  CRTC2_GEN_CNTL__CRTC2_ICON_EN_MASK                          0X8000
#define  CRTC2_GEN_CNTL__CRTC2_ICON_EN                               0X8000
#define  CRTC2_GEN_CNTL__CRTC2_CUR_EN_MASK                           0X10000
#define  CRTC2_GEN_CNTL__CRTC2_CUR_EN                                0X10000
#define  CRTC2_GEN_CNTL__CRTC2_CUR_MODE_MASK                         0X700000
#define  CRTC2_GEN_CNTL__CRTC2_DISPLAY_DIS_MASK                      0X800000
#define  CRTC2_GEN_CNTL__CRTC2_DISPLAY_DIS                           0X800000
#define  CRTC2_GEN_CNTL__CRTC2_EN_MASK                               0X2000000
#define  CRTC2_GEN_CNTL__CRTC2_EN                                    0X2000000
#define  CRTC2_GEN_CNTL__CRTC2_DISP_REQ_EN_B_MASK                    0X4000000
#define  CRTC2_GEN_CNTL__CRTC2_DISP_REQ_EN_B                         0X4000000
#define  CRTC2_GEN_CNTL__CRTC2_C_SYNC_EN_MASK                        0X8000000
#define  CRTC2_GEN_CNTL__CRTC2_C_SYNC_EN                             0X8000000
#define  CRTC2_GEN_CNTL__CRTC2_HSYNC_DIS_MASK                        0X10000000
#define  CRTC2_GEN_CNTL__CRTC2_HSYNC_DIS                             0X10000000
#define  CRTC2_GEN_CNTL__CRTC2_VSYNC_DIS_MASK                        0X20000000
#define  CRTC2_GEN_CNTL__CRTC2_VSYNC_DIS                             0X20000000
#define  CRTC2_STATUS__CRTC2_VBLANK_CUR_MASK                         0X1
#define  CRTC2_STATUS__CRTC2_VBLANK_CUR                              0X1
#define  CRTC2_STATUS__CRTC2_VBLANK_SAVE_MASK                        0X2
#define  CRTC2_STATUS__CRTC2_VBLANK_SAVE                             0X2
#define  CRTC2_STATUS__CRTC2_VBLANK_SAVE_CLEAR_MASK                  0X2
#define  CRTC2_STATUS__CRTC2_VBLANK_SAVE_CLEAR                       0X2
#define  CRTC2_STATUS__CRTC2_VLINE_SYNC_MASK                         0X4
#define  CRTC2_STATUS__CRTC2_VLINE_SYNC                              0X4
#define  CRTC2_STATUS__CRTC2_FRAME_MASK                              0X8
#define  CRTC2_STATUS__CRTC2_FRAME                                   0X8
#define  OV0_Y_X_START__OV0_X_START_MASK                             0X1fff
#define  OV0_Y_X_START__OV0_Y_START_MASK                             0X1fff0000
#define  OV0_Y_X_END__OV0_X_END_MASK                                 0X1fff
#define  OV0_Y_X_END__OV0_Y_END_MASK                                 0X1fff0000
#define  OV0_PIPELINE_CNTL__OV0_DISP_PIPE_DELAY_MASK                 0Xf
#define  OV0_REG_LOAD_CNTL__OV0_LOCK_MASK                            0X1
#define  OV0_REG_LOAD_CNTL__OV0_LOCK                                 0X1
#define  OV0_REG_LOAD_CNTL__OV0_VBLANK_DURING_LOCK_MASK              0X2
#define  OV0_REG_LOAD_CNTL__OV0_VBLANK_DURING_LOCK                   0X2
#define  OV0_REG_LOAD_CNTL__OV0_STALL_GUI_UNTIL_FLIP_MASK            0X4
#define  OV0_REG_LOAD_CNTL__OV0_STALL_GUI_UNTIL_FLIP                 0X4
#define  OV0_REG_LOAD_CNTL__OV0_LOCK_READBACK_MASK                   0X8
#define  OV0_REG_LOAD_CNTL__OV0_LOCK_READBACK                        0X8
#define  OV0_REG_LOAD_CNTL__OV0_FLIP_READBACK_MASK                   0X10
#define  OV0_REG_LOAD_CNTL__OV0_FLIP_READBACK                        0X10
#define  OV0_SCALE_CNTL__OV0_NO_READ_BEHIND_SCAN_MASK                0X2
#define  OV0_SCALE_CNTL__OV0_NO_READ_BEHIND_SCAN                     0X2
#define  OV0_SCALE_CNTL__OV0_HORZ_PICK_NEAREST_MASK                  0X4
#define  OV0_SCALE_CNTL__OV0_HORZ_PICK_NEAREST                       0X4
#define  OV0_SCALE_CNTL__OV0_VERT_PICK_NEAREST_MASK                  0X8
#define  OV0_SCALE_CNTL__OV0_VERT_PICK_NEAREST                       0X8
#define  OV0_SCALE_CNTL__OV0_SIGNED_UV_MASK                          0X10
#define  OV0_SCALE_CNTL__OV0_SIGNED_UV                               0X10
#define  OV0_SCALE_CNTL__OV0_GAMMA_SEL_MASK                          0Xe0
#define  OV0_SCALE_CNTL__OV0_SURFACE_FORMAT_MASK                     0Xf00
#define  OV0_SCALE_CNTL__OV0_ADAPTIVE_DEINT_MASK                     0X1000
#define  OV0_SCALE_CNTL__OV0_ADAPTIVE_DEINT                          0X1000
#define  OV0_SCALE_CNTL__OV0_CRTC_SEL_MASK                           0X4000
#define  OV0_SCALE_CNTL__OV0_CRTC_SEL                                0X4000
#define  OV0_SCALE_CNTL__OV0_BURST_PER_PLANE_MASK                    0X7f0000
#define  OV0_SCALE_CNTL__OV0_DOUBLE_BUFFER_REGS_MASK                 0X1000000
#define  OV0_SCALE_CNTL__OV0_DOUBLE_BUFFER_REGS                      0X1000000
#define  OV0_SCALE_CNTL__OV0_BANDWIDTH_MASK                          0X4000000
#define  OV0_SCALE_CNTL__OV0_BANDWIDTH                               0X4000000
#define  OV0_SCALE_CNTL__OV0_LIN_TRANS_BYPASS_MASK                   0X10000000
#define  OV0_SCALE_CNTL__OV0_LIN_TRANS_BYPASS                        0X10000000
#define  OV0_SCALE_CNTL__OV0_INT_EMU_MASK                            0X20000000
#define  OV0_SCALE_CNTL__OV0_INT_EMU                                 0X20000000
#define  OV0_SCALE_CNTL__OV0_OVERLAY_EN_MASK                         0X40000000
#define  OV0_SCALE_CNTL__OV0_OVERLAY_EN                              0X40000000
#define  OV0_SCALE_CNTL__OV0_SOFT_RESET_MASK                         0X80000000
#define  OV0_SCALE_CNTL__OV0_SOFT_RESET                              0X80000000
#define  OV0_V_INC__OV0_V_INC_MASK                                   0X3ffff00
#define  OV0_P1_V_ACCUM_INIT__OV0_P1_MAX_LN_IN_PER_LN_OUT_MASK       0X3
#define  OV0_P1_V_ACCUM_INIT__OV0_P1_V_ACCUM_INIT_MASK               0X3ff8000
#define  OV0_P23_V_ACCUM_INIT__OV0_P23_MAX_LN_IN_PER_LN_OUT_MASK     0X3
#define  OV0_P23_V_ACCUM_INIT__OV0_P23_V_ACCUM_INIT_MASK             0X1ff8000
#define  OV0_P1_BLANK_LINES_AT_TOP__OV0_P1_BLNK_LN_AT_TOP_M1_MASK    0Xfff
#define  OV0_P1_BLANK_LINES_AT_TOP__OV0_P1_ACTIVE_LINES_M1_MASK      0Xfff0000
#define  OV0_P23_BLANK_LINES_AT_TOP__OV0_P23_BLNK_LN_AT_TOP_M1_MASK  0X7ff
#define  OV0_P23_BLANK_LINES_AT_TOP__OV0_P23_ACTIVE_LINES_M1_MASK    0X7ff0000
#define  OV0_VID_BUF0_BASE_ADRS__OV0_VID_BUF_PITCH_SEL_MASK          0X1
#define  OV0_VID_BUF0_BASE_ADRS__OV0_VID_BUF_PITCH_SEL               0X1
#define  OV0_VID_BUF0_BASE_ADRS__RESERVED_BIT1_MASK                  0X2
#define  OV0_VID_BUF0_BASE_ADRS__RESERVED_BIT1                       0X2
#define  OV0_VID_BUF0_BASE_ADRS__OV0_VID_BUF_BASE_ADRS_MASK          0X7fffff0
#define  OV0_VID_BUF0_BASE_ADRS__RESERVED_BIT31_28_MASK              0Xf0000000
#define  OV0_VID_BUF1_BASE_ADRS__OV0_VID_BUF_PITCH_SEL_MASK          0X1
#define  OV0_VID_BUF1_BASE_ADRS__OV0_VID_BUF_PITCH_SEL               0X1
#define  OV0_VID_BUF1_BASE_ADRS__RESERVED_BIT1_MASK                  0X2
#define  OV0_VID_BUF1_BASE_ADRS__RESERVED_BIT1                       0X2
#define  OV0_VID_BUF1_BASE_ADRS__OV0_VID_BUF_BASE_ADRS_MASK          0X7fffff0
#define  OV0_VID_BUF1_BASE_ADRS__RESERVED_BIT31_28_MASK              0Xf0000000
#define  OV0_VID_BUF2_BASE_ADRS__OV0_VID_BUF_PITCH_SEL_MASK          0X1
#define  OV0_VID_BUF2_BASE_ADRS__OV0_VID_BUF_PITCH_SEL               0X1
#define  OV0_VID_BUF2_BASE_ADRS__RESERVED_BIT1_MASK                  0X2
#define  OV0_VID_BUF2_BASE_ADRS__RESERVED_BIT1                       0X2
#define  OV0_VID_BUF2_BASE_ADRS__OV0_VID_BUF_BASE_ADRS_MASK          0X7fffff0
#define  OV0_VID_BUF2_BASE_ADRS__RESERVED_BIT31_28_MASK              0Xf0000000
#define  OV0_VID_BUF3_BASE_ADRS__OV0_VID_BUF_PITCH_SEL_MASK          0X1
#define  OV0_VID_BUF3_BASE_ADRS__OV0_VID_BUF_PITCH_SEL               0X1
#define  OV0_VID_BUF3_BASE_ADRS__RESERVED_BIT1_MASK                  0X2
#define  OV0_VID_BUF3_BASE_ADRS__RESERVED_BIT1                       0X2
#define  OV0_VID_BUF3_BASE_ADRS__OV0_VID_BUF_BASE_ADRS_MASK          0X7fffff0
#define  OV0_VID_BUF3_BASE_ADRS__RESERVED_BIT31_28_MASK              0Xf0000000
#define  OV0_VID_BUF4_BASE_ADRS__OV0_VID_BUF_PITCH_SEL_MASK          0X1
#define  OV0_VID_BUF4_BASE_ADRS__OV0_VID_BUF_PITCH_SEL               0X1
#define  OV0_VID_BUF4_BASE_ADRS__RESERVED_BIT1_MASK                  0X2
#define  OV0_VID_BUF4_BASE_ADRS__RESERVED_BIT1                       0X2
#define  OV0_VID_BUF4_BASE_ADRS__OV0_VID_BUF_BASE_ADRS_MASK          0X7fffff0
#define  OV0_VID_BUF4_BASE_ADRS__RESERVED_BIT31_28_MASK              0Xf0000000
#define  OV0_VID_BUF5_BASE_ADRS__OV0_VID_BUF_PITCH_SEL_MASK          0X1
#define  OV0_VID_BUF5_BASE_ADRS__OV0_VID_BUF_PITCH_SEL               0X1
#define  OV0_VID_BUF5_BASE_ADRS__RESERVED_BIT1_MASK                  0X2
#define  OV0_VID_BUF5_BASE_ADRS__RESERVED_BIT1                       0X2
#define  OV0_VID_BUF5_BASE_ADRS__OV0_VID_BUF_BASE_ADRS_MASK          0X7fffff0
#define  OV0_VID_BUF5_BASE_ADRS__RESERVED_BIT31_28_MASK              0Xf0000000
#define  OV0_VID_BUF_PITCH0_VALUE__OV0_PITCH_VALUE_MASK              0Xffff0
#define  OV0_VID_BUF_PITCH0_VALUE__OV0_PITCH_SKIP_LINES_MASK         0Xc000000
#define  OV0_VID_BUF_PITCH0_VALUE__OV0_PITCH_IN_TILES_LSBS_MASK      0Xf0000000
#define  OV0_VID_BUF_PITCH1_VALUE__OV0_PITCH_VALUE_MASK              0Xffff0
#define  OV0_VID_BUF_PITCH1_VALUE__OV0_PITCH_SKIP_LINES_MASK         0Xc000000
#define  OV0_VID_BUF_PITCH1_VALUE__OV0_PITCH_IN_TILES_LSBS_MASK      0Xf0000000
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_BUF_NUM_MASK                  0X7
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_REPEAT_FIELD_MASK             0X8
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_REPEAT_FIELD                  0X8
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_BUF_ODD_MASK                  0X10
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_BUF_ODD                       0X10
#define  OV0_AUTO_FLIP_CNTRL__OV0_IGNORE_REPEAT_FIELD_MASK           0X20
#define  OV0_AUTO_FLIP_CNTRL__OV0_IGNORE_REPEAT_FIELD                0X20
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_EOF_TOGGLE_MASK               0X40
#define  OV0_AUTO_FLIP_CNTRL__OV0_SOFT_EOF_TOGGLE                    0X40
#define  OV0_AUTO_FLIP_CNTRL__OV0_VID_PORT_SELECT_MASK               0X300
#define  OV0_AUTO_FLIP_CNTRL__OV0_P1_FIRST_LINE_EVEN_MASK            0X10000
#define  OV0_AUTO_FLIP_CNTRL__OV0_P1_FIRST_LINE_EVEN                 0X10000
#define  OV0_AUTO_FLIP_CNTRL__OV0_SHIFT_EVEN_DOWN_MASK               0X40000
#define  OV0_AUTO_FLIP_CNTRL__OV0_SHIFT_EVEN_DOWN                    0X40000
#define  OV0_AUTO_FLIP_CNTRL__OV0_SHIFT_ODD_DOWN_MASK                0X80000
#define  OV0_AUTO_FLIP_CNTRL__OV0_SHIFT_ODD_DOWN                     0X80000
#define  OV0_AUTO_FLIP_CNTRL__OV0_FIELD_POL_SOURCE_MASK              0X800000
#define  OV0_AUTO_FLIP_CNTRL__OV0_FIELD_POL_SOURCE                   0X800000
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_MASK                 0Xfffff
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_PNTR_MASK            0Xf000000
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_LEN_M1_MASK          0Xf0000000
#define  OV0_SUBMIT_HISTORY__OV0_NEXT_BUF_NUM_MASK                   0X7
#define  OV0_SUBMIT_HISTORY__OV0_NEXT_IS_ODD_MASK                    0X10
#define  OV0_SUBMIT_HISTORY__OV0_NEXT_IS_ODD                         0X10
#define  OV0_SUBMIT_HISTORY__OV0_CURR_BUF_NUM_MASK                   0X700
#define  OV0_SUBMIT_HISTORY__OV0_CURR_IS_ODD_MASK                    0X1000
#define  OV0_SUBMIT_HISTORY__OV0_CURR_IS_ODD                         0X1000
#define  OV0_SUBMIT_HISTORY__OV0_PREV_BUF_NUM_MASK                   0X70000
#define  OV0_SUBMIT_HISTORY__OV0_PREV_IS_ODD_MASK                    0X100000
#define  OV0_SUBMIT_HISTORY__OV0_PREV_IS_ODD                         0X100000
#define  OV0_H_INC__OV0_P1_H_INC_MASK                                0X3fff
#define  OV0_H_INC__OV0_P23_H_INC_MASK                               0X3fff0000
#define  OV0_STEP_BY__OV0_P1_H_STEP_BY_MASK                          0X7
#define  OV0_STEP_BY__OV0_P1_PREDWNSC_RATIO_MASK                     0X10
#define  OV0_STEP_BY__OV0_P1_PREDWNSC_RATIO                          0X10
#define  OV0_STEP_BY__OV0_P23_H_STEP_BY_MASK                         0X700
#define  OV0_STEP_BY__OV0_P23_PREDWNSC_RATIO_MASK                    0X1000
#define  OV0_STEP_BY__OV0_P23_PREDWNSC_RATIO                         0X1000
#define  OV0_P1_H_ACCUM_INIT__OV0_P1_H_ACCUM_INIT_MASK               0Xf8000
#define  OV0_P1_H_ACCUM_INIT__OV0_PRESHIFT_P1_TO_MASK                0Xf0000000
#define  OV0_P23_H_ACCUM_INIT__OV0_P23_H_ACCUM_INIT_MASK             0Xf8000
#define  OV0_P23_H_ACCUM_INIT__OV0_PRESHIFT_P23_TO_MASK              0X70000000
#define  OV0_P1_X_START_END__OV0_P1_X_END_MASK                       0Xfff
#define  OV0_P1_X_START_END__OV0_P1_X_START_MASK                     0Xf0000
#define  OV0_P2_X_START_END__OV0_P2_X_END_MASK                       0X7ff
#define  OV0_P2_X_START_END__OV0_P2_X_START_MASK                     0Xf0000
#define  OV0_P3_X_START_END__OV0_P3_X_END_MASK                       0X7ff
#define  OV0_P3_X_START_END__OV0_P3_X_START_MASK                     0Xf0000
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_HORZ_Y_MASK                 0X1
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_HORZ_Y                      0X1
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_HORZ_UV_MASK                0X2
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_HORZ_UV                     0X2
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_VERT_Y_MASK                 0X4
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_VERT_Y                      0X4
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_VERT_UV_MASK                0X8
#define  OV0_FILTER_CNTL__OV0_HC_COEF_ON_VERT_UV                     0X8
#define  OV0_FOUR_TAP_COEF_0__OV0_COEF_0TH_TAP_MASK                  0Xf
#define  OV0_FOUR_TAP_COEF_0__OV0_COEF_1ST_TAP_MASK                  0X7f00
#define  OV0_FOUR_TAP_COEF_0__OV0_COEF_2ND_TAP_MASK                  0X7f0000
#define  OV0_FOUR_TAP_COEF_0__OV0_COEF_3RD_TAP_MASK                  0Xf000000
#define  OV0_FOUR_TAP_COEF_1__OV0_COEF_0TH_TAP_MASK                  0Xf
#define  OV0_FOUR_TAP_COEF_1__OV0_COEF_1ST_TAP_MASK                  0X7f00
#define  OV0_FOUR_TAP_COEF_1__OV0_COEF_2ND_TAP_MASK                  0X7f0000
#define  OV0_FOUR_TAP_COEF_1__OV0_COEF_3RD_TAP_MASK                  0Xf000000
#define  OV0_FOUR_TAP_COEF_2__OV0_COEF_0TH_TAP_MASK                  0Xf
#define  OV0_FOUR_TAP_COEF_2__OV0_COEF_1ST_TAP_MASK                  0X7f00
#define  OV0_FOUR_TAP_COEF_2__OV0_COEF_2ND_TAP_MASK                  0X7f0000
#define  OV0_FOUR_TAP_COEF_2__OV0_COEF_3RD_TAP_MASK                  0Xf000000
#define  OV0_FOUR_TAP_COEF_3__OV0_COEF_0TH_TAP_MASK                  0Xf
#define  OV0_FOUR_TAP_COEF_3__OV0_COEF_1ST_TAP_MASK                  0X7f00
#define  OV0_FOUR_TAP_COEF_3__OV0_COEF_2ND_TAP_MASK                  0X7f0000
#define  OV0_FOUR_TAP_COEF_3__OV0_COEF_3RD_TAP_MASK                  0Xf000000
#define  OV0_FOUR_TAP_COEF_4__OV0_COEF_0TH_TAP_MASK                  0Xf
#define  OV0_FOUR_TAP_COEF_4__OV0_COEF_1ST_TAP_MASK                  0X7f00
#define  OV0_FOUR_TAP_COEF_4__OV0_COEF_2ND_TAP_MASK                  0X7f0000
#define  OV0_FOUR_TAP_COEF_4__OV0_COEF_3RD_TAP_MASK                  0Xf000000
#define  OV0_FLAG_CNTRL__OV0_HI_PRI_MCREQ_MASK                       0Xf
#define  OV0_FLAG_CNTRL__OV0_HI_PRI_FORCE_MASK                       0X100
#define  OV0_FLAG_CNTRL__OV0_HI_PRI_FORCE                            0X100
#define  OV0_FLAG_CNTRL__OV0_LUMA_10BIT_EN_MASK                      0X1000
#define  OV0_FLAG_CNTRL__OV0_LUMA_10BIT_EN                           0X1000
#define  OV0_FLAG_CNTRL__OV0_CHROMA_10BIT_EN_MASK                    0X2000
#define  OV0_FLAG_CNTRL__OV0_CHROMA_10BIT_EN                         0X2000
#define  OV0_SLICE_CNTL__OV0_SLICE_LAST_LINE_MASK                    0X7f
#define  OV0_SLICE_CNTL__OV0_SLICEDONE_STAT_MASK                     0X40000000
#define  OV0_SLICE_CNTL__OV0_SLICEDONE_STAT                          0X40000000
#define  OV0_SLICE_CNTL__OV0_MPEG_EOF_TOGGLE_MASK                    0X80000000
#define  OV0_SLICE_CNTL__OV0_MPEG_EOF_TOGGLE                         0X80000000
#define  OV0_VID_KEY_CLR_LOW__OV0_VID_KEY_Cb_BLUE_LOW_MASK           0X3ff
#define  OV0_VID_KEY_CLR_LOW__OV0_VID_KEY_Y_GREEN_LOW_MASK           0Xffc00
#define  OV0_VID_KEY_CLR_LOW__OV0_VID_KEY_Cr_RED_LOW_MASK            0X3ff00000
#define  OV0_VID_KEY_CLR_HIGH__OV0_VID_KEY_Cb_BLUE_HIGH_MASK         0X3ff
#define  OV0_VID_KEY_CLR_HIGH__OV0_VID_KEY_Y_GREEN_HIGH_MASK         0Xffc00
#define  OV0_VID_KEY_CLR_HIGH__OV0_VID_KEY_Cr_RED_HIGH_MASK          0X3ff00000
#define  OV0_GRPH_KEY_CLR_LOW__OV0_GRPH_KEY_BLUE_LOW_MASK            0Xff
#define  OV0_GRPH_KEY_CLR_LOW__OV0_GRPH_KEY_GREEN_LOW_MASK           0Xff00
#define  OV0_GRPH_KEY_CLR_LOW__OV0_GRPH_KEY_RED_LOW_MASK             0Xff0000
#define  OV0_GRPH_KEY_CLR_LOW__OV0_GRPH_KEY_ALPHA_LOW_MASK           0Xff000000
#define  OV0_GRPH_KEY_CLR_HIGH__OV0_GRPH_KEY_BLUE_HIGH_MASK          0Xff
#define  OV0_GRPH_KEY_CLR_HIGH__OV0_GRPH_KEY_GREEN_HIGH_MASK         0Xff00
#define  OV0_GRPH_KEY_CLR_HIGH__OV0_GRPH_KEY_RED_HIGH_MASK           0Xff0000
#define  OV0_GRPH_KEY_CLR_HIGH__OV0_GRPH_KEY_ALPHA_HIGH_MASK         0Xff000000
#define  OV0_KEY_CNTL__OV0_VIDEO_KEY_FN_MASK                         0X3
#define  OV0_KEY_CNTL__OV0_GRAPHICS_KEY_FN_MASK                      0X30
#define  OV0_KEY_CNTL__OV0_CMP_MIX_MASK                              0X100
#define  OV0_KEY_CNTL__OV0_CMP_MIX                                   0X100
#define  OV0_TEST__OV0_MIN_OFFSET_EN_MASK                            0X2
#define  OV0_TEST__OV0_MIN_OFFSET_EN                                 0X2
#define  OV0_TEST__OV0_SUBPIC_ONLY_MASK                              0X8
#define  OV0_TEST__OV0_SUBPIC_ONLY                                   0X8
#define  OV0_TEST__OV0_SWAP_UV_MASK                                  0X20
#define  OV0_TEST__OV0_SWAP_UV                                       0X20
#define  OV0_TEST__OV0_NOROUNDUP_MASK                                0X40
#define  OV0_TEST__OV0_NOROUNDUP                                     0X40
#define  OV0_TEST__OV0_4TH_LINE_RULE_EN_MASK                         0X100
#define  OV0_TEST__OV0_4TH_LINE_RULE_EN                              0X100
#define  OV0_TEST__OV0_READ_BEHIND_SCAN_MARGIN_MASK                  0X7f0000
#define  OV0_ADAPTIVE_DEINT_OFFSET__OV0_BP_OFFSET_MASK               0X7
#define  OV0_ADAPTIVE_DEINT_OFFSET__OV0_4TH_LINE_RULE_OFFSET_MASK    0X70
#define  SUBPIC_CNTL__SUBPIC_ON_MASK                                 0X1
#define  SUBPIC_CNTL__SUBPIC_ON                                      0X1
#define  SUBPIC_CNTL__BTN_HLI_ON_MASK                                0X2
#define  SUBPIC_CNTL__BTN_HLI_ON                                     0X2
#define  SUBPIC_CNTL__SP_HORZ_MODE_MASK                              0X10
#define  SUBPIC_CNTL__SP_HORZ_MODE                                   0X10
#define  SUBPIC_CNTL__SP_VERT_MODE_MASK                              0X20
#define  SUBPIC_CNTL__SP_VERT_MODE                                   0X20
#define  SUBPIC_CNTL__SP_ODD_FIELD_MASK                              0X100
#define  SUBPIC_CNTL__SP_ODD_FIELD                                   0X100
#define  SUBPIC_CNTL__SP_BUF_SELECT_MASK                             0X200
#define  SUBPIC_CNTL__SP_BUF_SELECT                                  0X200
#define  SUBPIC_CNTL__SP_NO_R_EDGE_BLEND_MASK                        0X400
#define  SUBPIC_CNTL__SP_NO_R_EDGE_BLEND                             0X400
#define  SUBPIC_DEFCOLCON__BKGD_PIX_CON_MASK                         0Xf
#define  SUBPIC_DEFCOLCON__PATT_PIX_CON_MASK                         0Xf0
#define  SUBPIC_DEFCOLCON__EMPH_PIX1_CON_MASK                        0Xf00
#define  SUBPIC_DEFCOLCON__EMPH_PIX2_CON_MASK                        0Xf000
#define  SUBPIC_DEFCOLCON__BKGD_PIX_CLR_MASK                         0Xf0000
#define  SUBPIC_DEFCOLCON__PATT_PIX_CLR_MASK                         0Xf00000
#define  SUBPIC_DEFCOLCON__EMPH_PIX1_CLR_MASK                        0Xf000000
#define  SUBPIC_DEFCOLCON__EMPH_PIX2_CLR_MASK                        0Xf0000000
#define  SUBPIC_Y_X_START__SP_START_X_MASK                           0X3ff
#define  SUBPIC_Y_X_START__SP_START_Y_MASK                           0X3ff0000
#define  SUBPIC_Y_X_END__SP_END_X_MASK                               0X3ff
#define  SUBPIC_Y_X_END__SP_END_Y_MASK                               0X3ff0000
#define  SUBPIC_V_INC__SP_V_INC_FRAC_MASK                            0Xfff0
#define  SUBPIC_V_INC__SP_V_INC_INT_MASK                             0Xf0000
#define  SUBPIC_H_INC__SP_H_INC_FRAC_MASK                            0Xfff0
#define  SUBPIC_H_INC__SP_H_INC_INT_MASK                             0Xf0000
#define  SUBPIC_PITCH__SUBPIC_BUF_PITCH_MASK                         0Xfff
#define  SUBPIC_PITCH__SUBPIC_LC_PITCH_MASK                          0Xfff0000
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_BKGD_PIX_CON_MASK            0Xf
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_PATT_PIX_CON_MASK            0Xf0
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_EMPH_PIX1_CON_MASK           0Xf00
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_EMPH_PIX2_CON_MASK           0Xf000
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_BKGD_PIX_CLR_MASK            0Xf0000
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_PATT_PIX_CLR_MASK            0Xf00000
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_EMPH_PIX1_CLR_MASK           0Xf000000
#define  SUBPIC_BTN_HLI_COLCON__BTN_HLI_EMPH_PIX2_CLR_MASK           0Xf0000000
#define  SUBPIC_BTN_HLI_Y_X_START__BTN_HLI_START_X_MASK              0X3ff
#define  SUBPIC_BTN_HLI_Y_X_START__BTN_HLI_START_Y_MASK              0X3ff0000
#define  SUBPIC_BTN_HLI_Y_X_END__BTN_HLI_END_X_MASK                  0X3ff
#define  SUBPIC_BTN_HLI_Y_X_END__BTN_HLI_END_Y_MASK                  0X3ff0000
#define  SUBPIC_PALETTE_INDEX__SP_PAL_ADDR_MASK                      0Xf
#define  SUBPIC_PALETTE_DATA__SP_DATA_MASK                           0Xffffff
#define  SUBPIC_0_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_0_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_0_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_1_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_1_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_1_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_2_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_2_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_2_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_3_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_3_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_3_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_4_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_4_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_4_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_5_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_5_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_5_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_6_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_6_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_6_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_7_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_7_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_7_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_8_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_8_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_8_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_9_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_9_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_9_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_A_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_A_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_A_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_B_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_B_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_B_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_C_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_C_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_C_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_D_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_D_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_D_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_E_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_E_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_E_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_F_PAL__SP_CB_MASK                                    0Xff
#define  SUBPIC_F_PAL__SP_CR_MASK                                    0Xff00
#define  SUBPIC_F_PAL__SP_Y_MASK                                     0Xff0000
#define  SUBPIC_H_ACCUM_INIT__SP_H_ACC_INIT_FRAC_MASK                0Xfff0
#define  SUBPIC_H_ACCUM_INIT__SP_H_ACC_INIT_INT_MASK                 0X7ff0000
#define  SUBPIC_V_ACCUM_INIT__SP_V_ACC_INIT_FRAC_MASK                0Xfff0
#define  SUBPIC_V_ACCUM_INIT__SP_V_ACC_INIT_INT_MASK                 0X7ff0000
#define  OV1_Y_X_START__OV1_X_START_MASK                             0X1fff
#define  OV1_Y_X_START__OV1_Y_START_MASK                             0X1fff0000
#define  OV1_Y_X_END__OV1_X_END_MASK                                 0X1fff
#define  OV1_Y_X_END__OV1_Y_END_MASK                                 0X1fff0000
#define  OV1_PIPELINE_CNTL__OV1_DISP_PIPE_DELAY_MASK                 0Xf
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH_PP_MASK                     0X1
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH_PP                          0X1
#define  DISP_MISC_CNTL__SOFT_RESET_SUBPIC_PP_MASK                   0X2
#define  DISP_MISC_CNTL__SOFT_RESET_SUBPIC_PP                        0X2
#define  DISP_MISC_CNTL__SOFT_RESET_OV0_PP_MASK                      0X4
#define  DISP_MISC_CNTL__SOFT_RESET_OV0_PP                           0X4
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH_SCLK_MASK                   0X10
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH_SCLK                        0X10
#define  DISP_MISC_CNTL__SOFT_RESET_SUBPIC_SCLK_MASK                 0X20
#define  DISP_MISC_CNTL__SOFT_RESET_SUBPIC_SCLK                      0X20
#define  DISP_MISC_CNTL__SOFT_RESET_OV0_SCLK_MASK                    0X40
#define  DISP_MISC_CNTL__SOFT_RESET_OV0_SCLK                         0X40
#define  DISP_MISC_CNTL__SYNC_STRENGTH_MASK                          0X300
#define  DISP_MISC_CNTL__SYNC_PAD_FLOP_EN_MASK                       0X400
#define  DISP_MISC_CNTL__SYNC_PAD_FLOP_EN                            0X400
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH2_PP_MASK                    0X1000
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH2_PP                         0X1000
#define  DISP_MISC_CNTL__SOFT_RESET_HDCP_M9_MASK                     0X4000
#define  DISP_MISC_CNTL__SOFT_RESET_HDCP_M9                          0X4000
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH2_SCLK_MASK                  0X8000
#define  DISP_MISC_CNTL__SOFT_RESET_GRPH2_SCLK                       0X8000
#define  DISP_MISC_CNTL__SOFT_RESET_LVDS_MASK                        0X10000
#define  DISP_MISC_CNTL__SOFT_RESET_LVDS                             0X10000
#define  DISP_MISC_CNTL__SOFT_RESET_TMDS_MASK                        0X20000
#define  DISP_MISC_CNTL__SOFT_RESET_TMDS                             0X20000
#define  DISP_MISC_CNTL__SOFT_RESET_DIG_TMDS_MASK                    0X40000
#define  DISP_MISC_CNTL__SOFT_RESET_DIG_TMDS                         0X40000
#define  DISP_MISC_CNTL__SOFT_RESET_TV_MASK                          0X80000
#define  DISP_MISC_CNTL__SOFT_RESET_TV                               0X80000
#define  DISP_MISC_CNTL__PALETTE2_MEM_RD_MARGIN_MASK                 0Xf00000
#define  DISP_MISC_CNTL__PALETTE_MEM_RD_MARGIN_MASK                  0Xf000000
#define  DISP_MISC_CNTL__RMX_BUF_MEM_RD_MARGIN_MASK                  0Xf0000000
#define  DAC_MACRO_CNTL__DAC_WHITE_CNTL_MASK                         0Xf
#define  DAC_MACRO_CNTL__DAC_BG_ADJ_MASK                             0Xf00
#define  DAC_MACRO_CNTL__DAC_PDWN_R_MASK                             0X10000
#define  DAC_MACRO_CNTL__DAC_PDWN_R                                  0X10000
#define  DAC_MACRO_CNTL__DAC_PDWN_G_MASK                             0X20000
#define  DAC_MACRO_CNTL__DAC_PDWN_G                                  0X20000
#define  DAC_MACRO_CNTL__DAC_PDWN_B_MASK                             0X40000
#define  DAC_MACRO_CNTL__DAC_PDWN_B                                  0X40000
#define  DISP_PWR_MAN__DISP_PWR_MAN_D3_CRTC_EN_MASK                  0X1
#define  DISP_PWR_MAN__DISP_PWR_MAN_D3_CRTC_EN                       0X1
#define  DISP_PWR_MAN__DISP2_PWR_MAN_D3_CRTC2_EN_MASK                0X10
#define  DISP_PWR_MAN__DISP2_PWR_MAN_D3_CRTC2_EN                     0X10
#define  DISP_PWR_MAN__DISP_PWR_MAN_DPMS_MASK                        0X300
#define  DISP_PWR_MAN__DISP_D3_RST_MASK                              0X10000
#define  DISP_PWR_MAN__DISP_D3_RST                                   0X10000
#define  DISP_PWR_MAN__DISP_D3_REG_RST_MASK                          0X20000
#define  DISP_PWR_MAN__DISP_D3_REG_RST                               0X20000
#define  DISP_PWR_MAN__DISP_D3_GRPH_RST_MASK                         0X40000
#define  DISP_PWR_MAN__DISP_D3_GRPH_RST                              0X40000
#define  DISP_PWR_MAN__DISP_D3_SUBPIC_RST_MASK                       0X80000
#define  DISP_PWR_MAN__DISP_D3_SUBPIC_RST                            0X80000
#define  DISP_PWR_MAN__DISP_D3_OV0_RST_MASK                          0X100000
#define  DISP_PWR_MAN__DISP_D3_OV0_RST                               0X100000
#define  DISP_PWR_MAN__DISP_D1D2_GRPH_RST_MASK                       0X200000
#define  DISP_PWR_MAN__DISP_D1D2_GRPH_RST                            0X200000
#define  DISP_PWR_MAN__DISP_D1D2_SUBPIC_RST_MASK                     0X400000
#define  DISP_PWR_MAN__DISP_D1D2_SUBPIC_RST                          0X400000
#define  DISP_PWR_MAN__DISP_D1D2_OV0_RST_MASK                        0X800000
#define  DISP_PWR_MAN__DISP_D1D2_OV0_RST                             0X800000
#define  DISP_PWR_MAN__DIG_TMDS_ENABLE_RST_MASK                      0X1000000
#define  DISP_PWR_MAN__DIG_TMDS_ENABLE_RST                           0X1000000
#define  DISP_PWR_MAN__TV_ENABLE_RST_MASK                            0X2000000
#define  DISP_PWR_MAN__TV_ENABLE_RST                                 0X2000000
#define  DISP_PWR_MAN__AUTO_PWRUP_EN_MASK                            0X4000000
#define  DISP_PWR_MAN__AUTO_PWRUP_EN                                 0X4000000
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_DISPENG_MASK                0X1
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_DISPENG                     0X1
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_PALETTE_MASK                0X2
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_PALETTE                     0X2
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_DAC_MASK                    0X4
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_DAC                         0X4
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_SUBPIC_MASK                 0X8
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_SUBPIC                      0X8
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_OV0SCALE_MASK               0X10
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_OV0SCALE                    0X10
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_CLK_MASK                    0X20
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_CLK                         0X20
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_DISP2ENG_MASK               0X100
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_DISP2ENG                    0X100
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_PALETTE2_MASK               0X200
#define  DISP_TEST_DEBUG_CNTL__DISP_TEST_PALETTE2                    0X200
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH2_UNDERFLOW_MASK             0X10000
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH2_UNDERFLOW                  0X10000
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH2_UNDERFLOW_CLR_MASK         0X10000
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH2_UNDERFLOW_CLR              0X10000
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR2_UNDERFLOW_MASK              0X20000
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR2_UNDERFLOW                   0X20000
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR2_UNDERFLOW_CLR_MASK          0X20000
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR2_UNDERFLOW_CLR               0X20000
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH_UNDERFLOW_MASK              0X1000000
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH_UNDERFLOW                   0X1000000
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH_UNDERFLOW_CLR_MASK          0X1000000
#define  DISP_TEST_DEBUG_CNTL__DISP_GRPH_UNDERFLOW_CLR               0X1000000
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR_UNDERFLOW_MASK               0X2000000
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR_UNDERFLOW                    0X2000000
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR_UNDERFLOW_CLR_MASK           0X2000000
#define  DISP_TEST_DEBUG_CNTL__DISP_CUR_UNDERFLOW_CLR                0X2000000
#define  DISP_TEST_DEBUG_CNTL__DISP_OV0_UNDERFLOW_MASK               0X4000000
#define  DISP_TEST_DEBUG_CNTL__DISP_OV0_UNDERFLOW                    0X4000000
#define  DISP_TEST_DEBUG_CNTL__DISP_OV0_UNDERFLOW_CLR_MASK           0X4000000
#define  DISP_TEST_DEBUG_CNTL__DISP_OV0_UNDERFLOW_CLR                0X4000000
#define  DISP_TEST_DEBUG_CNTL__DISP_SUBPIC_UNDERFLOW_MASK            0X8000000
#define  DISP_TEST_DEBUG_CNTL__DISP_SUBPIC_UNDERFLOW                 0X8000000
#define  DISP_TEST_DEBUG_CNTL__DISP_SUBPIC_UNDERFLOW_CLR_MASK        0X8000000
#define  DISP_TEST_DEBUG_CNTL__DISP_SUBPIC_UNDERFLOW_CLR             0X8000000
#define  DISP_TEST_DEBUG_CNTL__DISP_SUBPIC_FORCE_HI_PRI_MASK         0X10000000
#define  DISP_TEST_DEBUG_CNTL__DISP_SUBPIC_FORCE_HI_PRI              0X10000000
#define  DISP_HW_DEBUG_M6__DISP_HW_0_DEBUG_MASK                      0X1
#define  DISP_HW_DEBUG_M6__DISP_HW_0_DEBUG                           0X1
#define  DISP_HW_DEBUG_M6__DISP_HW_1_DEBUG_MASK                      0X2
#define  DISP_HW_DEBUG_M6__DISP_HW_1_DEBUG                           0X2
#define  DISP_HW_DEBUG_M6__DISP_HW_2_DEBUG_MASK                      0X4
#define  DISP_HW_DEBUG_M6__DISP_HW_2_DEBUG                           0X4
#define  DISP_HW_DEBUG_M6__DISP_HW_3_DEBUG_MASK                      0X8
#define  DISP_HW_DEBUG_M6__DISP_HW_3_DEBUG                           0X8
#define  DISP_HW_DEBUG_M6__DISP_HW_4_DEBUG_MASK                      0X10
#define  DISP_HW_DEBUG_M6__DISP_HW_4_DEBUG                           0X10
#define  DISP_HW_DEBUG_M6__CRT2_DISP1_SEL_MASK                       0X20
#define  DISP_HW_DEBUG_M6__CRT2_DISP1_SEL                            0X20
#define  DISP_HW_DEBUG_M6__DISP_HW_6_DEBUG_MASK                      0X40
#define  DISP_HW_DEBUG_M6__DISP_HW_6_DEBUG                           0X40
#define  DISP_HW_DEBUG_M6__DISP_HW_7_DEBUG_MASK                      0X80
#define  DISP_HW_DEBUG_M6__DISP_HW_7_DEBUG                           0X80
#define  DISP_HW_DEBUG_M6__DISP_HW_8_DEBUG_MASK                      0X100
#define  DISP_HW_DEBUG_M6__DISP_HW_8_DEBUG                           0X100
#define  DISP_HW_DEBUG_M6__DISP_HW_9_DEBUG_MASK                      0X200
#define  DISP_HW_DEBUG_M6__DISP_HW_9_DEBUG                           0X200
#define  DISP_HW_DEBUG_M6__DISP_HW_A_DEBUG_MASK                      0X400
#define  DISP_HW_DEBUG_M6__DISP_HW_A_DEBUG                           0X400
#define  DISP_HW_DEBUG_M6__DISP_HW_B_DEBUG_MASK                      0X800
#define  DISP_HW_DEBUG_M6__DISP_HW_B_DEBUG                           0X800
#define  DISP_HW_DEBUG_M6__DISP_HW_C_DEBUG_MASK                      0X1000
#define  DISP_HW_DEBUG_M6__DISP_HW_C_DEBUG                           0X1000
#define  DISP_HW_DEBUG_M6__DISP_HW_D_DEBUG_MASK                      0X2000
#define  DISP_HW_DEBUG_M6__DISP_HW_D_DEBUG                           0X2000
#define  DISP_HW_DEBUG_M6__DISP_HW_E_DEBUG_MASK                      0X4000
#define  DISP_HW_DEBUG_M6__DISP_HW_E_DEBUG                           0X4000
#define  DISP_HW_DEBUG_M6__DISP_HW_F_DEBUG_MASK                      0X8000
#define  DISP_HW_DEBUG_M6__DISP_HW_F_DEBUG                           0X8000
#define  DISP_HW_DEBUG_M6__DISP_HW_10_DEBUG_MASK                     0X10000
#define  DISP_HW_DEBUG_M6__DISP_HW_10_DEBUG                          0X10000
#define  DISP_HW_DEBUG_M6__DISP_HW_11_DEBUG_MASK                     0X20000
#define  DISP_HW_DEBUG_M6__DISP_HW_11_DEBUG                          0X20000
#define  DISP_HW_DEBUG_M6__DISP_HW_12_DEBUG_MASK                     0X40000
#define  DISP_HW_DEBUG_M6__DISP_HW_12_DEBUG                          0X40000
#define  DISP_HW_DEBUG_M6__DISP_HW_13_DEBUG_MASK                     0X80000
#define  DISP_HW_DEBUG_M6__DISP_HW_13_DEBUG                          0X80000
#define  DISP_HW_DEBUG_M6__DISP_HW_14_DEBUG_MASK                     0X100000
#define  DISP_HW_DEBUG_M6__DISP_HW_14_DEBUG                          0X100000
#define  DISP_HW_DEBUG_M6__DISP_HW_15_DEBUG_MASK                     0X200000
#define  DISP_HW_DEBUG_M6__DISP_HW_15_DEBUG                          0X200000
#define  DISP_HW_DEBUG_M6__DISP_HW_16_DEBUG_MASK                     0X400000
#define  DISP_HW_DEBUG_M6__DISP_HW_16_DEBUG                          0X400000
#define  DISP_HW_DEBUG_M6__DISP_HW_17_DEBUG_MASK                     0X800000
#define  DISP_HW_DEBUG_M6__DISP_HW_17_DEBUG                          0X800000
#define  DISP_HW_DEBUG_M6__DISP_HW_18_DEBUG_MASK                     0X1000000
#define  DISP_HW_DEBUG_M6__DISP_HW_18_DEBUG                          0X1000000
#define  DISP_HW_DEBUG_M6__DISP_HW_19_DEBUG_MASK                     0X2000000
#define  DISP_HW_DEBUG_M6__DISP_HW_19_DEBUG                          0X2000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1A_DEBUG_MASK                     0X4000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1A_DEBUG                          0X4000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1B_DEBUG_MASK                     0X8000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1B_DEBUG                          0X8000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1C_DEBUG_MASK                     0X10000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1C_DEBUG                          0X10000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1D_DEBUG_MASK                     0X20000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1D_DEBUG                          0X20000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1E_DEBUG_MASK                     0X40000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1E_DEBUG                          0X40000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1F_DEBUG_MASK                     0X80000000
#define  DISP_HW_DEBUG_M6__DISP_HW_1F_DEBUG                          0X80000000
#define  DAC_CRC_SIG1__DAC_CRC_SIG_B_MASK                            0X3ff
#define  DAC_CRC_SIG1__DAC_CRC_SIG_G_MASK                            0X3ff0000
#define  DAC_CRC_SIG2__DAC_CRC_SIG_R_MASK                            0X3ff
#define  DAC_CRC_SIG2__DAC_CRC_SIG_C_MASK                            0X3f0000
#define  OV0_LIN_TRANS_A_M6__OV0_LIN_TRANS_Cb_R_MASK                 0Xfff0
#define  OV0_LIN_TRANS_A_M6__OV0_LIN_TRANS_Y_R_MASK                  0Xfff00000
#define  OV0_LIN_TRANS_B_M6__OV0_LIN_TRANS_OFF_R_MASK                0X1fff
#define  OV0_LIN_TRANS_B_M6__OV0_LIN_TRANS_Cr_R_MASK                 0Xfff00000
#define  OV0_LIN_TRANS_C_M6__OV0_LIN_TRANS_Cb_G_MASK                 0Xfff0
#define  OV0_LIN_TRANS_C_M6__OV0_LIN_TRANS_Y_G_MASK                  0Xfff00000
#define  OV0_LIN_TRANS_D_M6__OV0_LIN_TRANS_OFF_G_MASK                0X1fff
#define  OV0_LIN_TRANS_D_M6__OV0_LIN_TRANS_Cr_G_MASK                 0Xfff00000
#define  OV0_LIN_TRANS_E_M6__OV0_LIN_TRANS_Cb_B_MASK                 0Xfff0
#define  OV0_LIN_TRANS_E_M6__OV0_LIN_TRANS_Y_B_MASK                  0Xfff00000
#define  OV0_LIN_TRANS_F_M6__OV0_LIN_TRANS_OFF_B_MASK                0X1fff
#define  OV0_LIN_TRANS_F_M6__OV0_LIN_TRANS_Cr_B_MASK                 0Xfff00000
#define  OV0_GAMMA_0_F__OV0_GAMMA_0_F_OFFSET_MASK                    0X1ff
#define  OV0_GAMMA_0_F__OV0_GAMMA_0_F_SLOPE_MASK                     0X7ff0000
#define  OV0_GAMMA_10_1F__OV0_GAMMA_10_1F_OFFSET_MASK                0X1ff
#define  OV0_GAMMA_10_1F__OV0_GAMMA_10_1F_SLOPE_MASK                 0X7ff0000
#define  OV0_GAMMA_20_3F__OV0_GAMMA_20_3F_OFFSET_MASK                0X3ff
#define  OV0_GAMMA_20_3F__OV0_GAMMA_20_3F_SLOPE_MASK                 0X3ff0000
#define  OV0_GAMMA_40_7F__OV0_GAMMA_40_7F_OFFSET_MASK                0X3ff
#define  OV0_GAMMA_40_7F__OV0_GAMMA_40_7F_SLOPE_MASK                 0X1ff0000
#define  OV0_GAMMA_380_3BF__OV0_GAMMA_380_3BF_OFFSET_MASK            0X1ff
#define  OV0_GAMMA_380_3BF__OV0_GAMMA_380_3BF_SLOPE_MASK             0X1ff0000
#define  OV0_GAMMA_3C0_3FF__OV0_GAMMA_3C0_3FF_OFFSET_MASK            0X1ff
#define  OV0_GAMMA_3C0_3FF__OV0_GAMMA_3C0_3FF_SLOPE_MASK             0X1ff0000
#define  DISP_MERGE_CNTL__DISP_ALPHA_MODE_MASK                       0X3
#define  DISP_MERGE_CNTL__DISP_ALPHA_INV_MASK                        0X4
#define  DISP_MERGE_CNTL__DISP_ALPHA_INV                             0X4
#define  DISP_MERGE_CNTL__DISP_ALPHA_PREMULT_MASK                    0X8
#define  DISP_MERGE_CNTL__DISP_ALPHA_PREMULT                         0X8
#define  DISP_MERGE_CNTL__DISP_RGB_OFFSET_EN_MASK                    0X100
#define  DISP_MERGE_CNTL__DISP_RGB_OFFSET_EN                         0X100
#define  DISP_MERGE_CNTL__DISP_GRPH_ALPHA_MASK                       0Xff0000
#define  DISP_MERGE_CNTL__DISP_OV0_ALPHA_MASK                        0Xff000000
#define  DISP_OUTPUT_CNTL__DISP_DAC_SOURCE_MASK                      0X3
#define  DISP_OUTPUT_CNTL__DISP_RMX_SOURCE_MASK                      0X100
#define  DISP_OUTPUT_CNTL__DISP_RMX_SOURCE                           0X100
#define  DISP_OUTPUT_CNTL__DISP_RMX_DITH_EN_MASK                     0X400
#define  DISP_OUTPUT_CNTL__DISP_RMX_DITH_EN                          0X400
#define  DISP_OUTPUT_CNTL__DISP_TV_EVEN_FLAG_CNTL_MASK               0X18000000
#define  DISP2_MERGE_CNTL__DISP2_RGB_OFFSET_EN_MASK                  0X100
#define  DISP2_MERGE_CNTL__DISP2_RGB_OFFSET_EN                       0X100
#define  DAC_CRC2_SIG1__DAC_CRC2_SIG_B_MASK                          0X3ff
#define  DAC_CRC2_SIG1__DAC_CRC2_SIG_G_MASK                          0X3ff0000
#define  DAC_CRC2_SIG2__DAC_CRC2_SIG_R_MASK                          0X3ff
#define  DAC_CRC2_SIG2__DAC_CRC2_SIG_C_MASK                          0X3f0000
#define  RMX_HORZ_PHASE__RMX_HORZ_START_PHASE_MASK                   0Xfff
#define  RMX_HORZ_PHASE__RMX_H_ACC_INIT_MASK                         0X1000
#define  RMX_HORZ_PHASE__RMX_H_ACC_INIT                              0X1000
#define  RMX_HORZ_PHASE__RMX_V_ACC_INIT_MASK                         0X2000
#define  RMX_HORZ_PHASE__RMX_V_ACC_INIT                              0X2000
#define  RMX_HORZ_PHASE__RMX_VERT_START_PHASE_MASK                   0Xfff0000
#define  RMX_HORZ_PHASE__RMX_VERT_HALF_START_PHASE_EN_MASK           0X10000000
#define  RMX_HORZ_PHASE__RMX_VERT_HALF_START_PHASE_EN                0X10000000
#define  RMX_HORZ_PHASE__RMX_VERT_START_PHASE_OVERFLOW_EN_MASK       0X20000000
#define  RMX_HORZ_PHASE__RMX_VERT_START_PHASE_OVERFLOW_EN            0X20000000
#define  RMX_HORZ_PHASE__RMX_HORZ_HALF_START_PHASE_EN_MASK           0X40000000
#define  RMX_HORZ_PHASE__RMX_HORZ_HALF_START_PHASE_EN                0X40000000
#define  RMX_HORZ_PHASE__RMX_HORZ_START_PHASE_OVERFLOW_EN_MASK       0X80000000
#define  RMX_HORZ_PHASE__RMX_HORZ_START_PHASE_OVERFLOW_EN            0X80000000
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_STAT_MASK                0X1
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_STAT                     0X1
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_AK_MASK                  0X1
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_AK                       0X1
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_POL_MASK                 0X2
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_POL                      0X2
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_MASK_MASK                0X4
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_INT_MASK                     0X4
#define  HDCP_GEN_CNTL__HOT_PLUG_AFFECTS_HDCP_EN_MASK                0X8
#define  HDCP_GEN_CNTL__HOT_PLUG_AFFECTS_HDCP_EN                     0X8
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED_MASK                         0X10
#define  HDCP_GEN_CNTL__HDCP_AUTHORIZED                              0X10
#define  HDCP_GEN_CNTL__HDCP_RESET_MASK                              0X20
#define  HDCP_GEN_CNTL__HDCP_RESET                                   0X20
#define  HDCP_GEN_CNTL__HDCP_I2C_SCL_DRIVE_EN_MASK                   0X40
#define  HDCP_GEN_CNTL__HDCP_I2C_SCL_DRIVE_EN                        0X40
#define  HDCP_GEN_CNTL__HDCP_I2C_SDA_DRIVE_EN_MASK                   0X80
#define  HDCP_GEN_CNTL__HDCP_I2C_SDA_DRIVE_EN                        0X80
#define  HDCP_GEN_CNTL__HDCP_I2C_TIME_LIMIT_MASK                     0Xff00
#define  HDCP_GEN_CNTL__HDCP_I2C_PRESCALE_MASK                       0Xffff0000
#define  HDCP_CONTROL__HDCP_UPSTREAM_ADDRESS_MASK                    0Xff
#define  HDCP_DEBUG_R2__HDCP_DEBUG_EN_MASK                           0X1
#define  HDCP_DEBUG_R2__HDCP_DEBUG_EN                                0X1
#define  HDCP_DEBUG_R2__I2C_CNTL_REGS_AFFECT_HDCP_I2C_MASK           0X2
#define  HDCP_DEBUG_R2__I2C_CNTL_REGS_AFFECT_HDCP_I2C                0X2
#define  HDCP_DEBUG_R2__SW_CAN_QUEUE_I2C_GO_MASK                     0X4
#define  HDCP_DEBUG_R2__SW_CAN_QUEUE_I2C_GO                          0X4
#define  HDCP_DEBUG_R2__USE_HDCP_I2C_SHORT_READS_MASK                0X8
#define  HDCP_DEBUG_R2__USE_HDCP_I2C_SHORT_READS                     0X8
#define  HDCP_DEBUG_R2__HDCP_MODE_MASK                               0X10
#define  HDCP_DEBUG_R2__HDCP_MODE                                    0X10
#define  HDCP_DEBUG_R2__HDCP_HOTPLUG_SEL_BYPASS_EN_MASK              0X20
#define  HDCP_DEBUG_R2__HDCP_HOTPLUG_SEL_BYPASS_EN                   0X20
#define  HDCP_DEBUG_R2__HDCP_HOTPLUG_SELECT_MASK                     0X40
#define  HDCP_DEBUG_R2__HDCP_HOTPLUG_SELECT                          0X40
#define  HDCP_DEBUG_R2__HDCP_DEBUG_BIT7_MASK                         0X80
#define  HDCP_DEBUG_R2__HDCP_DEBUG_BIT7                              0X80
#define  HDCP_DEBUG_R2__HDCP_DEBUG_ADDR_MASK                         0Xff00
#define  HDCP_DEBUG_R2__HDCP_DEBUG_DATA_MASK                         0Xffff0000
#define  CLOCK_CNTL_INDEX_M6__PLL_ADDR_MASK                          0X3f
#define  CLOCK_CNTL_INDEX_M6__PLL_WR_EN_MASK                         0X80
#define  CLOCK_CNTL_INDEX_M6__PLL_WR_EN                              0X80
#define  CLOCK_CNTL_INDEX_M6__PPLL_DIV_SEL_MASK                      0X300
#define  PPLL_DIV_0__PPLL_FB0_DIV_MASK                               0X7ff
#define  PPLL_DIV_0__PPLL_ATOMIC_UPDATE_W_MASK                       0X8000
#define  PPLL_DIV_0__PPLL_ATOMIC_UPDATE_W                            0X8000
#define  PPLL_DIV_0__PPLL_ATOMIC_UPDATE_R_MASK                       0X8000
#define  PPLL_DIV_0__PPLL_ATOMIC_UPDATE_R                            0X8000
#define  PPLL_DIV_0__PPLL_POST0_DIV_MASK                             0X70000
#define  PPLL_DIV_1__PPLL_FB1_DIV_MASK                               0X7ff
#define  PPLL_DIV_1__PPLL_ATOMIC_UPDATE_W_MASK                       0X8000
#define  PPLL_DIV_1__PPLL_ATOMIC_UPDATE_W                            0X8000
#define  PPLL_DIV_1__PPLL_ATOMIC_UPDATE_R_MASK                       0X8000
#define  PPLL_DIV_1__PPLL_ATOMIC_UPDATE_R                            0X8000
#define  PPLL_DIV_1__PPLL_POST1_DIV_MASK                             0X70000
#define  PPLL_DIV_2__PPLL_FB2_DIV_MASK                               0X7ff
#define  PPLL_DIV_2__PPLL_ATOMIC_UPDATE_W_MASK                       0X8000
#define  PPLL_DIV_2__PPLL_ATOMIC_UPDATE_W                            0X8000
#define  PPLL_DIV_2__PPLL_ATOMIC_UPDATE_R_MASK                       0X8000
#define  PPLL_DIV_2__PPLL_ATOMIC_UPDATE_R                            0X8000
#define  PPLL_DIV_2__PPLL_POST2_DIV_MASK                             0X70000
#define  PPLL_DIV_3__PPLL_FB3_DIV_MASK                               0X7ff
#define  PPLL_DIV_3__PPLL_ATOMIC_UPDATE_W_MASK                       0X8000
#define  PPLL_DIV_3__PPLL_ATOMIC_UPDATE_W                            0X8000
#define  PPLL_DIV_3__PPLL_ATOMIC_UPDATE_R_MASK                       0X8000
#define  PPLL_DIV_3__PPLL_ATOMIC_UPDATE_R                            0X8000
#define  PPLL_DIV_3__PPLL_POST3_DIV_MASK                             0X70000
#define  HTOTAL_CNTL__HTOT_PIX_SLIP_MASK                             0Xf
#define  HTOTAL_CNTL__HTOT_VCLK_SLIP_MASK                            0Xf00
#define  HTOTAL_CNTL__HTOT_PPLL_SLIP_MASK                            0X70000
#define  HTOTAL_CNTL__HTOT_CNTL_EDGE_MASK                            0X1000000
#define  HTOTAL_CNTL__HTOT_CNTL_EDGE                                 0X1000000
#define  HTOTAL_CNTL__HTOT_CNTL_VGA_EN_MASK                          0X10000000
#define  HTOTAL_CNTL__HTOT_CNTL_VGA_EN                               0X10000000
#define  PLL_TEST_CNTL_M6__TST_SRC_SEL_MASK                          0X7f
#define  PLL_TEST_CNTL_M6__TST_SRC_INV_MASK                          0X80
#define  PLL_TEST_CNTL_M6__TST_SRC_INV                               0X80
#define  PLL_TEST_CNTL_M6__TST_DIVIDERS_MASK                         0X100
#define  PLL_TEST_CNTL_M6__TST_DIVIDERS                              0X100
#define  PLL_TEST_CNTL_M6__PLL_MASK_READ_B_MASK                      0X200
#define  PLL_TEST_CNTL_M6__PLL_MASK_READ_B                           0X200
#define  PLL_TEST_CNTL_M6__TESTCLK_MUX_SEL_MASK                      0X1000
#define  PLL_TEST_CNTL_M6__TESTCLK_MUX_SEL                           0X1000
#define  PLL_TEST_CNTL_M6__ANALOG_MON_MASK                           0Xff8000
#define  PLL_TEST_CNTL_M6__TEST_COUNT_MASK                           0Xff000000
#define  P2PLL_DIV_0__P2PLL_FB_DIV_MASK                              0X7ff
#define  P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_W_MASK                     0X8000
#define  P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_W                          0X8000
#define  P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_R_MASK                     0X8000
#define  P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_R                          0X8000
#define  P2PLL_DIV_0__P2PLL_POST_DIV_MASK                            0X70000
#define  HTOTAL2_CNTL__HTOT2_PIX_SLIP_MASK                           0Xf
#define  HTOTAL2_CNTL__HTOT2_PIX2CLK_SLIP_MASK                       0Xf00
#define  HTOTAL2_CNTL__HTOT2_P2PLL_SLIP_MASK                         0X70000
#define  HTOTAL2_CNTL__HTOT2_CNTL_EDGE_MASK                          0X1000000
#define  HTOTAL2_CNTL__HTOT2_CNTL_EDGE                               0X1000000
#define  HTOTAL2_CNTL__HTOT2_CNTL_UPDATE_MASK                        0X10000000
#define  HTOTAL2_CNTL__HTOT2_CNTL_UPDATE                             0X10000000
#define  DAC_CNTL2__DAC_CLK_SEL_MASK                                 0X1
#define  DAC_CNTL2__DAC_CLK_SEL                                      0X1
#define  DAC_CNTL2__DAC2_CLK_SEL_MASK                                0X2
#define  DAC_CNTL2__DAC2_CLK_SEL                                     0X2
#define  DAC_CNTL2__PALETTE_ACCESS_CNTL_MASK                         0X20
#define  DAC_CNTL2__PALETTE_ACCESS_CNTL                              0X20
#define  DAC_CNTL2__DAC2_CMP_EN_MASK                                 0X80
#define  DAC_CNTL2__DAC2_CMP_EN                                      0X80
#define  DAC_CNTL2__DAC2_CMP_OUT_R_MASK                              0X100
#define  DAC_CNTL2__DAC2_CMP_OUT_R                                   0X100
#define  DAC_CNTL2__DAC2_CMP_OUT_G_MASK                              0X200
#define  DAC_CNTL2__DAC2_CMP_OUT_G                                   0X200
#define  DAC_CNTL2__DAC2_CMP_OUT_B_MASK                              0X400
#define  DAC_CNTL2__DAC2_CMP_OUT_B                                   0X400
#define  DAC_CNTL2__DAC2_CMP_OUTPUT_MASK                             0X800
#define  DAC_CNTL2__DAC2_CMP_OUTPUT                                  0X800
#define  DAC_CNTL2__DAC2_EXPAND_MODE_MASK                            0X4000
#define  DAC_CNTL2__DAC2_EXPAND_MODE                                 0X4000
#define  DAC_CNTL2__CRT2_SENSE_MASK                                  0X10000
#define  DAC_CNTL2__CRT2_SENSE                                       0X10000
#define  DAC_CNTL2__CRT2_DETECTION_ON_MASK                           0X20000
#define  DAC_CNTL2__CRT2_DETECTION_ON                                0X20000
#define  DAC_CNTL2__DAC_CRC2_CONT_EN_MASK                            0X40000
#define  DAC_CNTL2__DAC_CRC2_CONT_EN                                 0X40000
#define  DAC_CNTL2__DAC_CRC2_EN_MASK                                 0X80000
#define  DAC_CNTL2__DAC_CRC2_EN                                      0X80000
#define  DAC_CNTL2__DAC_CRC2_FIELD_MASK                              0X100000
#define  DAC_CNTL2__DAC_CRC2_FIELD                                   0X100000
#define  DAC_CNTL2__DAC2_LUT_COUNTER_LIMIT_MASK                      0X600000
#define  TV_MASTER_CNTL__TV_ASYNC_RST_MASK                           0X1
#define  TV_MASTER_CNTL__TV_ASYNC_RST                                0X1
#define  TV_MASTER_CNTL__CRT_ASYNC_RST_MASK                          0X2
#define  TV_MASTER_CNTL__CRT_ASYNC_RST                               0X2
#define  TV_MASTER_CNTL__RESTART_PHASE_FIX_MASK                      0X8
#define  TV_MASTER_CNTL__RESTART_PHASE_FIX                           0X8
#define  TV_MASTER_CNTL__TV_FIFO_ASYNC_RST_MASK                      0X10
#define  TV_MASTER_CNTL__TV_FIFO_ASYNC_RST                           0X10
#define  TV_MASTER_CNTL__MV_BP_LEVEL_FIX_EN_MASK                     0X20
#define  TV_MASTER_CNTL__MV_BP_LEVEL_FIX_EN                          0X20
#define  TV_MASTER_CNTL__EXTRA_BIT_ONE_0_MASK                        0X40
#define  TV_MASTER_CNTL__EXTRA_BIT_ONE_0                             0X40
#define  TV_MASTER_CNTL__CRT_FIFO_CE_EN_MASK                         0X200
#define  TV_MASTER_CNTL__CRT_FIFO_CE_EN                              0X200
#define  TV_MASTER_CNTL__TV_FIFO_CE_EN_MASK                          0X400
#define  TV_MASTER_CNTL__TV_FIFO_CE_EN                               0X400
#define  TV_MASTER_CNTL__RE_SYNC_NOW_SEL_MASK                        0Xc000
#define  TV_MASTER_CNTL__EXTRA_BIT_ZERO_1_MASK                       0X10000
#define  TV_MASTER_CNTL__EXTRA_BIT_ZERO_1                            0X10000
#define  TV_MASTER_CNTL__EXTRA_BIT_ONE_1_MASK                        0X20000
#define  TV_MASTER_CNTL__EXTRA_BIT_ONE_1                             0X20000
#define  TV_MASTER_CNTL__EXTRA_BIT_ZERO_2_MASK                       0X40000
#define  TV_MASTER_CNTL__EXTRA_BIT_ZERO_2                            0X40000
#define  TV_MASTER_CNTL__EXTRA_BIT_ONE_2_MASK                        0X80000
#define  TV_MASTER_CNTL__EXTRA_BIT_ONE_2                             0X80000
#define  TV_MASTER_CNTL__TVCLK_ALWAYS_ONb_MASK                       0X40000000
#define  TV_MASTER_CNTL__TVCLK_ALWAYS_ONb                            0X40000000
#define  TV_MASTER_CNTL__TV_ON_MASK                                  0X80000000
#define  TV_MASTER_CNTL__TV_ON                                       0X80000000
#define  TV_RGB_CNTL__UV_DITHER_EN_MASK                              0Xc
#define  TV_RGB_CNTL__SWITCH_TO_BLUE_MASK                            0X10
#define  TV_RGB_CNTL__SWITCH_TO_BLUE                                 0X10
#define  TV_RGB_CNTL__RGB_DITHER_EN_MASK                             0X20
#define  TV_RGB_CNTL__RGB_DITHER_EN                                  0X20
#define  TV_RGB_CNTL__RGB_SRC_SEL_MASK                               0X300
#define  TV_RGB_CNTL__RGB_CONVERT_BY_PASS_MASK                       0X400
#define  TV_RGB_CNTL__RGB_CONVERT_BY_PASS                            0X400
#define  TV_RGB_CNTL__RE_SYNC_NOW_POS_MASK                           0X800
#define  TV_RGB_CNTL__RE_SYNC_NOW_POS                                0X800
#define  TV_RGB_CNTL__IGNORE_ODD_LINES_MASK                          0X2000
#define  TV_RGB_CNTL__IGNORE_ODD_LINES                               0X2000
#define  TV_RGB_CNTL__DSP_VCOUNT_RST_MASK                            0X4000
#define  TV_RGB_CNTL__DSP_VCOUNT_RST                                 0X4000
#define  TV_RGB_CNTL__DSP2_VCOUNT_RST_MASK                           0X8000
#define  TV_RGB_CNTL__DSP2_VCOUNT_RST                                0X8000
#define  TV_RGB_CNTL__UVRAM_READ_MARGIN_MASK                         0Xf0000
#define  TV_RGB_CNTL__FIFORAM_FFMACRO_READ_MARGIN_MASK               0Xf00000
#define  TV_RGB_CNTL__RGB_ATTEN_SEL_MASK                             0X3000000
#define  TV_RGB_CNTL__RGB_ATTEN_VAL_MASK                             0Xf0000000
#define  TV_SYNC_CNTL__SYNC_OE_MASK                                  0X1
#define  TV_SYNC_CNTL__SYNC_OE                                       0X1
#define  TV_SYNC_CNTL__SYNC_OUT_MASK                                 0X2
#define  TV_SYNC_CNTL__SYNC_OUT                                      0X2
#define  TV_SYNC_CNTL__SYNC_IN_MASK                                  0X4
#define  TV_SYNC_CNTL__SYNC_IN                                       0X4
#define  TV_SYNC_CNTL__SYNC_PUB_MASK                                 0X8
#define  TV_SYNC_CNTL__SYNC_PUB                                      0X8
#define  TV_SYNC_CNTL__SYNC_PD_MASK                                  0X10
#define  TV_SYNC_CNTL__SYNC_PD                                       0X10
#define  TV_SYNC_CNTL__TV_SYNC_IO_DRIVE_MASK                         0X20
#define  TV_SYNC_CNTL__TV_SYNC_IO_DRIVE                              0X20
#define  TV_SYNC_CNTL__SYNC_MX_MASK                                  0Xf00
#define  TV_HTOTAL__D_HTOTAL_MASK                                    0X7ff
#define  TV_HDISP__D_HDISP_MASK                                      0X3ff
#define  TV_HSTART__D_HSTART_MASK                                    0X7ff
#define  TV_HCOUNT__D_HCOUNT_MASK                                    0X7ff
#define  TV_VTOTAL__D_VTOTAL_MASK                                    0X3ff
#define  TV_VDISP__D_VDISP_MASK                                      0X3ff
#define  TV_VCOUNT__D_VCOUNT_MASK                                    0X3ff
#define  TV_FTOTAL__D_FTOTAL_MASK                                    0Xf
#define  TV_FCOUNT__D_FCOUNT_MASK                                    0Xf
#define  TV_FRESTART__D_FRESTART_MASK                                0Xf
#define  TV_HRESTART__D_HRESTART_MASK                                0X7ff
#define  TV_VRESTART__D_VRESTART_MASK                                0X3ff
#define  TV_HOST_READ_DATA__HOST_RD_DATA_W0_MASK                     0Xffff
#define  TV_HOST_READ_DATA__HOST_RD_DATA_W1_MASK                     0Xfff0000
#define  TV_HOST_WRITE_DATA__HOST_WT_DATA_W0_MASK                    0Xffff
#define  TV_HOST_WRITE_DATA__HOST_WT_DATA_W1_MASK                    0Xfff0000
#define  TV_HOST_RD_WT_CNTL__HOST_ADR_MASK                           0X1ff
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_RD_MASK                       0X1000
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_RD                            0X1000
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_RD_ACK_MASK                   0X2000
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_RD_ACK                        0X2000
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_WT_MASK                       0X4000
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_WT                            0X4000
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_WT_ACK_MASK                   0X8000
#define  TV_HOST_RD_WT_CNTL__HOST_FIFO_WT_ACK                        0X8000
#define  TV_VSCALER_CNTL1__UV_INC_MASK                               0Xffff
#define  TV_VSCALER_CNTL1__UV_THINNER_MASK                           0X7f0000
#define  TV_VSCALER_CNTL1__Y_W_EN_MASK                               0X1000000
#define  TV_VSCALER_CNTL1__Y_W_EN                                    0X1000000
#define  TV_VSCALER_CNTL1__Y_DEL_W_SIG_MASK                          0X1c000000
#define  TV_VSCALER_CNTL1__RESTART_FIELD_MASK                        0X20000000
#define  TV_VSCALER_CNTL1__RESTART_FIELD                             0X20000000
#define  TV_TIMING_CNTL__H_INC_MASK                                  0Xfff
#define  TV_TIMING_CNTL__REQ_DELAY_MASK                              0X70000
#define  TV_TIMING_CNTL__REQ_Y_FIRST_MASK                            0X80000
#define  TV_TIMING_CNTL__REQ_Y_FIRST                                 0X80000
#define  TV_TIMING_CNTL__MV_VBIPULSE_ENB_MASK                        0X100000
#define  TV_TIMING_CNTL__MV_VBIPULSE_ENB                             0X100000
#define  TV_TIMING_CNTL__FORCE_BURST_ALWAYS_MASK                     0X200000
#define  TV_TIMING_CNTL__FORCE_BURST_ALWAYS                          0X200000
#define  TV_TIMING_CNTL__UV_POST_SCALE_BYPASS_MASK                   0X800000
#define  TV_TIMING_CNTL__UV_POST_SCALE_BYPASS                        0X800000
#define  TV_TIMING_CNTL__UV_OUTPUT_POST_SCALE_MASK                   0Xff000000
#define  TV_VSCALER_CNTL2__DITHER_MODE_MASK                          0X1
#define  TV_VSCALER_CNTL2__DITHER_MODE                               0X1
#define  TV_VSCALER_CNTL2__Y_OUTPUT_DITHER_EN_MASK                   0X2
#define  TV_VSCALER_CNTL2__Y_OUTPUT_DITHER_EN                        0X2
#define  TV_VSCALER_CNTL2__UV_OUTPUT_DITHER_EN_MASK                  0X4
#define  TV_VSCALER_CNTL2__UV_OUTPUT_DITHER_EN                       0X4
#define  TV_VSCALER_CNTL2__UV_TO_BUF_DITHER_EN_MASK                  0X8
#define  TV_VSCALER_CNTL2__UV_TO_BUF_DITHER_EN                       0X8
#define  TV_VSCALER_CNTL2__UV_ACCUM_INIT_MASK                        0Xff000000
#define  TV_Y_FALL_CNTL__Y_FALL_ACCUM_INIT_MASK                      0Xffff
#define  TV_Y_FALL_CNTL__Y_FALL_PING_PONG_MASK                       0X10000
#define  TV_Y_FALL_CNTL__Y_FALL_PING_PONG                            0X10000
#define  TV_Y_FALL_CNTL__Y_COEF_EN_MASK                              0X20000
#define  TV_Y_FALL_CNTL__Y_COEF_EN                                   0X20000
#define  TV_Y_FALL_CNTL__Y_COEF_VALUE_MASK                           0Xff000000
#define  TV_Y_RISE_CNTL__Y_RISE_ACCUM_INIT_MASK                      0Xffff
#define  TV_Y_RISE_CNTL__Y_RISE_PING_PONG_MASK                       0X10000
#define  TV_Y_RISE_CNTL__Y_RISE_PING_PONG                            0X10000
#define  TV_Y_RISE_CNTL__MV_STRIPE_ENB_MASK                          0X20000
#define  TV_Y_RISE_CNTL__MV_STRIPE_ENB                               0X20000
#define  TV_Y_RISE_CNTL__MV_BPPULSE_ENB_MASK                         0X40000
#define  TV_Y_RISE_CNTL__MV_BPPULSE_ENB                              0X40000
#define  TV_Y_RISE_CNTL__MV_ZONE_1_PHASE_MASK                        0X100000
#define  TV_Y_RISE_CNTL__MV_ZONE_1_PHASE                             0X100000
#define  TV_Y_RISE_CNTL__MV_ZONE_2_PHASE_MASK                        0X200000
#define  TV_Y_RISE_CNTL__MV_ZONE_2_PHASE                             0X200000
#define  TV_Y_RISE_CNTL__MV_ZONE_3_PHASE_MASK                        0X400000
#define  TV_Y_RISE_CNTL__MV_ZONE_3_PHASE                             0X400000
#define  TV_Y_SAW_TOOTH_CNTL__Y_SAW_TOOTH_AMP_MASK                   0Xffff
#define  TV_Y_SAW_TOOTH_CNTL__Y_SAW_TOOTH_SLOPE_MASK                 0Xffff0000
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_EN_MASK                    0X1
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_EN                         0X1
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_FLAT_MASK                  0X2
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_FLAT                       0X2
#define  TV_UPSAMP_AND_GAIN_CNTL__UVUPSAMP_EN_MASK                   0X4
#define  TV_UPSAMP_AND_GAIN_CNTL__UVUPSAMP_EN                        0X4
#define  TV_UPSAMP_AND_GAIN_CNTL__UVUPSAMP_FLAT_MASK                 0X8
#define  TV_UPSAMP_AND_GAIN_CNTL__UVUPSAMP_FLAT                      0X8
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_WINDOW_CNTL_MASK           0X10
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_WINDOW_CNTL                0X10
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_COEF_SEL_MASK              0X20
#define  TV_UPSAMP_AND_GAIN_CNTL__YUPSAMP_COEF_SEL                   0X20
#define  TV_UPSAMP_AND_GAIN_CNTL__Y_BREAK_EN_MASK                    0X100
#define  TV_UPSAMP_AND_GAIN_CNTL__Y_BREAK_EN                         0X100
#define  TV_UPSAMP_AND_GAIN_CNTL__UV_BREAK_EN_MASK                   0X400
#define  TV_UPSAMP_AND_GAIN_CNTL__UV_BREAK_EN                        0X400
#define  TV_GAIN_LIMIT_SETTINGS__Y_GAIN_LIMIT_MASK                   0X7ff
#define  TV_GAIN_LIMIT_SETTINGS__UV_GAIN_LIMIT_MASK                  0X1ff0000
#define  TV_LINEAR_GAIN_SETTINGS__Y_GAIN_MASK                        0X1ff
#define  TV_LINEAR_GAIN_SETTINGS__UV_GAIN_MASK                       0X1ff0000
#define  TV_MODULATOR_CNTL1__YY_FILT_BLEND_MASK                      0X3
#define  TV_MODULATOR_CNTL1__YFLT_EN_MASK                            0X4
#define  TV_MODULATOR_CNTL1__YFLT_EN                                 0X4
#define  TV_MODULATOR_CNTL1__UVFLT_EN_MASK                           0X8
#define  TV_MODULATOR_CNTL1__UVFLT_EN                                0X8
#define  TV_MODULATOR_CNTL1__ALT_PHASE_EN_MASK                       0X40
#define  TV_MODULATOR_CNTL1__ALT_PHASE_EN                            0X40
#define  TV_MODULATOR_CNTL1__SYNC_TIP_LEVEL_MASK                     0X80
#define  TV_MODULATOR_CNTL1__SYNC_TIP_LEVEL                          0X80
#define  TV_MODULATOR_CNTL1__SET_UP_LEVEL_MASK                       0X7f00
#define  TV_MODULATOR_CNTL1__BLANK_LEVEL_MASK                        0X7f0000
#define  TV_MODULATOR_CNTL1__SLEW_RATE_LIMIT_MASK                    0X800000
#define  TV_MODULATOR_CNTL1__SLEW_RATE_LIMIT                         0X800000
#define  TV_MODULATOR_CNTL1__FORCE_BLACK_WHITE_MASK                  0X1000000
#define  TV_MODULATOR_CNTL1__FORCE_BLACK_WHITE                       0X1000000
#define  TV_MODULATOR_CNTL1__MV_VSYNC_AMP_MASK                       0X4000000
#define  TV_MODULATOR_CNTL1__MV_VSYNC_AMP                            0X4000000
#define  TV_MODULATOR_CNTL1__MV_HSYNC_AMP_MASK                       0X8000000
#define  TV_MODULATOR_CNTL1__MV_HSYNC_AMP                            0X8000000
#define  TV_MODULATOR_CNTL1__CY_FILT_BLEND_MASK                      0Xf0000000
#define  TV_MODULATOR_CNTL2__U_BURST_LEVEL_MASK                      0X1ff
#define  TV_MODULATOR_CNTL2__V_BURST_LEVEL_MASK                      0X1ff0000
#define  TV_MODULATOR_CNTL2__SETUP_DELAY_MASK                        0Xfc000000
#define  TV_MV_MODE_CNTL__MV_AGC_CYC_MODE_MASK                       0X1
#define  TV_MV_MODE_CNTL__MV_AGC_CYC_MODE                            0X1
#define  TV_MV_MODE_CNTL__MV_AGC_CYC_TMODE_EN_MASK                   0X2
#define  TV_MV_MODE_CNTL__MV_AGC_CYC_TMODE_EN                        0X2
#define  TV_MV_MODE_CNTL__MV_AGC_AMPL_STEP_MASK                      0X3c
#define  TV_MV_MODE_CNTL__MV_AGC_CLK_DEVIDE_SEL_MASK                 0X40
#define  TV_MV_MODE_CNTL__MV_AGC_CLK_DEVIDE_SEL                      0X40
#define  TV_MV_MODE_CNTL__MV_OVRB_EN_MASK                            0X80
#define  TV_MV_MODE_CNTL__MV_OVRB_EN                                 0X80
#define  TV_MV_MODE_CNTL__MV_OVRB_LEVEL_MASK                         0Xff00
#define  TV_MV_STRIPE_CNTL__MV_LINE_1_PHASE_MASK                     0X3
#define  TV_MV_STRIPE_CNTL__MV_LINE_2_PHASE_MASK                     0Xc
#define  TV_MV_STRIPE_CNTL__MV_LINE_3_PHASE_MASK                     0X30
#define  TV_MV_STRIPE_CNTL__MV_LINE_4_PHASE_MASK                     0Xc0
#define  TV_MV_STRIPE_CNTL__MV_LINE_5_PHASE_MASK                     0X300
#define  TV_MV_LEVEL_CNTL__MV_BLANK_LEVEL_MASK                       0X7f
#define  TV_MV_LEVEL_CNTL__MV_SETUP_LEVEL_MASK                       0X7f00
#define  TV_MV_LEVEL_CNTL__MV_AGC_AMPL_A_MASK                        0Xff0000
#define  TV_MV_LEVEL_CNTL__MV_AGC_AMPL_B_MASK                        0X7f000000
#define  TV_MV_LEVEL_CNTL2__MV_AGC_AMPL_MAX_MASK                     0Xff
#define  TV_MV_LEVEL_CNTL2__MV_BP_LEVEL_MASK                         0Xff00
#define  TV_PRE_DAC_MUX_CNTL__Y_RED_EN_MASK                          0X1
#define  TV_PRE_DAC_MUX_CNTL__Y_RED_EN                               0X1
#define  TV_PRE_DAC_MUX_CNTL__C_GRN_EN_MASK                          0X2
#define  TV_PRE_DAC_MUX_CNTL__C_GRN_EN                               0X2
#define  TV_PRE_DAC_MUX_CNTL__CMP_BLU_EN_MASK                        0X4
#define  TV_PRE_DAC_MUX_CNTL__CMP_BLU_EN                             0X4
#define  TV_PRE_DAC_MUX_CNTL__DAC_DITHER_EN_MASK                     0X8
#define  TV_PRE_DAC_MUX_CNTL__DAC_DITHER_EN                          0X8
#define  TV_PRE_DAC_MUX_CNTL__RED_MX_MASK                            0X70
#define  TV_PRE_DAC_MUX_CNTL__GRN_MX_MASK                            0X700
#define  TV_PRE_DAC_MUX_CNTL__BLU_MX_MASK                            0X7000
#define  TV_PRE_DAC_MUX_CNTL__FORCE_DAC_DATA_MASK                    0X3ff0000
#define  TV_DAC_CNTL__NBLANK_MASK                                    0X1
#define  TV_DAC_CNTL__NBLANK                                         0X1
#define  TV_DAC_CNTL__NHOLD_MASK                                     0X2
#define  TV_DAC_CNTL__NHOLD                                          0X2
#define  TV_DAC_CNTL__PEDESTAL_MASK                                  0X4
#define  TV_DAC_CNTL__PEDESTAL                                       0X4
#define  TV_DAC_CNTL__DETECT_MASK                                    0X10
#define  TV_DAC_CNTL__DETECT                                         0X10
#define  TV_DAC_CNTL__CMPOUT_MASK                                    0X20
#define  TV_DAC_CNTL__CMPOUT                                         0X20
#define  TV_DAC_CNTL__BGSLEEP_MASK                                   0X40
#define  TV_DAC_CNTL__BGSLEEP                                        0X40
#define  TV_DAC_CNTL__STD_MASK                                       0X300
#define  TV_DAC_CNTL__MON_MASK                                       0Xf000
#define  TV_DAC_CNTL__BGADJ_MASK                                     0Xf0000
#define  TV_DAC_CNTL__DACADJ_MASK                                    0Xf00000
#define  TV_DAC_CNTL__RDACPD_MASK                                    0X1000000
#define  TV_DAC_CNTL__RDACPD                                         0X1000000
#define  TV_DAC_CNTL__GDACPD_MASK                                    0X2000000
#define  TV_DAC_CNTL__GDACPD                                         0X2000000
#define  TV_DAC_CNTL__BDACPD_MASK                                    0X4000000
#define  TV_DAC_CNTL__BDACPD                                         0X4000000
#define  TV_DAC_CNTL__RDACDET_MASK                                   0X20000000
#define  TV_DAC_CNTL__RDACDET                                        0X20000000
#define  TV_DAC_CNTL__GDACDET_MASK                                   0X40000000
#define  TV_DAC_CNTL__GDACDET                                        0X40000000
#define  TV_DAC_CNTL__BDACDET_MASK                                   0X80000000
#define  TV_DAC_CNTL__BDACDET                                        0X80000000
#define  TV_CRC_CNTL__V_COMP_DATA_EN_MASK                            0X3
#define  TV_CRC_CNTL__V_COMP_GATE_MASK                               0X4
#define  TV_CRC_CNTL__V_COMP_GATE                                    0X4
#define  TV_CRC_CNTL__V_COMP_EN_MASK                                 0X8
#define  TV_CRC_CNTL__V_COMP_EN                                      0X8
#define  TV_CRC_CNTL__RST_SUBC_ONRSTRT_MASK                          0X10
#define  TV_CRC_CNTL__RST_SUBC_ONRSTRT                               0X10
#define  TV_CRC_CNTL__CRC_TV_RSTRT_SEL_MASK                          0X20
#define  TV_CRC_CNTL__CRC_TV_RSTRT_SEL                               0X20
#define  TV_VIDEO_PORT_SIG__CRC_SIG_MASK                             0X3fffffff
#define  TV_VBI_CC_CNTL__VBI_CC_DATA_MASK                            0Xffff
#define  TV_VBI_CC_CNTL__VBI_CC_WT_MASK                              0X1000000
#define  TV_VBI_CC_CNTL__VBI_CC_WT                                   0X1000000
#define  TV_VBI_CC_CNTL__VBI_CC_WT_ACK_MASK                          0X2000000
#define  TV_VBI_CC_CNTL__VBI_CC_WT_ACK                               0X2000000
#define  TV_VBI_CC_CNTL__VBI_CC_HOLD_MASK                            0X4000000
#define  TV_VBI_CC_CNTL__VBI_CC_HOLD                                 0X4000000
#define  TV_VBI_CC_CNTL__VBI_DECODE_EN_MASK                          0X80000000
#define  TV_VBI_CC_CNTL__VBI_DECODE_EN                               0X80000000
#define  TV_VBI_EDS_CNTL__VBI_EDS_DATA_MASK                          0Xffff
#define  TV_VBI_EDS_CNTL__VBI_EDS_WT_MASK                            0X1000000
#define  TV_VBI_EDS_CNTL__VBI_EDS_WT                                 0X1000000
#define  TV_VBI_EDS_CNTL__VBI_EDS_WT_ACK_MASK                        0X2000000
#define  TV_VBI_EDS_CNTL__VBI_EDS_WT_ACK                             0X2000000
#define  TV_VBI_EDS_CNTL__VBI_EDS_HOLD_MASK                          0X4000000
#define  TV_VBI_EDS_CNTL__VBI_EDS_HOLD                               0X4000000
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_DATA0_MASK                     0Xffff
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_DATA1_MASK                     0Xf0000
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_WT_MASK                        0X1000000
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_WT                             0X1000000
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_WT_ACK_MASK                    0X2000000
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_WT_ACK                         0X2000000
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_HOLD_MASK                      0X4000000
#define  TV_VBI_20BIT_CNTL__VBI_20BIT_HOLD                           0X4000000
#define  TV_VBI_DTO_CNTL__VBI_CC_DTO_P_MASK                          0Xffff
#define  TV_VBI_DTO_CNTL__VBI_20BIT_DTO_P_MASK                       0Xffff0000
#define  TV_VBI_LEVEL_CNTL__VBI_CC_LEVEL_MASK                        0X7f
#define  TV_VBI_LEVEL_CNTL__VBI_20BIT_LEVEL_MASK                     0X7f00
#define  TV_VBI_LEVEL_CNTL__VBI_CLK_RUNIN_GAIN_MASK                  0X1ff0000
#define  TV_UV_ADR__MAX_UV_ADR_MASK                                  0Xff
#define  TV_UV_ADR__TABLE1_BOT_ADR_MASK                              0Xff00
#define  TV_UV_ADR__TABLE3_TOP_ADR_MASK                              0Xff0000
#define  TV_UV_ADR__MV_DECODE_EN_MASK                                0X1000000
#define  TV_UV_ADR__MV_DECODE_EN                                     0X1000000
#define  TV_UV_ADR__HCODE_TABLE_SEL_MASK                             0X6000000
#define  TV_UV_ADR__VCODE_TABLE_SEL_MASK                             0X18000000
#define  TV_UV_ADR__MV_LINES_PER_STRIPE_MASK                         0X60000000
#define  TV_UV_ADR__SWITCH_TABLE_REQ_MASK                            0X80000000
#define  TV_UV_ADR__SWITCH_TABLE_REQ                                 0X80000000
#define  TV_VSYNC_DIFF_CNTL__VSYNC_DIFF_MEASURE_EN_MASK              0X1
#define  TV_VSYNC_DIFF_CNTL__VSYNC_DIFF_MEASURE_EN                   0X1
#define  TV_VSYNC_DIFF_CNTL__VSYNC_RESTART_AT_LIMIT_MASK             0X2
#define  TV_VSYNC_DIFF_CNTL__VSYNC_RESTART_AT_LIMIT                  0X2
#define  TV_VSYNC_DIFF_CNTL__VSYNC_HW_LOCK_EN_MASK                   0X4
#define  TV_VSYNC_DIFF_CNTL__VSYNC_HW_LOCK_EN                        0X4
#define  TV_VSYNC_DIFF_CNTL__VSYNC_HW_LOCK_TYPE_MASK                 0X8
#define  TV_VSYNC_DIFF_CNTL__VSYNC_HW_LOCK_TYPE                      0X8
#define  TV_VSYNC_DIFF_CNTL__VSYNC_SLIP_REQ_EN_MASK                  0X10
#define  TV_VSYNC_DIFF_CNTL__VSYNC_SLIP_REQ_EN                       0X10
#define  TV_VSYNC_DIFF_CNTL__INVERT_LOCK_CNTL_MASK                   0X20
#define  TV_VSYNC_DIFF_CNTL__INVERT_LOCK_CNTL                        0X20
#define  TV_VSYNC_DIFF_CNTL__SLIP_DURING_HSYNC_ONLY_MASK             0X40
#define  TV_VSYNC_DIFF_CNTL__SLIP_DURING_HSYNC_ONLY                  0X40
#define  TV_VSYNC_DIFF_CNTL__RESTART_TWICE_MASK                      0X80
#define  TV_VSYNC_DIFF_CNTL__RESTART_TWICE                           0X80
#define  TV_VSYNC_DIFF_CNTL__DELAY_RESTART_MASK                      0X100
#define  TV_VSYNC_DIFF_CNTL__DELAY_RESTART                           0X100
#define  TV_VSYNC_DIFF_LIMITS__DIFF_LIMIT_LOW_MASK                   0Xfff
#define  TV_VSYNC_DIFF_LIMITS__DIFF_LIMIT_HIGH_MASK                  0Xfff0000
#define  TV_VSYNC_DIFF_RD_DATA__UPDATE_END_TOGGLE_MASK               0X1
#define  TV_VSYNC_DIFF_RD_DATA__UPDATE_END_TOGGLE                    0X1
#define  TV_VSYNC_DIFF_RD_DATA__VSYNC_DIFF_MASK                      0X1ffe
#define  TV_VSYNC_DIFF_RD_DATA__VSYNC_DIFF_OVERFLOW_MASK             0X2000
#define  TV_VSYNC_DIFF_RD_DATA__VSYNC_DIFF_OVERFLOW                  0X2000
#define  TV_VSYNC_DIFF_RD_DATA__TV_FIRST_MASK                        0X4000
#define  TV_VSYNC_DIFF_RD_DATA__TV_FIRST                             0X4000
#define  TV_VSYNC_DIFF_RD_DATA__UPDATE_START_TOGGLE_MASK             0X8000
#define  TV_VSYNC_DIFF_RD_DATA__UPDATE_START_TOGGLE                  0X8000
#define  CP_RB_BASE__RB_BASE_MASK                                    0Xfffffffc
#define  CP_RB_CNTL__RB_BUFSZ_MASK                                   0X3f
#define  CP_RB_CNTL__RB_BLKSZ_MASK                                   0X3f00
#define  CP_RB_CNTL__BUF_SWAP_MASK                                   0X30000
#define  CP_RB_CNTL__MAX_FETCH_MASK                                  0Xc0000
#define  CP_RB_CNTL__RB_NO_UPDATE_MASK                               0X8000000
#define  CP_RB_CNTL__RB_NO_UPDATE                                    0X8000000
#define  CP_RB_CNTL__RB_RPTR_WR_ENA_MASK                             0X80000000
#define  CP_RB_CNTL__RB_RPTR_WR_ENA                                  0X80000000
#define  CP_RB_RPTR_ADDR__RB_RPTR_SWAP_MASK                          0X3
#define  CP_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK                          0Xfffffffc
#define  CP_RB_RPTR__RB_RPTR_MASK                                    0X7fffff
#define  CP_RB_RPTR_WR__RB_RPTR_WR_MASK                              0X7fffff
#define  CP_RB_WPTR__RB_WPTR_MASK                                    0X7fffff
#define  CP_RB_WPTR_DELAY__PRE_WRITE_TIMER_MASK                      0Xfffffff
#define  CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK                      0Xf0000000
#define  CP_IB_BASE__IB_BASE_MASK                                    0Xfffffffc
#define  CP_IB_BUFSZ__IB_BUFSZ_MASK                                  0X7fffff
#define  CP_IB2_BASE__IB2_BASE_MASK                                  0Xfffffffc
#define  CP_IB2_BUFSZ__IB2_BUFSZ_MASK                                0X7fffff
#define  CP_CSQ_CNTL__CSQ_CNT_PRIMARY_R2_MASK                        0X1ff
#define  CP_CSQ_CNTL__CSQ_CNT_INDIRECT_R2_MASK                       0X3fe00
#define  CP_CSQ_CNTL__CSQ_CNT_INDIRECT2_MASK                         0X7fc0000
#define  CP_CSQ_CNTL__CSQ_MODE_MASK                                  0Xf0000000
#define  CP_CSQ_MODE__INDIRECT2_START_MASK                           0X7f
#define  CP_CSQ_MODE__INDIRECT1_START_MASK                           0X7f00
#define  CP_CSQ_MODE__CSQ_INDIRECT2_MODE_MASK                        0X4000000
#define  CP_CSQ_MODE__CSQ_INDIRECT2_MODE                             0X4000000
#define  CP_CSQ_MODE__CSQ_INDIRECT2_ENABLE_MASK                      0X8000000
#define  CP_CSQ_MODE__CSQ_INDIRECT2_ENABLE                           0X8000000
#define  CP_CSQ_MODE__CSQ_INDIRECT1_MODE_MASK                        0X10000000
#define  CP_CSQ_MODE__CSQ_INDIRECT1_MODE                             0X10000000
#define  CP_CSQ_MODE__CSQ_INDIRECT1_ENABLE_MASK                      0X20000000
#define  CP_CSQ_MODE__CSQ_INDIRECT1_ENABLE                           0X20000000
#define  CP_CSQ_MODE__CSQ_PRIMARY_MODE_MASK                          0X40000000
#define  CP_CSQ_MODE__CSQ_PRIMARY_MODE                               0X40000000
#define  CP_CSQ_MODE__CSQ_PRIMARY_ENABLE_MASK                        0X80000000
#define  CP_CSQ_MODE__CSQ_PRIMARY_ENABLE                             0X80000000
#define  CP_ME_CNTL__ME_STAT_MASK                                    0Xffff
#define  CP_ME_CNTL__ME_STATMUX_MASK                                 0X1f0000
#define  CP_ME_CNTL__ME_BUSY_MASK                                    0X20000000
#define  CP_ME_CNTL__ME_BUSY                                         0X20000000
#define  CP_ME_CNTL__ME_MODE_MASK                                    0X40000000
#define  CP_ME_CNTL__ME_MODE                                         0X40000000
#define  CP_ME_CNTL__ME_STEP_MASK                                    0X80000000
#define  CP_ME_CNTL__ME_STEP                                         0X80000000
#define  CP_ME_RAM_ADDR__ME_RAM_ADDR_MASK                            0Xff
#define  CP_ME_RAM_RADDR__ME_RAM_RADDR_MASK                          0Xff
#define  CP_ME_RAM_DATAH__ME_RAM_DATAH_MASK                          0X3f
#define  SCRATCH_UMSK__SCRATCH_UMSK_R2_MASK                          0Xff
#define  SCRATCH_UMSK__SCRATCH_SWAP_MASK                             0X30000
#define  SCRATCH_ADDR__SCRATCH_ADDR_MASK                             0Xffffffe0
#define  DMA_GUI_TABLE_ADDR__CP_SYNC_MASK                            0X1
#define  DMA_GUI_TABLE_ADDR__CP_SYNC                                 0X1
#define  DMA_GUI_TABLE_ADDR__TABLE_ADDR_MASK                         0Xfffffff0
#define  DMA_GUI_COMMAND__BYTE_COUNT_MASK                            0X1fffff
#define  DMA_GUI_COMMAND__SRC_SWAP_MASK                              0Xc00000
#define  DMA_GUI_COMMAND__DST_SWAP_MASK                              0X3000000
#define  DMA_GUI_COMMAND__SAS_MASK                                   0X4000000
#define  DMA_GUI_COMMAND__SAS                                        0X4000000
#define  DMA_GUI_COMMAND__DAS_MASK                                   0X8000000
#define  DMA_GUI_COMMAND__DAS                                        0X8000000
#define  DMA_GUI_COMMAND__SAIC_MASK                                  0X10000000
#define  DMA_GUI_COMMAND__SAIC                                       0X10000000
#define  DMA_GUI_COMMAND__DAIC_MASK                                  0X20000000
#define  DMA_GUI_COMMAND__DAIC                                       0X20000000
#define  DMA_GUI_COMMAND__INTDIS_MASK                                0X40000000
#define  DMA_GUI_COMMAND__INTDIS                                     0X40000000
#define  DMA_GUI_COMMAND__EOL_MASK                                   0X80000000
#define  DMA_GUI_COMMAND__EOL                                        0X80000000
#define  DMA_GUI_STATUS__DTAQ_AVAIL_MASK                             0X1f
#define  DMA_GUI_STATUS__LAST_TABLE_NUM_MASK                         0Xf00
#define  DMA_GUI_STATUS__CURRENT_TABLE_NUM_MASK                      0Xf000
#define  DMA_GUI_STATUS__ABORT_EN_MASK                               0X100000
#define  DMA_GUI_STATUS__ABORT_EN                                    0X100000
#define  DMA_GUI_STATUS__ACTIVE_MASK                                 0X200000
#define  DMA_GUI_STATUS__ACTIVE                                      0X200000
#define  DMA_GUI_STATUS__SWAP_MASK                                   0Xc00000
#define  DMA_GUI_ACT_DSCRPTR__TABLE_ADDR_MASK                        0Xfffffff0
#define  DMA_VID_TABLE_ADDR__CP_SYNC_MASK                            0X1
#define  DMA_VID_TABLE_ADDR__CP_SYNC                                 0X1
#define  DMA_VID_TABLE_ADDR__TABLE_ADDR_MASK                         0Xfffffff0
#define  DMA_VID_COMMAND__BYTE_COUNT_MASK                            0X1fffff
#define  DMA_VID_COMMAND__SRC_SWAP_MASK                              0Xc00000
#define  DMA_VID_COMMAND__DST_SWAP_MASK                              0X3000000
#define  DMA_VID_COMMAND__SAS_MASK                                   0X4000000
#define  DMA_VID_COMMAND__SAS                                        0X4000000
#define  DMA_VID_COMMAND__DAS_MASK                                   0X8000000
#define  DMA_VID_COMMAND__DAS                                        0X8000000
#define  DMA_VID_COMMAND__SAIC_MASK                                  0X10000000
#define  DMA_VID_COMMAND__SAIC                                       0X10000000
#define  DMA_VID_COMMAND__DAIC_MASK                                  0X20000000
#define  DMA_VID_COMMAND__DAIC                                       0X20000000
#define  DMA_VID_COMMAND__INTDIS_MASK                                0X40000000
#define  DMA_VID_COMMAND__INTDIS                                     0X40000000
#define  DMA_VID_COMMAND__EOL_MASK                                   0X80000000
#define  DMA_VID_COMMAND__EOL                                        0X80000000
#define  DMA_VID_STATUS__DTAQ_AVAIL_MASK                             0X1f
#define  DMA_VID_STATUS__LAST_TABLE_NUM_MASK                         0Xf00
#define  DMA_VID_STATUS__CURRENT_TABLE_NUM_MASK                      0Xf000
#define  DMA_VID_STATUS__ABORT_EN_MASK                               0X100000
#define  DMA_VID_STATUS__ABORT_EN                                    0X100000
#define  DMA_VID_STATUS__ACTIVE_MASK                                 0X200000
#define  DMA_VID_STATUS__ACTIVE                                      0X200000
#define  DMA_VID_STATUS__SWAP_MASK                                   0Xc00000
#define  DMA_VID_ACT_DSCRPTR__TABLE_ADDR_MASK                        0Xfffffff0
#define  CP_CSQ2_STAT__CSQ_WPTR_INDIRECT_MASK                        0X1ff
#define  CP_CSQ2_STAT__CSQ_RPTR_INDIRECT2_MASK                       0X3fe00
#define  CP_CSQ2_STAT__CSQ_WPTR_INDIRECT2_MASK                       0X7fc0000
#define  CP_CSQ_ADDR__CSQ_ADDR_R2_MASK                               0X7fc
#define  CP_CSQ_STAT__CSQ_RPTR_PRIMARY_R2_MASK                       0X1ff
#define  CP_CSQ_STAT__CSQ_WPTR_PRIMARY_R2_MASK                       0X3fe00
#define  CP_CSQ_STAT__CSQ_RPTR_INDIRECT_R2_MASK                      0X7fc0000
#define  CP_STAT__MRU_BUSY_MASK                                      0X1
#define  CP_STAT__MRU_BUSY                                           0X1
#define  CP_STAT__MWU_BUSY_MASK                                      0X2
#define  CP_STAT__MWU_BUSY                                           0X2
#define  CP_STAT__RSIU_BUSY_MASK                                     0X4
#define  CP_STAT__RSIU_BUSY                                          0X4
#define  CP_STAT__RCIU_BUSY_MASK                                     0X8
#define  CP_STAT__RCIU_BUSY                                          0X8
#define  CP_STAT__CSF_PRIMARY_BUSY_MASK                              0X200
#define  CP_STAT__CSF_PRIMARY_BUSY                                   0X200
#define  CP_STAT__CSF_INDIRECT_BUSY_MASK                             0X400
#define  CP_STAT__CSF_INDIRECT_BUSY                                  0X400
#define  CP_STAT__CSQ_PRIMARY_BUSY_MASK                              0X800
#define  CP_STAT__CSQ_PRIMARY_BUSY                                   0X800
#define  CP_STAT__CSQ_INDIRECT_BUSY_MASK                             0X1000
#define  CP_STAT__CSQ_INDIRECT_BUSY                                  0X1000
#define  CP_STAT__CSI_BUSY_MASK                                      0X2000
#define  CP_STAT__CSI_BUSY                                           0X2000
#define  CP_STAT__CSF_INDIRECT2_BUSY_MASK                            0X4000
#define  CP_STAT__CSF_INDIRECT2_BUSY                                 0X4000
#define  CP_STAT__CSQ_INDIRECT2_BUSY_MASK                            0X8000
#define  CP_STAT__CSQ_INDIRECT2_BUSY                                 0X8000
#define  CP_STAT__GUIDMA_BUSY_MASK                                   0X10000000
#define  CP_STAT__GUIDMA_BUSY                                        0X10000000
#define  CP_STAT__VIDDMA_BUSY_MASK                                   0X20000000
#define  CP_STAT__VIDDMA_BUSY                                        0X20000000
#define  CP_STAT__CMDSTRM_BUSY_MASK                                  0X40000000
#define  CP_STAT__CMDSTRM_BUSY                                       0X40000000
#define  CP_STAT__CP_BUSY_MASK                                       0X80000000
#define  CP_STAT__CP_BUSY                                            0X80000000
#define  SE_VAP_CNTL__TCL_ENA_MASK                                   0X1
#define  SE_VAP_CNTL__TCL_ENA                                        0X1
#define  SE_VAP_CNTL__PROG_VTX_SHADER_ENA_MASK                       0X4
#define  SE_VAP_CNTL__PROG_VTX_SHADER_ENA                            0X4
#define  SE_VAP_CNTL__PER_VTX_MTX_SEL_ENA_MASK                       0X8
#define  SE_VAP_CNTL__PER_VTX_MTX_SEL_ENA                            0X8
#define  SE_VAP_CNTL__SINGLE_BUF_STATE_ENA_MASK                      0X10
#define  SE_VAP_CNTL__SINGLE_BUF_STATE_ENA                           0X10
#define  SE_VAP_CNTL__FORCE_W_TO_ONE_MASK                            0X10000
#define  SE_VAP_CNTL__FORCE_W_TO_ONE                                 0X10000
#define  SE_VAP_CNTL__D3D_TEX_DEFAULT_MASK                           0X20000
#define  SE_VAP_CNTL__D3D_TEX_DEFAULT                                0X20000
#define  SE_VAP_CNTL__VF_MAX_VTX_NUM_MASK                            0X3c0000
#define  SE_VAP_CNTL__DX_CLIP_SPACE_DEF_MASK                         0X400000
#define  SE_VAP_CNTL__DX_CLIP_SPACE_DEF                              0X400000
#define  SE_VF_CNTL__PRIM_TYPE_MASK                                  0Xf
#define  SE_VF_CNTL__PRIM_WALK_MASK                                  0X30
#define  SE_VF_CNTL__COLOR_ORDER_MASK                                0X40
#define  SE_VF_CNTL__COLOR_ORDER                                     0X40
#define  SE_VF_CNTL__TCL_OUTPUT_CTL_ENA_MASK                         0X200
#define  SE_VF_CNTL__TCL_OUTPUT_CTL_ENA                              0X200
#define  SE_VF_CNTL__PROG_STREAM_ENA_MASK                            0X400
#define  SE_VF_CNTL__PROG_STREAM_ENA                                 0X400
#define  SE_VF_CNTL__INDEX_SIZE_MASK                                 0X800
#define  SE_VF_CNTL__INDEX_SIZE                                      0X800
#define  SE_VF_CNTL__NUM_VERTICES_MASK                               0Xffff0000
#define  SE_VTX_FMT_0__VTX_Z0_PRESENT_MASK                           0X1
#define  SE_VTX_FMT_0__VTX_Z0_PRESENT                                0X1
#define  SE_VTX_FMT_0__VTX_W0_PRESENT_MASK                           0X2
#define  SE_VTX_FMT_0__VTX_W0_PRESENT                                0X2
#define  SE_VTX_FMT_0__VTX_BLEND_WEIGHT_CNT_MASK                     0X1c
#define  SE_VTX_FMT_0__VTX_PV_MTX_SEL_PRESENT_MASK                   0X20
#define  SE_VTX_FMT_0__VTX_PV_MTX_SEL_PRESENT                        0X20
#define  SE_VTX_FMT_0__VTX_N0_PRESENT_MASK                           0X40
#define  SE_VTX_FMT_0__VTX_N0_PRESENT                                0X40
#define  SE_VTX_FMT_0__VTX_PT_SIZE_PRESENT_MASK                      0X80
#define  SE_VTX_FMT_0__VTX_PT_SIZE_PRESENT                           0X80
#define  SE_VTX_FMT_0__VTX_DISCRETE_FOG_PRESENT_MASK                 0X100
#define  SE_VTX_FMT_0__VTX_DISCRETE_FOG_PRESENT                      0X100
#define  SE_VTX_FMT_0__VTX_SHININESS_0_PRESENT_MASK                  0X200
#define  SE_VTX_FMT_0__VTX_SHININESS_0_PRESENT                       0X200
#define  SE_VTX_FMT_0__VTX_SHININESS_1_PRESENT_MASK                  0X400
#define  SE_VTX_FMT_0__VTX_SHININESS_1_PRESENT                       0X400
#define  SE_VTX_FMT_0__VTX_COLOR_0_FMT_MASK                          0X1800
#define  SE_VTX_FMT_0__VTX_COLOR_1_FMT_MASK                          0X6000
#define  SE_VTX_FMT_0__VTX_COLOR_2_FMT_MASK                          0X18000
#define  SE_VTX_FMT_0__VTX_COLOR_3_FMT_MASK                          0X60000
#define  SE_VTX_FMT_0__VTX_COLOR_4_FMT_MASK                          0X180000
#define  SE_VTX_FMT_0__VTX_COLOR_5_FMT_MASK                          0X600000
#define  SE_VTX_FMT_0__VTX_COLOR_6_FMT_MASK                          0X1800000
#define  SE_VTX_FMT_0__VTX_COLOR_7_FMT_MASK                          0X6000000
#define  SE_VTX_FMT_0__VTX_XY1_PRESENT_MASK                          0X10000000
#define  SE_VTX_FMT_0__VTX_XY1_PRESENT                               0X10000000
#define  SE_VTX_FMT_0__VTX_Z1_PRESENT_MASK                           0X20000000
#define  SE_VTX_FMT_0__VTX_Z1_PRESENT                                0X20000000
#define  SE_VTX_FMT_0__VTX_W1_PRESENT_MASK                           0X40000000
#define  SE_VTX_FMT_0__VTX_W1_PRESENT                                0X40000000
#define  SE_VTX_FMT_0__VTX_N1_PRESENT_MASK                           0X80000000
#define  SE_VTX_FMT_0__VTX_N1_PRESENT                                0X80000000
#define  SE_VTX_FMT_1__TEX_0_COMP_CNT_MASK                           0X7
#define  SE_VTX_FMT_1__TEX_1_COMP_CNT_MASK                           0X38
#define  SE_VTX_FMT_1__TEX_2_COMP_CNT_MASK                           0X1c0
#define  SE_VTX_FMT_1__TEX_3_COMP_CNT_MASK                           0Xe00
#define  SE_VTX_FMT_1__TEX_4_COMP_CNT_MASK                           0X7000
#define  SE_VTX_FMT_1__TEX_5_COMP_CNT_MASK                           0X38000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_Z0_PRESENT_MASK                0X1
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_Z0_PRESENT                     0X1
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_W0_PRESENT_MASK                0X2
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_W0_PRESENT                     0X2
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_BLEND_WEIGHT_CNT_MASK          0X1c
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_PV_MTX_SEL_PRESENT_MASK        0X20
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_PV_MTX_SEL_PRESENT             0X20
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_N0_PRESENT_MASK                0X40
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_N0_PRESENT                     0X40
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_PT_SIZE_PRESENT_MASK           0X80
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_PT_SIZE_PRESENT                0X80
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_DISCRETE_FOG_PRESENT_MASK      0X100
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_DISCRETE_FOG_PRESENT           0X100
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_SHININESS_0_PRESENT_MASK       0X200
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_SHININESS_0_PRESENT            0X200
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_SHININESS_1_PRESENT_MASK       0X400
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_SHININESS_1_PRESENT            0X400
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_0_FMT_MASK               0X1800
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_1_FMT_MASK               0X6000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_2_FMT_MASK               0X18000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_3_FMT_MASK               0X60000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_4_FMT_MASK               0X180000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_5_FMT_MASK               0X600000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_6_FMT_MASK               0X1800000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_COLOR_7_FMT_MASK               0X6000000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_XY1_PRESENT_MASK               0X10000000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_XY1_PRESENT                    0X10000000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_Z1_PRESENT_MASK                0X20000000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_Z1_PRESENT                     0X20000000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_W1_PRESENT_MASK                0X40000000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_W1_PRESENT                     0X40000000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_N1_PRESENT_MASK                0X80000000
#define  SE_TCL_OUTPUT_VTX_FMT_0__VTX_N1_PRESENT                     0X80000000
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_0_COMP_CNT_MASK                0X7
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_1_COMP_CNT_MASK                0X38
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_2_COMP_CNT_MASK                0X1c0
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_3_COMP_CNT_MASK                0Xe00
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_4_COMP_CNT_MASK                0X7000
#define  SE_TCL_OUTPUT_VTX_FMT_1__TEX_5_COMP_CNT_MASK                0X38000
#define  SE_VTE_CNTL__VPORT_X_SCALE_ENA_MASK                         0X1
#define  SE_VTE_CNTL__VPORT_X_SCALE_ENA                              0X1
#define  SE_VTE_CNTL__VPORT_X_OFFSET_ENA_MASK                        0X2
#define  SE_VTE_CNTL__VPORT_X_OFFSET_ENA                             0X2
#define  SE_VTE_CNTL__VPORT_Y_SCALE_ENA_MASK                         0X4
#define  SE_VTE_CNTL__VPORT_Y_SCALE_ENA                              0X4
#define  SE_VTE_CNTL__VPORT_Y_OFFSET_ENA_MASK                        0X8
#define  SE_VTE_CNTL__VPORT_Y_OFFSET_ENA                             0X8
#define  SE_VTE_CNTL__VPORT_Z_SCALE_ENA_MASK                         0X10
#define  SE_VTE_CNTL__VPORT_Z_SCALE_ENA                              0X10
#define  SE_VTE_CNTL__VPORT_Z_OFFSET_ENA_MASK                        0X20
#define  SE_VTE_CNTL__VPORT_Z_OFFSET_ENA                             0X20
#define  SE_VTE_CNTL__VTX_XY_FMT_MASK                                0X100
#define  SE_VTE_CNTL__VTX_XY_FMT                                     0X100
#define  SE_VTE_CNTL__VTX_Z_FMT_MASK                                 0X200
#define  SE_VTE_CNTL__VTX_Z_FMT                                      0X200
#define  SE_VTE_CNTL__VTX_W0_FMT_MASK                                0X400
#define  SE_VTE_CNTL__VTX_W0_FMT                                     0X400
#define  SE_VTE_CNTL__VTX_W0_NORMALIZE_MASK                          0X800
#define  SE_VTE_CNTL__VTX_W0_NORMALIZE                               0X800
#define  SE_VTE_CNTL__VTX_ST_DENORMALIZED_MASK                       0X1000
#define  SE_VTE_CNTL__VTX_ST_DENORMALIZED                            0X1000
#define  SE_VTX_NUM_ARRAYS__VTX_NUM_ARRAYS_M9_MASK                   0Xf
#define  SE_VTX_NUM_ARRAYS__VTX_REUSE_DISABLE_M9_MASK                0X10
#define  SE_VTX_NUM_ARRAYS__VTX_REUSE_DISABLE_M9                     0X10
#define  SE_VTX_NUM_ARRAYS__VC_PFETCH_MASK                           0Xc000
#define  SE_VTX_AOS_ATTR01__VTX_AOS_COUNT0_R2_MASK                   0X7f
#define  SE_VTX_AOS_ATTR01__VTX_AOS_STRIDE0_R2_MASK                  0X7f00
#define  SE_VTX_AOS_ATTR01__VTX_AOS_COUNT1_R2_MASK                   0X7f0000
#define  SE_VTX_AOS_ATTR01__VTX_AOS_STRIDE1_R2_MASK                  0X7f000000
#define  SE_VTX_AOS_ADDR0__VTX_AOS_ADDR0_MASK                        0Xfffffffc
#define  SE_VTX_AOS_ADDR1__VTX_AOS_ADDR1_MASK                        0Xfffffffc
#define  SE_VTX_AOS_ATTR23__VTX_AOS_COUNT2_R2_MASK                   0X7f
#define  SE_VTX_AOS_ATTR23__VTX_AOS_STRIDE2_R2_MASK                  0X7f00
#define  SE_VTX_AOS_ATTR23__VTX_AOS_COUNT3_R2_MASK                   0X7f0000
#define  SE_VTX_AOS_ATTR23__VTX_AOS_STRIDE3_R2_MASK                  0X7f000000
#define  SE_VTX_AOS_ADDR2__VTX_AOS_ADDR2_MASK                        0Xfffffffc
#define  SE_VTX_AOS_ADDR3__VTX_AOS_ADDR3_MASK                        0Xfffffffc
#define  SE_VTX_AOS_ATTR45__VTX_AOS_COUNT4_R2_MASK                   0X7f
#define  SE_VTX_AOS_ATTR45__VTX_AOS_STRIDE4_R2_MASK                  0X7f00
#define  SE_VTX_AOS_ATTR45__VTX_AOS_COUNT5_R2_MASK                   0X7f0000
#define  SE_VTX_AOS_ATTR45__VTX_AOS_STRIDE5_R2_MASK                  0X7f000000
#define  SE_VTX_AOS_ADDR4__VTX_AOS_ADDR4_MASK                        0Xfffffffc
#define  SE_VTX_AOS_ADDR5__VTX_AOS_ADDR5_MASK                        0Xfffffffc
#define  SE_VTX_AOS_ATTR67__VTX_AOS_COUNT6_R2_MASK                   0X7f
#define  SE_VTX_AOS_ATTR67__VTX_AOS_STRIDE6_R2_MASK                  0X7f00
#define  SE_VTX_AOS_ATTR67__VTX_AOS_COUNT7_R2_MASK                   0X7f0000
#define  SE_VTX_AOS_ATTR67__VTX_AOS_STRIDE7_R2_MASK                  0X7f000000
#define  SE_VTX_AOS_ADDR6__VTX_AOS_ADDR6_MASK                        0Xfffffffc
#define  SE_VTX_AOS_ADDR7__VTX_AOS_ADDR7_MASK                        0Xfffffffc
#define  SE_VTX_AOS_ATTR89__VTX_AOS_COUNT8_R2_MASK                   0X7f
#define  SE_VTX_AOS_ATTR89__VTX_AOS_STRIDE8_R2_MASK                  0X7f00
#define  SE_VTX_AOS_ATTR89__VTX_AOS_COUNT9_R2_MASK                   0X7f0000
#define  SE_VTX_AOS_ATTR89__VTX_AOS_STRIDE9_R2_MASK                  0X7f000000
#define  SE_VTX_AOS_ADDR8__VTX_AOS_ADDR8_MASK                        0Xfffffffc
#define  SE_VTX_AOS_ADDR9__VTX_AOS_ADDR9_MASK                        0Xfffffffc
#define  SE_VTX_AOS_ATTR1011__VTX_AOS_COUNT10_R2_MASK                0X7f
#define  SE_VTX_AOS_ATTR1011__VTX_AOS_STRIDE10_R2_MASK               0X7f00
#define  SE_VTX_AOS_ATTR1011__VTX_AOS_COUNT11_R2_MASK                0X7f0000
#define  SE_VTX_AOS_ATTR1011__VTX_AOS_STRIDE11_R2_MASK               0X7f000000
#define  SE_VTX_AOS_ADDR10__VTX_AOS_ADDR10_MASK                      0Xfffffffc
#define  SE_VTX_AOS_ADDR11__VTX_AOS_ADDR11_MASK                      0Xfffffffc
#define  SE_VF_MAX_VTX_INDX__MAX_INDX_MASK                           0Xffffff
#define  SE_VF_MIN_VTX_INDX__MIN_INDX_MASK                           0Xffffff
#define  SE_VAP_PERF_CNTL_0__PERF_SEL_0_MASK                         0Xf
#define  SE_VAP_PERF_CNTL_0__CLR_PERF_0_MASK                         0X10
#define  SE_VAP_PERF_CNTL_0__CLR_PERF_0                              0X10
#define  SE_VAP_PERF_CNTL_0__EN_PERF_0_MASK                          0X20
#define  SE_VAP_PERF_CNTL_0__EN_PERF_0                               0X20
#define  SE_VAP_PERF_CNTL_0__NUM_VERTS_TO_BYPASS_0_MASK              0Xff00
#define  SE_VAP_PERF_CNTL_0__NUM_VERTS_TO_COUNT_0_MASK               0Xffff0000
#define  SE_VAP_PERF_CNTL_1__PERF_SEL_1_MASK                         0Xf
#define  SE_VAP_PERF_CNTL_1__CLR_PERF_1_MASK                         0X10
#define  SE_VAP_PERF_CNTL_1__CLR_PERF_1                              0X10
#define  SE_VAP_PERF_CNTL_1__EN_PERF_1_MASK                          0X20
#define  SE_VAP_PERF_CNTL_1__EN_PERF_1                               0X20
#define  SE_VAP_PERF_CNTL_1__NUM_VERTS_TO_BYPASS_1_MASK              0Xff00
#define  SE_VAP_PERF_CNTL_1__NUM_VERTS_TO_COUNT_1_MASK               0Xffff0000
#define  SE_VAP_CNTL_STATUS__VC_SWAP_MASK                            0X3
#define  SE_VAP_CNTL_STATUS__TCL_BYPASS_MASK                         0X100
#define  SE_VAP_CNTL_STATUS__TCL_BYPASS                              0X100
#define  SE_VAP_CNTL_STATUS__TCL_BUSY_MASK                           0X800
#define  SE_VAP_CNTL_STATUS__TCL_BUSY                                0X800
#define  SE_VAP_CNTL_STATUS__PERF_BUSY_MASK                          0X10000
#define  SE_VAP_CNTL_STATUS__PERF_BUSY                               0X10000
#define  SE_VAP_CNTL_STATUS__PRIMITIVE_BYPASS_BUSY_MASK              0X1000000
#define  SE_VAP_CNTL_STATUS__PRIMITIVE_BYPASS_BUSY                   0X1000000
#define  SE_VAP_CNTL_STATUS__RCP_BUSY_MASK                           0X2000000
#define  SE_VAP_CNTL_STATUS__RCP_BUSY                                0X2000000
#define  SE_VAP_CNTL_STATUS__VAPB_RBIU_SLAVE_BUSY_MASK               0X4000000
#define  SE_VAP_CNTL_STATUS__VAPB_RBIU_SLAVE_BUSY                    0X4000000
#define  SE_VAP_CNTL_STATUS__MIU_BUSY_MASK                           0X8000000
#define  SE_VAP_CNTL_STATUS__MIU_BUSY                                0X8000000
#define  SE_VAP_CNTL_STATUS__VC_BUSY_MASK                            0X10000000
#define  SE_VAP_CNTL_STATUS__VC_BUSY                                 0X10000000
#define  SE_VAP_CNTL_STATUS__VF_BUSY_MASK                            0X20000000
#define  SE_VAP_CNTL_STATUS__VF_BUSY                                 0X20000000
#define  SE_VAP_CNTL_STATUS__REGPIPE_BUSY_MASK                       0X40000000
#define  SE_VAP_CNTL_STATUS__REGPIPE_BUSY                            0X40000000
#define  SE_VAP_CNTL_STATUS__VAP_BUSY_MASK                           0X80000000
#define  SE_VAP_CNTL_STATUS__VAP_BUSY                                0X80000000
#define  SE_PROG_STREAM_CNTL_0__DATA_TYPE_0_MASK                     0Xf
#define  SE_PROG_STREAM_CNTL_0__SKIP_DWORDS_0_MASK                   0Xf0
#define  SE_PROG_STREAM_CNTL_0__DST_VEC_LOC_0_MASK                   0X1f00
#define  SE_PROG_STREAM_CNTL_0__LAST_VEC_0_MASK                      0X2000
#define  SE_PROG_STREAM_CNTL_0__LAST_VEC_0                           0X2000
#define  SE_PROG_STREAM_CNTL_0__SIGNED_0_MASK                        0X4000
#define  SE_PROG_STREAM_CNTL_0__SIGNED_0                             0X4000
#define  SE_PROG_STREAM_CNTL_0__NORMALIZE_0_MASK                     0X8000
#define  SE_PROG_STREAM_CNTL_0__NORMALIZE_0                          0X8000
#define  SE_PROG_STREAM_CNTL_0__DATA_TYPE_1_MASK                     0Xf0000
#define  SE_PROG_STREAM_CNTL_0__SKIP_DWORDS_1_MASK                   0Xf00000
#define  SE_PROG_STREAM_CNTL_0__DST_VEC_LOC_1_MASK                   0X1f000000
#define  SE_PROG_STREAM_CNTL_0__LAST_VEC_1_MASK                      0X20000000
#define  SE_PROG_STREAM_CNTL_0__LAST_VEC_1                           0X20000000
#define  SE_PROG_STREAM_CNTL_0__SIGNED_1_MASK                        0X40000000
#define  SE_PROG_STREAM_CNTL_0__SIGNED_1                             0X40000000
#define  SE_PROG_STREAM_CNTL_0__NORMALIZE_1_MASK                     0X80000000
#define  SE_PROG_STREAM_CNTL_0__NORMALIZE_1                          0X80000000
#define  SE_PROG_STREAM_CNTL_1__DATA_TYPE_2_MASK                     0Xf
#define  SE_PROG_STREAM_CNTL_1__SKIP_DWORDS_2_MASK                   0Xf0
#define  SE_PROG_STREAM_CNTL_1__DST_VEC_LOC_2_MASK                   0X1f00
#define  SE_PROG_STREAM_CNTL_1__LAST_VEC_2_MASK                      0X2000
#define  SE_PROG_STREAM_CNTL_1__LAST_VEC_2                           0X2000
#define  SE_PROG_STREAM_CNTL_1__SIGNED_2_MASK                        0X4000
#define  SE_PROG_STREAM_CNTL_1__SIGNED_2                             0X4000
#define  SE_PROG_STREAM_CNTL_1__NORMALIZE_2_MASK                     0X8000
#define  SE_PROG_STREAM_CNTL_1__NORMALIZE_2                          0X8000
#define  SE_PROG_STREAM_CNTL_1__DATA_TYPE_3_MASK                     0Xf0000
#define  SE_PROG_STREAM_CNTL_1__SKIP_DWORDS_3_MASK                   0Xf00000
#define  SE_PROG_STREAM_CNTL_1__DST_VEC_LOC_3_MASK                   0X1f000000
#define  SE_PROG_STREAM_CNTL_1__LAST_VEC_3_MASK                      0X20000000
#define  SE_PROG_STREAM_CNTL_1__LAST_VEC_3                           0X20000000
#define  SE_PROG_STREAM_CNTL_1__SIGNED_3_MASK                        0X40000000
#define  SE_PROG_STREAM_CNTL_1__SIGNED_3                             0X40000000
#define  SE_PROG_STREAM_CNTL_1__NORMALIZE_3_MASK                     0X80000000
#define  SE_PROG_STREAM_CNTL_1__NORMALIZE_3                          0X80000000
#define  SE_PROG_STREAM_CNTL_2__DATA_TYPE_4_MASK                     0Xf
#define  SE_PROG_STREAM_CNTL_2__SKIP_DWORDS_4_MASK                   0Xf0
#define  SE_PROG_STREAM_CNTL_2__DST_VEC_LOC_4_MASK                   0X1f00
#define  SE_PROG_STREAM_CNTL_2__LAST_VEC_4_MASK                      0X2000
#define  SE_PROG_STREAM_CNTL_2__LAST_VEC_4                           0X2000
#define  SE_PROG_STREAM_CNTL_2__SIGNED_4_MASK                        0X4000
#define  SE_PROG_STREAM_CNTL_2__SIGNED_4                             0X4000
#define  SE_PROG_STREAM_CNTL_2__NORMALIZE_4_MASK                     0X8000
#define  SE_PROG_STREAM_CNTL_2__NORMALIZE_4                          0X8000
#define  SE_PROG_STREAM_CNTL_2__DATA_TYPE_5_MASK                     0Xf0000
#define  SE_PROG_STREAM_CNTL_2__SKIP_DWORDS_5_MASK                   0Xf00000
#define  SE_PROG_STREAM_CNTL_2__DST_VEC_LOC_5_MASK                   0X1f000000
#define  SE_PROG_STREAM_CNTL_2__LAST_VEC_5_MASK                      0X20000000
#define  SE_PROG_STREAM_CNTL_2__LAST_VEC_5                           0X20000000
#define  SE_PROG_STREAM_CNTL_2__SIGNED_5_MASK                        0X40000000
#define  SE_PROG_STREAM_CNTL_2__SIGNED_5                             0X40000000
#define  SE_PROG_STREAM_CNTL_2__NORMALIZE_5_MASK                     0X80000000
#define  SE_PROG_STREAM_CNTL_2__NORMALIZE_5                          0X80000000
#define  SE_PROG_STREAM_CNTL_3__DATA_TYPE_6_MASK                     0Xf
#define  SE_PROG_STREAM_CNTL_3__SKIP_DWORDS_6_MASK                   0Xf0
#define  SE_PROG_STREAM_CNTL_3__DST_VEC_LOC_6_MASK                   0X1f00
#define  SE_PROG_STREAM_CNTL_3__LAST_VEC_6_MASK                      0X2000
#define  SE_PROG_STREAM_CNTL_3__LAST_VEC_6                           0X2000
#define  SE_PROG_STREAM_CNTL_3__SIGNED_6_MASK                        0X4000
#define  SE_PROG_STREAM_CNTL_3__SIGNED_6                             0X4000
#define  SE_PROG_STREAM_CNTL_3__NORMALIZE_6_MASK                     0X8000
#define  SE_PROG_STREAM_CNTL_3__NORMALIZE_6                          0X8000
#define  SE_PROG_STREAM_CNTL_3__DATA_TYPE_7_MASK                     0Xf0000
#define  SE_PROG_STREAM_CNTL_3__SKIP_DWORDS_7_MASK                   0Xf00000
#define  SE_PROG_STREAM_CNTL_3__DST_VEC_LOC_7_MASK                   0X1f000000
#define  SE_PROG_STREAM_CNTL_3__LAST_VEC_7_MASK                      0X20000000
#define  SE_PROG_STREAM_CNTL_3__LAST_VEC_7                           0X20000000
#define  SE_PROG_STREAM_CNTL_3__SIGNED_7_MASK                        0X40000000
#define  SE_PROG_STREAM_CNTL_3__SIGNED_7                             0X40000000
#define  SE_PROG_STREAM_CNTL_3__NORMALIZE_7_MASK                     0X80000000
#define  SE_PROG_STREAM_CNTL_3__NORMALIZE_7                          0X80000000
#define  SE_PROG_STREAM_CNTL_4__DATA_TYPE_8_MASK                     0Xf
#define  SE_PROG_STREAM_CNTL_4__SKIP_DWORDS_8_MASK                   0Xf0
#define  SE_PROG_STREAM_CNTL_4__DST_VEC_LOC_8_MASK                   0X1f00
#define  SE_PROG_STREAM_CNTL_4__LAST_VEC_8_MASK                      0X2000
#define  SE_PROG_STREAM_CNTL_4__LAST_VEC_8                           0X2000
#define  SE_PROG_STREAM_CNTL_4__SIGNED_8_MASK                        0X4000
#define  SE_PROG_STREAM_CNTL_4__SIGNED_8                             0X4000
#define  SE_PROG_STREAM_CNTL_4__NORMALIZE_8_MASK                     0X8000
#define  SE_PROG_STREAM_CNTL_4__NORMALIZE_8                          0X8000
#define  SE_PROG_STREAM_CNTL_4__DATA_TYPE_9_MASK                     0Xf0000
#define  SE_PROG_STREAM_CNTL_4__SKIP_DWORDS_9_MASK                   0Xf00000
#define  SE_PROG_STREAM_CNTL_4__DST_VEC_LOC_9_MASK                   0X1f000000
#define  SE_PROG_STREAM_CNTL_4__LAST_VEC_9_MASK                      0X20000000
#define  SE_PROG_STREAM_CNTL_4__LAST_VEC_9                           0X20000000
#define  SE_PROG_STREAM_CNTL_4__SIGNED_9_MASK                        0X40000000
#define  SE_PROG_STREAM_CNTL_4__SIGNED_9                             0X40000000
#define  SE_PROG_STREAM_CNTL_4__NORMALIZE_9_MASK                     0X80000000
#define  SE_PROG_STREAM_CNTL_4__NORMALIZE_9                          0X80000000
#define  SE_PROG_STREAM_CNTL_5__DATA_TYPE_10_MASK                    0Xf
#define  SE_PROG_STREAM_CNTL_5__SKIP_DWORDS_10_MASK                  0Xf0
#define  SE_PROG_STREAM_CNTL_5__DST_VEC_LOC_10_MASK                  0X1f00
#define  SE_PROG_STREAM_CNTL_5__LAST_VEC_10_MASK                     0X2000
#define  SE_PROG_STREAM_CNTL_5__LAST_VEC_10                          0X2000
#define  SE_PROG_STREAM_CNTL_5__SIGNED_10_MASK                       0X4000
#define  SE_PROG_STREAM_CNTL_5__SIGNED_10                            0X4000
#define  SE_PROG_STREAM_CNTL_5__NORMALIZE_10_MASK                    0X8000
#define  SE_PROG_STREAM_CNTL_5__NORMALIZE_10                         0X8000
#define  SE_PROG_STREAM_CNTL_5__DATA_TYPE_11_MASK                    0Xf0000
#define  SE_PROG_STREAM_CNTL_5__SKIP_DWORDS_11_MASK                  0Xf00000
#define  SE_PROG_STREAM_CNTL_5__DST_VEC_LOC_11_MASK                  0X1f000000
#define  SE_PROG_STREAM_CNTL_5__LAST_VEC_11_MASK                     0X20000000
#define  SE_PROG_STREAM_CNTL_5__LAST_VEC_11                          0X20000000
#define  SE_PROG_STREAM_CNTL_5__SIGNED_11_MASK                       0X40000000
#define  SE_PROG_STREAM_CNTL_5__SIGNED_11                            0X40000000
#define  SE_PROG_STREAM_CNTL_5__NORMALIZE_11_MASK                    0X80000000
#define  SE_PROG_STREAM_CNTL_5__NORMALIZE_11                         0X80000000
#define  SE_PROG_STREAM_CNTL_6__DATA_TYPE_12_MASK                    0Xf
#define  SE_PROG_STREAM_CNTL_6__SKIP_DWORDS_12_MASK                  0Xf0
#define  SE_PROG_STREAM_CNTL_6__DST_VEC_LOC_12_MASK                  0X1f00
#define  SE_PROG_STREAM_CNTL_6__LAST_VEC_12_MASK                     0X2000
#define  SE_PROG_STREAM_CNTL_6__LAST_VEC_12                          0X2000
#define  SE_PROG_STREAM_CNTL_6__SIGNED_12_MASK                       0X4000
#define  SE_PROG_STREAM_CNTL_6__SIGNED_12                            0X4000
#define  SE_PROG_STREAM_CNTL_6__NORMALIZE_12_MASK                    0X8000
#define  SE_PROG_STREAM_CNTL_6__NORMALIZE_12                         0X8000
#define  SE_PROG_STREAM_CNTL_6__DATA_TYPE_13_MASK                    0Xf0000
#define  SE_PROG_STREAM_CNTL_6__SKIP_DWORDS_13_MASK                  0Xf00000
#define  SE_PROG_STREAM_CNTL_6__DST_VEC_LOC_13_MASK                  0X1f000000
#define  SE_PROG_STREAM_CNTL_6__LAST_VEC_13_MASK                     0X20000000
#define  SE_PROG_STREAM_CNTL_6__LAST_VEC_13                          0X20000000
#define  SE_PROG_STREAM_CNTL_6__SIGNED_13_MASK                       0X40000000
#define  SE_PROG_STREAM_CNTL_6__SIGNED_13                            0X40000000
#define  SE_PROG_STREAM_CNTL_6__NORMALIZE_13_MASK                    0X80000000
#define  SE_PROG_STREAM_CNTL_6__NORMALIZE_13                         0X80000000
#define  SE_PROG_STREAM_CNTL_7__DATA_TYPE_14_MASK                    0Xf
#define  SE_PROG_STREAM_CNTL_7__SKIP_DWORDS_14_MASK                  0Xf0
#define  SE_PROG_STREAM_CNTL_7__DST_VEC_LOC_14_MASK                  0X1f00
#define  SE_PROG_STREAM_CNTL_7__LAST_VEC_14_MASK                     0X2000
#define  SE_PROG_STREAM_CNTL_7__LAST_VEC_14                          0X2000
#define  SE_PROG_STREAM_CNTL_7__SIGNED_14_MASK                       0X4000
#define  SE_PROG_STREAM_CNTL_7__SIGNED_14                            0X4000
#define  SE_PROG_STREAM_CNTL_7__NORMALIZE_14_MASK                    0X8000
#define  SE_PROG_STREAM_CNTL_7__NORMALIZE_14                         0X8000
#define  SE_PROG_STREAM_CNTL_7__DATA_TYPE_15_MASK                    0Xf0000
#define  SE_PROG_STREAM_CNTL_7__SKIP_DWORDS_15_MASK                  0Xf00000
#define  SE_PROG_STREAM_CNTL_7__DST_VEC_LOC_15_MASK                  0X1f000000
#define  SE_PROG_STREAM_CNTL_7__LAST_VEC_15_MASK                     0X20000000
#define  SE_PROG_STREAM_CNTL_7__LAST_VEC_15                          0X20000000
#define  SE_PROG_STREAM_CNTL_7__SIGNED_15_MASK                       0X40000000
#define  SE_PROG_STREAM_CNTL_7__SIGNED_15                            0X40000000
#define  SE_PROG_STREAM_CNTL_7__NORMALIZE_15_MASK                    0X80000000
#define  SE_PROG_STREAM_CNTL_7__NORMALIZE_15                         0X80000000
#define  SE_VTX_STATE_CNTL__COLOR_0_ASSEMBLY_CNTL_MASK               0X3
#define  SE_VTX_STATE_CNTL__COLOR_1_ASSEMBLY_CNTL_MASK               0Xc
#define  SE_VTX_STATE_CNTL__COLOR_2_ASSEMBLY_CNTL_MASK               0X30
#define  SE_VTX_STATE_CNTL__COLOR_3_ASSEMBLY_CNTL_MASK               0Xc0
#define  SE_VTX_STATE_CNTL__COLOR_4_ASSEMBLY_CNTL_MASK               0X300
#define  SE_VTX_STATE_CNTL__COLOR_5_ASSEMBLY_CNTL_MASK               0Xc00
#define  SE_VTX_STATE_CNTL__COLOR_6_ASSEMBLY_CNTL_MASK               0X3000
#define  SE_VTX_STATE_CNTL__COLOR_7_ASSEMBLY_CNTL_MASK               0Xc000
#define  SE_VTX_STATE_CNTL__UPDATE_USER_COLOR_0_ENA_MASK             0X10000
#define  SE_VTX_STATE_CNTL__UPDATE_USER_COLOR_0_ENA                  0X10000
#define  SE_VTX_STATE_CNTL__UPDATE_USER_COLOR_1_ENA_MASK             0X20000
#define  SE_VTX_STATE_CNTL__UPDATE_USER_COLOR_1_ENA                  0X20000
#define  SE_VTX_STATE_CNTL__USE_ADDR_IND_TBL_MASK                    0X40000
#define  SE_VTX_STATE_CNTL__USE_ADDR_IND_TBL                         0X40000
#define  SE_VTX_STATE_IND_REG_0__ADDR_0_MASK                         0X7f
#define  SE_VTX_STATE_IND_REG_0__ADDR_1_MASK                         0X7f00
#define  SE_VTX_STATE_IND_REG_0__ADDR_2_MASK                         0X7f0000
#define  SE_VTX_STATE_IND_REG_0__ADDR_3_MASK                         0X7f000000
#define  SE_VTX_STATE_IND_REG_1__ADDR_4_MASK                         0X7f
#define  SE_VTX_STATE_IND_REG_1__ADDR_5_MASK                         0X7f00
#define  SE_VTX_STATE_IND_REG_1__ADDR_6_MASK                         0X7f0000
#define  SE_VTX_STATE_IND_REG_1__ADDR_7_MASK                         0X7f000000
#define  SE_VTX_STATE_IND_REG_2__ADDR_8_MASK                         0X7f
#define  SE_VTX_STATE_IND_REG_2__ADDR_9_MASK                         0X7f00
#define  SE_VTX_STATE_IND_REG_2__ADDR_10_MASK                        0X7f0000
#define  SE_VTX_STATE_IND_REG_2__ADDR_11_MASK                        0X7f000000
#define  SE_VTX_STATE_IND_REG_3__ADDR_12_MASK                        0X7f
#define  SE_VTX_STATE_IND_REG_3__ADDR_13_MASK                        0X7f00
#define  SE_VTX_STATE_IND_REG_3__ADDR_14_MASK                        0X7f0000
#define  SE_VTX_STATE_IND_REG_3__ADDR_15_MASK                        0X7f000000
#define  SE_VTX_STATE_IND_REG_4__ADDR_16_MASK                        0X7f
#define  SE_VTX_STATE_IND_REG_4__ADDR_17_MASK                        0X7f00
#define  SE_VTX_STATE_IND_REG_4__ADDR_18_MASK                        0X7f0000
#define  SE_VTX_STATE_IND_REG_4__ADDR_19_MASK                        0X7f000000
#define  SE_VTX_STATE_IND_REG_5__ADDR_20_MASK                        0X7f
#define  SE_VTX_STATE_IND_REG_5__ADDR_21_MASK                        0X7f00
#define  SE_VTX_STATE_IND_REG_5__ADDR_22_MASK                        0X7f0000
#define  SE_VTX_STATE_IND_REG_5__ADDR_23_MASK                        0X7f000000
#define  SE_VTX_STATE_IND_REG_6__ADDR_24_MASK                        0X7f
#define  SE_VTX_STATE_IND_REG_6__ADDR_25_MASK                        0X7f00
#define  SE_VTX_STATE_IND_REG_6__ADDR_26_MASK                        0X7f0000
#define  SE_VTX_STATE_IND_REG_6__ADDR_27_MASK                        0X7f000000
#define  SE_VTX_STATE_IND_REG_7__ADDR_28_MASK                        0X7f
#define  SE_VTX_STATE_IND_REG_7__ADDR_29_MASK                        0X7f00
#define  SE_VTX_STATE_IND_REG_7__ADDR_30_MASK                        0X7f0000
#define  SE_VTX_STATE_IND_REG_7__ADDR_31_MASK                        0X7f000000
#define  SE_VTX_STATE_IND_REG_8__ADDR_32_MASK                        0X7f
#define  SE_VTX_STATE_IND_REG_8__ADDR_33_MASK                        0X7f00
#define  SE_VTX_STATE_IND_REG_8__ADDR_34_MASK                        0X7f0000
#define  SE_VTX_STATE_IND_REG_8__ADDR_35_MASK                        0X7f000000
#define  SE_VTX_STATE_IND_REG_9__ADDR_36_MASK                        0X7f
#define  SE_VTX_STATE_IND_REG_9__ADDR_37_MASK                        0X7f00
#define  SE_VTX_STATE_IND_REG_9__ADDR_38_MASK                        0X7f0000
#define  SE_VTX_STATE_IND_REG_9__ADDR_39_MASK                        0X7f000000
#define  SE_VTX_STATE_IND_REG_10__ADDR_40_MASK                       0X7f
#define  SE_VTX_STATE_IND_REG_10__ADDR_41_MASK                       0X7f00
#define  SE_VTX_STATE_IND_REG_10__ADDR_42_MASK                       0X7f0000
#define  SE_VTX_STATE_IND_REG_10__ADDR_43_MASK                       0X7f000000
#define  SE_VTX_STATE_IND_REG_11__ADDR_44_MASK                       0X7f
#define  SE_VTX_STATE_IND_REG_11__ADDR_45_MASK                       0X7f00
#define  SE_VTX_STATE_IND_REG_11__ADDR_46_MASK                       0X7f0000
#define  SE_VTX_STATE_IND_REG_11__ADDR_47_MASK                       0X7f000000
#define  SE_VTX_STATE_IND_REG_12__ADDR_48_MASK                       0X7f
#define  SE_VTX_STATE_IND_REG_12__ADDR_49_MASK                       0X7f00
#define  SE_VTX_STATE_IND_REG_12__ADDR_50_MASK                       0X7f0000
#define  SE_VTX_STATE_IND_REG_12__ADDR_51_MASK                       0X7f000000
#define  SE_VTX_STATE_IND_REG_13__ADDR_52_MASK                       0X7f
#define  SE_VTX_STATE_IND_REG_13__ADDR_53_MASK                       0X7f00
#define  SE_VTX_STATE_IND_REG_13__ADDR_54_MASK                       0X7f0000
#define  SE_VTX_STATE_IND_REG_13__ADDR_55_MASK                       0X7f000000
#define  SE_VTX_STATE_IND_REG_14__ADDR_56_MASK                       0X7f
#define  SE_VTX_STATE_IND_REG_14__ADDR_57_MASK                       0X7f00
#define  SE_VTX_STATE_IND_REG_14__ADDR_58_MASK                       0X7f0000
#define  SE_VTX_STATE_IND_REG_14__ADDR_59_MASK                       0X7f000000
#define  SE_VTX_STATE_IND_REG_15__ADDR_60_MASK                       0X7f
#define  SE_VTX_STATE_IND_REG_15__ADDR_61_MASK                       0X7f00
#define  SE_VTX_STATE_IND_REG_15__ADDR_62_MASK                       0X7f0000
#define  SE_VTX_STATE_IND_REG_15__ADDR_63_MASK                       0X7f000000
#define  SE_TCL_VECTOR_INDX_REG__OCTWORD_OFFSET_R2_MASK              0X3ff
#define  SE_TCL_VECTOR_INDX_REG__OCTWORD_STRIDE_MASK                 0X7f0000
#define  SE_TCL_VECTOR_INDX_REG__DWORD_COUNT_MASK                    0X30000000
#define  SE_TCL_SCALAR_INDX_REG__DWORD_OFFSET_R2_MASK                0X3ff
#define  SE_TCL_SCALAR_INDX_REG__DWORD_STRIDE_MASK                   0X7f0000
#define  SE_TCL_MATRIX_SEL_0__MODELVIEW_MTX_0_SEL_MASK               0Xff
#define  SE_TCL_MATRIX_SEL_0__MODELVIEW_MTX_1_SEL_MASK               0Xff00
#define  SE_TCL_MATRIX_SEL_0__MODELVIEW_MTX_2_SEL_MASK               0Xff0000
#define  SE_TCL_MATRIX_SEL_0__MODELVIEW_MTX_3_SEL_MASK               0Xff000000
#define  SE_TCL_MATRIX_SEL_1__IT_MODELVIEW_MTX_0_SEL_MASK            0Xff
#define  SE_TCL_MATRIX_SEL_1__IT_MODELVIEW_MTX_1_SEL_MASK            0Xff00
#define  SE_TCL_MATRIX_SEL_1__IT_MODELVIEW_MTX_2_SEL_MASK            0Xff0000
#define  SE_TCL_MATRIX_SEL_1__IT_MODELVIEW_MTX_3_SEL_MASK            0Xff000000
#define  SE_TCL_MATRIX_SEL_2__MODEL2CLIP_MTX_0_SEL_MASK              0Xff
#define  SE_TCL_MATRIX_SEL_2__MODEL2CLIP_MTX_1_SEL_MASK              0Xff00
#define  SE_TCL_MATRIX_SEL_2__MODEL2CLIP_MTX_2_SEL_MASK              0Xff0000
#define  SE_TCL_MATRIX_SEL_2__MODEL2CLIP_MTX_3_SEL_MASK              0Xff000000
#define  SE_TCL_MATRIX_SEL_3__TEX_XFORM_MTX_0_SEL_MASK               0Xff
#define  SE_TCL_MATRIX_SEL_3__TEX_XFORM_MTX_1_SEL_MASK               0Xff00
#define  SE_TCL_MATRIX_SEL_3__TEX_XFORM_MTX_2_SEL_MASK               0Xff0000
#define  SE_TCL_MATRIX_SEL_3__TEX_XFORM_MTX_3_SEL_MASK               0Xff000000
#define  SE_TCL_MATRIX_SEL_4__TEX_XFORM_MTX_4_SEL_MASK               0Xff
#define  SE_TCL_MATRIX_SEL_4__TEX_XFORM_MTX_5_SEL_MASK               0Xff00
#define  SE_TCL_PER_VTX_MTX_CNTL__MV_MTX_0_INDX_MASK                 0Xff
#define  SE_TCL_PER_VTX_MTX_CNTL__ITMV_MTX_0_INDX_MASK               0Xff00
#define  SE_TCL_PER_VTX_MTX_CNTL__M2C_MTX_0_INDX_MASK                0Xff0000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_XYZW_SEL_MASK               0X1
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_XYZW_SEL                    0X1
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_COLOR_0_SEL_MASK            0X100
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_COLOR_0_SEL                 0X100
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_COLOR_1_SEL_MASK            0X200
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_COLOR_1_SEL                 0X200
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_0_SEL_MASK              0X10000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_0_SEL                   0X10000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_1_SEL_MASK              0X20000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_1_SEL                   0X20000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_2_SEL_MASK              0X40000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_2_SEL                   0X40000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_3_SEL_MASK              0X80000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_3_SEL                   0X80000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_4_SEL_MASK              0X100000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_4_SEL                   0X100000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_5_SEL_MASK              0X200000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_TEX_5_SEL                   0X200000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_DISCRETE_FOG_SEL_MASK       0X1000000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_DISCRETE_FOG_SEL            0X1000000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_PT_SIZE_SEL_MASK            0X2000000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__VTX_PT_SIZE_SEL                 0X2000000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__FORCE_IN_ORDER_PROC_MASK        0X80000000
#define  SE_TCL_OUTPUT_VTX_COMP_SEL__FORCE_IN_ORDER_PROC             0X80000000
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_0__VERTEX_POSITION_ADDR_MASK   0Xff
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_1__VTX_COLOR_0_ADDR_MASK       0Xff
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_1__VTX_COLOR_1_ADDR_MASK       0Xff00
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_2__VTX_TEX_0_ADDR_MASK         0Xff
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_2__VTX_TEX_1_ADDR_MASK         0Xff00
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_2__VTX_TEX_2_ADDR_MASK         0Xff0000
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_2__VTX_TEX_3_ADDR_MASK         0Xff000000
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_3__VTX_TEX_4_ADDR_MASK         0Xff
#define  SE_TCL_INPUT_VTX_VECTOR_ADDR_3__VTX_TEX_5_ADDR_MASK         0Xff00
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LIGHTING_ENA_MASK                0X1
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LIGHTING_ENA                     0X1
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LIGHTING_IN_MODEL_MASK           0X2
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LIGHTING_IN_MODEL                0X2
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LOCAL_VIEWER_MASK                0X4
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LOCAL_VIEWER                     0X4
#define  SE_TCL_LIGHT_MODEL_CNTL_0__NORMALIZE_NORMAL_MASK            0X8
#define  SE_TCL_LIGHT_MODEL_CNTL_0__NORMALIZE_NORMAL                 0X8
#define  SE_TCL_LIGHT_MODEL_CNTL_0__RESCALE_NORMAL_MASK              0X10
#define  SE_TCL_LIGHT_MODEL_CNTL_0__RESCALE_NORMAL                   0X10
#define  SE_TCL_LIGHT_MODEL_CNTL_0__SPECULAR_ENA_MASK                0X20
#define  SE_TCL_LIGHT_MODEL_CNTL_0__SPECULAR_ENA                     0X20
#define  SE_TCL_LIGHT_MODEL_CNTL_0__DIFFUSE_SPECULAR_COMBINE_MASK    0X40
#define  SE_TCL_LIGHT_MODEL_CNTL_0__DIFFUSE_SPECULAR_COMBINE         0X40
#define  SE_TCL_LIGHT_MODEL_CNTL_0__ALPHA_LIGHTING_MASK              0X80
#define  SE_TCL_LIGHT_MODEL_CNTL_0__ALPHA_LIGHTING                   0X80
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LOC_LIGHT_W_SCALE_SUB_MASK       0X100
#define  SE_TCL_LIGHT_MODEL_CNTL_0__LOC_LIGHT_W_SCALE_SUB            0X100
#define  SE_TCL_LIGHT_MODEL_CNTL_0__NO_NORMAL_DO_AMB_ONLY_MASK       0X200
#define  SE_TCL_LIGHT_MODEL_CNTL_0__NO_NORMAL_DO_AMB_ONLY            0X200
#define  SE_TCL_LIGHT_MODEL_CNTL_0__TWO_SIDED_LIGHTING_ENA_MASK      0X400
#define  SE_TCL_LIGHT_MODEL_CNTL_0__TWO_SIDED_LIGHTING_ENA           0X400
#define  SE_TCL_LIGHT_MODEL_CNTL_0__FRONT_SHININESS_SRC_MASK         0X1800
#define  SE_TCL_LIGHT_MODEL_CNTL_0__BACK_SHININESS_SRC_MASK          0X6000
#define  SE_TCL_LIGHT_MODEL_CNTL_0__WAIT_ON_CLIP_DIS_MASK            0X8000
#define  SE_TCL_LIGHT_MODEL_CNTL_0__WAIT_ON_CLIP_DIS                 0X8000
#define  SE_TCL_LIGHT_MODEL_CNTL_0__CLIP_DBL_BUF_ENA_MASK            0X10000
#define  SE_TCL_LIGHT_MODEL_CNTL_0__CLIP_DBL_BUF_ENA                 0X10000
#define  SE_TCL_LIGHT_MODEL_CNTL_1__FRONT_EMISSIVE_SRC_MASK          0Xf
#define  SE_TCL_LIGHT_MODEL_CNTL_1__FRONT_AMBIENT_SRC_MASK           0Xf0
#define  SE_TCL_LIGHT_MODEL_CNTL_1__FRONT_DIFFUSE_SRC_MASK           0Xf00
#define  SE_TCL_LIGHT_MODEL_CNTL_1__FRONT_SPECULAR_SRC_MASK          0Xf000
#define  SE_TCL_LIGHT_MODEL_CNTL_1__BACK_EMISSIVE_SRC_MASK           0Xf0000
#define  SE_TCL_LIGHT_MODEL_CNTL_1__BACK_AMBIENT_SRC_MASK            0Xf00000
#define  SE_TCL_LIGHT_MODEL_CNTL_1__BACK_DIFFUSE_SRC_MASK            0Xf000000
#define  SE_TCL_LIGHT_MODEL_CNTL_1__BACK_SPECULAR_SRC_MASK           0Xf0000000
#define  SE_TCL_PER_LIGHT_CNTL_0__LIGHT_ENA_0_MASK                   0X1
#define  SE_TCL_PER_LIGHT_CNTL_0__LIGHT_ENA_0                        0X1
#define  SE_TCL_PER_LIGHT_CNTL_0__AMBIENT_ENA_0_MASK                 0X2
#define  SE_TCL_PER_LIGHT_CNTL_0__AMBIENT_ENA_0                      0X2
#define  SE_TCL_PER_LIGHT_CNTL_0__SPECULAR_ENA_0_MASK                0X4
#define  SE_TCL_PER_LIGHT_CNTL_0__SPECULAR_ENA_0                     0X4
#define  SE_TCL_PER_LIGHT_CNTL_0__LOCAL_LIGHT_0_MASK                 0X8
#define  SE_TCL_PER_LIGHT_CNTL_0__LOCAL_LIGHT_0                      0X8
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_ENA_0_MASK                    0X10
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_ENA_0                         0X10
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_DUAL_CONE_0_MASK              0X20
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_DUAL_CONE_0                   0X20
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_ENA_0_MASK                 0X40
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_ENA_0                      0X40
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_CONSTANT_ENA_0_MASK        0X80
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_CONSTANT_ENA_0             0X80
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM0_MASK            0X100
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM0                 0X100
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM1_MASK            0X200
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM1                 0X200
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM2_MASK            0X400
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM2                 0X400
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM3_MASK            0X800
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_1BIT_NUM3                 0X800
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_2BIT_NUM0_MASK            0X3000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT0_2BIT_NUM1_MASK            0Xc000
#define  SE_TCL_PER_LIGHT_CNTL_0__LIGHT_ENA_1_MASK                   0X10000
#define  SE_TCL_PER_LIGHT_CNTL_0__LIGHT_ENA_1                        0X10000
#define  SE_TCL_PER_LIGHT_CNTL_0__AMBIENT_ENA_1_MASK                 0X20000
#define  SE_TCL_PER_LIGHT_CNTL_0__AMBIENT_ENA_1                      0X20000
#define  SE_TCL_PER_LIGHT_CNTL_0__SPECULAR_ENA_1_MASK                0X40000
#define  SE_TCL_PER_LIGHT_CNTL_0__SPECULAR_ENA_1                     0X40000
#define  SE_TCL_PER_LIGHT_CNTL_0__LOCAL_LIGHT_1_MASK                 0X80000
#define  SE_TCL_PER_LIGHT_CNTL_0__LOCAL_LIGHT_1                      0X80000
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_ENA_1_MASK                    0X100000
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_ENA_1                         0X100000
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_DUAL_CONE_1_MASK              0X200000
#define  SE_TCL_PER_LIGHT_CNTL_0__SPOT_DUAL_CONE_1                   0X200000
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_ENA_1_MASK                 0X400000
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_ENA_1                      0X400000
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_CONSTANT_ENA_1_MASK        0X800000
#define  SE_TCL_PER_LIGHT_CNTL_0__RNG_ATT_CONSTANT_ENA_1             0X800000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM0_MASK            0X1000000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM0                 0X1000000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM1_MASK            0X2000000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM1                 0X2000000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM2_MASK            0X4000000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM2                 0X4000000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM3_MASK            0X8000000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_1BIT_NUM3                 0X8000000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_2BIT_NUM0_MASK            0X30000000
#define  SE_TCL_PER_LIGHT_CNTL_0__RSVD_LT1_2BIT_NUM1_MASK            0Xc0000000
#define  SE_TCL_PER_LIGHT_CNTL_1__LIGHT_ENA_2_MASK                   0X1
#define  SE_TCL_PER_LIGHT_CNTL_1__LIGHT_ENA_2                        0X1
#define  SE_TCL_PER_LIGHT_CNTL_1__AMBIENT_ENA_2_MASK                 0X2
#define  SE_TCL_PER_LIGHT_CNTL_1__AMBIENT_ENA_2                      0X2
#define  SE_TCL_PER_LIGHT_CNTL_1__SPECULAR_ENA_2_MASK                0X4
#define  SE_TCL_PER_LIGHT_CNTL_1__SPECULAR_ENA_2                     0X4
#define  SE_TCL_PER_LIGHT_CNTL_1__LOCAL_LIGHT_2_MASK                 0X8
#define  SE_TCL_PER_LIGHT_CNTL_1__LOCAL_LIGHT_2                      0X8
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_ENA_2_MASK                    0X10
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_ENA_2                         0X10
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_DUAL_CONE_2_MASK              0X20
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_DUAL_CONE_2                   0X20
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_ENA_2_MASK                 0X40
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_ENA_2                      0X40
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_CONSTANT_ENA_2_MASK        0X80
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_CONSTANT_ENA_2             0X80
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM0_MASK            0X100
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM0                 0X100
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM1_MASK            0X200
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM1                 0X200
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM2_MASK            0X400
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM2                 0X400
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM3_MASK            0X800
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_1BIT_NUM3                 0X800
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_2BIT_NUM0_MASK            0X3000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT2_2BIT_NUM1_MASK            0Xc000
#define  SE_TCL_PER_LIGHT_CNTL_1__LIGHT_ENA_3_MASK                   0X10000
#define  SE_TCL_PER_LIGHT_CNTL_1__LIGHT_ENA_3                        0X10000
#define  SE_TCL_PER_LIGHT_CNTL_1__AMBIENT_ENA_3_MASK                 0X20000
#define  SE_TCL_PER_LIGHT_CNTL_1__AMBIENT_ENA_3                      0X20000
#define  SE_TCL_PER_LIGHT_CNTL_1__SPECULAR_ENA_3_MASK                0X40000
#define  SE_TCL_PER_LIGHT_CNTL_1__SPECULAR_ENA_3                     0X40000
#define  SE_TCL_PER_LIGHT_CNTL_1__LOCAL_LIGHT_3_MASK                 0X80000
#define  SE_TCL_PER_LIGHT_CNTL_1__LOCAL_LIGHT_3                      0X80000
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_ENA_3_MASK                    0X100000
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_ENA_3                         0X100000
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_DUAL_CONE_3_MASK              0X200000
#define  SE_TCL_PER_LIGHT_CNTL_1__SPOT_DUAL_CONE_3                   0X200000
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_ENA_3_MASK                 0X400000
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_ENA_3                      0X400000
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_CONSTANT_ENA_3_MASK        0X800000
#define  SE_TCL_PER_LIGHT_CNTL_1__RNG_ATT_CONSTANT_ENA_3             0X800000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM0_MASK            0X1000000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM0                 0X1000000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM1_MASK            0X2000000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM1                 0X2000000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM2_MASK            0X4000000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM2                 0X4000000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM3_MASK            0X8000000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_1BIT_NUM3                 0X8000000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_2BIT_NUM0_MASK            0X30000000
#define  SE_TCL_PER_LIGHT_CNTL_1__RSVD_LT3_2BIT_NUM1_MASK            0Xc0000000
#define  SE_TCL_PER_LIGHT_CNTL_2__LIGHT_ENA_4_MASK                   0X1
#define  SE_TCL_PER_LIGHT_CNTL_2__LIGHT_ENA_4                        0X1
#define  SE_TCL_PER_LIGHT_CNTL_2__AMBIENT_ENA_4_MASK                 0X2
#define  SE_TCL_PER_LIGHT_CNTL_2__AMBIENT_ENA_4                      0X2
#define  SE_TCL_PER_LIGHT_CNTL_2__SPECULAR_ENA_4_MASK                0X4
#define  SE_TCL_PER_LIGHT_CNTL_2__SPECULAR_ENA_4                     0X4
#define  SE_TCL_PER_LIGHT_CNTL_2__LOCAL_LIGHT_4_MASK                 0X8
#define  SE_TCL_PER_LIGHT_CNTL_2__LOCAL_LIGHT_4                      0X8
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_ENA_4_MASK                    0X10
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_ENA_4                         0X10
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_DUAL_CONE_4_MASK              0X20
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_DUAL_CONE_4                   0X20
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_ENA_4_MASK                 0X40
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_ENA_4                      0X40
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_CONSTANT_ENA_4_MASK        0X80
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_CONSTANT_ENA_4             0X80
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM0_MASK            0X100
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM0                 0X100
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM1_MASK            0X200
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM1                 0X200
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM2_MASK            0X400
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM2                 0X400
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM3_MASK            0X800
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_1BIT_NUM3                 0X800
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_2BIT_NUM0_MASK            0X3000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT4_2BIT_NUM1_MASK            0Xc000
#define  SE_TCL_PER_LIGHT_CNTL_2__LIGHT_ENA_5_MASK                   0X10000
#define  SE_TCL_PER_LIGHT_CNTL_2__LIGHT_ENA_5                        0X10000
#define  SE_TCL_PER_LIGHT_CNTL_2__AMBIENT_ENA_5_MASK                 0X20000
#define  SE_TCL_PER_LIGHT_CNTL_2__AMBIENT_ENA_5                      0X20000
#define  SE_TCL_PER_LIGHT_CNTL_2__SPECULAR_ENA_5_MASK                0X40000
#define  SE_TCL_PER_LIGHT_CNTL_2__SPECULAR_ENA_5                     0X40000
#define  SE_TCL_PER_LIGHT_CNTL_2__LOCAL_LIGHT_5_MASK                 0X80000
#define  SE_TCL_PER_LIGHT_CNTL_2__LOCAL_LIGHT_5                      0X80000
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_ENA_5_MASK                    0X100000
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_ENA_5                         0X100000
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_DUAL_CONE_5_MASK              0X200000
#define  SE_TCL_PER_LIGHT_CNTL_2__SPOT_DUAL_CONE_5                   0X200000
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_ENA_5_MASK                 0X400000
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_ENA_5                      0X400000
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_CONSTANT_ENA_5_MASK        0X800000
#define  SE_TCL_PER_LIGHT_CNTL_2__RNG_ATT_CONSTANT_ENA_5             0X800000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM0_MASK            0X1000000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM0                 0X1000000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM1_MASK            0X2000000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM1                 0X2000000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM2_MASK            0X4000000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM2                 0X4000000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM3_MASK            0X8000000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_1BIT_NUM3                 0X8000000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_2BIT_NUM0_MASK            0X30000000
#define  SE_TCL_PER_LIGHT_CNTL_2__RSVD_LT5_2BIT_NUM1_MASK            0Xc0000000
#define  SE_TCL_PER_LIGHT_CNTL_3__LIGHT_ENA_6_MASK                   0X1
#define  SE_TCL_PER_LIGHT_CNTL_3__LIGHT_ENA_6                        0X1
#define  SE_TCL_PER_LIGHT_CNTL_3__AMBIENT_ENA_6_MASK                 0X2
#define  SE_TCL_PER_LIGHT_CNTL_3__AMBIENT_ENA_6                      0X2
#define  SE_TCL_PER_LIGHT_CNTL_3__SPECULAR_ENA_6_MASK                0X4
#define  SE_TCL_PER_LIGHT_CNTL_3__SPECULAR_ENA_6                     0X4
#define  SE_TCL_PER_LIGHT_CNTL_3__LOCAL_LIGHT_6_MASK                 0X8
#define  SE_TCL_PER_LIGHT_CNTL_3__LOCAL_LIGHT_6                      0X8
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_ENA_6_MASK                    0X10
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_ENA_6                         0X10
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_DUAL_CONE_6_MASK              0X20
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_DUAL_CONE_6                   0X20
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_ENA_6_MASK                 0X40
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_ENA_6                      0X40
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_CONSTANT_ENA_6_MASK        0X80
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_CONSTANT_ENA_6             0X80
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM0_MASK            0X100
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM0                 0X100
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM1_MASK            0X200
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM1                 0X200
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM2_MASK            0X400
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM2                 0X400
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM3_MASK            0X800
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_1BIT_NUM3                 0X800
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_2BIT_NUM0_MASK            0X3000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT6_2BIT_NUM1_MASK            0Xc000
#define  SE_TCL_PER_LIGHT_CNTL_3__LIGHT_ENA_7_MASK                   0X10000
#define  SE_TCL_PER_LIGHT_CNTL_3__LIGHT_ENA_7                        0X10000
#define  SE_TCL_PER_LIGHT_CNTL_3__AMBIENT_ENA_7_MASK                 0X20000
#define  SE_TCL_PER_LIGHT_CNTL_3__AMBIENT_ENA_7                      0X20000
#define  SE_TCL_PER_LIGHT_CNTL_3__SPECULAR_ENA_7_MASK                0X40000
#define  SE_TCL_PER_LIGHT_CNTL_3__SPECULAR_ENA_7                     0X40000
#define  SE_TCL_PER_LIGHT_CNTL_3__LOCAL_LIGHT_7_MASK                 0X80000
#define  SE_TCL_PER_LIGHT_CNTL_3__LOCAL_LIGHT_7                      0X80000
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_ENA_7_MASK                    0X100000
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_ENA_7                         0X100000
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_DUAL_CONE_7_MASK              0X200000
#define  SE_TCL_PER_LIGHT_CNTL_3__SPOT_DUAL_CONE_7                   0X200000
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_ENA_7_MASK                 0X400000
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_ENA_7                      0X400000
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_CONSTANT_ENA_7_MASK        0X800000
#define  SE_TCL_PER_LIGHT_CNTL_3__RNG_ATT_CONSTANT_ENA_7             0X800000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM0_MASK            0X1000000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM0                 0X1000000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM1_MASK            0X2000000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM1                 0X2000000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM2_MASK            0X4000000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM2                 0X4000000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM3_MASK            0X8000000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_1BIT_NUM3                 0X8000000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_2BIT_NUM0_MASK            0X30000000
#define  SE_TCL_PER_LIGHT_CNTL_3__RSVD_LT7_2BIT_NUM1_MASK            0Xc0000000
#define  SE_TCL_DEBUG_0__DEBUG_RD_SEL_ENA_MASK                       0X1
#define  SE_TCL_DEBUG_0__DEBUG_RD_SEL_ENA                            0X1
#define  SE_TCL_DEBUG_0__DEBUG_RD_SEL_MASK                           0X2
#define  SE_TCL_DEBUG_0__DEBUG_RD_SEL                                0X2
#define  SE_TCL_DEBUG_0__DEBUG_IMM_RD_MASK                           0X4
#define  SE_TCL_DEBUG_0__DEBUG_IMM_RD                                0X4
#define  SE_TCL_DEBUG_0__ST_UPD_FIFO_SZ_MASK                         0X18
#define  SE_TCL_DEBUG_0__DIS_CLIP_ERR_DETECT_MASK                    0X20
#define  SE_TCL_DEBUG_0__DIS_CLIP_ERR_DETECT                         0X20
#define  SE_TCL_FPU_LATENCY_R2__VE_ENG_LATENCY_MASK                  0X1f
#define  SE_TCL_FPU_LATENCY_R2__VE_MULT_LATENCY_MASK                 0X3e0
#define  SE_TCL_FPU_LATENCY_R2__VE_ACCUM_LATENCY_MASK                0X7c00
#define  SE_TCL_FPU_LATENCY_R2__SC_ENG_LATENCY_MASK                  0Xf8000
#define  SE_TCL_FPU_LATENCY_R2__VE_OUT_LATENCY_MASK                  0X1f00000
#define  SE_TCL_FPU_LATENCY_R2__SC_MATH_LATENCY_MASK                 0X3e000000
#define  SE_TCL_FPU_LATENCY_R2__RSVD_LTNCY_2BIT_MASK                 0Xc0000000
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_0_MASK                0Xf
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_1_MASK                0Xf0
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_2_MASK                0Xf00
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_3_MASK                0Xf000
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_4_MASK                0Xf0000
#define  SE_TCL_TEX_PROC_CNTL_2__TCG_COMP_MASK_5_MASK                0Xf00000
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_0_MASK                0Xf
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_1_MASK                0Xf0
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_2_MASK                0Xf00
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_3_MASK                0Xf000
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_4_MASK                0Xf0000
#define  SE_TCL_TEX_PROC_CNTL_3__TCG_INPUT_TEX_5_MASK                0Xf00000
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_0_MASK              0X1
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_0                   0X1
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_1_MASK              0X2
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_1                   0X2
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_2_MASK              0X4
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_2                   0X4
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_3_MASK              0X8
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_3                   0X8
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_4_MASK              0X10
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_4                   0X10
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_5_MASK              0X20
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_CS_PROC_ENA_5                   0X20
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_0_MASK                0X100
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_0                     0X100
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_1_MASK                0X200
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_1                     0X200
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_2_MASK                0X400
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_2                     0X400
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_3_MASK                0X800
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_3                     0X800
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_4_MASK                0X1000
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_4                     0X1000
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_5_MASK                0X2000
#define  SE_TCL_TEX_PROC_CNTL_0__TEX_XFORM_ENA_5                     0X2000
#define  SE_TCL_TEX_PROC_CNTL_0__TCG_FORCE_W_TO_ONE_MASK             0X10000
#define  SE_TCL_TEX_PROC_CNTL_0__TCG_FORCE_W_TO_ONE                  0X10000
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_0_MASK              0Xf
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_1_MASK              0Xf0
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_2_MASK              0Xf00
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_3_MASK              0Xf000
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_4_MASK              0Xf0000
#define  SE_TCL_TEX_PROC_CNTL_1__TEX_CS_PROC_SRC_5_MASK              0Xf00000
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_0_MASK               0Xf
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_1_MASK               0Xf0
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_2_MASK               0Xf00
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_3_MASK               0Xf000
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_4_MASK               0Xf0000
#define  SE_TCL_TEX_CYL_WRAP_CNTL__TEX_CYL_WRAP_5_MASK               0Xf00000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_IN_CLIP_SPACE_MASK           0X1
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_IN_CLIP_SPACE                0X1
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_IN_MODEL_SPACE_MASK          0X2
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_IN_MODEL_SPACE               0X2
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_0_MASK                   0X4
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_0                        0X4
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_1_MASK                   0X8
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_1                        0X8
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_2_MASK                   0X10
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_2                        0X10
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_3_MASK                   0X20
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_3                        0X20
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_4_MASK                   0X40
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_4                        0X40
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_5_MASK                   0X80
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_ENA_5                        0X80
#define  SE_TCL_UCP_VTX_BLEND_CNTL__FOG_MODE_MASK                    0X300
#define  SE_TCL_UCP_VTX_BLEND_CNTL__RNG_BASED_FOG_MASK               0X400
#define  SE_TCL_UCP_VTX_BLEND_CNTL__RNG_BASED_FOG                    0X400
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CLIP_DISABLE_MASK                0X800
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CLIP_DISABLE                     0X800
#define  SE_TCL_UCP_VTX_BLEND_CNTL__BLEND_OP_CNT_MASK                0X7000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__USE_ST_BLEND_OP_CNT_MASK         0X8000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__USE_ST_BLEND_OP_CNT              0X8000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__POSITION_BLEND_OPERATION_MASK    0X10000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__POSITION_BLEND_OPERATION         0X10000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__NORMAL_BLEND_OPERATION_MASK      0X20000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__NORMAL_BLEND_OPERATION           0X20000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_0_MASK             0X40000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_0                  0X40000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_1_MASK             0X80000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_1                  0X80000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_2_MASK             0X100000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_2                  0X100000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_3_MASK             0X200000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_SRC_3                  0X200000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__BLEND_WEIGHT_MINUS_ONE_MASK      0X400000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__BLEND_WEIGHT_MINUS_ONE           0X400000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_USE_PROJ_MTX_MASK      0X800000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_USE_PROJ_MTX           0X800000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_2_OPTIMIZE_MASK        0X1000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__VTX_BLEND_2_OPTIMIZE             0X1000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_EQ_0_ENA_MASK               0X2000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_EQ_0_ENA                    0X2000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_METHOD_MASK                 0Xc000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULLING_FF_DIR_MASK              0X10000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULLING_FF_DIR                   0X10000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_FF_ENA_MASK                 0X20000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_FF_ENA                      0X20000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_BF_ENA_MASK                 0X40000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__CULL_BF_ENA                      0X40000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_CULL_ONLY_ENA_MASK           0X80000000
#define  SE_TCL_UCP_VTX_BLEND_CNTL__UCP_CULL_ONLY_ENA                0X80000000
#define  SE_TCL_POINT_SPRITE_CNTL__PS_MULT_MASK                      0X7
#define  SE_TCL_POINT_SPRITE_CNTL__PS_LIN_ATT_ZERO_MASK              0X8
#define  SE_TCL_POINT_SPRITE_CNTL__PS_LIN_ATT_ZERO                   0X8
#define  SE_TCL_POINT_SPRITE_CNTL__PS_USE_MODEL_EYE_VEC_MASK         0X10
#define  SE_TCL_POINT_SPRITE_CNTL__PS_USE_MODEL_EYE_VEC              0X10
#define  SE_TCL_POINT_SPRITE_CNTL__PS_ATT_ALPHA_MASK                 0X20
#define  SE_TCL_POINT_SPRITE_CNTL__PS_ATT_ALPHA                      0X20
#define  SE_TCL_POINT_SPRITE_CNTL__PS_UCP_MODE_MASK                  0Xc0
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_0_MASK                 0X100
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_0                      0X100
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_1_MASK                 0X200
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_1                      0X200
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_2_MASK                 0X400
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_2                      0X400
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_3_MASK                 0X800
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_3                      0X800
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_4_MASK                 0X1000
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_4                      0X1000
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_5_MASK                 0X2000
#define  SE_TCL_POINT_SPRITE_CNTL__PS_GEN_TEX_5                      0X2000
#define  SE_TCL_POINT_SPRITE_CNTL__PS_SE_SEL_STATE_SIZE_MASK         0X10000
#define  SE_TCL_POINT_SPRITE_CNTL__PS_SE_SEL_STATE_SIZE              0X10000
#define  SE_TCL_POINT_SPRITE_CNTL__PS_DIS_VV_EARLY_EXIT_MASK         0X20000
#define  SE_TCL_POINT_SPRITE_CNTL__PS_DIS_VV_EARLY_EXIT              0X20000
#define  SE_PVS_CNTL__PVS_FIRST_INST_MASK                            0X3ff
#define  SE_PVS_CNTL__PVS_XYZW_VALID_INST_MASK                       0Xffc00
#define  SE_PVS_CNTL__PVS_LAST_INST_MASK                             0X3ff00000
#define  SE_PVS_CONST_CNTL__PVS_CONST_BASE_OFFSET_MASK               0Xff
#define  SE_PVS_CONST_CNTL__PVS_MAX_CONST_ADDR_MASK                  0Xff0000
#define  RE_WIDTH_HEIGHT__WIDTH_MASK                                 0X7ff
#define  RE_WIDTH_HEIGHT__HEIGHT_MASK                                0X7ff0000
#define  RE_POINTSIZE__POINTSIZE_MASK                                0Xffff
#define  RE_POINTSIZE__MAXPOINTSIZE_MASK                             0Xffff0000
#define  SE_CNTL__FFACE_CULL_DIR_MASK                                0X1
#define  SE_CNTL__FFACE_CULL_DIR                                     0X1
#define  SE_CNTL__BFACE_CULL_FCN_MASK                                0X6
#define  SE_CNTL__FFACE_CULL_FCN_MASK                                0X18
#define  SE_CNTL__FLAT_SHADE_VTX_MASK                                0Xc0
#define  SE_CNTL__DIFFUSE_SHADE_FCN_MASK                             0X300
#define  SE_CNTL__ALPHA_SHADE_FCN_MASK                               0Xc00
#define  SE_CNTL__SPECULAR_SHADE_FCN_MASK                            0X3000
#define  SE_CNTL__FOG_SHADE_FCN_MASK                                 0Xc000
#define  SE_CNTL__ZBIAS_EN_POINT_MASK                                0X10000
#define  SE_CNTL__ZBIAS_EN_POINT                                     0X10000
#define  SE_CNTL__ZBIAS_EN_LINE_MASK                                 0X20000
#define  SE_CNTL__ZBIAS_EN_LINE                                      0X20000
#define  SE_CNTL__ZBIAS_EN_TRI_MASK                                  0X40000
#define  SE_CNTL__ZBIAS_EN_TRI                                       0X40000
#define  SE_CNTL__WIDELINE_EN_MASK                                   0X100000
#define  SE_CNTL__WIDELINE_EN                                        0X100000
#define  SE_CNTL__DISCRETE_FOG_SHADE_FCN_MASK                        0X3000000
#define  SE_CNTL__VTX_PIXCENTER_MASK                                 0X8000000
#define  SE_CNTL__VTX_PIXCENTER                                      0X8000000
#define  SE_CNTL__ROUND_MODE_MASK                                    0X30000000
#define  SE_CNTL__ROUND_PRECISION_MASK                               0Xc0000000
#define  RE_CNTL__STIPPLE_ENABLE_MASK                                0X1
#define  RE_CNTL__STIPPLE_ENABLE                                     0X1
#define  RE_CNTL__SCISSOR_ENABLE_MASK                                0X2
#define  RE_CNTL__SCISSOR_ENABLE                                     0X2
#define  RE_CNTL__PATTERN_ENABLE_MASK                                0X4
#define  RE_CNTL__PATTERN_ENABLE                                     0X4
#define  RE_CNTL__PERSPECTIVE_ENABLE_MASK                            0X8
#define  RE_CNTL__PERSPECTIVE_ENABLE                                 0X8
#define  RE_CNTL__JITTER_ENABLE_MASK                                 0X10
#define  RE_CNTL__JITTER_ENABLE                                      0X10
#define  RE_CNTL__POINT_SMOOTH_MASK                                  0X20
#define  RE_CNTL__POINT_SMOOTH                                       0X20
#define  RE_CNTL__VTX_SAVE_T0_N3_MASK                                0X100
#define  RE_CNTL__VTX_SAVE_T0_N3                                     0X100
#define  RE_CNTL__VTX_SAVE_T1_N3_MASK                                0X200
#define  RE_CNTL__VTX_SAVE_T1_N3                                     0X200
#define  RE_CNTL__VTX_SAVE_T2_N3_MASK                                0X400
#define  RE_CNTL__VTX_SAVE_T2_N3                                     0X400
#define  RE_CNTL__VTX_SAVE_T3_N3_MASK                                0X800
#define  RE_CNTL__VTX_SAVE_T3_N3                                     0X800
#define  RE_CNTL__VTX_SAVE_T4_N3_MASK                                0X1000
#define  RE_CNTL__VTX_SAVE_T4_N3                                     0X1000
#define  RE_CNTL__VTX_STQ0_ROUTE_MASK                                0X30000
#define  RE_CNTL__VTX_STQ1_ROUTE_MASK                                0Xc0000
#define  RE_CNTL__VTX_STQ2_ROUTE_MASK                                0X300000
#define  RE_CNTL__VTX_STQ3_ROUTE_MASK                                0Xc00000
#define  RE_CNTL__VTX_STQ4_ROUTE_MASK                                0X3000000
#define  RE_CNTL__VTX_STQ5_ROUTE_MASK                                0Xc000000
#define  RE_PERF_CNTL__CULL_PRESETUP_MASK                            0X4
#define  RE_PERF_CNTL__CULL_PRESETUP                                 0X4
#define  RE_PERF_CNTL__CULL_POSTSETUP_MASK                           0X8
#define  RE_PERF_CNTL__CULL_POSTSETUP                                0X8
#define  RE_PERF_CNTL__BLOCK_DISABLE_MASK                            0X10
#define  RE_PERF_CNTL__BLOCK_DISABLE                                 0X10
#define  RE_PERF_CNTL__HZ_OVERRIDE_MASK                              0X40
#define  RE_PERF_CNTL__HZ_OVERRIDE                                   0X40
#define  RE_PERF_CNTL__PERFSEL0_MASK                                 0X1f00
#define  RE_PERF_CNTL__CLR_PERF0_MASK                                0X2000
#define  RE_PERF_CNTL__CLR_PERF0                                     0X2000
#define  RE_PERF_CNTL__EN_PERF0_MASK                                 0X4000
#define  RE_PERF_CNTL__EN_PERF0                                      0X4000
#define  RE_PERF_CNTL__PERFSEL1_MASK                                 0X1f0000
#define  RE_PERF_CNTL__CLR_PERF1_MASK                                0X200000
#define  RE_PERF_CNTL__CLR_PERF1                                     0X200000
#define  RE_PERF_CNTL__EN_PERF1_MASK                                 0X400000
#define  RE_PERF_CNTL__EN_PERF1                                      0X400000
#define  RE_PERF_CNTL__PERFSEL2_MASK                                 0X1f000000
#define  RE_PERF_CNTL__CLR_PERF2_MASK                                0X20000000
#define  RE_PERF_CNTL__CLR_PERF2                                     0X20000000
#define  RE_PERF_CNTL__EN_PERF2_MASK                                 0X40000000
#define  RE_PERF_CNTL__EN_PERF2                                      0X40000000
#define  RE_DEBUG7__HIZ_RAM_RM_MASK                                  0Xf
#define  RE_DEBUG7__ONE_PRIM_PER_PASS_MASK                           0X10
#define  RE_DEBUG7__ONE_PRIM_PER_PASS                                0X10
#define  RE_DEBUG7__RE_DBG_DATA_M9_MASK                              0Xffffffe0
#define  RE_TOP_LEFT__X_LEFT_MASK                                    0X7ff
#define  RE_TOP_LEFT__Y_TOP_MASK                                     0X7ff0000
#define  RE_MISC__STIPPLE_X_OFFSET_MASK                              0X1f
#define  RE_MISC__STIPPLE_Y_OFFSET_MASK                              0X1f00
#define  RE_MISC__STIPPLE_BIT_ORDER_MASK                             0X10000
#define  RE_MISC__STIPPLE_BIT_ORDER                                  0X10000
#define  RE_STIPPLE_ADDR__STIPPLE_ADDR_MASK                          0X1f
#define  RE_LINE_PATTERN__LINE_PATTERN_MASK                          0Xffff
#define  RE_LINE_PATTERN__REPEAT_COUNT_MASK                          0Xff0000
#define  RE_LINE_PATTERN__PATTERN_START_MASK                         0Xf000000
#define  RE_LINE_PATTERN__PATTERN_BIT_ORDER_MASK                     0X10000000
#define  RE_LINE_PATTERN__PATTERN_BIT_ORDER                          0X10000000
#define  RE_LINE_PATTERN__AUTO_RESET_ENABLE_MASK                     0X20000000
#define  RE_LINE_PATTERN__AUTO_RESET_ENABLE                          0X20000000
#define  RE_LINE_STATE__CURRENT_PTR_MASK                             0Xf
#define  RE_LINE_STATE__CURRENT_COUNT_MASK                           0Xff00
#define  RE_SCISSOR_TL_0__X_LEFT_MASK                                0X7ff
#define  RE_SCISSOR_TL_0__Y_TOP_MASK                                 0X7ff0000
#define  RE_SCISSOR_BR_0__X_RIGHT_MASK                               0X7ff
#define  RE_SCISSOR_BR_0__Y_BOTTOM_MASK                              0X7ff0000
#define  RE_SCISSOR_TL_1__X_LEFT_MASK                                0X7ff
#define  RE_SCISSOR_TL_1__Y_TOP_MASK                                 0X7ff0000
#define  RE_SCISSOR_BR_1__X_RIGHT_MASK                               0X7ff
#define  RE_SCISSOR_BR_1__Y_BOTTOM_MASK                              0X7ff0000
#define  RE_SCISSOR_TL_2__X_LEFT_MASK                                0X7ff
#define  RE_SCISSOR_TL_2__Y_TOP_MASK                                 0X7ff0000
#define  RE_SCISSOR_BR_2__X_RIGHT_MASK                               0X7ff
#define  RE_SCISSOR_BR_2__Y_BOTTOM_MASK                              0X7ff0000
#define  RE_AUX_SCISSOR_CNTL__EXCLUSIVE_SCISSOR_0_MASK               0X1000000
#define  RE_AUX_SCISSOR_CNTL__EXCLUSIVE_SCISSOR_0                    0X1000000
#define  RE_AUX_SCISSOR_CNTL__EXCLUSIVE_SCISSOR_1_MASK               0X2000000
#define  RE_AUX_SCISSOR_CNTL__EXCLUSIVE_SCISSOR_1                    0X2000000
#define  RE_AUX_SCISSOR_CNTL__EXCLUSIVE_SCISSOR_2_MASK               0X4000000
#define  RE_AUX_SCISSOR_CNTL__EXCLUSIVE_SCISSOR_2                    0X4000000
#define  RE_AUX_SCISSOR_CNTL__SCISSOR_ENABLE_0_MASK                  0X10000000
#define  RE_AUX_SCISSOR_CNTL__SCISSOR_ENABLE_0                       0X10000000
#define  RE_AUX_SCISSOR_CNTL__SCISSOR_ENABLE_1_MASK                  0X20000000
#define  RE_AUX_SCISSOR_CNTL__SCISSOR_ENABLE_1                       0X20000000
#define  RE_AUX_SCISSOR_CNTL__SCISSOR_ENABLE_2_MASK                  0X40000000
#define  RE_AUX_SCISSOR_CNTL__SCISSOR_ENABLE_2                       0X40000000
#define  RE_JITTER_TABLE0__SAMPLE_SEL_00_MASK                        0Xf
#define  RE_JITTER_TABLE0__SAMPLE_SEL_10_MASK                        0Xf0
#define  RE_JITTER_TABLE0__SAMPLE_SEL_20_MASK                        0Xf00
#define  RE_JITTER_TABLE0__SAMPLE_SEL_30_MASK                        0Xf000
#define  RE_JITTER_TABLE0__SAMPLE_SEL_01_MASK                        0Xf0000
#define  RE_JITTER_TABLE0__SAMPLE_SEL_11_MASK                        0Xf00000
#define  RE_JITTER_TABLE0__SAMPLE_SEL_21_MASK                        0Xf000000
#define  RE_JITTER_TABLE0__SAMPLE_SEL_31_MASK                        0Xf0000000
#define  RE_JITTER_TABLE1__SAMPLE_SEL_02_MASK                        0Xf
#define  RE_JITTER_TABLE1__SAMPLE_SEL_12_MASK                        0Xf0
#define  RE_JITTER_TABLE1__SAMPLE_SEL_22_MASK                        0Xf00
#define  RE_JITTER_TABLE1__SAMPLE_SEL_32_MASK                        0Xf000
#define  RE_JITTER_TABLE1__SAMPLE_SEL_03_MASK                        0Xf0000
#define  RE_JITTER_TABLE1__SAMPLE_SEL_13_MASK                        0Xf00000
#define  RE_JITTER_TABLE1__SAMPLE_SEL_23_MASK                        0Xf000000
#define  RE_JITTER_TABLE1__SAMPLE_SEL_33_MASK                        0Xf0000000
#define  PP_FOG_TABLE_INDEX__FOG_INDEX_MASK                          0Xff
#define  PP_FOG_TABLE_DATA__FOG_DATA_MASK                            0Xff
#define  SE_LINE_WIDTH__LINE_WIDTH_MASK                              0X3ff
#define  SE_LINE_WIDTH__MINPOINTSIZE_MASK                            0Xffff0000
#define  SE_MC_SRC2_CNTL__MC_X2_MASK                                 0X1fff
#define  SE_MC_SRC2_CNTL__MC_Y2_MASK                                 0Xfff0000
#define  SE_MC_SRC2_CNTL__MC_SEC_SRC_PITCH_MUL_MASK                  0Xc0000000
#define  SE_MC_SRC1_CNTL__MC_X1_MASK                                 0X1fff
#define  SE_MC_SRC1_CNTL__MC_Y1_MASK                                 0Xfff0000
#define  SE_MC_SRC1_CNTL__MC_IDCT_ENB_MASK                           0X10000000
#define  SE_MC_SRC1_CNTL__MC_IDCT_ENB                                0X10000000
#define  SE_MC_SRC1_CNTL__MC_SEC_TEX_ENB_MASK                        0X20000000
#define  SE_MC_SRC1_CNTL__MC_SEC_TEX_ENB                             0X20000000
#define  SE_MC_SRC1_CNTL__MC_SRC_PITCH_MUL_MASK                      0Xc0000000
#define  SE_MC_DST_CNTL__MC_DST_Y_MASK                               0X3fff
#define  SE_MC_DST_CNTL__MC_DST_X_MASK                               0X3fff0000
#define  SE_MC_DST_CNTL__MC_DST_PITCH_MUL_MASK                       0Xc0000000
#define  SE_MC_CNTL_START__MC_CNTL_SRC_1_INDEX_MASK                  0Xf
#define  SE_MC_CNTL_START__MC_CNTL_DST_OFFSET_MASK                   0X1fffff0
#define  SE_MC_CNTL_START__MC_ALPHA_ENB_MASK                         0X2000000
#define  SE_MC_CNTL_START__MC_ALPHA_ENB                              0X2000000
#define  SE_MC_CNTL_START__MC_CNTL_SRC_2_INDEX_MASK                  0X1c000000
#define  SE_MC_CNTL_START__MC_CNTL_WIDTH_HEIGHT_SEL_MASK             0Xe0000000
#define  SE_MC_BUF_BASE__MC_BUF_BASE_MASK                            0Xff000000
#define  PP_TXFILTER_0__MAG_FILTER_MASK                              0X1
#define  PP_TXFILTER_0__MAG_FILTER                                   0X1
#define  PP_TXFILTER_0__MIN_FILTER_MASK                              0X1e
#define  PP_TXFILTER_0__MAX_ANIS_MASK                                0Xe0
#define  PP_TXFILTER_0__MAX_MIP_LEVEL_MASK                           0Xf0000
#define  PP_TXFILTER_0__YUV_TO_RGB_MASK                              0X100000
#define  PP_TXFILTER_0__YUV_TO_RGB                                   0X100000
#define  PP_TXFILTER_0__YUV_TEMPERATURE_MASK                         0X200000
#define  PP_TXFILTER_0__YUV_TEMPERATURE                              0X200000
#define  PP_TXFILTER_0__WRAPEN_S_MASK                                0X400000
#define  PP_TXFILTER_0__WRAPEN_S                                     0X400000
#define  PP_TXFILTER_0__CLAMP_S_MASK                                 0X3800000
#define  PP_TXFILTER_0__WRAPEN_T_MASK                                0X4000000
#define  PP_TXFILTER_0__WRAPEN_T                                     0X4000000
#define  PP_TXFILTER_0__CLAMP_T_MASK                                 0X38000000
#define  PP_TXFILTER_0__KILL_LT_0_MASK                               0X40000000
#define  PP_TXFILTER_0__KILL_LT_0                                    0X40000000
#define  PP_TXFILTER_0__BORDER_MODE_MASK                             0X80000000
#define  PP_TXFILTER_0__BORDER_MODE                                  0X80000000
#define  PP_TXFILTER_1__MAG_FILTER_MASK                              0X1
#define  PP_TXFILTER_1__MAG_FILTER                                   0X1
#define  PP_TXFILTER_1__MIN_FILTER_MASK                              0X1e
#define  PP_TXFILTER_1__MAX_ANIS_MASK                                0Xe0
#define  PP_TXFILTER_1__MAX_MIP_LEVEL_MASK                           0Xf0000
#define  PP_TXFILTER_1__YUV_TO_RGB_MASK                              0X100000
#define  PP_TXFILTER_1__YUV_TO_RGB                                   0X100000
#define  PP_TXFILTER_1__YUV_TEMPERATURE_MASK                         0X200000
#define  PP_TXFILTER_1__YUV_TEMPERATURE                              0X200000
#define  PP_TXFILTER_1__WRAPEN_S_MASK                                0X400000
#define  PP_TXFILTER_1__WRAPEN_S                                     0X400000
#define  PP_TXFILTER_1__CLAMP_S_MASK                                 0X3800000
#define  PP_TXFILTER_1__WRAPEN_T_MASK                                0X4000000
#define  PP_TXFILTER_1__WRAPEN_T                                     0X4000000
#define  PP_TXFILTER_1__CLAMP_T_MASK                                 0X38000000
#define  PP_TXFILTER_1__KILL_LT_0_MASK                               0X40000000
#define  PP_TXFILTER_1__KILL_LT_0                                    0X40000000
#define  PP_TXFILTER_1__BORDER_MODE_MASK                             0X80000000
#define  PP_TXFILTER_1__BORDER_MODE                                  0X80000000
#define  PP_TXFILTER_2__MAG_FILTER_MASK                              0X1
#define  PP_TXFILTER_2__MAG_FILTER                                   0X1
#define  PP_TXFILTER_2__MIN_FILTER_MASK                              0X1e
#define  PP_TXFILTER_2__MAX_ANIS_MASK                                0Xe0
#define  PP_TXFILTER_2__MAX_MIP_LEVEL_MASK                           0Xf0000
#define  PP_TXFILTER_2__YUV_TO_RGB_MASK                              0X100000
#define  PP_TXFILTER_2__YUV_TO_RGB                                   0X100000
#define  PP_TXFILTER_2__YUV_TEMPERATURE_MASK                         0X200000
#define  PP_TXFILTER_2__YUV_TEMPERATURE                              0X200000
#define  PP_TXFILTER_2__WRAPEN_S_MASK                                0X400000
#define  PP_TXFILTER_2__WRAPEN_S                                     0X400000
#define  PP_TXFILTER_2__CLAMP_S_MASK                                 0X3800000
#define  PP_TXFILTER_2__WRAPEN_T_MASK                                0X4000000
#define  PP_TXFILTER_2__WRAPEN_T                                     0X4000000
#define  PP_TXFILTER_2__CLAMP_T_MASK                                 0X38000000
#define  PP_TXFILTER_2__KILL_LT_0_MASK                               0X40000000
#define  PP_TXFILTER_2__KILL_LT_0                                    0X40000000
#define  PP_TXFILTER_2__BORDER_MODE_MASK                             0X80000000
#define  PP_TXFILTER_2__BORDER_MODE                                  0X80000000
#define  PP_TXFILTER_3__MAG_FILTER_MASK                              0X1
#define  PP_TXFILTER_3__MAG_FILTER                                   0X1
#define  PP_TXFILTER_3__MIN_FILTER_MASK                              0X1e
#define  PP_TXFILTER_3__MAX_ANIS_MASK                                0Xe0
#define  PP_TXFILTER_3__MAX_MIP_LEVEL_MASK                           0Xf0000
#define  PP_TXFILTER_3__YUV_TO_RGB_MASK                              0X100000
#define  PP_TXFILTER_3__YUV_TO_RGB                                   0X100000
#define  PP_TXFILTER_3__YUV_TEMPERATURE_MASK                         0X200000
#define  PP_TXFILTER_3__YUV_TEMPERATURE                              0X200000
#define  PP_TXFILTER_3__WRAPEN_S_MASK                                0X400000
#define  PP_TXFILTER_3__WRAPEN_S                                     0X400000
#define  PP_TXFILTER_3__CLAMP_S_MASK                                 0X3800000
#define  PP_TXFILTER_3__WRAPEN_T_MASK                                0X4000000
#define  PP_TXFILTER_3__WRAPEN_T                                     0X4000000
#define  PP_TXFILTER_3__CLAMP_T_MASK                                 0X38000000
#define  PP_TXFILTER_3__KILL_LT_0_MASK                               0X40000000
#define  PP_TXFILTER_3__KILL_LT_0                                    0X40000000
#define  PP_TXFILTER_3__BORDER_MODE_MASK                             0X80000000
#define  PP_TXFILTER_3__BORDER_MODE                                  0X80000000
#define  PP_TXFILTER_4__MAG_FILTER_MASK                              0X1
#define  PP_TXFILTER_4__MAG_FILTER                                   0X1
#define  PP_TXFILTER_4__MIN_FILTER_MASK                              0X1e
#define  PP_TXFILTER_4__MAX_ANIS_MASK                                0Xe0
#define  PP_TXFILTER_4__MAX_MIP_LEVEL_MASK                           0Xf0000
#define  PP_TXFILTER_4__YUV_TO_RGB_MASK                              0X100000
#define  PP_TXFILTER_4__YUV_TO_RGB                                   0X100000
#define  PP_TXFILTER_4__YUV_TEMPERATURE_MASK                         0X200000
#define  PP_TXFILTER_4__YUV_TEMPERATURE                              0X200000
#define  PP_TXFILTER_4__WRAPEN_S_MASK                                0X400000
#define  PP_TXFILTER_4__WRAPEN_S                                     0X400000
#define  PP_TXFILTER_4__CLAMP_S_MASK                                 0X3800000
#define  PP_TXFILTER_4__WRAPEN_T_MASK                                0X4000000
#define  PP_TXFILTER_4__WRAPEN_T                                     0X4000000
#define  PP_TXFILTER_4__CLAMP_T_MASK                                 0X38000000
#define  PP_TXFILTER_4__KILL_LT_0_MASK                               0X40000000
#define  PP_TXFILTER_4__KILL_LT_0                                    0X40000000
#define  PP_TXFILTER_4__BORDER_MODE_MASK                             0X80000000
#define  PP_TXFILTER_4__BORDER_MODE                                  0X80000000
#define  PP_TXFILTER_5__MAG_FILTER_MASK                              0X1
#define  PP_TXFILTER_5__MAG_FILTER                                   0X1
#define  PP_TXFILTER_5__MIN_FILTER_MASK                              0X1e
#define  PP_TXFILTER_5__MAX_ANIS_MASK                                0Xe0
#define  PP_TXFILTER_5__MAX_MIP_LEVEL_MASK                           0Xf0000
#define  PP_TXFILTER_5__YUV_TO_RGB_MASK                              0X100000
#define  PP_TXFILTER_5__YUV_TO_RGB                                   0X100000
#define  PP_TXFILTER_5__YUV_TEMPERATURE_MASK                         0X200000
#define  PP_TXFILTER_5__YUV_TEMPERATURE                              0X200000
#define  PP_TXFILTER_5__WRAPEN_S_MASK                                0X400000
#define  PP_TXFILTER_5__WRAPEN_S                                     0X400000
#define  PP_TXFILTER_5__CLAMP_S_MASK                                 0X3800000
#define  PP_TXFILTER_5__WRAPEN_T_MASK                                0X4000000
#define  PP_TXFILTER_5__WRAPEN_T                                     0X4000000
#define  PP_TXFILTER_5__CLAMP_T_MASK                                 0X38000000
#define  PP_TXFILTER_5__KILL_LT_0_MASK                               0X40000000
#define  PP_TXFILTER_5__KILL_LT_0                                    0X40000000
#define  PP_TXFILTER_5__BORDER_MODE_MASK                             0X80000000
#define  PP_TXFILTER_5__BORDER_MODE                                  0X80000000
#define  PP_TXFORMAT_0__TXFORMAT_MASK                                0X1f
#define  PP_TXFORMAT_0__APPLE_YUV_MASK                               0X20
#define  PP_TXFORMAT_0__APPLE_YUV                                    0X20
#define  PP_TXFORMAT_0__ALPHA_ENABLE_MASK                            0X40
#define  PP_TXFORMAT_0__ALPHA_ENABLE                                 0X40
#define  PP_TXFORMAT_0__NON_POWER2_MASK                              0X80
#define  PP_TXFORMAT_0__NON_POWER2                                   0X80
#define  PP_TXFORMAT_0__TXWIDTH_MASK                                 0Xf00
#define  PP_TXFORMAT_0__TXHEIGHT_MASK                                0Xf000
#define  PP_TXFORMAT_0__FACE_WIDTH_5_MASK                            0Xf0000
#define  PP_TXFORMAT_0__FACE_HEIGHT_5_MASK                           0Xf00000
#define  PP_TXFORMAT_0__ST_ROUTE_R2_MASK                             0X7000000
#define  PP_TXFORMAT_0__LOOKUP_DISABLE_MASK                          0X8000000
#define  PP_TXFORMAT_0__LOOKUP_DISABLE                               0X8000000
#define  PP_TXFORMAT_0__ALPHA_MASK_ENABLE_MASK                       0X10000000
#define  PP_TXFORMAT_0__ALPHA_MASK_ENABLE                            0X10000000
#define  PP_TXFORMAT_0__CHROMA_KEY_ENABLE_MASK                       0X20000000
#define  PP_TXFORMAT_0__CHROMA_KEY_ENABLE                            0X20000000
#define  PP_TXFORMAT_1__TXFORMAT_MASK                                0X1f
#define  PP_TXFORMAT_1__APPLE_YUV_MASK                               0X20
#define  PP_TXFORMAT_1__APPLE_YUV                                    0X20
#define  PP_TXFORMAT_1__ALPHA_ENABLE_MASK                            0X40
#define  PP_TXFORMAT_1__ALPHA_ENABLE                                 0X40
#define  PP_TXFORMAT_1__NON_POWER2_MASK                              0X80
#define  PP_TXFORMAT_1__NON_POWER2                                   0X80
#define  PP_TXFORMAT_1__TXWIDTH_MASK                                 0Xf00
#define  PP_TXFORMAT_1__TXHEIGHT_MASK                                0Xf000
#define  PP_TXFORMAT_1__FACE_WIDTH_5_MASK                            0Xf0000
#define  PP_TXFORMAT_1__FACE_HEIGHT_5_MASK                           0Xf00000
#define  PP_TXFORMAT_1__ST_ROUTE_R2_MASK                             0X7000000
#define  PP_TXFORMAT_1__LOOKUP_DISABLE_MASK                          0X8000000
#define  PP_TXFORMAT_1__LOOKUP_DISABLE                               0X8000000
#define  PP_TXFORMAT_1__ALPHA_MASK_ENABLE_MASK                       0X10000000
#define  PP_TXFORMAT_1__ALPHA_MASK_ENABLE                            0X10000000
#define  PP_TXFORMAT_1__CHROMA_KEY_ENABLE_MASK                       0X20000000
#define  PP_TXFORMAT_1__CHROMA_KEY_ENABLE                            0X20000000
#define  PP_TXFORMAT_2__TXFORMAT_MASK                                0X1f
#define  PP_TXFORMAT_2__APPLE_YUV_MASK                               0X20
#define  PP_TXFORMAT_2__APPLE_YUV                                    0X20
#define  PP_TXFORMAT_2__ALPHA_ENABLE_MASK                            0X40
#define  PP_TXFORMAT_2__ALPHA_ENABLE                                 0X40
#define  PP_TXFORMAT_2__NON_POWER2_MASK                              0X80
#define  PP_TXFORMAT_2__NON_POWER2                                   0X80
#define  PP_TXFORMAT_2__TXWIDTH_MASK                                 0Xf00
#define  PP_TXFORMAT_2__TXHEIGHT_MASK                                0Xf000
#define  PP_TXFORMAT_2__FACE_WIDTH_5_MASK                            0Xf0000
#define  PP_TXFORMAT_2__FACE_HEIGHT_5_MASK                           0Xf00000
#define  PP_TXFORMAT_2__ST_ROUTE_R2_MASK                             0X7000000
#define  PP_TXFORMAT_2__LOOKUP_DISABLE_MASK                          0X8000000
#define  PP_TXFORMAT_2__LOOKUP_DISABLE                               0X8000000
#define  PP_TXFORMAT_2__ALPHA_MASK_ENABLE_MASK                       0X10000000
#define  PP_TXFORMAT_2__ALPHA_MASK_ENABLE                            0X10000000
#define  PP_TXFORMAT_2__CHROMA_KEY_ENABLE_MASK                       0X20000000
#define  PP_TXFORMAT_2__CHROMA_KEY_ENABLE                            0X20000000
#define  PP_TXFORMAT_3__TXFORMAT_MASK                                0X1f
#define  PP_TXFORMAT_3__APPLE_YUV_MASK                               0X20
#define  PP_TXFORMAT_3__APPLE_YUV                                    0X20
#define  PP_TXFORMAT_3__ALPHA_ENABLE_MASK                            0X40
#define  PP_TXFORMAT_3__ALPHA_ENABLE                                 0X40
#define  PP_TXFORMAT_3__NON_POWER2_MASK                              0X80
#define  PP_TXFORMAT_3__NON_POWER2                                   0X80
#define  PP_TXFORMAT_3__TXWIDTH_MASK                                 0Xf00
#define  PP_TXFORMAT_3__TXHEIGHT_MASK                                0Xf000
#define  PP_TXFORMAT_3__FACE_WIDTH_5_MASK                            0Xf0000
#define  PP_TXFORMAT_3__FACE_HEIGHT_5_MASK                           0Xf00000
#define  PP_TXFORMAT_3__ST_ROUTE_MASK                                0X7000000
#define  PP_TXFORMAT_3__LOOKUP_DISABLE_MASK                          0X8000000
#define  PP_TXFORMAT_3__LOOKUP_DISABLE                               0X8000000
#define  PP_TXFORMAT_3__ALPHA_MASK_ENABLE_MASK                       0X10000000
#define  PP_TXFORMAT_3__ALPHA_MASK_ENABLE                            0X10000000
#define  PP_TXFORMAT_3__CHROMA_KEY_ENABLE_MASK                       0X20000000
#define  PP_TXFORMAT_3__CHROMA_KEY_ENABLE                            0X20000000
#define  PP_TXFORMAT_4__TXFORMAT_MASK                                0X1f
#define  PP_TXFORMAT_4__APPLE_YUV_MASK                               0X20
#define  PP_TXFORMAT_4__APPLE_YUV                                    0X20
#define  PP_TXFORMAT_4__ALPHA_ENABLE_MASK                            0X40
#define  PP_TXFORMAT_4__ALPHA_ENABLE                                 0X40
#define  PP_TXFORMAT_4__NON_POWER2_MASK                              0X80
#define  PP_TXFORMAT_4__NON_POWER2                                   0X80
#define  PP_TXFORMAT_4__TXWIDTH_MASK                                 0Xf00
#define  PP_TXFORMAT_4__TXHEIGHT_MASK                                0Xf000
#define  PP_TXFORMAT_4__FACE_WIDTH_5_MASK                            0Xf0000
#define  PP_TXFORMAT_4__FACE_HEIGHT_5_MASK                           0Xf00000
#define  PP_TXFORMAT_4__ST_ROUTE_MASK                                0X7000000
#define  PP_TXFORMAT_4__LOOKUP_DISABLE_MASK                          0X8000000
#define  PP_TXFORMAT_4__LOOKUP_DISABLE                               0X8000000
#define  PP_TXFORMAT_4__ALPHA_MASK_ENABLE_MASK                       0X10000000
#define  PP_TXFORMAT_4__ALPHA_MASK_ENABLE                            0X10000000
#define  PP_TXFORMAT_4__CHROMA_KEY_ENABLE_MASK                       0X20000000
#define  PP_TXFORMAT_4__CHROMA_KEY_ENABLE                            0X20000000
#define  PP_TXFORMAT_5__TXFORMAT_MASK                                0X1f
#define  PP_TXFORMAT_5__APPLE_YUV_MASK                               0X20
#define  PP_TXFORMAT_5__APPLE_YUV                                    0X20
#define  PP_TXFORMAT_5__ALPHA_ENABLE_MASK                            0X40
#define  PP_TXFORMAT_5__ALPHA_ENABLE                                 0X40
#define  PP_TXFORMAT_5__NON_POWER2_MASK                              0X80
#define  PP_TXFORMAT_5__NON_POWER2                                   0X80
#define  PP_TXFORMAT_5__TXWIDTH_MASK                                 0Xf00
#define  PP_TXFORMAT_5__TXHEIGHT_MASK                                0Xf000
#define  PP_TXFORMAT_5__FACE_WIDTH_5_MASK                            0Xf0000
#define  PP_TXFORMAT_5__FACE_HEIGHT_5_MASK                           0Xf00000
#define  PP_TXFORMAT_5__ST_ROUTE_MASK                                0X7000000
#define  PP_TXFORMAT_5__LOOKUP_DISABLE_MASK                          0X8000000
#define  PP_TXFORMAT_5__LOOKUP_DISABLE                               0X8000000
#define  PP_TXFORMAT_5__ALPHA_MASK_ENABLE_MASK                       0X10000000
#define  PP_TXFORMAT_5__ALPHA_MASK_ENABLE                            0X10000000
#define  PP_TXFORMAT_5__CHROMA_KEY_ENABLE_MASK                       0X20000000
#define  PP_TXFORMAT_5__CHROMA_KEY_ENABLE                            0X20000000
#define  PP_TXFORMAT_X_0__TXDEPTH_MASK                               0Xf
#define  PP_TXFORMAT_X_0__VOLUME_FILTER_MASK                         0X10
#define  PP_TXFORMAT_X_0__VOLUME_FILTER                              0X10
#define  PP_TXFORMAT_X_0__CLAMP_MODE_MASK                            0X80
#define  PP_TXFORMAT_X_0__CLAMP_MODE                                 0X80
#define  PP_TXFORMAT_X_0__WRAPEN_Q_MASK                              0X100
#define  PP_TXFORMAT_X_0__WRAPEN_Q                                   0X100
#define  PP_TXFORMAT_X_0__CLAMP_Q_MASK                               0Xe00
#define  PP_TXFORMAT_X_0__MIN_MIP_LEVEL_MASK                         0Xf000
#define  PP_TXFORMAT_X_0__TEX_COORD_TYPE_MASK                        0X70000
#define  PP_TXFORMAT_X_0__LOD_BIAS_MASK                              0Xfff80000
#define  PP_TXFORMAT_X_1__TXDEPTH_MASK                               0Xf
#define  PP_TXFORMAT_X_1__VOLUME_FILTER_MASK                         0X10
#define  PP_TXFORMAT_X_1__VOLUME_FILTER                              0X10
#define  PP_TXFORMAT_X_1__CLAMP_MODE_MASK                            0X80
#define  PP_TXFORMAT_X_1__CLAMP_MODE                                 0X80
#define  PP_TXFORMAT_X_1__WRAPEN_Q_MASK                              0X100
#define  PP_TXFORMAT_X_1__WRAPEN_Q                                   0X100
#define  PP_TXFORMAT_X_1__CLAMP_Q_MASK                               0Xe00
#define  PP_TXFORMAT_X_1__MIN_MIP_LEVEL_MASK                         0Xf000
#define  PP_TXFORMAT_X_1__TEX_COORD_TYPE_MASK                        0X70000
#define  PP_TXFORMAT_X_1__LOD_BIAS_MASK                              0Xfff80000
#define  PP_TXFORMAT_X_2__TXDEPTH_MASK                               0Xf
#define  PP_TXFORMAT_X_2__VOLUME_FILTER_MASK                         0X10
#define  PP_TXFORMAT_X_2__VOLUME_FILTER                              0X10
#define  PP_TXFORMAT_X_2__CLAMP_MODE_MASK                            0X80
#define  PP_TXFORMAT_X_2__CLAMP_MODE                                 0X80
#define  PP_TXFORMAT_X_2__WRAPEN_Q_MASK                              0X100
#define  PP_TXFORMAT_X_2__WRAPEN_Q                                   0X100
#define  PP_TXFORMAT_X_2__CLAMP_Q_MASK                               0Xe00
#define  PP_TXFORMAT_X_2__MIN_MIP_LEVEL_MASK                         0Xf000
#define  PP_TXFORMAT_X_2__TEX_COORD_TYPE_MASK                        0X70000
#define  PP_TXFORMAT_X_2__LOD_BIAS_MASK                              0Xfff80000
#define  PP_TXFORMAT_X_3__TXDEPTH_MASK                               0Xf
#define  PP_TXFORMAT_X_3__VOLUME_FILTER_MASK                         0X10
#define  PP_TXFORMAT_X_3__VOLUME_FILTER                              0X10
#define  PP_TXFORMAT_X_3__CLAMP_MODE_MASK                            0X80
#define  PP_TXFORMAT_X_3__CLAMP_MODE                                 0X80
#define  PP_TXFORMAT_X_3__WRAPEN_Q_MASK                              0X100
#define  PP_TXFORMAT_X_3__WRAPEN_Q                                   0X100
#define  PP_TXFORMAT_X_3__CLAMP_Q_MASK                               0Xe00
#define  PP_TXFORMAT_X_3__MIN_MIP_LEVEL_MASK                         0Xf000
#define  PP_TXFORMAT_X_3__TEX_COORD_TYPE_MASK                        0X70000
#define  PP_TXFORMAT_X_3__LOD_BIAS_MASK                              0Xfff80000
#define  PP_TXFORMAT_X_4__TXDEPTH_MASK                               0Xf
#define  PP_TXFORMAT_X_4__VOLUME_FILTER_MASK                         0X10
#define  PP_TXFORMAT_X_4__VOLUME_FILTER                              0X10
#define  PP_TXFORMAT_X_4__CLAMP_MODE_MASK                            0X80
#define  PP_TXFORMAT_X_4__CLAMP_MODE                                 0X80
#define  PP_TXFORMAT_X_4__WRAPEN_Q_MASK                              0X100
#define  PP_TXFORMAT_X_4__WRAPEN_Q                                   0X100
#define  PP_TXFORMAT_X_4__CLAMP_Q_MASK                               0Xe00
#define  PP_TXFORMAT_X_4__MIN_MIP_LEVEL_MASK                         0Xf000
#define  PP_TXFORMAT_X_4__TEX_COORD_TYPE_MASK                        0X70000
#define  PP_TXFORMAT_X_4__LOD_BIAS_MASK                              0Xfff80000
#define  PP_TXFORMAT_X_5__TXDEPTH_MASK                               0Xf
#define  PP_TXFORMAT_X_5__VOLUME_FILTER_MASK                         0X10
#define  PP_TXFORMAT_X_5__VOLUME_FILTER                              0X10
#define  PP_TXFORMAT_X_5__CLAMP_MODE_MASK                            0X80
#define  PP_TXFORMAT_X_5__CLAMP_MODE                                 0X80
#define  PP_TXFORMAT_X_5__WRAPEN_Q_MASK                              0X100
#define  PP_TXFORMAT_X_5__WRAPEN_Q                                   0X100
#define  PP_TXFORMAT_X_5__CLAMP_Q_MASK                               0Xe00
#define  PP_TXFORMAT_X_5__MIN_MIP_LEVEL_MASK                         0Xf000
#define  PP_TXFORMAT_X_5__TEX_COORD_TYPE_MASK                        0X70000
#define  PP_TXFORMAT_X_5__LOD_BIAS_MASK                              0Xfff80000
#define  PP_TEX_SIZE_0__TEX_USIZE_MASK                               0X7ff
#define  PP_TEX_SIZE_0__TEX_VSIZE_MASK                               0X7ff0000
#define  PP_TEX_SIZE_0__SIGNED_RGB_MASK                              0X40000000
#define  PP_TEX_SIZE_0__SIGNED_RGB                                   0X40000000
#define  PP_TEX_SIZE_0__SIGNED_ALPHA_MASK                            0X80000000
#define  PP_TEX_SIZE_0__SIGNED_ALPHA                                 0X80000000
#define  PP_TEX_SIZE_1__TEX_USIZE_MASK                               0X7ff
#define  PP_TEX_SIZE_1__TEX_VSIZE_MASK                               0X7ff0000
#define  PP_TEX_SIZE_1__SIGNED_RGB_MASK                              0X40000000
#define  PP_TEX_SIZE_1__SIGNED_RGB                                   0X40000000
#define  PP_TEX_SIZE_1__SIGNED_ALPHA_MASK                            0X80000000
#define  PP_TEX_SIZE_1__SIGNED_ALPHA                                 0X80000000
#define  PP_TEX_SIZE_2__TEX_USIZE_MASK                               0X7ff
#define  PP_TEX_SIZE_2__TEX_VSIZE_MASK                               0X7ff0000
#define  PP_TEX_SIZE_2__SIGNED_RGB_MASK                              0X40000000
#define  PP_TEX_SIZE_2__SIGNED_RGB                                   0X40000000
#define  PP_TEX_SIZE_2__SIGNED_ALPHA_MASK                            0X80000000
#define  PP_TEX_SIZE_2__SIGNED_ALPHA                                 0X80000000
#define  PP_TEX_SIZE_3__TEX_USIZE_MASK                               0X7ff
#define  PP_TEX_SIZE_3__TEX_VSIZE_MASK                               0X7ff0000
#define  PP_TEX_SIZE_3__SIGNED_RGB_MASK                              0X40000000
#define  PP_TEX_SIZE_3__SIGNED_RGB                                   0X40000000
#define  PP_TEX_SIZE_3__SIGNED_ALPHA_MASK                            0X80000000
#define  PP_TEX_SIZE_3__SIGNED_ALPHA                                 0X80000000
#define  PP_TEX_SIZE_4__TEX_USIZE_MASK                               0X7ff
#define  PP_TEX_SIZE_4__TEX_VSIZE_MASK                               0X7ff0000
#define  PP_TEX_SIZE_4__SIGNED_RGB_MASK                              0X40000000
#define  PP_TEX_SIZE_4__SIGNED_RGB                                   0X40000000
#define  PP_TEX_SIZE_4__SIGNED_ALPHA_MASK                            0X80000000
#define  PP_TEX_SIZE_4__SIGNED_ALPHA                                 0X80000000
#define  PP_TEX_SIZE_5__TEX_USIZE_MASK                               0X7ff
#define  PP_TEX_SIZE_5__TEX_VSIZE_MASK                               0X7ff0000
#define  PP_TEX_SIZE_5__SIGNED_RGB_MASK                              0X40000000
#define  PP_TEX_SIZE_5__SIGNED_RGB                                   0X40000000
#define  PP_TEX_SIZE_5__SIGNED_ALPHA_MASK                            0X80000000
#define  PP_TEX_SIZE_5__SIGNED_ALPHA                                 0X80000000
#define  PP_TXPITCH_0__TXPITCH_MASK                                  0X3fe0
#define  rv250PP_TXPITCH_0__TEX_TAG_CNTL_MASK                        0Xe0000000
#define  PP_TXPITCH_0__TEX_TAG_CNTL_MASK                             0Xc0000000
#define  PP_TXPITCH_1__TXPITCH_MASK                                  0X3fe0
#define  rv250PP_TXPITCH_1__TEX_TAG_CNTL_MASK                        0Xe0000000
#define  PP_TXPITCH_1__TEX_TAG_CNTL_MASK                             0Xc0000000
#define  PP_TXPITCH_2__TXPITCH_MASK                                  0X3fe0
#define  rv250PP_TXPITCH_2__TEX_TAG_CNTL_MASK                        0Xe0000000
#define  PP_TXPITCH_2__TEX_TAG_CNTL_MASK                             0Xc0000000
#define  PP_TXPITCH_3__TXPITCH_MASK                                  0X3fe0
#define  rv250PP_TXPITCH_3__TEX_TAG_CNTL_MASK                        0Xe0000000
#define  PP_TXPITCH_3__TEX_TAG_CNTL_MASK                             0Xc0000000
#define  PP_TXPITCH_4__TXPITCH_MASK                                  0X3fe0
#define  rv250PP_TXPITCH_4__TEX_TAG_CNTL_MASK                        0Xe0000000
#define  PP_TXPITCH_4__TEX_TAG_CNTL_MASK                             0Xc0000000
#define  PP_TXPITCH_5__TXPITCH_MASK                                  0X3fe0
#define  rv250PP_TXPITCH_5__TEX_TAG_CNTL_MASK                        0Xe0000000
#define  PP_TXPITCH_5__TEX_TAG_CNTL_MASK                             0Xc0000000
#define  PP_CUBIC_FACES_0__FACE_WIDTH_1_MASK                         0Xf
#define  PP_CUBIC_FACES_0__FACE_HEIGHT_1_MASK                        0Xf0
#define  PP_CUBIC_FACES_0__FACE_WIDTH_2_MASK                         0Xf00
#define  PP_CUBIC_FACES_0__FACE_HEIGHT_2_MASK                        0Xf000
#define  PP_CUBIC_FACES_0__FACE_WIDTH_3_MASK                         0Xf0000
#define  PP_CUBIC_FACES_0__FACE_HEIGHT_3_MASK                        0Xf00000
#define  PP_CUBIC_FACES_0__FACE_WIDTH_4_MASK                         0Xf000000
#define  PP_CUBIC_FACES_0__FACE_HEIGHT_4_MASK                        0Xf0000000
#define  PP_CUBIC_FACES_1__FACE_WIDTH_1_MASK                         0Xf
#define  PP_CUBIC_FACES_1__FACE_HEIGHT_1_MASK                        0Xf0
#define  PP_CUBIC_FACES_1__FACE_WIDTH_2_MASK                         0Xf00
#define  PP_CUBIC_FACES_1__FACE_HEIGHT_2_MASK                        0Xf000
#define  PP_CUBIC_FACES_1__FACE_WIDTH_3_MASK                         0Xf0000
#define  PP_CUBIC_FACES_1__FACE_HEIGHT_3_MASK                        0Xf00000
#define  PP_CUBIC_FACES_1__FACE_WIDTH_4_MASK                         0Xf000000
#define  PP_CUBIC_FACES_1__FACE_HEIGHT_4_MASK                        0Xf0000000
#define  PP_CUBIC_FACES_2__FACE_WIDTH_1_MASK                         0Xf
#define  PP_CUBIC_FACES_2__FACE_HEIGHT_1_MASK                        0Xf0
#define  PP_CUBIC_FACES_2__FACE_WIDTH_2_MASK                         0Xf00
#define  PP_CUBIC_FACES_2__FACE_HEIGHT_2_MASK                        0Xf000
#define  PP_CUBIC_FACES_2__FACE_WIDTH_3_MASK                         0Xf0000
#define  PP_CUBIC_FACES_2__FACE_HEIGHT_3_MASK                        0Xf00000
#define  PP_CUBIC_FACES_2__FACE_WIDTH_4_MASK                         0Xf000000
#define  PP_CUBIC_FACES_2__FACE_HEIGHT_4_MASK                        0Xf0000000
#define  PP_CUBIC_FACES_3__FACE_WIDTH_1_MASK                         0Xf
#define  PP_CUBIC_FACES_3__FACE_HEIGHT_1_MASK                        0Xf0
#define  PP_CUBIC_FACES_3__FACE_WIDTH_2_MASK                         0Xf00
#define  PP_CUBIC_FACES_3__FACE_HEIGHT_2_MASK                        0Xf000
#define  PP_CUBIC_FACES_3__FACE_WIDTH_3_MASK                         0Xf0000
#define  PP_CUBIC_FACES_3__FACE_HEIGHT_3_MASK                        0Xf00000
#define  PP_CUBIC_FACES_3__FACE_WIDTH_4_MASK                         0Xf000000
#define  PP_CUBIC_FACES_3__FACE_HEIGHT_4_MASK                        0Xf0000000
#define  PP_CUBIC_FACES_4__FACE_WIDTH_1_MASK                         0Xf
#define  PP_CUBIC_FACES_4__FACE_HEIGHT_1_MASK                        0Xf0
#define  PP_CUBIC_FACES_4__FACE_WIDTH_2_MASK                         0Xf00
#define  PP_CUBIC_FACES_4__FACE_HEIGHT_2_MASK                        0Xf000
#define  PP_CUBIC_FACES_4__FACE_WIDTH_3_MASK                         0Xf0000
#define  PP_CUBIC_FACES_4__FACE_HEIGHT_3_MASK                        0Xf00000
#define  PP_CUBIC_FACES_4__FACE_WIDTH_4_MASK                         0Xf000000
#define  PP_CUBIC_FACES_4__FACE_HEIGHT_4_MASK                        0Xf0000000
#define  PP_CUBIC_FACES_5__FACE_WIDTH_1_MASK                         0Xf
#define  PP_CUBIC_FACES_5__FACE_HEIGHT_1_MASK                        0Xf0
#define  PP_CUBIC_FACES_5__FACE_WIDTH_2_MASK                         0Xf00
#define  PP_CUBIC_FACES_5__FACE_HEIGHT_2_MASK                        0Xf000
#define  PP_CUBIC_FACES_5__FACE_WIDTH_3_MASK                         0Xf0000
#define  PP_CUBIC_FACES_5__FACE_HEIGHT_3_MASK                        0Xf00000
#define  PP_CUBIC_FACES_5__FACE_WIDTH_4_MASK                         0Xf000000
#define  PP_CUBIC_FACES_5__FACE_HEIGHT_4_MASK                        0Xf0000000
#define  PP_TXMULTI_CTL_0__LOOKUP_DISABLE_1_MASK                     0X1
#define  PP_TXMULTI_CTL_0__LOOKUP_DISABLE_1                          0X1
#define  PP_TXMULTI_CTL_0__TEX_COORD_TYPE_1_MASK                     0Xe
#define  PP_TXMULTI_CTL_0__ST_ROUTE_1_MASK                           0Xf0
#define  PP_TXMULTI_CTL_0__CLAMP_MODE_MASK                           0X100
#define  PP_TXMULTI_CTL_0__CLAMP_MODE                                0X100
#define  PP_TXMULTI_CTL_0__ST_ROUTE_2_MASK                           0X7000000
#define  PP_TXMULTI_CTL_1__LOOKUP_DISABLE_1_MASK                     0X1
#define  PP_TXMULTI_CTL_1__LOOKUP_DISABLE_1                          0X1
#define  PP_TXMULTI_CTL_1__TEX_COORD_TYPE_1_MASK                     0Xe
#define  PP_TXMULTI_CTL_1__ST_ROUTE_1_MASK                           0Xf0
#define  PP_TXMULTI_CTL_1__CLAMP_MODE_MASK                           0X100
#define  PP_TXMULTI_CTL_1__CLAMP_MODE                                0X100
#define  PP_TXMULTI_CTL_1__ST_ROUTE_2_MASK                           0X7000000
#define  PP_TXMULTI_CTL_2__LOOKUP_DISABLE_1_MASK                     0X1
#define  PP_TXMULTI_CTL_2__LOOKUP_DISABLE_1                          0X1
#define  PP_TXMULTI_CTL_2__TEX_COORD_TYPE_1_MASK                     0Xe
#define  PP_TXMULTI_CTL_2__ST_ROUTE_1_MASK                           0Xf0
#define  PP_TXMULTI_CTL_2__CLAMP_MODE_MASK                           0X100
#define  PP_TXMULTI_CTL_2__CLAMP_MODE                                0X100
#define  PP_TXMULTI_CTL_2__ST_ROUTE_2_MASK                           0X7000000
#define  PP_TXMULTI_CTL_3__LOOKUP_DISABLE_1_MASK                     0X1
#define  PP_TXMULTI_CTL_3__LOOKUP_DISABLE_1                          0X1
#define  PP_TXMULTI_CTL_3__TEX_COORD_TYPE_1_MASK                     0Xe
#define  PP_TXMULTI_CTL_3__ST_ROUTE_1_MASK                           0Xf0
#define  PP_TXMULTI_CTL_3__CLAMP_MODE_MASK                           0X100
#define  PP_TXMULTI_CTL_3__CLAMP_MODE                                0X100
#define  PP_TXMULTI_CTL_3__ST_ROUTE_2_MASK                           0X7000000
#define  PP_TXMULTI_CTL_4__LOOKUP_DISABLE_1_MASK                     0X1
#define  PP_TXMULTI_CTL_4__LOOKUP_DISABLE_1                          0X1
#define  PP_TXMULTI_CTL_4__TEX_COORD_TYPE_1_MASK                     0Xe
#define  PP_TXMULTI_CTL_4__ST_ROUTE_1_MASK                           0Xf0
#define  PP_TXMULTI_CTL_4__CLAMP_MODE_MASK                           0X100
#define  PP_TXMULTI_CTL_4__CLAMP_MODE                                0X100
#define  PP_TXMULTI_CTL_4__ST_ROUTE_2_MASK                           0X7000000
#define  PP_TXMULTI_CTL_5__LOOKUP_DISABLE_1_MASK                     0X1
#define  PP_TXMULTI_CTL_5__LOOKUP_DISABLE_1                          0X1
#define  PP_TXMULTI_CTL_5__TEX_COORD_TYPE_1_MASK                     0Xe
#define  PP_TXMULTI_CTL_5__ST_ROUTE_1_MASK                           0Xf0
#define  PP_TXMULTI_CTL_5__CLAMP_MODE_MASK                           0X100
#define  PP_TXMULTI_CTL_5__CLAMP_MODE                                0X100
#define  PP_TXMULTI_CTL_5__ST_ROUTE_2_MASK                           0X7000000
#define  PP_CNTL__TEX_0_ENABLE_MASK                                  0X10
#define  PP_CNTL__TEX_0_ENABLE                                       0X10
#define  PP_CNTL__TEX_1_ENABLE_MASK                                  0X20
#define  PP_CNTL__TEX_1_ENABLE                                       0X20
#define  PP_CNTL__TEX_2_ENABLE_MASK                                  0X40
#define  PP_CNTL__TEX_2_ENABLE                                       0X40
#define  PP_CNTL__TEX_3_ENABLE_MASK                                  0X80
#define  PP_CNTL__TEX_3_ENABLE                                       0X80
#define  PP_CNTL__TEX_4_ENABLE_MASK                                  0X100
#define  PP_CNTL__TEX_4_ENABLE                                       0X100
#define  PP_CNTL__TEX_5_ENABLE_MASK                                  0X200
#define  PP_CNTL__TEX_5_ENABLE                                       0X200
#define  PP_CNTL__FILTER_ROUND_MODE_MASK                             0X400
#define  PP_CNTL__FILTER_ROUND_MODE                                  0X400
#define  PP_CNTL__TEX_BLEND_7_ENABLE_MASK                            0X800
#define  PP_CNTL__TEX_BLEND_7_ENABLE                                 0X800
#define  PP_CNTL__TEX_BLEND_0_ENABLE_MASK                            0X1000
#define  PP_CNTL__TEX_BLEND_0_ENABLE                                 0X1000
#define  PP_CNTL__TEX_BLEND_1_ENABLE_MASK                            0X2000
#define  PP_CNTL__TEX_BLEND_1_ENABLE                                 0X2000
#define  PP_CNTL__TEX_BLEND_2_ENABLE_MASK                            0X4000
#define  PP_CNTL__TEX_BLEND_2_ENABLE                                 0X4000
#define  PP_CNTL__TEX_BLEND_3_ENABLE_MASK                            0X8000
#define  PP_CNTL__TEX_BLEND_3_ENABLE                                 0X8000
#define  PP_CNTL__TEX_BLEND_4_ENABLE_MASK                            0X10000
#define  PP_CNTL__TEX_BLEND_4_ENABLE                                 0X10000
#define  PP_CNTL__TEX_BLEND_5_ENABLE_MASK                            0X20000
#define  PP_CNTL__TEX_BLEND_5_ENABLE                                 0X20000
#define  PP_CNTL__TEX_BLEND_6_ENABLE_MASK                            0X40000
#define  PP_CNTL__TEX_BLEND_6_ENABLE                                 0X40000
#define  PP_CNTL__MULTI_PASS_ENABLE_MASK                             0X80000
#define  PP_CNTL__MULTI_PASS_ENABLE                                  0X80000
#define  PP_CNTL__SPECULAR_ENABLE_MASK                               0X200000
#define  PP_CNTL__SPECULAR_ENABLE                                    0X200000
#define  PP_CNTL__FOG_ENABLE_MASK                                    0X400000
#define  PP_CNTL__FOG_ENABLE                                         0X400000
#define  PP_CNTL__ALPHA_TEST_ENABLE_MASK                             0X800000
#define  PP_CNTL__ALPHA_TEST_ENABLE                                  0X800000
#define  PP_CNTL__ANTI_ALIAS_CTL_MASK                                0X3000000
#define  PP_CNTL__MC_ENABLE_MASK                                     0X80000000
#define  PP_CNTL__MC_ENABLE                                          0X80000000
#define  PP_CNTL_X__TEX_0_ENABLE_PASS_1_MASK                         0X1
#define  PP_CNTL_X__TEX_0_ENABLE_PASS_1                              0X1
#define  PP_CNTL_X__TEX_1_ENABLE_PASS_1_MASK                         0X2
#define  PP_CNTL_X__TEX_1_ENABLE_PASS_1                              0X2
#define  PP_CNTL_X__TEX_2_ENABLE_PASS_1_MASK                         0X4
#define  PP_CNTL_X__TEX_2_ENABLE_PASS_1                              0X4
#define  PP_CNTL_X__TEX_3_ENABLE_PASS_1_MASK                         0X8
#define  PP_CNTL_X__TEX_3_ENABLE_PASS_1                              0X8
#define  PP_CNTL_X__TEX_4_ENABLE_PASS_1_MASK                         0X10
#define  PP_CNTL_X__TEX_4_ENABLE_PASS_1                              0X10
#define  PP_CNTL_X__TEX_5_ENABLE_PASS_1_MASK                         0X20
#define  PP_CNTL_X__TEX_5_ENABLE_PASS_1                              0X20
#define  PP_CNTL_X__INDIRECT_REGS_MASK                               0Xfc0
#define  PP_CNTL_X__TEX_BLEND_A0_ENABLE_MASK                         0X1000
#define  PP_CNTL_X__TEX_BLEND_A0_ENABLE                              0X1000
#define  PP_CNTL_X__TEX_BLEND_A1_ENABLE_MASK                         0X2000
#define  PP_CNTL_X__TEX_BLEND_A1_ENABLE                              0X2000
#define  PP_CNTL_X__TEX_BLEND_A2_ENABLE_MASK                         0X4000
#define  PP_CNTL_X__TEX_BLEND_A2_ENABLE                              0X4000
#define  PP_CNTL_X__TEX_BLEND_A3_ENABLE_MASK                         0X8000
#define  PP_CNTL_X__TEX_BLEND_A3_ENABLE                              0X8000
#define  PP_CNTL_X__TEX_BLEND_A4_ENABLE_MASK                         0X10000
#define  PP_CNTL_X__TEX_BLEND_A4_ENABLE                              0X10000
#define  PP_CNTL_X__TEX_BLEND_A5_ENABLE_MASK                         0X20000
#define  PP_CNTL_X__TEX_BLEND_A5_ENABLE                              0X20000
#define  PP_CNTL_X__TEX_BLEND_A6_ENABLE_MASK                         0X40000
#define  PP_CNTL_X__TEX_BLEND_A6_ENABLE                              0X40000
#define  PP_CNTL_X__TEX_BLEND_A7_ENABLE_MASK                         0X80000
#define  PP_CNTL_X__TEX_BLEND_A7_ENABLE                              0X80000
#define  PP_CNTL_X__SHADER_OUTPUT_CNTL_MASK                          0X80000000
#define  PP_CNTL_X__SHADER_OUTPUT_CNTL                               0X80000000
#define  PP_MISC__REF_ALPHA_MASK                                     0Xff
#define  PP_MISC__ALPHA_TEST_OP_MASK                                 0X700
#define  PP_MISC__CHROMA_FUNC_MASK                                   0X30000
#define  PP_MISC__CHROMA_KEY_MODE_MASK                               0X40000
#define  PP_MISC__CHROMA_KEY_MODE                                    0X40000
#define  PP_MISC__RIGHT_HAND_CUBE_MASK                               0X1000000
#define  PP_MISC__RIGHT_HAND_CUBE                                    0X1000000
#define  PP_FOG_COLOR__FOG_COLOR_MASK                                0Xffffff
#define  PP_FOG_COLOR__FOG_TABLE_MASK                                0X1000000
#define  PP_FOG_COLOR__FOG_TABLE                                     0X1000000
#define  PP_FOG_COLOR__FOG_INDEX_SEL_R2_MASK                         0Xe000000
#define  PP_MC_CONTEXT__MC_BUF_BASE_MASK                             0Xff
#define  PP_MC_CONTEXT__SRC1_INDEX_MASK                              0Xf00
#define  PP_MC_CONTEXT__SRC2_INDEX_MASK                              0X7000
#define  PP_MC_CONTEXT__MC_FUNC_MASK                                 0X38000
#define  PP_MC_CONTEXT__DST_PITCH_MUL_MASK                           0Xc0000
#define  PP_MC_CONTEXT__SRC_2_PITCH_MUL_MASK                         0X300000
#define  PP_MC_CONTEXT__SRC_1_PITCH_MUL_MASK                         0Xc00000
#define  PP_MC_CONTEXT__MC_CNTL_WIDTH_HEIGHT_SEL_MASK                0X7000000
#define  PP_LUMI_MATRIX__LSCALE_MASK                                 0Xffff
#define  PP_LUMI_MATRIX__LOFFSET_MASK                                0Xffff0000
#define  PP_ROT_MATRIX0__M00_MASK                                    0Xffff
#define  PP_ROT_MATRIX0__M10_MASK                                    0Xffff0000
#define  PP_ROT_MATRIX1__M01_MASK                                    0Xffff
#define  PP_ROT_MATRIX1__M11_MASK                                    0Xffff0000
#define  PP_TRI_PERF__TRI_JUICE_MASK                                 0X1f
#define  PP_PERF_CNTL__RR_FIFO_SCALE_MASK                            0X3
#define  PP_PERF_CNTL__REQUEST_SCALE_MASK                            0X4
#define  PP_PERF_CNTL__REQUEST_SCALE                                 0X4
#define  PP_PERF_CNTL__PP_COUNT_CTL_MASK                             0X30
#define  PP_TXOFFSET_0__ENDIAN_SWAP_MASK                             0X3
#define  PP_TXOFFSET_0__MACRO_TILE_MASK                              0X4
#define  PP_TXOFFSET_0__MACRO_TILE                                   0X4
#define  PP_TXOFFSET_0__MICRO_TILE_MASK                              0X18
#define  PP_TXOFFSET_0__TXOFFSET_MASK                                0Xffffffe0
#define  PP_TXOFFSET_1__ENDIAN_SWAP_MASK                             0X3
#define  PP_TXOFFSET_1__MACRO_TILE_MASK                              0X4
#define  PP_TXOFFSET_1__MACRO_TILE                                   0X4
#define  PP_TXOFFSET_1__MICRO_TILE_MASK                              0X18
#define  PP_TXOFFSET_1__TXOFFSET_MASK                                0Xffffffe0
#define  PP_TXOFFSET_2__ENDIAN_SWAP_MASK                             0X3
#define  PP_TXOFFSET_2__MACRO_TILE_MASK                              0X4
#define  PP_TXOFFSET_2__MACRO_TILE                                   0X4
#define  PP_TXOFFSET_2__MICRO_TILE_MASK                              0X18
#define  PP_TXOFFSET_2__TXOFFSET_MASK                                0Xffffffe0
#define  PP_TXOFFSET_3__ENDIAN_SWAP_MASK                             0X3
#define  PP_TXOFFSET_3__MACRO_TILE_MASK                              0X4
#define  PP_TXOFFSET_3__MACRO_TILE                                   0X4
#define  PP_TXOFFSET_3__MICRO_TILE_MASK                              0X18
#define  PP_TXOFFSET_3__TXOFFSET_MASK                                0Xffffffe0
#define  PP_TXOFFSET_4__ENDIAN_SWAP_MASK                             0X3
#define  PP_TXOFFSET_4__MACRO_TILE_MASK                              0X4
#define  PP_TXOFFSET_4__MACRO_TILE                                   0X4
#define  PP_TXOFFSET_4__MICRO_TILE_MASK                              0X18
#define  PP_TXOFFSET_4__TXOFFSET_MASK                                0Xffffffe0
#define  PP_TXOFFSET_5__ENDIAN_SWAP_MASK                             0X3
#define  PP_TXOFFSET_5__MACRO_TILE_MASK                              0X4
#define  PP_TXOFFSET_5__MACRO_TILE                                   0X4
#define  PP_TXOFFSET_5__MICRO_TILE_MASK                              0X18
#define  PP_TXOFFSET_5__TXOFFSET_MASK                                0Xffffffe0
#define  PP_CUBIC_OFFSET_F1_0__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F1_0__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F1_0__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F1_0__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F1_0__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F1_1__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F1_1__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F1_1__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F1_1__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F1_1__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F1_2__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F1_2__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F1_2__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F1_2__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F1_2__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F1_3__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F1_3__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F1_3__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F1_3__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F1_3__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F1_4__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F1_4__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F1_4__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F1_4__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F1_4__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F1_5__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F1_5__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F1_5__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F1_5__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F1_5__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F2_0__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F2_0__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F2_0__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F2_0__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F2_0__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F2_1__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F2_1__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F2_1__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F2_1__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F2_1__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F2_2__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F2_2__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F2_2__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F2_2__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F2_2__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F2_3__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F2_3__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F2_3__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F2_3__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F2_3__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F2_4__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F2_4__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F2_4__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F2_4__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F2_4__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F2_5__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F2_5__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F2_5__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F2_5__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F2_5__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F3_0__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F3_0__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F3_0__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F3_0__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F3_0__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F3_1__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F3_1__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F3_1__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F3_1__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F3_1__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F3_2__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F3_2__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F3_2__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F3_2__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F3_2__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F3_3__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F3_3__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F3_3__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F3_3__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F3_3__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F3_4__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F3_4__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F3_4__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F3_4__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F3_4__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F3_5__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F3_5__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F3_5__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F3_5__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F3_5__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F4_0__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F4_0__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F4_0__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F4_0__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F4_0__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F4_1__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F4_1__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F4_1__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F4_1__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F4_1__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F4_2__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F4_2__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F4_2__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F4_2__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F4_2__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F4_3__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F4_3__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F4_3__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F4_3__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F4_3__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F4_4__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F4_4__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F4_4__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F4_4__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F4_4__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F4_5__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F4_5__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F4_5__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F4_5__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F4_5__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F5_0__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F5_0__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F5_0__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F5_0__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F5_0__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F5_1__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F5_1__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F5_1__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F5_1__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F5_1__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F5_2__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F5_2__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F5_2__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F5_2__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F5_2__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F5_3__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F5_3__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F5_3__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F5_3__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F5_3__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F5_4__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F5_4__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F5_4__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F5_4__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F5_4__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_CUBIC_OFFSET_F5_5__ENDIAN_SWAP_MASK                      0X3
#define  PP_CUBIC_OFFSET_F5_5__MACRO_TILE_MASK                       0X4
#define  PP_CUBIC_OFFSET_F5_5__MACRO_TILE                            0X4
#define  PP_CUBIC_OFFSET_F5_5__MICRO_TILE_MASK                       0X18
#define  PP_CUBIC_OFFSET_F5_5__FACE_OFFSET_MASK                      0Xffffffe0
#define  PP_SRC_OFFSET_0__MC_OFFSET_MASK                             0X1ffffe0
#define  PP_SRC_OFFSET_1__MC_OFFSET_MASK                             0X1ffffe0
#define  PP_SRC_OFFSET_2__MC_OFFSET_MASK                             0X1ffffe0
#define  PP_SRC_OFFSET_3__MC_OFFSET_MASK                             0X1ffffe0
#define  PP_SRC_OFFSET_4__MC_OFFSET_MASK                             0X1ffffe0
#define  PP_SRC_OFFSET_5__MC_OFFSET_MASK                             0X1ffffe0
#define  PP_SRC_OFFSET_6__MC_OFFSET_MASK                             0X1ffffe0
#define  PP_SRC_OFFSET_7__MC_OFFSET_MASK                             0X1ffffe0
#define  PP_SRC_OFFSET_8__MC_OFFSET_MASK                             0X1ffffe0
#define  PP_SRC_OFFSET_9__MC_OFFSET_MASK                             0X1ffffe0
#define  PP_SRC_OFFSET_10__MC_OFFSET_MASK                            0X1ffffe0
#define  PP_SRC_OFFSET_11__MC_OFFSET_MASK                            0X1ffffe0
#define  PP_SRC_OFFSET_12__MC_OFFSET_MASK                            0X1ffffe0
#define  PP_SRC_OFFSET_13__MC_OFFSET_MASK                            0X1ffffe0
#define  PP_SRC_OFFSET_14__MC_OFFSET_MASK                            0X1ffffe0
#define  PP_SRC_OFFSET_15__MC_OFFSET_MASK                            0X1ffffe0
#define  PP_SRC_OFFSET_16__MC_OFFSET_MASK                            0X1ffffe0
#define  PP_SRC_OFFSET_17__MC_OFFSET_MASK                            0X1ffffe0
#define  PP_TFACTOR_SIGN__SGN_TF0_B_MASK                             0X1
#define  PP_TFACTOR_SIGN__SGN_TF0_B                                  0X1
#define  PP_TFACTOR_SIGN__SGN_TF0_G_MASK                             0X2
#define  PP_TFACTOR_SIGN__SGN_TF0_G                                  0X2
#define  PP_TFACTOR_SIGN__SGN_TF0_R_MASK                             0X4
#define  PP_TFACTOR_SIGN__SGN_TF0_R                                  0X4
#define  PP_TFACTOR_SIGN__SGN_TF0_A_MASK                             0X8
#define  PP_TFACTOR_SIGN__SGN_TF0_A                                  0X8
#define  PP_TFACTOR_SIGN__SGN_TF1_B_MASK                             0X10
#define  PP_TFACTOR_SIGN__SGN_TF1_B                                  0X10
#define  PP_TFACTOR_SIGN__SGN_TF1_G_MASK                             0X20
#define  PP_TFACTOR_SIGN__SGN_TF1_G                                  0X20
#define  PP_TFACTOR_SIGN__SGN_TF1_R_MASK                             0X40
#define  PP_TFACTOR_SIGN__SGN_TF1_R                                  0X40
#define  PP_TFACTOR_SIGN__SGN_TF1_A_MASK                             0X80
#define  PP_TFACTOR_SIGN__SGN_TF1_A                                  0X80
#define  PP_TFACTOR_SIGN__SGN_TF2_B_MASK                             0X100
#define  PP_TFACTOR_SIGN__SGN_TF2_B                                  0X100
#define  PP_TFACTOR_SIGN__SGN_TF2_G_MASK                             0X200
#define  PP_TFACTOR_SIGN__SGN_TF2_G                                  0X200
#define  PP_TFACTOR_SIGN__SGN_TF2_R_MASK                             0X400
#define  PP_TFACTOR_SIGN__SGN_TF2_R                                  0X400
#define  PP_TFACTOR_SIGN__SGN_TF2_A_MASK                             0X800
#define  PP_TFACTOR_SIGN__SGN_TF2_A                                  0X800
#define  PP_TFACTOR_SIGN__SGN_TF3_B_MASK                             0X1000
#define  PP_TFACTOR_SIGN__SGN_TF3_B                                  0X1000
#define  PP_TFACTOR_SIGN__SGN_TF3_G_MASK                             0X2000
#define  PP_TFACTOR_SIGN__SGN_TF3_G                                  0X2000
#define  PP_TFACTOR_SIGN__SGN_TF3_R_MASK                             0X4000
#define  PP_TFACTOR_SIGN__SGN_TF3_R                                  0X4000
#define  PP_TFACTOR_SIGN__SGN_TF3_A_MASK                             0X8000
#define  PP_TFACTOR_SIGN__SGN_TF3_A                                  0X8000
#define  PP_TFACTOR_SIGN__SGN_TF4_B_MASK                             0X10000
#define  PP_TFACTOR_SIGN__SGN_TF4_B                                  0X10000
#define  PP_TFACTOR_SIGN__SGN_TF4_G_MASK                             0X20000
#define  PP_TFACTOR_SIGN__SGN_TF4_G                                  0X20000
#define  PP_TFACTOR_SIGN__SGN_TF4_R_MASK                             0X40000
#define  PP_TFACTOR_SIGN__SGN_TF4_R                                  0X40000
#define  PP_TFACTOR_SIGN__SGN_TF4_A_MASK                             0X80000
#define  PP_TFACTOR_SIGN__SGN_TF4_A                                  0X80000
#define  PP_TFACTOR_SIGN__SGN_TF5_B_MASK                             0X100000
#define  PP_TFACTOR_SIGN__SGN_TF5_B                                  0X100000
#define  PP_TFACTOR_SIGN__SGN_TF5_G_MASK                             0X200000
#define  PP_TFACTOR_SIGN__SGN_TF5_G                                  0X200000
#define  PP_TFACTOR_SIGN__SGN_TF5_R_MASK                             0X400000
#define  PP_TFACTOR_SIGN__SGN_TF5_R                                  0X400000
#define  PP_TFACTOR_SIGN__SGN_TF5_A_MASK                             0X800000
#define  PP_TFACTOR_SIGN__SGN_TF5_A                                  0X800000
#define  PP_TFACTOR_SIGN__SGN_TF6_B_MASK                             0X1000000
#define  PP_TFACTOR_SIGN__SGN_TF6_B                                  0X1000000
#define  PP_TFACTOR_SIGN__SGN_TF6_G_MASK                             0X2000000
#define  PP_TFACTOR_SIGN__SGN_TF6_G                                  0X2000000
#define  PP_TFACTOR_SIGN__SGN_TF6_R_MASK                             0X4000000
#define  PP_TFACTOR_SIGN__SGN_TF6_R                                  0X4000000
#define  PP_TFACTOR_SIGN__SGN_TF6_A_MASK                             0X8000000
#define  PP_TFACTOR_SIGN__SGN_TF6_A                                  0X8000000
#define  PP_TFACTOR_SIGN__SGN_TF7_B_MASK                             0X10000000
#define  PP_TFACTOR_SIGN__SGN_TF7_B                                  0X10000000
#define  PP_TFACTOR_SIGN__SGN_TF7_G_MASK                             0X20000000
#define  PP_TFACTOR_SIGN__SGN_TF7_G                                  0X20000000
#define  PP_TFACTOR_SIGN__SGN_TF7_R_MASK                             0X40000000
#define  PP_TFACTOR_SIGN__SGN_TF7_R                                  0X40000000
#define  PP_TFACTOR_SIGN__SGN_TF7_A_MASK                             0X80000000
#define  PP_TFACTOR_SIGN__SGN_TF7_A                                  0X80000000
#define  PP_PIXSHADER_I0_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I0_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I0_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I0_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I0_C0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I0_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I0_C0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I0_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I0_C0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I0_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I0_C0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I0_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I0_C0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I0_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I0_C0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I0_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I0_C0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I0_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I0_C0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I0_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I0_C0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I0_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I0_C0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I0_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I0_C0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I0_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I0_C0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I0_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I1_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I1_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I1_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I1_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I1_C0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I1_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I1_C0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I1_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I1_C0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I1_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I1_C0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I1_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I1_C0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I1_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I1_C0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I1_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I1_C0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I1_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I1_C0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I1_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I1_C0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I1_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I1_C0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I1_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I1_C0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I1_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I1_C0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I1_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I2_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I2_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I2_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I2_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I2_C0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I2_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I2_C0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I2_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I2_C0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I2_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I2_C0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I2_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I2_C0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I2_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I2_C0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I2_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I2_C0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I2_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I2_C0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I2_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I2_C0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I2_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I2_C0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I2_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I2_C0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I2_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I2_C0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I2_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I3_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I3_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I3_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I3_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I3_C0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I3_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I3_C0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I3_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I3_C0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I3_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I3_C0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I3_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I3_C0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I3_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I3_C0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I3_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I3_C0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I3_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I3_C0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I3_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I3_C0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I3_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I3_C0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I3_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I3_C0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I3_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I3_C0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I3_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I4_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I4_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I4_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I4_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I4_C0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I4_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I4_C0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I4_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I4_C0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I4_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I4_C0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I4_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I4_C0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I4_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I4_C0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I4_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I4_C0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I4_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I4_C0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I4_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I4_C0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I4_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I4_C0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I4_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I4_C0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I4_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I4_C0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I4_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I5_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I5_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I5_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I5_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I5_C0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I5_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I5_C0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I5_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I5_C0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I5_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I5_C0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I5_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I5_C0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I5_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I5_C0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I5_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I5_C0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I5_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I5_C0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I5_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I5_C0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I5_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I5_C0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I5_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I5_C0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I5_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I5_C0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I5_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I6_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I6_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I6_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I6_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I6_C0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I6_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I6_C0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I6_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I6_C0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I6_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I6_C0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I6_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I6_C0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I6_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I6_C0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I6_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I6_C0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I6_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I6_C0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I6_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I6_C0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I6_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I6_C0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I6_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I6_C0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I6_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I6_C0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I6_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I7_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I7_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I7_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I7_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I7_C0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I7_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I7_C0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I7_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I7_C0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I7_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I7_C0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I7_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I7_C0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I7_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I7_C0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I7_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I7_C0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I7_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I7_C0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I7_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I7_C0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I7_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I7_C0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I7_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I7_C0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I7_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I7_C0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I7_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I0_C1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I0_C1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I0_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I0_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I0_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I0_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_PIXSHADER_I0_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_PIXSHADER_I0_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I0_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I0_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I1_C1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I1_C1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I1_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I1_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I1_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I1_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_PIXSHADER_I1_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_PIXSHADER_I1_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I1_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I1_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I2_C1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I2_C1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I2_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I2_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I2_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I2_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_PIXSHADER_I2_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_PIXSHADER_I2_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I2_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I2_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I3_C1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I3_C1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I3_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I3_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I3_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I3_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_PIXSHADER_I3_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_PIXSHADER_I3_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I3_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I3_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I4_C1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I4_C1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I4_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I4_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I4_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I4_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_PIXSHADER_I4_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_PIXSHADER_I4_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I4_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I4_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I5_C1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I5_C1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I5_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I5_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I5_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I5_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_PIXSHADER_I5_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_PIXSHADER_I5_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I5_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I5_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I6_C1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I6_C1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I6_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I6_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I6_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I6_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_PIXSHADER_I6_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_PIXSHADER_I6_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I6_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I6_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I7_C1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I7_C1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I7_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I7_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I7_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I7_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_PIXSHADER_I7_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_PIXSHADER_I7_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I7_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I7_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I0_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I0_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I0_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I0_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I0_A0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I0_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I0_A0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I0_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I0_A0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I0_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I0_A0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I0_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I0_A0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I0_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I0_A0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I0_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I0_A0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I0_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I0_A0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I0_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I0_A0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I0_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I0_A0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I0_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I0_A0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I0_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I0_A0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I0_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I1_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I1_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I1_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I1_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I1_A0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I1_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I1_A0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I1_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I1_A0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I1_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I1_A0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I1_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I1_A0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I1_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I1_A0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I1_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I1_A0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I1_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I1_A0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I1_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I1_A0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I1_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I1_A0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I1_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I1_A0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I1_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I1_A0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I1_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I2_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I2_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I2_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I2_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I2_A0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I2_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I2_A0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I2_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I2_A0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I2_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I2_A0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I2_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I2_A0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I2_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I2_A0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I2_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I2_A0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I2_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I2_A0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I2_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I2_A0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I2_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I2_A0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I2_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I2_A0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I2_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I2_A0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I2_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I3_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I3_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I3_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I3_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I3_A0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I3_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I3_A0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I3_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I3_A0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I3_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I3_A0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I3_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I3_A0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I3_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I3_A0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I3_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I3_A0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I3_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I3_A0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I3_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I3_A0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I3_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I3_A0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I3_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I3_A0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I3_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I3_A0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I3_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I4_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I4_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I4_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I4_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I4_A0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I4_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I4_A0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I4_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I4_A0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I4_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I4_A0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I4_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I4_A0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I4_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I4_A0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I4_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I4_A0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I4_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I4_A0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I4_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I4_A0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I4_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I4_A0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I4_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I4_A0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I4_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I4_A0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I4_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I5_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I5_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I5_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I5_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I5_A0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I5_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I5_A0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I5_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I5_A0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I5_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I5_A0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I5_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I5_A0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I5_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I5_A0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I5_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I5_A0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I5_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I5_A0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I5_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I5_A0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I5_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I5_A0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I5_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I5_A0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I5_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I5_A0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I5_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I6_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I6_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I6_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I6_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I6_A0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I6_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I6_A0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I6_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I6_A0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I6_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I6_A0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I6_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I6_A0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I6_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I6_A0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I6_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I6_A0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I6_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I6_A0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I6_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I6_A0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I6_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I6_A0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I6_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I6_A0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I6_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I6_A0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I6_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I7_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_PIXSHADER_I7_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_PIXSHADER_I7_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_PIXSHADER_I7_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_PIXSHADER_I7_A0__COMP_ARG_A                              0X10000
#define  PP_PIXSHADER_I7_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_PIXSHADER_I7_A0__BIAS_ARG_A                              0X20000
#define  PP_PIXSHADER_I7_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_PIXSHADER_I7_A0__SCALE_ARG_A                             0X40000
#define  PP_PIXSHADER_I7_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_PIXSHADER_I7_A0__NEG_ARG_A                               0X80000
#define  PP_PIXSHADER_I7_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_PIXSHADER_I7_A0__COMP_ARG_B                              0X100000
#define  PP_PIXSHADER_I7_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_PIXSHADER_I7_A0__BIAS_ARG_B                              0X200000
#define  PP_PIXSHADER_I7_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_PIXSHADER_I7_A0__SCALE_ARG_B                             0X400000
#define  PP_PIXSHADER_I7_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_PIXSHADER_I7_A0__NEG_ARG_B                               0X800000
#define  PP_PIXSHADER_I7_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_PIXSHADER_I7_A0__COMP_ARG_C                              0X1000000
#define  PP_PIXSHADER_I7_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_PIXSHADER_I7_A0__BIAS_ARG_C                              0X2000000
#define  PP_PIXSHADER_I7_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_PIXSHADER_I7_A0__SCALE_ARG_C                             0X4000000
#define  PP_PIXSHADER_I7_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_PIXSHADER_I7_A0__NEG_ARG_C                               0X8000000
#define  PP_PIXSHADER_I7_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_PIXSHADER_I0_A1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I0_A1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I0_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I0_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I0_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I0_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_PIXSHADER_I0_A1__DOT_ALPHA                               0X100000
#define  PP_PIXSHADER_I0_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I0_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I0_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I1_A1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I1_A1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I1_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I1_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I1_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I1_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_PIXSHADER_I1_A1__DOT_ALPHA                               0X100000
#define  PP_PIXSHADER_I1_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I1_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I1_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I2_A1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I2_A1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I2_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I2_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I2_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I2_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_PIXSHADER_I2_A1__DOT_ALPHA                               0X100000
#define  PP_PIXSHADER_I2_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I2_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I2_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I3_A1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I3_A1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I3_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I3_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I3_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I3_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_PIXSHADER_I3_A1__DOT_ALPHA                               0X100000
#define  PP_PIXSHADER_I3_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I3_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I3_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I4_A1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I4_A1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I4_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I4_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I4_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I4_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_PIXSHADER_I4_A1__DOT_ALPHA                               0X100000
#define  PP_PIXSHADER_I4_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I4_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I4_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I5_A1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I5_A1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I5_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I5_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I5_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I5_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_PIXSHADER_I5_A1__DOT_ALPHA                               0X100000
#define  PP_PIXSHADER_I5_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I5_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I5_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I6_A1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I6_A1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I6_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I6_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I6_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I6_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_PIXSHADER_I6_A1__DOT_ALPHA                               0X100000
#define  PP_PIXSHADER_I6_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I6_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I6_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_PIXSHADER_I7_A1__F0_SEL_MASK                             0X7
#define  PP_PIXSHADER_I7_A1__F1_SEL_MASK                             0X70
#define  PP_PIXSHADER_I7_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_PIXSHADER_I7_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_PIXSHADER_I7_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_PIXSHADER_I7_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_PIXSHADER_I7_A1__DOT_ALPHA                               0X100000
#define  PP_PIXSHADER_I7_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_PIXSHADER_I7_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_PIXSHADER_I7_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I0_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I0_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I0_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I0_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I0_C0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I0_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I0_C0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I0_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I0_C0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I0_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I0_C0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I0_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I0_C0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I0_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I0_C0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I0_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I0_C0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I0_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I0_C0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I0_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I0_C0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I0_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I0_C0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I0_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I0_C0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I0_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I0_C0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I0_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I1_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I1_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I1_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I1_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I1_C0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I1_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I1_C0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I1_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I1_C0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I1_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I1_C0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I1_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I1_C0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I1_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I1_C0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I1_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I1_C0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I1_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I1_C0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I1_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I1_C0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I1_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I1_C0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I1_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I1_C0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I1_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I1_C0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I1_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I2_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I2_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I2_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I2_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I2_C0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I2_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I2_C0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I2_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I2_C0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I2_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I2_C0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I2_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I2_C0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I2_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I2_C0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I2_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I2_C0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I2_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I2_C0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I2_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I2_C0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I2_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I2_C0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I2_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I2_C0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I2_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I2_C0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I2_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I3_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I3_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I3_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I3_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I3_C0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I3_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I3_C0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I3_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I3_C0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I3_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I3_C0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I3_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I3_C0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I3_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I3_C0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I3_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I3_C0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I3_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I3_C0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I3_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I3_C0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I3_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I3_C0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I3_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I3_C0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I3_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I3_C0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I3_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I4_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I4_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I4_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I4_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I4_C0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I4_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I4_C0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I4_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I4_C0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I4_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I4_C0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I4_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I4_C0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I4_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I4_C0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I4_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I4_C0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I4_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I4_C0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I4_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I4_C0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I4_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I4_C0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I4_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I4_C0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I4_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I4_C0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I4_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I5_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I5_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I5_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I5_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I5_C0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I5_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I5_C0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I5_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I5_C0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I5_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I5_C0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I5_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I5_C0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I5_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I5_C0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I5_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I5_C0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I5_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I5_C0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I5_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I5_C0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I5_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I5_C0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I5_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I5_C0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I5_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I5_C0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I5_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I6_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I6_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I6_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I6_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I6_C0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I6_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I6_C0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I6_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I6_C0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I6_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I6_C0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I6_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I6_C0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I6_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I6_C0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I6_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I6_C0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I6_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I6_C0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I6_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I6_C0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I6_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I6_C0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I6_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I6_C0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I6_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I6_C0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I6_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I7_C0__COLOR_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I7_C0__COLOR_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I7_C0__COLOR_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I7_C0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I7_C0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I7_C0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I7_C0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I7_C0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I7_C0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I7_C0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I7_C0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I7_C0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I7_C0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I7_C0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I7_C0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I7_C0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I7_C0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I7_C0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I7_C0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I7_C0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I7_C0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I7_C0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I7_C0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I7_C0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I7_C0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I7_C0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I7_C0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I7_C0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I0_C1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I0_C1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I0_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I0_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I0_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I0_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_ADRSHADER_I0_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_ADRSHADER_I0_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I0_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I0_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I1_C1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I1_C1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I1_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I1_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I1_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I1_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_ADRSHADER_I1_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_ADRSHADER_I1_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I1_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I1_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I2_C1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I2_C1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I2_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I2_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I2_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I2_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_ADRSHADER_I2_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_ADRSHADER_I2_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I2_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I2_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I3_C1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I3_C1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I3_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I3_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I3_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I3_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_ADRSHADER_I3_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_ADRSHADER_I3_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I3_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I3_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I4_C1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I4_C1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I4_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I4_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I4_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I4_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_ADRSHADER_I4_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_ADRSHADER_I4_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I4_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I4_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I5_C1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I5_C1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I5_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I5_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I5_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I5_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_ADRSHADER_I5_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_ADRSHADER_I5_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I5_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I5_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I6_C1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I6_C1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I6_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I6_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I6_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I6_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_ADRSHADER_I6_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_ADRSHADER_I6_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I6_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I6_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I7_C1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I7_C1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I7_C1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I7_C1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I7_C1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I7_C1__OUTPUT_MASK_MASK                        0X700000
#define  PP_ADRSHADER_I7_C1__OUTPUT_ROTATE_MASK                      0X3000000
#define  PP_ADRSHADER_I7_C1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I7_C1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I7_C1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I0_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I0_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I0_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I0_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I0_A0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I0_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I0_A0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I0_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I0_A0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I0_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I0_A0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I0_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I0_A0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I0_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I0_A0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I0_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I0_A0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I0_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I0_A0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I0_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I0_A0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I0_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I0_A0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I0_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I0_A0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I0_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I0_A0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I0_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I1_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I1_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I1_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I1_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I1_A0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I1_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I1_A0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I1_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I1_A0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I1_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I1_A0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I1_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I1_A0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I1_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I1_A0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I1_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I1_A0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I1_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I1_A0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I1_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I1_A0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I1_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I1_A0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I1_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I1_A0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I1_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I1_A0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I1_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I2_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I2_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I2_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I2_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I2_A0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I2_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I2_A0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I2_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I2_A0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I2_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I2_A0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I2_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I2_A0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I2_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I2_A0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I2_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I2_A0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I2_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I2_A0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I2_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I2_A0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I2_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I2_A0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I2_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I2_A0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I2_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I2_A0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I2_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I3_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I3_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I3_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I3_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I3_A0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I3_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I3_A0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I3_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I3_A0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I3_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I3_A0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I3_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I3_A0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I3_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I3_A0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I3_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I3_A0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I3_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I3_A0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I3_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I3_A0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I3_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I3_A0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I3_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I3_A0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I3_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I3_A0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I3_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I4_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I4_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I4_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I4_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I4_A0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I4_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I4_A0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I4_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I4_A0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I4_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I4_A0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I4_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I4_A0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I4_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I4_A0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I4_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I4_A0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I4_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I4_A0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I4_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I4_A0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I4_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I4_A0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I4_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I4_A0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I4_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I4_A0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I4_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I5_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I5_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I5_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I5_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I5_A0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I5_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I5_A0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I5_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I5_A0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I5_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I5_A0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I5_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I5_A0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I5_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I5_A0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I5_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I5_A0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I5_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I5_A0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I5_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I5_A0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I5_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I5_A0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I5_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I5_A0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I5_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I5_A0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I5_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I6_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I6_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I6_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I6_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I6_A0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I6_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I6_A0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I6_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I6_A0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I6_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I6_A0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I6_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I6_A0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I6_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I6_A0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I6_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I6_A0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I6_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I6_A0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I6_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I6_A0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I6_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I6_A0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I6_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I6_A0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I6_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I6_A0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I6_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I7_A0__ALPHA_ARG_A_MASK                        0X1f
#define  PP_ADRSHADER_I7_A0__ALPHA_ARG_B_MASK                        0X3e0
#define  PP_ADRSHADER_I7_A0__ALPHA_ARG_C_MASK                        0X7c00
#define  PP_ADRSHADER_I7_A0__COMP_ARG_A_MASK                         0X10000
#define  PP_ADRSHADER_I7_A0__COMP_ARG_A                              0X10000
#define  PP_ADRSHADER_I7_A0__BIAS_ARG_A_MASK                         0X20000
#define  PP_ADRSHADER_I7_A0__BIAS_ARG_A                              0X20000
#define  PP_ADRSHADER_I7_A0__SCALE_ARG_A_MASK                        0X40000
#define  PP_ADRSHADER_I7_A0__SCALE_ARG_A                             0X40000
#define  PP_ADRSHADER_I7_A0__NEG_ARG_A_MASK                          0X80000
#define  PP_ADRSHADER_I7_A0__NEG_ARG_A                               0X80000
#define  PP_ADRSHADER_I7_A0__COMP_ARG_B_MASK                         0X100000
#define  PP_ADRSHADER_I7_A0__COMP_ARG_B                              0X100000
#define  PP_ADRSHADER_I7_A0__BIAS_ARG_B_MASK                         0X200000
#define  PP_ADRSHADER_I7_A0__BIAS_ARG_B                              0X200000
#define  PP_ADRSHADER_I7_A0__SCALE_ARG_B_MASK                        0X400000
#define  PP_ADRSHADER_I7_A0__SCALE_ARG_B                             0X400000
#define  PP_ADRSHADER_I7_A0__NEG_ARG_B_MASK                          0X800000
#define  PP_ADRSHADER_I7_A0__NEG_ARG_B                               0X800000
#define  PP_ADRSHADER_I7_A0__COMP_ARG_C_MASK                         0X1000000
#define  PP_ADRSHADER_I7_A0__COMP_ARG_C                              0X1000000
#define  PP_ADRSHADER_I7_A0__BIAS_ARG_C_MASK                         0X2000000
#define  PP_ADRSHADER_I7_A0__BIAS_ARG_C                              0X2000000
#define  PP_ADRSHADER_I7_A0__SCALE_ARG_C_MASK                        0X4000000
#define  PP_ADRSHADER_I7_A0__SCALE_ARG_C                             0X4000000
#define  PP_ADRSHADER_I7_A0__NEG_ARG_C_MASK                          0X8000000
#define  PP_ADRSHADER_I7_A0__NEG_ARG_C                               0X8000000
#define  PP_ADRSHADER_I7_A0__BLEND_CTL_MASK                          0X70000000
#define  PP_ADRSHADER_I0_A1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I0_A1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I0_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I0_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I0_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I0_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_ADRSHADER_I0_A1__DOT_ALPHA                               0X100000
#define  PP_ADRSHADER_I0_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I0_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I0_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I1_A1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I1_A1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I1_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I1_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I1_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I1_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_ADRSHADER_I1_A1__DOT_ALPHA                               0X100000
#define  PP_ADRSHADER_I1_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I1_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I1_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I2_A1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I2_A1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I2_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I2_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I2_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I2_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_ADRSHADER_I2_A1__DOT_ALPHA                               0X100000
#define  PP_ADRSHADER_I2_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I2_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I2_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I3_A1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I3_A1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I3_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I3_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I3_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I3_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_ADRSHADER_I3_A1__DOT_ALPHA                               0X100000
#define  PP_ADRSHADER_I3_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I3_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I3_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I4_A1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I4_A1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I4_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I4_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I4_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I4_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_ADRSHADER_I4_A1__DOT_ALPHA                               0X100000
#define  PP_ADRSHADER_I4_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I4_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I4_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I5_A1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I5_A1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I5_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I5_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I5_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I5_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_ADRSHADER_I5_A1__DOT_ALPHA                               0X100000
#define  PP_ADRSHADER_I5_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I5_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I5_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I6_A1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I6_A1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I6_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I6_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I6_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I6_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_ADRSHADER_I6_A1__DOT_ALPHA                               0X100000
#define  PP_ADRSHADER_I6_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I6_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I6_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  PP_ADRSHADER_I7_A1__F0_SEL_MASK                             0Xf
#define  PP_ADRSHADER_I7_A1__F1_SEL_MASK                             0Xf0
#define  PP_ADRSHADER_I7_A1__OUTPUT_SCALE_MASK                       0X700
#define  PP_ADRSHADER_I7_A1__OUTPUT_CLAMP_MASK                       0X3000
#define  PP_ADRSHADER_I7_A1__OUTPUT_SELECT_MASK                      0X70000
#define  PP_ADRSHADER_I7_A1__DOT_ALPHA_MASK                          0X100000
#define  PP_ADRSHADER_I7_A1__DOT_ALPHA                               0X100000
#define  PP_ADRSHADER_I7_A1__REPLICATE_ARG_A_MASK                    0Xc000000
#define  PP_ADRSHADER_I7_A1__REPLICATE_ARG_B_MASK                    0X30000000
#define  PP_ADRSHADER_I7_A1__REPLICATE_ARG_C_MASK                    0Xc0000000
#define  RB2D_ROP__ROP_MASK                                          0Xff0000
#define  RB2D_CLRCMP_CNTL__FCN_SRC_MASK                              0X7
#define  RB2D_CLRCMP_CNTL__FCN_DST_MASK                              0X700
#define  RB2D_CLRCMP_CNTL__SRC_MASK                                  0X3000000
#define  RB2D_DATATYPE__DP_DST_DATATYPE_MASK                         0Xf
#define  RB2D_DATATYPE__DP_BRUSH_DATATYPE_MASK                       0Xf00
#define  RB2D_GUI_MASTER_CNTL__GMC_BRUSH_DATATYPE_MASK               0Xf0
#define  RB2D_GUI_MASTER_CNTL__GMC_DST_DATATYPE_MASK                 0Xf00
#define  RB2D_GUI_MASTER_CNTL__GMC_ROP_MASK                          0Xff0000
#define  RB2D_GUI_MASTER_CNTL__GMC_CLR_CMP_FCN_DIS_MASK              0X10000000
#define  RB2D_GUI_MASTER_CNTL__GMC_CLR_CMP_FCN_DIS                   0X10000000
#define  RB2D_GUI_MASTER_CNTL__GMC_WR_MSK_DIS_MASK                   0X40000000
#define  RB2D_GUI_MASTER_CNTL__GMC_WR_MSK_DIS                        0X40000000
#define  RB2D_DSTCACHE_MODE__DC_BYPASS_MASK                          0X3
#define  RB2D_DSTCACHE_MODE__DC_LINE_SIZE_MASK                       0Xc
#define  RB2D_DSTCACHE_MODE__DC_AUTOFLUSH_ENABLE_MASK                0X300
#define  RB2D_DSTCACHE_MODE__DC_AUTOFREE_ENABLE_MASK                 0Xc00
#define  RB2D_DSTCACHE_MODE__DC_FORCE_RMW_MASK                       0X10000
#define  RB2D_DSTCACHE_MODE__DC_FORCE_RMW                            0X10000
#define  RB2D_DSTCACHE_MODE__DC_DISABLE_RI_FILL_MASK                 0X1000000
#define  RB2D_DSTCACHE_MODE__DC_DISABLE_RI_FILL                      0X1000000
#define  RB2D_DSTCACHE_MODE__DC_DISABLE_RI_READ_MASK                 0X2000000
#define  RB2D_DSTCACHE_MODE__DC_DISABLE_RI_READ                      0X2000000
#define  RB2D_DSTCACHE_MODE__DC_DISABLE_MASK_CHK_MASK                0X4000000
#define  RB2D_DSTCACHE_MODE__DC_DISABLE_MASK_CHK                     0X4000000
#define  RB2D_DSTCACHE_CTLSTAT__DC_FLUSH_MASK                        0X3
#define  RB2D_DSTCACHE_CTLSTAT__DC_FREE_MASK                         0Xc
#define  RB2D_DSTCACHE_CTLSTAT__DC_BUSY_MASK                         0X80000000
#define  RB2D_DSTCACHE_CTLSTAT__DC_BUSY                              0X80000000
#define  RB2D_SRC_ENDIAN__SRC_ENDIAN_MASK                            0X3
#define  RB2D_DST_ENDIAN__DST_ENDIAN_MASK                            0X3
#define  RB2D_WRITEBACK_ADDR__WRITEBACK_ADDR_MASK                    0Xfffffff8
#define  RB3D_ABLENDCNTL__COMB_FCN_MASK                              0X7000
#define  RB3D_ABLENDCNTL__SRCBLEND_MASK                              0X3f0000
#define  RB3D_ABLENDCNTL__DESTBLEND_MASK                             0X3f000000
#define  RB3D_BLENDCNTL__COMB_FCN_R2_MASK                            0X7000
#define  RB3D_BLENDCNTL__SRCBLEND_MASK                               0X3f0000
#define  RB3D_BLENDCNTL__DESTBLEND_MASK                              0X3f000000
#define  RB3D_DEPTHOFFSET__DEPTHOFFSET_R2_MASK                       0Xfffff000
#define  RB3D_DEPTHPITCH__DEPTHPITCH_R2_MASK                         0X1fe0
#define  RB3D_DEPTHPITCH__DEPTHENDIAN_MASK                           0Xc0000
#define  RB3D_ZSTENCILCNTL__DEPTHFORMAT_MASK                         0Xf
#define  RB3D_ZSTENCILCNTL__ZFUNC_MASK                               0X70
#define  RB3D_ZSTENCILCNTL__STENCILFUNC_MASK                         0X7000
#define  RB3D_ZSTENCILCNTL__STENCILFAIL_MASK                         0X70000
#define  RB3D_ZSTENCILCNTL__STENCILZPASS_MASK                        0X700000
#define  RB3D_ZSTENCILCNTL__STENCILZFAIL_MASK                        0X7000000
#define  RB3D_ZSTENCILCNTL__FORCEZCLEAR_MASK                         0X8000000
#define  RB3D_ZSTENCILCNTL__FORCEZCLEAR                              0X8000000
#define  RB3D_ZSTENCILCNTL__ZCOMPRESSION_MASK                        0X10000000
#define  RB3D_ZSTENCILCNTL__ZCOMPRESSION                             0X10000000
#define  RB3D_ZSTENCILCNTL__FORCEZDIRTY_MASK                         0X20000000
#define  RB3D_ZSTENCILCNTL__FORCEZDIRTY                              0X20000000
#define  RB3D_ZSTENCILCNTL__ZWRITEENABLE_MASK                        0X40000000
#define  RB3D_ZSTENCILCNTL__ZWRITEENABLE                             0X40000000
#define  RB3D_ZSTENCILCNTL__ZDECOMPRESSION_MASK                      0X80000000
#define  RB3D_ZSTENCILCNTL__ZDECOMPRESSION                           0X80000000
#define  RB3D_ZMASKOFFSET__ZMASKOFFSET_R2_MASK                       0X1fff0
#define  RB3D_CNTL__ALPHA_BLEND_ENABLE_MASK                          0X1
#define  RB3D_CNTL__ALPHA_BLEND_ENABLE                               0X1
#define  RB3D_CNTL__PLANE_MASK_ENABLE_MASK                           0X2
#define  RB3D_CNTL__PLANE_MASK_ENABLE                                0X2
#define  RB3D_CNTL__DITHER_ENABLE_MASK                               0X4
#define  RB3D_CNTL__DITHER_ENABLE                                    0X4
#define  RB3D_CNTL__ROUND_ENABLE_MASK                                0X8
#define  RB3D_CNTL__ROUND_ENABLE                                     0X8
#define  RB3D_CNTL__SCALE_DITHER_MASK                                0X10
#define  RB3D_CNTL__SCALE_DITHER                                     0X10
#define  RB3D_CNTL__DITHER_INIT_MASK                                 0X20
#define  RB3D_CNTL__DITHER_INIT                                      0X20
#define  RB3D_CNTL__ROP_ENABLE_MASK                                  0X40
#define  RB3D_CNTL__ROP_ENABLE                                       0X40
#define  RB3D_CNTL__STENCIL_ENABLE_MASK                              0X80
#define  RB3D_CNTL__STENCIL_ENABLE                                   0X80
#define  RB3D_CNTL__Z_ENABLE_MASK                                    0X100
#define  RB3D_CNTL__Z_ENABLE                                         0X100
#define  RB3D_CNTL__DEPTHXY_OFFSET_ENABLE_MASK                       0X200
#define  RB3D_CNTL__DEPTHXY_OFFSET_ENABLE                            0X200
#define  RB3D_CNTL__COLORFORMAT_MASK                                 0X3c00
#define  RB3D_CNTL__CLRCMP_FLIPE_ENABLE_MASK                         0X4000
#define  RB3D_CNTL__CLRCMP_FLIPE_ENABLE                              0X4000
#define  RB3D_CNTL__SEPARATE_ALPHA_ENABLE_MASK                       0X10000
#define  RB3D_CNTL__SEPARATE_ALPHA_ENABLE                            0X10000
#define  RB3D_COLOROFFSET__COLOROFFSET_MASK                          0Xfffffff0
#define  RB3D_COLORPITCH__COLORPITCH_MASK                            0X1ff8
#define  RB3D_COLORPITCH__COLORTILE_MASK                             0X10000
#define  RB3D_COLORPITCH__COLORTILE                                  0X10000
#define  RB3D_COLORPITCH__COLORMICROTILE_MASK                        0X20000
#define  RB3D_COLORPITCH__COLORMICROTILE                             0X20000
#define  RB3D_COLORPITCH__COLORENDIAN_MASK                           0Xc0000
#define  RB3D_DEPTHXY_OFFSET__DEPTHX_OFFSET_MASK                     0Xfff
#define  RB3D_DEPTHXY_OFFSET__DEPTHY_OFFSET_MASK                     0Xfff0000
#define  RB3D_ZMASK_WRINDEX__ZMASK_WRINDEX_R2_MASK                   0X1fff0
#define  RB3D_ZMASK_RDINDEX__ZMASK_RDINDEX_R2_MASK                   0X1fff0
#define  RB3D_STENCILREFMASK__STENCILREF_MASK                        0Xff
#define  RB3D_STENCILREFMASK__STENCILMASK_MASK                       0Xff0000
#define  RB3D_STENCILREFMASK__STENCILWRITEMASK_MASK                  0Xff000000
#define  RB3D_ROPCNTL__ROP_MASK                                      0Xf00
#define  RB3D_ZCACHE_MODE__ZMASK_RAM_RM_MASK                         0Xf00
#define  RB3D_ZCACHE_MODE__ZC_DISABLE_RI_FILL_MASK                   0X1000000
#define  RB3D_ZCACHE_MODE__ZC_DISABLE_RI_FILL                        0X1000000
#define  RB3D_ZCACHE_MODE__ZC_DISABLE_RI_READ_MASK                   0X2000000
#define  RB3D_ZCACHE_MODE__ZC_DISABLE_RI_READ                        0X2000000
#define  RB3D_ZCACHE_MODE__ZC_DISABLE_RI_FLUSH_MASK                  0X8000000
#define  RB3D_ZCACHE_MODE__ZC_DISABLE_RI_FLUSH                       0X8000000
#define  RB3D_ZCACHE_CTLSTAT__ZC_FLUSH_MASK                          0X1
#define  RB3D_ZCACHE_CTLSTAT__ZC_FLUSH                               0X1
#define  RB3D_ZCACHE_CTLSTAT__ZC_FREE_MASK                           0X4
#define  RB3D_ZCACHE_CTLSTAT__ZC_FREE                                0X4
#define  RB3D_ZCACHE_CTLSTAT__ZC_BUSY_MASK                           0X80000000
#define  RB3D_ZCACHE_CTLSTAT__ZC_BUSY                                0X80000000
#define  RB3D_DSTCACHE_MODE__DC_BYPASS_MASK                          0X3
#define  RB3D_DSTCACHE_MODE__DC_LINE_SIZE_MASK                       0Xc
#define  RB3D_DSTCACHE_MODE__DC_AUTOFLUSH_ENABLE_MASK                0X300
#define  RB3D_DSTCACHE_MODE__DC_AUTOFREE_ENABLE_MASK                 0Xc00
#define  RB3D_DSTCACHE_MODE__DC_FORCE_RMW_MASK                       0X10000
#define  RB3D_DSTCACHE_MODE__DC_FORCE_RMW                            0X10000
#define  RB3D_DSTCACHE_MODE__DC_DISABLE_RI_FILL_MASK                 0X1000000
#define  RB3D_DSTCACHE_MODE__DC_DISABLE_RI_FILL                      0X1000000
#define  RB3D_DSTCACHE_MODE__DC_DISABLE_RI_READ_MASK                 0X2000000
#define  RB3D_DSTCACHE_MODE__DC_DISABLE_RI_READ                      0X2000000
#define  RB3D_DSTCACHE_MODE__DC_DISABLE_MASK_CHK_MASK                0X4000000
#define  RB3D_DSTCACHE_MODE__DC_DISABLE_MASK_CHK                     0X4000000
#define  RB3D_DSTCACHE_CTLSTAT__DC_FLUSH_MASK                        0X3
#define  RB3D_DSTCACHE_CTLSTAT__DC_FREE_MASK                         0Xc
#define  RB3D_DSTCACHE_CTLSTAT__DC_BUSY_MASK                         0X80000000
#define  RB3D_DSTCACHE_CTLSTAT__DC_BUSY                              0X80000000
#define  RB3D_PD0_DATA__DISABLE_RB_MASK                              0X1
#define  RB3D_PD0_DATA__DISABLE_RB                                   0X1
#define  RB3D_DSTPERF_CNTL__PERFSEL0_MASK                            0X7
#define  RB3D_DSTPERF_CNTL__CLR_PERF0_MASK                           0X10
#define  RB3D_DSTPERF_CNTL__CLR_PERF0                                0X10
#define  RB3D_DSTPERF_CNTL__EN_PERF0_MASK                            0X20
#define  RB3D_DSTPERF_CNTL__EN_PERF0                                 0X20
#define  RB3D_DSTPERF_CNTL__PERFSEL1_MASK                            0X700
#define  RB3D_DSTPERF_CNTL__CLR_PERF1_MASK                           0X1000
#define  RB3D_DSTPERF_CNTL__CLR_PERF1                                0X1000
#define  RB3D_DSTPERF_CNTL__EN_PERF1_MASK                            0X2000
#define  RB3D_DSTPERF_CNTL__EN_PERF1                                 0X2000
#define  RB3D_PD1_DATA__RB3D_DBG_DISABLE_ZMASK_L0_MASK               0X1
#define  RB3D_PD1_DATA__RB3D_DBG_DISABLE_ZMASK_L0                    0X1
#define  RB3D_PD1_DATA__PD1_DATA_R2_MASK                             0Xfffffffe
#define  RB3D_PD1_ADDR__PD1_ADDR_MASK                                0X7
#define  RB3D_WRITEBACK_ADDR__WRITEBACK_ADDR_MASK                    0Xfffffff8
#define  RB3D_ZPERF_CNTL__PERFSEL0_MASK                              0Xf
#define  RB3D_ZPERF_CNTL__CLR_PERF0_MASK                             0X10
#define  RB3D_ZPERF_CNTL__CLR_PERF0                                  0X10
#define  RB3D_ZPERF_CNTL__EN_PERF0_MASK                              0X20
#define  RB3D_ZPERF_CNTL__EN_PERF0                                   0X20
#define  RB3D_ZPERF_CNTL__PERFSEL1_MASK                              0Xf00
#define  RB3D_ZPERF_CNTL__CLR_PERF1_MASK                             0X1000
#define  RB3D_ZPERF_CNTL__CLR_PERF1                                  0X1000
#define  RB3D_ZPERF_CNTL__EN_PERF1_MASK                              0X2000
#define  RB3D_ZPERF_CNTL__EN_PERF1                                   0X2000
#define  RB3D_ZPASS_ADDR__ZPASS_ADDR_MASK                            0Xfffffffc
#define  DST_PITCH__DST_PITCH_MASK                                   0X3fff
#define  DST_TILE__DST_TILE_MASK                                     0X3
#define  DST_PITCH_OFFSET__DST_OFFSET_MASK                           0X3fffff
#define  DST_PITCH_OFFSET__DST_PITCH_MASK                            0X3fc00000
#define  DST_PITCH_OFFSET__DST_TILE_MASK                             0Xc0000000
#define  DST_X__DST_X_MASK                                           0X3fff
#define  DST_Y__DST_Y_MASK                                           0X3fff
#define  DST_X_Y__DST_Y_MASK                                         0X3fff
#define  DST_X_Y__DST_X_MASK                                         0X3fff0000
#define  DST_Y_X__DST_X_MASK                                         0X3fff
#define  DST_Y_X__DST_Y_MASK                                         0X3fff0000
#define  DST_WIDTH__DST_WIDTH_MASK                                   0X3fff
#define  DST_HEIGHT__DST_HEIGHT_MASK                                 0X3fff
#define  DST_WIDTH_HEIGHT__DST_HEIGHT_MASK                           0X3fff
#define  DST_WIDTH_HEIGHT__DST_WIDTH_MASK                            0X3fff0000
#define  DST_HEIGHT_WIDTH__DST_WIDTH_MASK                            0X3fff
#define  DST_HEIGHT_WIDTH__DST_HEIGHT_MASK                           0X3fff0000
#define  DST_HEIGHT_WIDTH_8__DST_WIDTH_MASK                          0Xff0000
#define  DST_HEIGHT_WIDTH_8__DST_HEIGHT_MASK                         0Xff000000
#define  DST_HEIGHT_Y__DST_Y_MASK                                    0X3fff
#define  DST_HEIGHT_Y__DST_HEIGHT_MASK                               0X3fff0000
#define  DST_WIDTH_X__DST_X_MASK                                     0X3fff
#define  DST_WIDTH_X__DST_WIDTH_MASK                                 0X3fff0000
#define  DST_WIDTH_X_INCY__DST_X_MASK                                0X3fff
#define  DST_WIDTH_X_INCY__DST_WIDTH_MASK                            0X3fff0000
#define  DST_LINE_START__DST_START_X_MASK                            0X3fff
#define  DST_LINE_START__DST_START_Y_MASK                            0X3fff0000
#define  DST_LINE_END__DST_END_X_MASK                                0X3fff
#define  DST_LINE_END__DST_END_Y_MASK                                0X3fff0000
#define  DST_LINE_PATCOUNT__LINE_PATCOUNT_MASK                       0X1f
#define  DST_LINE_PATCOUNT__BRES_CNTL_MASK                           0Xff00
#define  DP_DST_ENDIAN__DST_ENDIAN_MASK                              0X3
#define  BRUSH_Y_X__BRUSH_X_MASK                                     0X7
#define  BRUSH_Y_X__BRUSH_Y_MASK                                     0X700
#define  SRC_PITCH__SRC_PITCH_MASK                                   0X3fff
#define  SRC_TILE__SRC_TILE_MASK                                     0X1
#define  SRC_TILE__SRC_TILE                                          0X1
#define  SRC_PITCH_OFFSET__SRC_OFFSET_MASK                           0X3fffff
#define  SRC_PITCH_OFFSET__SRC_PITCH_MASK                            0X3fc00000
#define  SRC_PITCH_OFFSET__SRC_TILE_MASK                             0X40000000
#define  SRC_PITCH_OFFSET__SRC_TILE                                  0X40000000
#define  SRC_X__SRC_X_MASK                                           0X3fff
#define  SRC_Y__SRC_Y_MASK                                           0X3fff
#define  SRC_X_Y__SRC_Y_MASK                                         0X3fff
#define  SRC_X_Y__SRC_X_MASK                                         0X3fff0000
#define  SRC_Y_X__SRC_X_MASK                                         0X3fff
#define  SRC_Y_X__SRC_Y_MASK                                         0X3fff0000
#define  SRC_CLUT_ADDRESS__SRC_CLUT_ADDRESS_MASK                     0Xff
#define  DP_SRC_ENDIAN__SRC_ENDIAN_MASK                              0X3
#define  SC_LEFT__SC_LEFT_MASK                                       0X3fff
#define  SC_RIGHT__SC_RIGHT_MASK                                     0X3fff
#define  SC_TOP__SC_TOP_MASK                                         0X3fff
#define  SC_BOTTOM__SC_BOTTOM_MASK                                   0X3fff
#define  SRC_SC_RIGHT__SC_RIGHT_MASK                                 0X3fff
#define  SRC_SC_BOTTOM__SC_BOTTOM_MASK                               0X3fff
#define  DP_CNTL__DST_X_DIR_MASK                                     0X1
#define  DP_CNTL__DST_X_DIR                                          0X1
#define  DP_CNTL__DST_Y_DIR_MASK                                     0X2
#define  DP_CNTL__DST_Y_DIR                                          0X2
#define  DP_CNTL__DST_TILE_MASK                                      0X18
#define  DP_CNTL_XDIR_YDIR_YMAJOR__DST_Y_DIR_MASK                    0X8000
#define  DP_CNTL_XDIR_YDIR_YMAJOR__DST_Y_DIR                         0X8000
#define  DP_CNTL_XDIR_YDIR_YMAJOR__DST_X_DIR_MASK                    0X80000000
#define  DP_CNTL_XDIR_YDIR_YMAJOR__DST_X_DIR                         0X80000000
#define  DP_DATATYPE__DP_DST_DATATYPE_MASK                           0Xf
#define  DP_DATATYPE__DP_BRUSH_DATATYPE_MASK                         0Xf00
#define  DP_DATATYPE__DP_SRC_DATATYPE_MASK                           0X70000
#define  DP_DATATYPE__DP_BYTE_PIX_ORDER_MASK                         0X40000000
#define  DP_DATATYPE__DP_BYTE_PIX_ORDER                              0X40000000
#define  DP_MIX__DP_SRC_SOURCE_MASK                                  0X700
#define  DP_MIX__DP_ROP3_MASK                                        0Xff0000
#define  DP_XOP__XOP_A_MASK                                          0Xff
#define  DP_XOP__XOP_B_MASK                                          0Xff00
#define  DP_XOP__XOP_C_MASK                                          0Xff0000
#define  DP_XOP__XOP_OP_MASK                                         0X3000000
#define  CLR_CMP_CNTL__CLR_CMP_FCN_SRC_MASK                          0X7
#define  CLR_CMP_CNTL__CLR_CMP_FCN_DST_MASK                          0X700
#define  CLR_CMP_CNTL__CLR_CMP_SRC_MASK                              0X3000000
#define  DEFAULT_PITCH_OFFSET__DEFAULT_OFFSET_MASK                   0X3fffff
#define  DEFAULT_PITCH_OFFSET__DEFAULT_PITCH_MASK                    0X3fc00000
#define  DEFAULT_PITCH_OFFSET__DEFAULT_TILE_MASK                     0Xc0000000
#define  DEFAULT_SC_BOTTOM_RIGHT__DEFAULT_SC_RIGHT_MASK              0X3fff
#define  DEFAULT_SC_BOTTOM_RIGHT__DEFAULT_SC_BOTTOM_MASK             0X3fff0000
#define  DEFAULT2_PITCH_OFFSET__DEFAULT_OFFSET_MASK                  0X3fffff
#define  DEFAULT2_PITCH_OFFSET__DEFAULT_PITCH_MASK                   0X3fc00000
#define  DEFAULT2_PITCH_OFFSET__DEFAULT_TILE_MASK                    0Xc0000000
#define  DEFAULT2_SC_BOTTOM_RIGHT__DEFAULT_SC_RIGHT_MASK             0X3fff
#define  DEFAULT2_SC_BOTTOM_RIGHT__DEFAULT_SC_BOTTOM_MASK            0X3fff0000
#define  DP_GUI_MASTER_CNTL__GMC_SRC_PITCH_OFFSET_CNTL_MASK          0X1
#define  DP_GUI_MASTER_CNTL__GMC_SRC_PITCH_OFFSET_CNTL               0X1
#define  DP_GUI_MASTER_CNTL__GMC_DST_PITCH_OFFSET_CNTL_MASK          0X2
#define  DP_GUI_MASTER_CNTL__GMC_DST_PITCH_OFFSET_CNTL               0X2
#define  DP_GUI_MASTER_CNTL__GMC_SRC_CLIPPING_MASK                   0X4
#define  DP_GUI_MASTER_CNTL__GMC_SRC_CLIPPING                        0X4
#define  DP_GUI_MASTER_CNTL__GMC_DST_CLIPPING_MASK                   0X8
#define  DP_GUI_MASTER_CNTL__GMC_DST_CLIPPING                        0X8
#define  DP_GUI_MASTER_CNTL__GMC_BRUSH_DATATYPE_MASK                 0Xf0
#define  DP_GUI_MASTER_CNTL__GMC_DST_DATATYPE_MASK                   0Xf00
#define  DP_GUI_MASTER_CNTL__GMC_SRC_DATATYPE_MASK                   0X3000
#define  DP_GUI_MASTER_CNTL__GMC_BYTE_PIX_ORDER_MASK                 0X4000
#define  DP_GUI_MASTER_CNTL__GMC_BYTE_PIX_ORDER                      0X4000
#define  DP_GUI_MASTER_CNTL__GMC_DEFAULT_SEL_MASK                    0X8000
#define  DP_GUI_MASTER_CNTL__GMC_DEFAULT_SEL                         0X8000
#define  DP_GUI_MASTER_CNTL__GMC_ROP3_MASK                           0Xff0000
#define  DP_GUI_MASTER_CNTL__GMC_DP_SRC_SOURCE_MASK                  0X7000000
#define  DP_GUI_MASTER_CNTL__GMC_SRC_DATATYPE2_MASK                  0X8000000
#define  DP_GUI_MASTER_CNTL__GMC_SRC_DATATYPE2                       0X8000000
#define  DP_GUI_MASTER_CNTL__GMC_CLR_CMP_FCN_DIS_MASK                0X10000000
#define  DP_GUI_MASTER_CNTL__GMC_CLR_CMP_FCN_DIS                     0X10000000
#define  DP_GUI_MASTER_CNTL__GMC_WR_MSK_DIS_MASK                     0X40000000
#define  DP_GUI_MASTER_CNTL__GMC_WR_MSK_DIS                          0X40000000
#define  SC_TOP_LEFT__SC_LEFT_MASK                                   0X3fff
#define  SC_TOP_LEFT__SC_TOP_MASK                                    0X3fff0000
#define  SC_BOTTOM_RIGHT__SC_RIGHT_MASK                              0X3fff
#define  SC_BOTTOM_RIGHT__SC_BOTTOM_MASK                             0X3fff0000
#define  SRC_SC_BOTTOM_RIGHT__SC_RIGHT_MASK                          0X3fff
#define  SRC_SC_BOTTOM_RIGHT__SC_BOTTOM_MASK                         0X3fff0000
#define  I2C_CNTL_0__I2C_DONE_MASK                                   0X1
#define  I2C_CNTL_0__I2C_DONE                                        0X1
#define  I2C_CNTL_0__I2C_NACK_MASK                                   0X2
#define  I2C_CNTL_0__I2C_NACK                                        0X2
#define  I2C_CNTL_0__I2C_HALT_MASK                                   0X4
#define  I2C_CNTL_0__I2C_HALT                                        0X4
#define  I2C_CNTL_0__I2C_SOFT_RST_MASK                               0X20
#define  I2C_CNTL_0__I2C_SOFT_RST                                    0X20
#define  I2C_CNTL_0__I2C_DRIVE_EN_MASK                               0X40
#define  I2C_CNTL_0__I2C_DRIVE_EN                                    0X40
#define  I2C_CNTL_0__I2C_DRIVE_SEL_MASK                              0X80
#define  I2C_CNTL_0__I2C_DRIVE_SEL                                   0X80
#define  I2C_CNTL_0__I2C_START_MASK                                  0X100
#define  I2C_CNTL_0__I2C_START                                       0X100
#define  I2C_CNTL_0__I2C_STOP_MASK                                   0X200
#define  I2C_CNTL_0__I2C_STOP                                        0X200
#define  I2C_CNTL_0__I2C_RECEIVE_MASK                                0X400
#define  I2C_CNTL_0__I2C_RECEIVE                                     0X400
#define  I2C_CNTL_0__I2C_ABORT_MASK                                  0X800
#define  I2C_CNTL_0__I2C_ABORT                                       0X800
#define  I2C_CNTL_0__I2C_GO_MASK                                     0X1000
#define  I2C_CNTL_0__I2C_GO                                          0X1000
#define  I2C_CNTL_0__I2C_PRESCALE_MASK                               0Xffff0000
#define  I2C_CNTL_1__I2C_DATA_COUNT_MASK                             0Xf
#define  I2C_CNTL_1__I2C_ADDR_COUNT_R2_MASK                          0X70
#define  I2C_CNTL_1__I2C_INTRA_BYTE_DELAY_MASK                       0Xff00
#define  I2C_CNTL_1__I2C_SEL_MASK                                    0X10000
#define  I2C_CNTL_1__I2C_SEL                                         0X10000
#define  I2C_CNTL_1__I2C_EN_MASK                                     0X20000
#define  I2C_CNTL_1__I2C_EN                                          0X20000
#define  I2C_CNTL_1__I2C_TIME_LIMIT_MASK                             0Xff000000
#define  I2C_DATA__I2C_DATA_MASK                                     0Xff
#define  CONFIG_XSTRAP__VGA_DISABLE_MASK                             0X1
#define  CONFIG_XSTRAP__VGA_DISABLE                                  0X1
#define  CONFIG_XSTRAP__BLANK_ROM_MASK                               0X4
#define  CONFIG_XSTRAP__BLANK_ROM                                    0X4
#define  CONFIG_XSTRAP__ENINTB_MASK                                  0X8
#define  CONFIG_XSTRAP__ENINTB                                       0X8
#define  CONFIG_XSTRAP__MULTI_FUNC_MASK                              0X30
#define  CONFIG_XSTRAP__AGPSKEW_MASK                                 0Xc0
#define  CONFIG_XSTRAP__X1CLK_SKEW_MASK                              0X300
#define  CONFIG_XSTRAP__VIP_DEVICE_MASK                              0X2000
#define  CONFIG_XSTRAP__VIP_DEVICE                                   0X2000
#define  CONFIG_XSTRAP__ID_DISABLE_MASK                              0X4000
#define  CONFIG_XSTRAP__ID_DISABLE                                   0X4000
#define  CONFIG_XSTRAP__AP_SIZE_MASK                                 0X30000
#define  CONFIG_XSTRAP__ROMIDCFG_R2_MASK                             0Xf00000
#define  CONFIG_XSTRAP__BUSCFG_MASK                                  0X7000000
#define  TEST_DEBUG_CNTL__TEST_DEBUG_OUT_EN_MASK                     0X1
#define  TEST_DEBUG_CNTL__TEST_DEBUG_OUT_EN                          0X1
#define  TEST_DEBUG_CNTL__TEST_DEBUG_IN_EN_MASK                      0X2
#define  TEST_DEBUG_CNTL__TEST_DEBUG_IN_EN                           0X2
#define  TEST_DEBUG_CNTL__TEST_IDDQ_EN_MASK                          0X4
#define  TEST_DEBUG_CNTL__TEST_IDDQ_EN                               0X4
#define  TEST_DEBUG_CNTL__TEST_BLOCK_SEL_MASK                        0X3f00
#define  TEST_DEBUG_CNTL__TEST_ENABLE_MASK                           0X8000
#define  TEST_DEBUG_CNTL__TEST_ENABLE                                0X8000
#define  TEST_DEBUG_CNTL__TEST_DELAY_IN_MASK                         0X10000
#define  TEST_DEBUG_CNTL__TEST_DELAY_IN                              0X10000
#define  TEST_DEBUG_MUX__TEST_DEBUG_SEL_MASK                         0X3f
#define  TEST_DEBUG_MUX__TEST_CLK0_MASK                              0X1f00
#define  TEST_DEBUG_MUX__TEST_CLK0_INV_MASK                          0X8000
#define  TEST_DEBUG_MUX__TEST_CLK0_INV                               0X8000
#define  TEST_DEBUG_MUX__TEST_CLK1_MASK                              0X1f0000
#define  TEST_DEBUG_MUX__TEST_CLK1_INV_MASK                          0X800000
#define  TEST_DEBUG_MUX__TEST_CLK1_INV                               0X800000
#define  TEST_DEBUG_OUT__TEST_DEBUG_OUTR_MASK                        0Xfff
#define  VIDEOMUX_CNTL__VIPH_INT_SEL_MASK                            0X1
#define  VIDEOMUX_CNTL__VIPH_INT_SEL                                 0X1
#define  VIDEOMUX_CNTL__ROM_CLK_DIVIDE_MASK                          0X1f0000
#define  VIDEOMUX_CNTL__STR_ROMCLK_MASK                              0X200000
#define  VIDEOMUX_CNTL__STR_ROMCLK                                   0X200000
#define  VIDEOMUX_CNTL__VIP_INTERNAL_DEBUG_SEL_MASK                  0X1c00000
#define  VIDEOMUX_CNTL__GEYSERVILLE_SENSE_MASK                       0X2000000
#define  VIDEOMUX_CNTL__GEYSERVILLE_SENSE                            0X2000000
#define  VIDEOMUX_CNTL__GEYSERVILLE_INT_POL_MASK                     0X4000000
#define  VIDEOMUX_CNTL__GEYSERVILLE_INT_POL                          0X4000000
#define  VIPPAD_STRENGTH_M6__ZV_LCDDATA_STRENGTH_MASK                0X3
#define  VIPPAD_STRENGTH_M6__ZV_LCDCNTL_STRENGTH_MASK                0X300
#define  VIPPAD_STRENGTH_M6__GPIO_STRENGTH_MASK                      0X3000
#define  GPIOPAD_MASK__GPIO_MASK_M9_MASK                             0X1ffff
#define  GPIOPAD_A__GPIO_A_M9_MASK                                   0X1ffff
#define  GPIOPAD_EN__GPIO_EN_M9_MASK                                 0X1ffff
#define  GPIOPAD_Y__GPIO_Y_M9_MASK                                   0X1ffff
#define  ZV_LCDPAD_MASK__ZV_LCDDATA_MASK_MASK                        0Xffffff
#define  ZV_LCDPAD_MASK__ZV_LCDCNTL_MASK_MASK                        0Xf000000
#define  ZV_LCDPAD_A__ZV_LCDDATA_A_MASK                              0Xffffff
#define  ZV_LCDPAD_A__ZV_LCDCNTL_A_MASK                              0Xf000000
#define  ZV_LCDPAD_EN__ZV_LCDDATA_EN_MASK                            0Xffffff
#define  ZV_LCDPAD_EN__ZV_LCDCNTL_EN_MASK                            0Xf000000
#define  ZV_LCDPAD_Y__ZV_LCDDATA_Y_MASK                              0Xffffff
#define  ZV_LCDPAD_Y__ZV_LCDCNTL_Y_MASK                              0Xf000000
#define  EXTERN_TRIG_CNTL__EXTERN_TRIG_CLR_MASK                      0X1
#define  EXTERN_TRIG_CNTL__EXTERN_TRIG_CLR                           0X1
#define  EXTERN_TRIG_CNTL__EXTERN_TRIG_READ_MASK                     0X2
#define  EXTERN_TRIG_CNTL__EXTERN_TRIG_READ                          0X2
#define  ROM_INDEX__ROM_INDEX_MASK                                   0X1ffff
#define  ROM_DATA__ROM_DATA_MASK                                     0Xff
#define  SEPROM_CNTL1__WRITE_ENABLE_MASK                             0X1
#define  SEPROM_CNTL1__WRITE_ENABLE                                  0X1
#define  SEPROM_CNTL1__WRITE_DISABLE_MASK                            0X2
#define  SEPROM_CNTL1__WRITE_DISABLE                                 0X2
#define  SEPROM_CNTL1__READ_CONFIG_MASK                              0X4
#define  SEPROM_CNTL1__READ_CONFIG                                   0X4
#define  SEPROM_CNTL1__WRITE_CONFIG_MASK                             0X8
#define  SEPROM_CNTL1__WRITE_CONFIG                                  0X8
#define  SEPROM_CNTL1__READ_STATUS_MASK                              0X10
#define  SEPROM_CNTL1__READ_STATUS                                   0X10
#define  SEPROM_CNTL1__SECT_TO_SRAM_MASK                             0X20
#define  SEPROM_CNTL1__SECT_TO_SRAM                                  0X20
#define  SEPROM_CNTL1__READY_BUSY_MASK                               0X80
#define  SEPROM_CNTL1__READY_BUSY                                    0X80
#define  SEPROM_CNTL1__SEPROM_BUSY_MASK                              0X100
#define  SEPROM_CNTL1__SEPROM_BUSY                                   0X100
#define  SEPROM_CNTL1__BCNT_OVER_WTE_EN_MASK                         0X200
#define  SEPROM_CNTL1__BCNT_OVER_WTE_EN                              0X200
#define  SEPROM_CNTL1__RB_MASKB_MASK                                 0X400
#define  SEPROM_CNTL1__RB_MASKB                                      0X400
#define  SEPROM_CNTL1__SOFT_RESET_MASK                               0X800
#define  SEPROM_CNTL1__SOFT_RESET                                    0X800
#define  SEPROM_CNTL1__STATE_IDLEb_MASK                              0X1000
#define  SEPROM_CNTL1__STATE_IDLEb                                   0X1000
#define  SEPROM_CNTL1__BYTE_CNT_MASK                                 0Xff0000
#define  SEPROM_CNTL1__SCK_PRESCALE_MASK                             0Xff000000
#define  SEPROM_CNTL2__WAIT_CYCLE_MASK                               0Xff
#define  SEPROM_CNTL2__AUTO_ADDR_SAMPLE_MASK                         0X100
#define  SEPROM_CNTL2__AUTO_ADDR_SAMPLE                              0X100
#define  SEPROM_CNTL2__SEC_COMMAND_MASK                              0Xff0000
#define  VIP_HW_DEBUG__VIP_HW_0_DEBUG_MASK                           0X1
#define  VIP_HW_DEBUG__VIP_HW_0_DEBUG                                0X1
#define  VIP_HW_DEBUG__VIP_HW_1_DEBUG_MASK                           0X2
#define  VIP_HW_DEBUG__VIP_HW_1_DEBUG                                0X2
#define  VIP_HW_DEBUG__VIP_HW_2_DEBUG_MASK                           0X4
#define  VIP_HW_DEBUG__VIP_HW_2_DEBUG                                0X4
#define  VIP_HW_DEBUG__VIP_HW_3_DEBUG_MASK                           0X8
#define  VIP_HW_DEBUG__VIP_HW_3_DEBUG                                0X8
#define  VIP_HW_DEBUG__VIP_HW_4_DEBUG_MASK                           0X10
#define  VIP_HW_DEBUG__VIP_HW_4_DEBUG                                0X10
#define  VIP_HW_DEBUG__VIP_HW_5_DEBUG_MASK                           0X20
#define  VIP_HW_DEBUG__VIP_HW_5_DEBUG                                0X20
#define  VIP_HW_DEBUG__VIP_HW_6_DEBUG_MASK                           0X40
#define  VIP_HW_DEBUG__VIP_HW_6_DEBUG                                0X40
#define  VIP_HW_DEBUG__VIP_HW_7_DEBUG_MASK                           0X80
#define  VIP_HW_DEBUG__VIP_HW_7_DEBUG                                0X80
#define  VIP_HW_DEBUG__VIP_HW_8_DEBUG_MASK                           0X100
#define  VIP_HW_DEBUG__VIP_HW_8_DEBUG                                0X100
#define  VIP_HW_DEBUG__VIP_HW_9_DEBUG_MASK                           0X200
#define  VIP_HW_DEBUG__VIP_HW_9_DEBUG                                0X200
#define  VIP_HW_DEBUG__VIP_HW_A_DEBUG_MASK                           0X400
#define  VIP_HW_DEBUG__VIP_HW_A_DEBUG                                0X400
#define  VIP_HW_DEBUG__VIP_HW_B_DEBUG_MASK                           0X800
#define  VIP_HW_DEBUG__VIP_HW_B_DEBUG                                0X800
#define  VIP_HW_DEBUG__VIP_HW_C_DEBUG_MASK                           0X1000
#define  VIP_HW_DEBUG__VIP_HW_C_DEBUG                                0X1000
#define  VIP_HW_DEBUG__VIP_HW_D_DEBUG_MASK                           0X2000
#define  VIP_HW_DEBUG__VIP_HW_D_DEBUG                                0X2000
#define  VIP_HW_DEBUG__VIP_HW_E_DEBUG_MASK                           0X4000
#define  VIP_HW_DEBUG__VIP_HW_E_DEBUG                                0X4000
#define  VIP_HW_DEBUG__VIP_HW_F_DEBUG_MASK                           0X8000
#define  VIP_HW_DEBUG__VIP_HW_F_DEBUG                                0X8000
#define  VID_BUFFER_CONTROL_M6__CAP0_BUFFER_WATER_MARK_MASK          0X3f
#define  VID_BUFFER_CONTROL_M6__FULL_BUFFER_EN_MASK                  0X10000
#define  VID_BUFFER_CONTROL_M6__FULL_BUFFER_EN                       0X10000
#define  VID_BUFFER_CONTROL_M6__CAP0_ANC_VBI_QUAD_BUF_MASK           0X20000
#define  VID_BUFFER_CONTROL_M6__CAP0_ANC_VBI_QUAD_BUF                0X20000
#define  VID_BUFFER_CONTROL_M6__VID_BUFFER_RESET_MASK                0X100000
#define  VID_BUFFER_CONTROL_M6__VID_BUFFER_RESET                     0X100000
#define  VID_BUFFER_CONTROL_M6__CAP_SWAP_MASK                        0X600000
#define  VID_BUFFER_CONTROL_M6__CAP0_BUFFER_EMPTY_MASK               0X1000000
#define  VID_BUFFER_CONTROL_M6__CAP0_BUFFER_EMPTY                    0X1000000
#define  CAP_INT_CNTL__CAP0_BUF0_INT_EN_MASK                         0X1
#define  CAP_INT_CNTL__CAP0_BUF0_INT_EN                              0X1
#define  CAP_INT_CNTL__CAP0_BUF0_EVEN_INT_EN_MASK                    0X2
#define  CAP_INT_CNTL__CAP0_BUF0_EVEN_INT_EN                         0X2
#define  CAP_INT_CNTL__CAP0_BUF1_INT_EN_MASK                         0X4
#define  CAP_INT_CNTL__CAP0_BUF1_INT_EN                              0X4
#define  CAP_INT_CNTL__CAP0_BUF1_EVEN_INT_EN_MASK                    0X8
#define  CAP_INT_CNTL__CAP0_BUF1_EVEN_INT_EN                         0X8
#define  CAP_INT_CNTL__CAP0_VBI0_INT_EN_MASK                         0X10
#define  CAP_INT_CNTL__CAP0_VBI0_INT_EN                              0X10
#define  CAP_INT_CNTL__CAP0_VBI1_INT_EN_MASK                         0X20
#define  CAP_INT_CNTL__CAP0_VBI1_INT_EN                              0X20
#define  CAP_INT_CNTL__CAP0_ONESHOT_INT_EN_MASK                      0X40
#define  CAP_INT_CNTL__CAP0_ONESHOT_INT_EN                           0X40
#define  CAP_INT_CNTL__CAP0_ANC0_INT_EN_MASK                         0X80
#define  CAP_INT_CNTL__CAP0_ANC0_INT_EN                              0X80
#define  CAP_INT_CNTL__CAP0_ANC1_INT_EN_MASK                         0X100
#define  CAP_INT_CNTL__CAP0_ANC1_INT_EN                              0X100
#define  CAP_INT_CNTL__CAP0_VBI2_INT_EN_MASK                         0X200
#define  CAP_INT_CNTL__CAP0_VBI2_INT_EN                              0X200
#define  CAP_INT_CNTL__CAP0_VBI3_INT_EN_MASK                         0X400
#define  CAP_INT_CNTL__CAP0_VBI3_INT_EN                              0X400
#define  CAP_INT_CNTL__CAP0_ANC2_INT_EN_MASK                         0X800
#define  CAP_INT_CNTL__CAP0_ANC2_INT_EN                              0X800
#define  CAP_INT_CNTL__CAP0_ANC3_INT_EN_MASK                         0X1000
#define  CAP_INT_CNTL__CAP0_ANC3_INT_EN                              0X1000
#define  CAP_INT_STATUS__CAP0_BUF0_INT_MASK                          0X1
#define  CAP_INT_STATUS__CAP0_BUF0_INT                               0X1
#define  CAP_INT_STATUS__CAP0_BUF0_INT_AK_MASK                       0X1
#define  CAP_INT_STATUS__CAP0_BUF0_INT_AK                            0X1
#define  CAP_INT_STATUS__CAP0_BUF0_EVEN_INT_MASK                     0X2
#define  CAP_INT_STATUS__CAP0_BUF0_EVEN_INT                          0X2
#define  CAP_INT_STATUS__CAP0_BUF0_EVEN_INT_AK_MASK                  0X2
#define  CAP_INT_STATUS__CAP0_BUF0_EVEN_INT_AK                       0X2
#define  CAP_INT_STATUS__CAP0_BUF1_INT_MASK                          0X4
#define  CAP_INT_STATUS__CAP0_BUF1_INT                               0X4
#define  CAP_INT_STATUS__CAP0_BUF1_INT_AK_MASK                       0X4
#define  CAP_INT_STATUS__CAP0_BUF1_INT_AK                            0X4
#define  CAP_INT_STATUS__CAP0_BUF1_EVEN_INT_MASK                     0X8
#define  CAP_INT_STATUS__CAP0_BUF1_EVEN_INT                          0X8
#define  CAP_INT_STATUS__CAP0_BUF1_EVEN_INT_AK_MASK                  0X8
#define  CAP_INT_STATUS__CAP0_BUF1_EVEN_INT_AK                       0X8
#define  CAP_INT_STATUS__CAP0_VBI0_INT_MASK                          0X10
#define  CAP_INT_STATUS__CAP0_VBI0_INT                               0X10
#define  CAP_INT_STATUS__CAP0_VBI0_INT_AK_MASK                       0X10
#define  CAP_INT_STATUS__CAP0_VBI0_INT_AK                            0X10
#define  CAP_INT_STATUS__CAP0_VBI1_INT_MASK                          0X20
#define  CAP_INT_STATUS__CAP0_VBI1_INT                               0X20
#define  CAP_INT_STATUS__CAP0_VBI1_INT_AK_MASK                       0X20
#define  CAP_INT_STATUS__CAP0_VBI1_INT_AK                            0X20
#define  CAP_INT_STATUS__CAP0_ONESHOT_INT_MASK                       0X40
#define  CAP_INT_STATUS__CAP0_ONESHOT_INT                            0X40
#define  CAP_INT_STATUS__CAP0_ONESHOT_INT_AK_MASK                    0X40
#define  CAP_INT_STATUS__CAP0_ONESHOT_INT_AK                         0X40
#define  CAP_INT_STATUS__CAP0_ANC0_INT_MASK                          0X80
#define  CAP_INT_STATUS__CAP0_ANC0_INT                               0X80
#define  CAP_INT_STATUS__CAP0_ANC0_INT_AK_MASK                       0X80
#define  CAP_INT_STATUS__CAP0_ANC0_INT_AK                            0X80
#define  CAP_INT_STATUS__CAP0_ANC1_INT_MASK                          0X100
#define  CAP_INT_STATUS__CAP0_ANC1_INT                               0X100
#define  CAP_INT_STATUS__CAP0_ANC1_INT_AK_MASK                       0X100
#define  CAP_INT_STATUS__CAP0_ANC1_INT_AK                            0X100
#define  CAP_INT_STATUS__CAP0_VBI2_INT_MASK                          0X200
#define  CAP_INT_STATUS__CAP0_VBI2_INT                               0X200
#define  CAP_INT_STATUS__CAP0_VBI2_INT_AK_MASK                       0X200
#define  CAP_INT_STATUS__CAP0_VBI2_INT_AK                            0X200
#define  CAP_INT_STATUS__CAP0_VBI3_INT_MASK                          0X400
#define  CAP_INT_STATUS__CAP0_VBI3_INT                               0X400
#define  CAP_INT_STATUS__CAP0_VBI3_INT_AK_MASK                       0X400
#define  CAP_INT_STATUS__CAP0_VBI3_INT_AK                            0X400
#define  CAP_INT_STATUS__CAP0_ANC2_INT_MASK                          0X800
#define  CAP_INT_STATUS__CAP0_ANC2_INT                               0X800
#define  CAP_INT_STATUS__CAP0_ANC2_INT_AK_MASK                       0X800
#define  CAP_INT_STATUS__CAP0_ANC2_INT_AK                            0X800
#define  CAP_INT_STATUS__CAP0_ANC3_INT_MASK                          0X1000
#define  CAP_INT_STATUS__CAP0_ANC3_INT                               0X1000
#define  CAP_INT_STATUS__CAP0_ANC3_INT_AK_MASK                       0X1000
#define  CAP_INT_STATUS__CAP0_ANC3_INT_AK                            0X1000
#define  FCP_CNTL__FCP0_SRC_SEL_MASK                                 0X7
#define  CAP0_BUF_PITCH__CAP_BUF_PITCH_MASK                          0Xfff
#define  CAP0_V_WINDOW__CAP_V_START_MASK                             0Xfff
#define  CAP0_V_WINDOW__CAP_V_END_MASK                               0Xfff0000
#define  CAP0_H_WINDOW__CAP_H_START_MASK                             0Xfff
#define  CAP0_H_WINDOW__CAP_H_WIDTH_MASK                             0Xfff0000
#define  CAP0_VBI_V_WINDOW__CAP_VBI_V_START_MASK                     0Xfff
#define  CAP0_VBI_V_WINDOW__CAP_VBI_V_END_MASK                       0Xfff0000
#define  CAP0_VBI_H_WINDOW__CAP_VBI_H_START_MASK                     0Xfff
#define  CAP0_VBI_H_WINDOW__CAP_VBI_H_WIDTH_MASK                     0Xfff0000
#define  CAP0_PORT_MODE_CNTL__CAP_PORT_WIDTH_MASK                    0X2
#define  CAP0_PORT_MODE_CNTL__CAP_PORT_WIDTH                         0X2
#define  CAP0_PORT_MODE_CNTL__CAP_PORT_BYTE_USED_MASK                0X4
#define  CAP0_PORT_MODE_CNTL__CAP_PORT_BYTE_USED                     0X4
#define  CAP0_TRIG_CNTL__CAP_TRIGGER_R_MASK                          0X3
#define  CAP0_TRIG_CNTL__CAP_TRIGGER_W_MASK                          0X1
#define  CAP0_TRIG_CNTL__CAP_TRIGGER_W                               0X1
#define  CAP0_TRIG_CNTL__CAP_EN_MASK                                 0X10
#define  CAP0_TRIG_CNTL__CAP_EN                                      0X10
#define  CAP0_TRIG_CNTL__CAP_VSYNC_CNT_MASK                          0Xff00
#define  CAP0_TRIG_CNTL__CAP_VSYNC_CLR_MASK                          0X10000
#define  CAP0_TRIG_CNTL__CAP_VSYNC_CLR                               0X10000
#define  CAP0_DEBUG__CAP_H_STATUS_MASK                               0Xfff
#define  CAP0_DEBUG__CAP_V_STATUS_MASK                               0Xfff0000
#define  CAP0_DEBUG__CAP_V_SYNC_MASK                                 0X10000000
#define  CAP0_DEBUG__CAP_V_SYNC                                      0X10000000
#define  CAP0_DEBUG__CAP_BUF_OVERFLOW_STATUS_MASK                    0X20000000
#define  CAP0_DEBUG__CAP_BUF_OVERFLOW_STATUS                         0X20000000
#define  CAP0_DEBUG__CAP_BUF_OVERFLOW_CLR_MASK                       0X40000000
#define  CAP0_DEBUG__CAP_BUF_OVERFLOW_CLR                            0X40000000
#define  CAP0_CONFIG__CAP_INPUT_MODE_MASK                            0X1
#define  CAP0_CONFIG__CAP_INPUT_MODE                                 0X1
#define  CAP0_CONFIG__CAP_START_FIELD_MASK                           0X2
#define  CAP0_CONFIG__CAP_START_FIELD                                0X2
#define  CAP0_CONFIG__CAP_START_BUF_R_MASK                           0X4
#define  CAP0_CONFIG__CAP_START_BUF_R                                0X4
#define  CAP0_CONFIG__CAP_START_BUF_W_MASK                           0X8
#define  CAP0_CONFIG__CAP_START_BUF_W                                0X8
#define  CAP0_CONFIG__CAP_BUF_TYPE_MASK                              0X30
#define  CAP0_CONFIG__CAP_ONESHOT_MODE_MASK                          0X40
#define  CAP0_CONFIG__CAP_ONESHOT_MODE                               0X40
#define  CAP0_CONFIG__CAP_BUF_MODE_MASK                              0X180
#define  CAP0_CONFIG__CAP_MIRROR_EN_MASK                             0X200
#define  CAP0_CONFIG__CAP_MIRROR_EN                                  0X200
#define  CAP0_CONFIG__CAP_ONESHOT_MIRROR_EN_MASK                     0X400
#define  CAP0_CONFIG__CAP_ONESHOT_MIRROR_EN                          0X400
#define  CAP0_CONFIG__CAP_VIDEO_SIGNED_UV_MASK                       0X800
#define  CAP0_CONFIG__CAP_VIDEO_SIGNED_UV                            0X800
#define  CAP0_CONFIG__CAP_ANC_DECODE_EN_MASK                         0X1000
#define  CAP0_CONFIG__CAP_ANC_DECODE_EN                              0X1000
#define  CAP0_CONFIG__CAP_VBI_EN_MASK                                0X2000
#define  CAP0_CONFIG__CAP_VBI_EN                                     0X2000
#define  CAP0_CONFIG__CAP_SOFT_PULL_DOWN_EN_MASK                     0X4000
#define  CAP0_CONFIG__CAP_SOFT_PULL_DOWN_EN                          0X4000
#define  CAP0_CONFIG__CAP_VIP_EXTEND_FLAG_EN_MASK                    0X8000
#define  CAP0_CONFIG__CAP_VIP_EXTEND_FLAG_EN                         0X8000
#define  CAP0_CONFIG__CAP_FAKE_FIELD_EN_MASK                         0X10000
#define  CAP0_CONFIG__CAP_FAKE_FIELD_EN                              0X10000
#define  CAP0_CONFIG__CAP_FIELD_START_LINE_DIFF_MASK                 0X60000
#define  CAP0_CONFIG__CAP_HORZ_DOWN_MASK                             0X180000
#define  CAP0_CONFIG__CAP_VERT_DOWN_MASK                             0X600000
#define  CAP0_CONFIG__CAP_STREAM_FORMAT_MASK                         0X3800000
#define  CAP0_CONFIG__CAP_HDWNS_DEC_MASK                             0X4000000
#define  CAP0_CONFIG__CAP_HDWNS_DEC                                  0X4000000
#define  CAP0_CONFIG__CAP_IMAGE_FLIP_EN_MASK                         0X8000000
#define  CAP0_CONFIG__CAP_IMAGE_FLIP_EN                              0X8000000
#define  CAP0_CONFIG__CAP_ONESHOT_IMAGE_FLIP_EN_MASK                 0X10000000
#define  CAP0_CONFIG__CAP_ONESHOT_IMAGE_FLIP_EN                      0X10000000
#define  CAP0_CONFIG__CAP_VIDEO_IN_FORMAT_MASK                       0X20000000
#define  CAP0_CONFIG__CAP_VIDEO_IN_FORMAT                            0X20000000
#define  CAP0_CONFIG__VBI_HORZ_DOWN_MASK                             0Xc0000000
#define  CAP0_ANC_H_WINDOW__CAP_ANC_WIDTH_MASK                       0Xfff
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_SOF_MASK                 0X1
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_SOF                      0X1
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_EOF_MASK                 0X2
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_EOF                      0X2
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_EOL_MASK                 0X4
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_EOL                      0X4
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_FIELD_MASK               0X8
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_FIELD                    0X8
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_SYNC_EN_MASK                 0X20
#define  CAP0_VIDEO_SYNC_TEST__CAP_TEST_SYNC_EN                      0X20
#define  CAP0_BUF_STATUS__CAP_PRE_VID_BUF_MASK                       0X3
#define  CAP0_BUF_STATUS__CAP_CUR_VID_BUF_MASK                       0Xc
#define  CAP0_BUF_STATUS__CAP_PRE_FIELD_MASK                         0X10
#define  CAP0_BUF_STATUS__CAP_PRE_FIELD                              0X10
#define  CAP0_BUF_STATUS__CAP_CUR_FIELD_MASK                         0X20
#define  CAP0_BUF_STATUS__CAP_CUR_FIELD                              0X20
#define  CAP0_BUF_STATUS__CAP_PRE_VBI_BUF_MASK                       0Xc0
#define  CAP0_BUF_STATUS__CAP_CUR_VBI_BUF_MASK                       0X300
#define  CAP0_BUF_STATUS__CAP_VBI_BUF_STATUS_MASK                    0X400
#define  CAP0_BUF_STATUS__CAP_VBI_BUF_STATUS                         0X400
#define  CAP0_BUF_STATUS__CAP_PRE_ANC_BUF_MASK                       0X1800
#define  CAP0_BUF_STATUS__CAP_CUR_ANC_BUF_MASK                       0X6000
#define  CAP0_BUF_STATUS__CAP_ANC_BUF_STATUS_MASK                    0X8000
#define  CAP0_BUF_STATUS__CAP_ANC_BUF_STATUS                         0X8000
#define  CAP0_BUF_STATUS__CAP_ANC_PRE_BUF_CNT_MASK                   0Xfff0000
#define  CAP0_BUF_STATUS__CAP_VIP_INC_MASK                           0X10000000
#define  CAP0_BUF_STATUS__CAP_VIP_INC                                0X10000000
#define  CAP0_BUF_STATUS__CAP_VIP_PRE_REPEAT_FIELD_MASK              0X20000000
#define  CAP0_BUF_STATUS__CAP_VIP_PRE_REPEAT_FIELD                   0X20000000
#define  CAP0_BUF_STATUS__CAP_CAP_BUF_STATUS_MASK                    0X40000000
#define  CAP0_BUF_STATUS__CAP_CAP_BUF_STATUS                         0X40000000
#define  CAP0_ANC_BUF01_BLOCK_CNT__CAP0_ANC_BUF0_BLOCK_CNT_MASK      0Xfff
#define  CAP0_ANC_BUF01_BLOCK_CNT__CAP0_ANC_BUF1_BLOCK_CNT_MASK      0Xfff0000
#define  CAP0_ANC_BUF23_BLOCK_CNT__CAP0_ANC_BUF2_BLOCK_CNT_MASK      0Xfff
#define  CAP0_ANC_BUF23_BLOCK_CNT__CAP0_ANC_BUF3_BLOCK_CNT_MASK      0Xfff0000
#define  DMA_VIPH0_COMMAND__BYTE_COUNT_MASK                          0X1fffff
#define  DMA_VIPH0_COMMAND__SWAP_CONTROL_MASK                        0X3000000
#define  DMA_VIPH0_COMMAND__TRANSFER_SOURCE_MASK                     0X4000000
#define  DMA_VIPH0_COMMAND__TRANSFER_SOURCE                          0X4000000
#define  DMA_VIPH0_COMMAND__TRANSFER_DEST_MASK                       0X8000000
#define  DMA_VIPH0_COMMAND__TRANSFER_DEST                            0X8000000
#define  DMA_VIPH0_COMMAND__SOURCE_OFFSET_HOLD_MASK                  0X10000000
#define  DMA_VIPH0_COMMAND__SOURCE_OFFSET_HOLD                       0X10000000
#define  DMA_VIPH0_COMMAND__DEST_OFFSET_HOLD_MASK                    0X20000000
#define  DMA_VIPH0_COMMAND__DEST_OFFSET_HOLD                         0X20000000
#define  DMA_VIPH0_COMMAND__INTERRUPT_DIS_MASK                       0X40000000
#define  DMA_VIPH0_COMMAND__INTERRUPT_DIS                            0X40000000
#define  DMA_VIPH0_COMMAND__END_OF_LIST_STATUS_MASK                  0X80000000
#define  DMA_VIPH0_COMMAND__END_OF_LIST_STATUS                       0X80000000
#define  DMA_VIPH1_COMMAND__BYTE_COUNT_MASK                          0X1fffff
#define  DMA_VIPH1_COMMAND__SWAP_CONTROL_MASK                        0X3000000
#define  DMA_VIPH1_COMMAND__TRANSFER_SOURCE_MASK                     0X4000000
#define  DMA_VIPH1_COMMAND__TRANSFER_SOURCE                          0X4000000
#define  DMA_VIPH1_COMMAND__TRANSFER_DEST_MASK                       0X8000000
#define  DMA_VIPH1_COMMAND__TRANSFER_DEST                            0X8000000
#define  DMA_VIPH1_COMMAND__SOURCE_OFFSET_HOLD_MASK                  0X10000000
#define  DMA_VIPH1_COMMAND__SOURCE_OFFSET_HOLD                       0X10000000
#define  DMA_VIPH1_COMMAND__DEST_OFFSET_HOLD_MASK                    0X20000000
#define  DMA_VIPH1_COMMAND__DEST_OFFSET_HOLD                         0X20000000
#define  DMA_VIPH1_COMMAND__INTERRUPT_DIS_MASK                       0X40000000
#define  DMA_VIPH1_COMMAND__INTERRUPT_DIS                            0X40000000
#define  DMA_VIPH1_COMMAND__END_OF_LIST_STATUS_MASK                  0X80000000
#define  DMA_VIPH1_COMMAND__END_OF_LIST_STATUS                       0X80000000
#define  DMA_VIPH2_COMMAND__BYTE_COUNT_MASK                          0X1fffff
#define  DMA_VIPH2_COMMAND__SWAP_CONTROL_MASK                        0X3000000
#define  DMA_VIPH2_COMMAND__TRANSFER_SOURCE_MASK                     0X4000000
#define  DMA_VIPH2_COMMAND__TRANSFER_SOURCE                          0X4000000
#define  DMA_VIPH2_COMMAND__TRANSFER_DEST_MASK                       0X8000000
#define  DMA_VIPH2_COMMAND__TRANSFER_DEST                            0X8000000
#define  DMA_VIPH2_COMMAND__SOURCE_OFFSET_HOLD_MASK                  0X10000000
#define  DMA_VIPH2_COMMAND__SOURCE_OFFSET_HOLD                       0X10000000
#define  DMA_VIPH2_COMMAND__DEST_OFFSET_HOLD_MASK                    0X20000000
#define  DMA_VIPH2_COMMAND__DEST_OFFSET_HOLD                         0X20000000
#define  DMA_VIPH2_COMMAND__INTERRUPT_DIS_MASK                       0X40000000
#define  DMA_VIPH2_COMMAND__INTERRUPT_DIS                            0X40000000
#define  DMA_VIPH2_COMMAND__END_OF_LIST_STATUS_MASK                  0X80000000
#define  DMA_VIPH2_COMMAND__END_OF_LIST_STATUS                       0X80000000
#define  DMA_VIPH3_COMMAND__BYTE_COUNT_MASK                          0X1fffff
#define  DMA_VIPH3_COMMAND__SWAP_CONTROL_MASK                        0X3000000
#define  DMA_VIPH3_COMMAND__TRANSFER_SOURCE_MASK                     0X4000000
#define  DMA_VIPH3_COMMAND__TRANSFER_SOURCE                          0X4000000
#define  DMA_VIPH3_COMMAND__TRANSFER_DEST_MASK                       0X8000000
#define  DMA_VIPH3_COMMAND__TRANSFER_DEST                            0X8000000
#define  DMA_VIPH3_COMMAND__SOURCE_OFFSET_HOLD_MASK                  0X10000000
#define  DMA_VIPH3_COMMAND__SOURCE_OFFSET_HOLD                       0X10000000
#define  DMA_VIPH3_COMMAND__DEST_OFFSET_HOLD_MASK                    0X20000000
#define  DMA_VIPH3_COMMAND__DEST_OFFSET_HOLD                         0X20000000
#define  DMA_VIPH3_COMMAND__INTERRUPT_DIS_MASK                       0X40000000
#define  DMA_VIPH3_COMMAND__INTERRUPT_DIS                            0X40000000
#define  DMA_VIPH3_COMMAND__END_OF_LIST_STATUS_MASK                  0X80000000
#define  DMA_VIPH3_COMMAND__END_OF_LIST_STATUS                       0X80000000
#define  DMA_VIPH_STATUS__DMA_VIPH0_AVAIL_MASK                       0Xf
#define  DMA_VIPH_STATUS__DMA_VIPH1_AVAIL_MASK                       0Xf0
#define  DMA_VIPH_STATUS__DMA_VIPH2_AVAIL_MASK                       0Xf00
#define  DMA_VIPH_STATUS__DMA_VIPH3_AVAIL_MASK                       0Xf000
#define  DMA_VIPH_STATUS__DMA_VIPH0_CURRENT_MASK                     0X30000
#define  DMA_VIPH_STATUS__DMA_VIPH1_CURRENT_MASK                     0Xc0000
#define  DMA_VIPH_STATUS__DMA_VIPH2_CURRENT_MASK                     0X300000
#define  DMA_VIPH_STATUS__DMA_VIPH3_CURRENT_MASK                     0Xc00000
#define  DMA_VIPH_STATUS__DMA_VIPH0_ACTIVE_MASK                      0X1000000
#define  DMA_VIPH_STATUS__DMA_VIPH0_ACTIVE                           0X1000000
#define  DMA_VIPH_STATUS__DMA_VIPH1_ACTIVE_MASK                      0X2000000
#define  DMA_VIPH_STATUS__DMA_VIPH1_ACTIVE                           0X2000000
#define  DMA_VIPH_STATUS__DMA_VIPH2_ACTIVE_MASK                      0X4000000
#define  DMA_VIPH_STATUS__DMA_VIPH2_ACTIVE                           0X4000000
#define  DMA_VIPH_STATUS__DMA_VIPH3_ACTIVE_MASK                      0X8000000
#define  DMA_VIPH_STATUS__DMA_VIPH3_ACTIVE                           0X8000000
#define  DMA_VIPH_CHUNK_0__DMA_VIPH3_TABLE_SWAP_MASK                 0X3
#define  DMA_VIPH_CHUNK_0__DMA_VIPH2_TABLE_SWAP_MASK                 0Xc
#define  DMA_VIPH_CHUNK_0__DMA_VIPH1_TABLE_SWAP_MASK                 0X30
#define  DMA_VIPH_CHUNK_0__DMA_VIPH0_TABLE_SWAP_MASK                 0Xc0
#define  DMA_VIPH_CHUNK_0__DMA_VIPH3_NOCHUNK_MASK                    0X10000000
#define  DMA_VIPH_CHUNK_0__DMA_VIPH3_NOCHUNK                         0X10000000
#define  DMA_VIPH_CHUNK_0__DMA_VIPH2_NOCHUNK_MASK                    0X20000000
#define  DMA_VIPH_CHUNK_0__DMA_VIPH2_NOCHUNK                         0X20000000
#define  DMA_VIPH_CHUNK_0__DMA_VIPH1_NOCHUNK_MASK                    0X40000000
#define  DMA_VIPH_CHUNK_0__DMA_VIPH1_NOCHUNK                         0X40000000
#define  DMA_VIPH_CHUNK_0__DMA_VIPH0_NOCHUNK_MASK                    0X80000000
#define  DMA_VIPH_CHUNK_0__DMA_VIPH0_NOCHUNK                         0X80000000
#define  DMA_VIPH_CHUNK_1_VAL__DMA_VIP0_CHUNK_MASK                   0Xff
#define  DMA_VIPH_CHUNK_1_VAL__DMA_VIP1_CHUNK_MASK                   0Xff00
#define  DMA_VIPH_CHUNK_1_VAL__DMA_VIP2_CHUNK_MASK                   0Xff0000
#define  DMA_VIPH_CHUNK_1_VAL__DMA_VIP3_CHUNK_MASK                   0Xff000000
#define  DMA_VIPH_ABORT__DMA_VIPH0_ABORT_EN_MASK                     0X8
#define  DMA_VIPH_ABORT__DMA_VIPH0_ABORT_EN                          0X8
#define  DMA_VIPH_ABORT__DMA_VIPH1_ABORT_EN_MASK                     0X80
#define  DMA_VIPH_ABORT__DMA_VIPH1_ABORT_EN                          0X80
#define  DMA_VIPH_ABORT__DMA_VIPH2_ABORT_EN_MASK                     0X800
#define  DMA_VIPH_ABORT__DMA_VIPH2_ABORT_EN                          0X800
#define  DMA_VIPH_ABORT__DMA_VIPH3_ABORT_EN_MASK                     0X8000
#define  DMA_VIPH_ABORT__DMA_VIPH3_ABORT_EN                          0X8000
#define  DMA_VIPH_ABORT__DMA_VIPH0_RESET_MASK                        0X100000
#define  DMA_VIPH_ABORT__DMA_VIPH0_RESET                             0X100000
#define  DMA_VIPH_ABORT__DMA_VIPH1_RESET_MASK                        0X200000
#define  DMA_VIPH_ABORT__DMA_VIPH1_RESET                             0X200000
#define  DMA_VIPH_ABORT__DMA_VIPH2_RESET_MASK                        0X400000
#define  DMA_VIPH_ABORT__DMA_VIPH2_RESET                             0X400000
#define  DMA_VIPH_ABORT__DMA_VIPH3_RESET_MASK                        0X800000
#define  DMA_VIPH_ABORT__DMA_VIPH3_RESET                             0X800000
#define  VIPH_REG_ADDR__VIPH_REG_AD_MASK                             0Xffff
#define  VIPH_CH0_ADDR__VIPH_CH0_AD_MASK                             0Xff
#define  VIPH_CH1_ADDR__VIPH_CH1_AD_MASK                             0Xff
#define  VIPH_CH2_ADDR__VIPH_CH2_AD_MASK                             0Xff
#define  VIPH_CH3_ADDR__VIPH_CH3_AD_MASK                             0Xff
#define  VIPH_CH0_SBCNT__VIPH_CH0_SCNT_MASK                          0Xfffff
#define  VIPH_CH1_SBCNT__VIPH_CH1_SCNT_MASK                          0Xfffff
#define  VIPH_CH2_SBCNT__VIPH_CH2_SCNT_MASK                          0Xfffff
#define  VIPH_CH3_SBCNT__VIPH_CH3_SCNT_MASK                          0Xfffff
#define  VIPH_CH0_ABCNT__VIPH_CH0_ACNT_MASK                          0Xfffff
#define  VIPH_CH1_ABCNT__VIPH_CH1_ACNT_MASK                          0Xfffff
#define  VIPH_CH2_ABCNT__VIPH_CH2_ACNT_MASK                          0Xfffff
#define  VIPH_CH3_ABCNT__VIPH_CH3_ACNT_MASK                          0Xfffff
#define  VIPH_CONTROL__VIPH_CLK_SEL_MASK                             0Xff
#define  VIPH_CONTROL__VIPH_REG_RDY_MASK                             0X2000
#define  VIPH_CONTROL__VIPH_REG_RDY                                  0X2000
#define  VIPH_CONTROL__VIPH_MAX_WAIT_MASK                            0Xf0000
#define  VIPH_CONTROL__VIPH_DMA_MODE_MASK                            0X100000
#define  VIPH_CONTROL__VIPH_DMA_MODE                                 0X100000
#define  VIPH_CONTROL__VIPH_EN_MASK                                  0X200000
#define  VIPH_CONTROL__VIPH_EN                                       0X200000
#define  VIPH_CONTROL__VIPH_DV0_WID_MASK                             0X1000000
#define  VIPH_CONTROL__VIPH_DV0_WID                                  0X1000000
#define  VIPH_CONTROL__VIPH_DV1_WID_MASK                             0X2000000
#define  VIPH_CONTROL__VIPH_DV1_WID                                  0X2000000
#define  VIPH_CONTROL__VIPH_DV2_WID_MASK                             0X4000000
#define  VIPH_CONTROL__VIPH_DV2_WID                                  0X4000000
#define  VIPH_CONTROL__VIPH_DV3_WID_MASK                             0X8000000
#define  VIPH_CONTROL__VIPH_DV3_WID                                  0X8000000
#define  VIPH_CONTROL__VIPH_PWR_DOWN_MASK                            0X10000000
#define  VIPH_CONTROL__VIPH_PWR_DOWN                                 0X10000000
#define  VIPH_CONTROL__VIPH_PWR_DOWN_AK_MASK                         0X10000000
#define  VIPH_CONTROL__VIPH_PWR_DOWN_AK                              0X10000000
#define  VIPH_CONTROL__VIPH_VIPCLK_DIS_MASK                          0X20000000
#define  VIPH_CONTROL__VIPH_VIPCLK_DIS                               0X20000000
#define  VIPH_DV_LAT__VIPH_TIME_UNIT_MASK                            0Xfff
#define  VIPH_DV_LAT__VIPH_DV0_LAT_MASK                              0Xf0000
#define  VIPH_DV_LAT__VIPH_DV1_LAT_MASK                              0Xf00000
#define  VIPH_DV_LAT__VIPH_DV2_LAT_MASK                              0Xf000000
#define  VIPH_DV_LAT__VIPH_DV3_LAT_MASK                              0Xf0000000
#define  VIPH_DMA_CHUNK__VIPH_CH0_CHUNK_MASK                         0Xf
#define  VIPH_DMA_CHUNK__VIPH_CH1_CHUNK_MASK                         0X30
#define  VIPH_DMA_CHUNK__VIPH_CH2_CHUNK_MASK                         0Xc0
#define  VIPH_DMA_CHUNK__VIPH_CH3_CHUNK_MASK                         0X300
#define  VIPH_DMA_CHUNK__VIPH_CH0_ABORT_MASK                         0X10000
#define  VIPH_DMA_CHUNK__VIPH_CH0_ABORT                              0X10000
#define  VIPH_DMA_CHUNK__VIPH_CH1_ABORT_MASK                         0X20000
#define  VIPH_DMA_CHUNK__VIPH_CH1_ABORT                              0X20000
#define  VIPH_DMA_CHUNK__VIPH_CH2_ABORT_MASK                         0X40000
#define  VIPH_DMA_CHUNK__VIPH_CH2_ABORT                              0X40000
#define  VIPH_DMA_CHUNK__VIPH_CH3_ABORT_MASK                         0X80000
#define  VIPH_DMA_CHUNK__VIPH_CH3_ABORT                              0X80000
#define  VIPH_DV_INT__VIPH_DV0_INT_EN_MASK                           0X1
#define  VIPH_DV_INT__VIPH_DV0_INT_EN                                0X1
#define  VIPH_DV_INT__VIPH_DV1_INT_EN_MASK                           0X2
#define  VIPH_DV_INT__VIPH_DV1_INT_EN                                0X2
#define  VIPH_DV_INT__VIPH_DV2_INT_EN_MASK                           0X4
#define  VIPH_DV_INT__VIPH_DV2_INT_EN                                0X4
#define  VIPH_DV_INT__VIPH_DV3_INT_EN_MASK                           0X8
#define  VIPH_DV_INT__VIPH_DV3_INT_EN                                0X8
#define  VIPH_DV_INT__VIPH_DV0_INT_MASK                              0X10
#define  VIPH_DV_INT__VIPH_DV0_INT                                   0X10
#define  VIPH_DV_INT__VIPH_DV0_AK_MASK                               0X10
#define  VIPH_DV_INT__VIPH_DV0_AK                                    0X10
#define  VIPH_DV_INT__VIPH_DV1_INT_MASK                              0X20
#define  VIPH_DV_INT__VIPH_DV1_INT                                   0X20
#define  VIPH_DV_INT__VIPH_DV1_AK_MASK                               0X20
#define  VIPH_DV_INT__VIPH_DV1_AK                                    0X20
#define  VIPH_DV_INT__VIPH_DV2_INT_MASK                              0X40
#define  VIPH_DV_INT__VIPH_DV2_INT                                   0X40
#define  VIPH_DV_INT__VIPH_DV2_AK_MASK                               0X40
#define  VIPH_DV_INT__VIPH_DV2_AK                                    0X40
#define  VIPH_DV_INT__VIPH_DV3_INT_MASK                              0X80
#define  VIPH_DV_INT__VIPH_DV3_INT                                   0X80
#define  VIPH_DV_INT__VIPH_DV3_AK_MASK                               0X80
#define  VIPH_DV_INT__VIPH_DV3_AK                                    0X80
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO0_STAT_MASK                     0X1
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO0_STAT                          0X1
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO0_AK_MASK                       0X1
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO0_AK                            0X1
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO1_STAT_MASK                     0X2
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO1_STAT                          0X2
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO1_AK_MASK                       0X2
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO1_AK                            0X2
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO2_STAT_MASK                     0X4
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO2_STAT                          0X4
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO2_AK_MASK                       0X4
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO2_AK                            0X4
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO3_STAT_MASK                     0X8
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO3_STAT                          0X8
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO3_AK_MASK                       0X8
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO3_AK                            0X8
#define  VIPH_TIMEOUT_STAT__VIPH_REG_STAT_MASK                       0X10
#define  VIPH_TIMEOUT_STAT__VIPH_REG_STAT                            0X10
#define  VIPH_TIMEOUT_STAT__VIPH_REG_AK_MASK                         0X10
#define  VIPH_TIMEOUT_STAT__VIPH_REG_AK                              0X10
#define  VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_STAT_MASK                  0X20
#define  VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_STAT                       0X20
#define  VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_AK_MASK                    0X20
#define  VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_AK                         0X20
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO0_MASK_MASK                     0X100
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO0_MASK                          0X100
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO1_MASK_MASK                     0X200
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO1_MASK                          0X200
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO2_MASK_MASK                     0X400
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO2_MASK                          0X400
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO3_MASK_MASK                     0X800
#define  VIPH_TIMEOUT_STAT__VIPH_FIFO3_MASK                          0X800
#define  VIPH_TIMEOUT_STAT__VIPH_REG_MASK_MASK                       0X1000
#define  VIPH_TIMEOUT_STAT__VIPH_REG_MASK                            0X1000
#define  VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_MASK_MASK                  0X2000
#define  VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_MASK                       0X2000
#define  VIPH_TIMEOUT_STAT__VIPH_DV0_INT_MASK_MASK                   0X10000
#define  VIPH_TIMEOUT_STAT__VIPH_DV0_INT_MASK                        0X10000
#define  VIPH_TIMEOUT_STAT__VIPH_DV1_INT_MASK_MASK                   0X20000
#define  VIPH_TIMEOUT_STAT__VIPH_DV1_INT_MASK                        0X20000
#define  VIPH_TIMEOUT_STAT__VIPH_DV2_INT_MASK_MASK                   0X40000
#define  VIPH_TIMEOUT_STAT__VIPH_DV2_INT_MASK                        0X40000
#define  VIPH_TIMEOUT_STAT__VIPH_DV3_INT_MASK_MASK                   0X80000
#define  VIPH_TIMEOUT_STAT__VIPH_DV3_INT_MASK                        0X80000
#define  VIPH_TIMEOUT_STAT__VIPH_INTPIN_EN_MASK                      0X100000
#define  VIPH_TIMEOUT_STAT__VIPH_INTPIN_EN                           0X100000
#define  VIPH_TIMEOUT_STAT__VIPH_INTPIN_INT_MASK                     0X200000
#define  VIPH_TIMEOUT_STAT__VIPH_INTPIN_INT                          0X200000
#define  VIPH_TIMEOUT_STAT__VIPH_REGR_DIS_MASK                       0X1000000
#define  VIPH_TIMEOUT_STAT__VIPH_REGR_DIS                            0X1000000
#define  CLK_PIN_CNTL__OSC_EN_MASK                                   0X1
#define  CLK_PIN_CNTL__OSC_EN                                        0X1
#define  CLK_PIN_CNTL__XTL_LOW_GAIN_MASK                             0X4
#define  CLK_PIN_CNTL__XTL_LOW_GAIN                                  0X4
#define  CLK_PIN_CNTL__DONT_USE_XTALIN_MASK                          0X10
#define  CLK_PIN_CNTL__DONT_USE_XTALIN                               0X10
#define  CLK_PIN_CNTL__SLOW_CLOCK_SOURCE_MASK                        0X20
#define  CLK_PIN_CNTL__SLOW_CLOCK_SOURCE                             0X20
#define  CLK_PIN_CNTL__CG_CLK_TO_OUTPIN_MASK                         0X800
#define  CLK_PIN_CNTL__CG_CLK_TO_OUTPIN                              0X800
#define  CLK_PIN_CNTL__CG_COUNT_UP_TO_OUTPIN_MASK                    0X1000
#define  CLK_PIN_CNTL__CG_COUNT_UP_TO_OUTPIN                         0X1000
#define  CLK_PIN_CNTL__ACCESS_REGS_IN_SUSPEND_MASK                   0X2000
#define  CLK_PIN_CNTL__ACCESS_REGS_IN_SUSPEND                        0X2000
#define  CLK_PIN_CNTL__CG_SPARE_MASK                                 0X4000
#define  CLK_PIN_CNTL__CG_SPARE                                      0X4000
#define  CLK_PIN_CNTL__SCLK_DYN_START_CNTL_MASK                      0X8000
#define  CLK_PIN_CNTL__SCLK_DYN_START_CNTL                           0X8000
#define  CLK_PIN_CNTL__CP_CLK_RUNNING_MASK                           0X10000
#define  CLK_PIN_CNTL__CP_CLK_RUNNING                                0X10000
#define  CLK_PIN_CNTL__CG_SPARE_RD_MASK                              0X60000
#define  CLK_PIN_CNTL__XTALIN_ALWAYS_ONb_MASK                        0X80000
#define  CLK_PIN_CNTL__XTALIN_ALWAYS_ONb                             0X80000
#define  CLK_PIN_CNTL__PWRSEQ_DELAY_MASK                             0Xff000000
#define  PPLL_CNTL__PPLL_RESET_MASK                                  0X1
#define  PPLL_CNTL__PPLL_RESET                                       0X1
#define  PPLL_CNTL__PPLL_SLEEP_MASK                                  0X2
#define  PPLL_CNTL__PPLL_SLEEP                                       0X2
#define  PPLL_CNTL__PPLL_TST_EN_MASK                                 0X4
#define  PPLL_CNTL__PPLL_TST_EN                                      0X4
#define  PPLL_CNTL__PPLL_REFCLK_SEL_MASK                             0X10
#define  PPLL_CNTL__PPLL_REFCLK_SEL                                  0X10
#define  PPLL_CNTL__PPLL_FBCLK_SEL_MASK                              0X20
#define  PPLL_CNTL__PPLL_FBCLK_SEL                                   0X20
#define  PPLL_CNTL__PPLL_TCPOFF_MASK                                 0X40
#define  PPLL_CNTL__PPLL_TCPOFF                                      0X40
#define  PPLL_CNTL__PPLL_TVCOMAX_MASK                                0X80
#define  PPLL_CNTL__PPLL_TVCOMAX                                     0X80
#define  PPLL_CNTL__PPLL_PCP_MASK                                    0X700
#define  PPLL_CNTL__PPLL_PVG_MASK                                    0X3800
#define  PPLL_CNTL__PPLL_PDC_MASK                                    0Xc000
#define  PPLL_CNTL__PPLL_ATOMIC_UPDATE_EN_MASK                       0X10000
#define  PPLL_CNTL__PPLL_ATOMIC_UPDATE_EN                            0X10000
#define  PPLL_CNTL__PPLL_VGA_ATOMIC_UPDATE_EN_MASK                   0X20000
#define  PPLL_CNTL__PPLL_VGA_ATOMIC_UPDATE_EN                        0X20000
#define  PPLL_CNTL__PPLL_ATOMIC_UPDATE_SYNC_MASK                     0X40000
#define  PPLL_CNTL__PPLL_ATOMIC_UPDATE_SYNC                          0X40000
#define  PPLL_CNTL__PPLL_DISABLE_AUTO_RESET_MASK                     0X80000
#define  PPLL_CNTL__PPLL_DISABLE_AUTO_RESET                          0X80000
#define  PPLL_REF_DIV__PPLL_REF_DIV_MASK                             0X3ff
#define  PPLL_REF_DIV__PPLL_ATOMIC_UPDATE_W_MASK                     0X8000
#define  PPLL_REF_DIV__PPLL_ATOMIC_UPDATE_W                          0X8000
#define  PPLL_REF_DIV__PPLL_ATOMIC_UPDATE_R_MASK                     0X8000
#define  PPLL_REF_DIV__PPLL_ATOMIC_UPDATE_R                          0X8000
#define  PPLL_REF_DIV__PPLL_REF_DIV_SRC_MASK                         0X30000
#define  SPLL_CNTL__SPLL_SLEEP_MASK                                  0X1
#define  SPLL_CNTL__SPLL_SLEEP                                       0X1
#define  SPLL_CNTL__SPLL_RESET_MASK                                  0X2
#define  SPLL_CNTL__SPLL_RESET                                       0X2
#define  SPLL_CNTL__SPLL_TST_EN_MASK                                 0X4
#define  SPLL_CNTL__SPLL_TST_EN                                      0X4
#define  SPLL_CNTL__SPLL_REFCLK_SEL_MASK                             0X10
#define  SPLL_CNTL__SPLL_REFCLK_SEL                                  0X10
#define  SPLL_CNTL__SPLL_FBCLK_SEL_MASK                              0X20
#define  SPLL_CNTL__SPLL_FBCLK_SEL                                   0X20
#define  SPLL_CNTL__SPLL_TCPOFF_MASK                                 0X40
#define  SPLL_CNTL__SPLL_TCPOFF                                      0X40
#define  SPLL_CNTL__SPLL_TVCOMAX_MASK                                0X80
#define  SPLL_CNTL__SPLL_TVCOMAX                                     0X80
#define  SPLL_CNTL__SPLL_PCP_MASK                                    0X700
#define  SPLL_CNTL__SPLL_PVG_MASK                                    0X3800
#define  SPLL_CNTL__SPLL_PDC_MASK                                    0Xc000
#define  SPLL_CNTL__SPLL_X1_CLK_SKEW_MASK                            0X70000
#define  SPLL_CNTL__SPLL_X2_CLK_SKEW_MASK                            0X700000
#define  SPLL_CNTL__SPLL_MODE_MASK                                   0Xf000000
#define  SPLL_CNTL__MYCLK_SOURCED_FROM_SPLL_SEL_MASK                 0X30000000
#define  SPLL_CNTL__ENABLE_MYCLK_FROM_SPLL_MASK                      0X40000000
#define  SPLL_CNTL__ENABLE_MYCLK_FROM_SPLL                           0X40000000
#define  SPLL_AUX_CNTL__SPLL_PDC_C_MASK                              0X3
#define  SPLL_AUX_CNTL__SPLL_CKINVA_MASK                             0X4
#define  SPLL_AUX_CNTL__SPLL_CKINVA                                  0X4
#define  SPLL_AUX_CNTL__SPLL_CKINVC_MASK                             0X8
#define  SPLL_AUX_CNTL__SPLL_CKINVC                                  0X8
#define  SPLL_AUX_CNTL__SPLL_X3_CLK_SKEW_MASK                        0X70
#define  SPLL_AUX_CNTL__SPLL_MODEC_MASK                              0X180
#define  SPLL_AUX_CNTL__TRANSIT_DONE_LENGTH_MASK                     0X1000
#define  SPLL_AUX_CNTL__TRANSIT_DONE_LENGTH                          0X1000
#define  SPLL_AUX_CNTL__SPLL_REFCLK_SRC_SEL_MASK                     0Xc000
#define  SCLK_CNTL_M6__SCLK_SRC_SEL_MASK                             0X7
#define  SCLK_CNTL_M6__CP_MAX_DYN_STOP_LAT_MASK                      0X8
#define  SCLK_CNTL_M6__CP_MAX_DYN_STOP_LAT                           0X8
#define  SCLK_CNTL_M6__HDP_MAX_DYN_STOP_LAT_MASK                     0X10
#define  SCLK_CNTL_M6__HDP_MAX_DYN_STOP_LAT                          0X10
#define  SCLK_CNTL_M6__TV_MAX_DYN_STOP_LAT_MASK                      0X20
#define  SCLK_CNTL_M6__TV_MAX_DYN_STOP_LAT                           0X20
#define  SCLK_CNTL_M6__E2_MAX_DYN_STOP_LAT_MASK                      0X40
#define  SCLK_CNTL_M6__E2_MAX_DYN_STOP_LAT                           0X40
#define  SCLK_CNTL_M6__SE_MAX_DYN_STOP_LAT_MASK                      0X80
#define  SCLK_CNTL_M6__SE_MAX_DYN_STOP_LAT                           0X80
#define  SCLK_CNTL_M6__IDCT_MAX_DYN_STOP_LAT_MASK                    0X100
#define  SCLK_CNTL_M6__IDCT_MAX_DYN_STOP_LAT                         0X100
#define  SCLK_CNTL_M6__VIP_MAX_DYN_STOP_LAT_MASK                     0X200
#define  SCLK_CNTL_M6__VIP_MAX_DYN_STOP_LAT                          0X200
#define  SCLK_CNTL_M6__RE_MAX_DYN_STOP_LAT_MASK                      0X400
#define  SCLK_CNTL_M6__RE_MAX_DYN_STOP_LAT                           0X400
#define  SCLK_CNTL_M6__PB_MAX_DYN_STOP_LAT_MASK                      0X800
#define  SCLK_CNTL_M6__PB_MAX_DYN_STOP_LAT                           0X800
#define  SCLK_CNTL_M6__TAM_MAX_DYN_STOP_LAT_MASK                     0X1000
#define  SCLK_CNTL_M6__TAM_MAX_DYN_STOP_LAT                          0X1000
#define  SCLK_CNTL_M6__TDM_MAX_DYN_STOP_LAT_MASK                     0X2000
#define  SCLK_CNTL_M6__TDM_MAX_DYN_STOP_LAT                          0X2000
#define  SCLK_CNTL_M6__RB_MAX_DYN_STOP_LAT_MASK                      0X4000
#define  SCLK_CNTL_M6__RB_MAX_DYN_STOP_LAT                           0X4000
#define  SCLK_CNTL_M6__FORCE_DISP2_MASK                              0X8000
#define  SCLK_CNTL_M6__FORCE_DISP2                                   0X8000
#define  SCLK_CNTL_M6__FORCE_CP_MASK                                 0X10000
#define  SCLK_CNTL_M6__FORCE_CP                                      0X10000
#define  SCLK_CNTL_M6__FORCE_HDP_MASK                                0X20000
#define  SCLK_CNTL_M6__FORCE_HDP                                     0X20000
#define  SCLK_CNTL_M6__FORCE_DISP1_MASK                              0X40000
#define  SCLK_CNTL_M6__FORCE_DISP1                                   0X40000
#define  SCLK_CNTL_M6__FORCE_TOP_MASK                                0X80000
#define  SCLK_CNTL_M6__FORCE_TOP                                     0X80000
#define  SCLK_CNTL_M6__FORCE_E2_MASK                                 0X100000
#define  SCLK_CNTL_M6__FORCE_E2                                      0X100000
#define  SCLK_CNTL_M6__FORCE_SE_MASK                                 0X200000
#define  SCLK_CNTL_M6__FORCE_SE                                      0X200000
#define  SCLK_CNTL_M6__FORCE_IDCT_MASK                               0X400000
#define  SCLK_CNTL_M6__FORCE_IDCT                                    0X400000
#define  SCLK_CNTL_M6__FORCE_VIP_MASK                                0X800000
#define  SCLK_CNTL_M6__FORCE_VIP                                     0X800000
#define  SCLK_CNTL_M6__FORCE_RE_MASK                                 0X1000000
#define  SCLK_CNTL_M6__FORCE_RE                                      0X1000000
#define  SCLK_CNTL_M6__FORCE_PB_MASK                                 0X2000000
#define  SCLK_CNTL_M6__FORCE_PB                                      0X2000000
#define  SCLK_CNTL_M6__FORCE_TAM_MASK                                0X4000000
#define  SCLK_CNTL_M6__FORCE_TAM                                     0X4000000
#define  SCLK_CNTL_M6__FORCE_TDM_MASK                                0X8000000
#define  SCLK_CNTL_M6__FORCE_TDM                                     0X8000000
#define  SCLK_CNTL_M6__FORCE_RB_MASK                                 0X10000000
#define  SCLK_CNTL_M6__FORCE_RB                                      0X10000000
#define  SCLK_CNTL_M6__FORCE_TV_SCLK_MASK                            0X20000000
#define  SCLK_CNTL_M6__FORCE_TV_SCLK                                 0X20000000
#define  SCLK_CNTL_M6__FORCE_SUBPIC_MASK                             0X40000000
#define  SCLK_CNTL_M6__FORCE_SUBPIC                                  0X40000000
#define  SCLK_CNTL_M6__FORCE_OV0_MASK                                0X80000000
#define  SCLK_CNTL_M6__FORCE_OV0                                     0X80000000
#define  AGP_PLL_CNTL__APLL_SLEEP_MASK                               0X1
#define  AGP_PLL_CNTL__APLL_SLEEP                                    0X1
#define  AGP_PLL_CNTL__APLL_RESET_MASK                               0X2
#define  AGP_PLL_CNTL__APLL_RESET                                    0X2
#define  AGP_PLL_CNTL__APLL_XSEL_MASK                                0Xc
#define  AGP_PLL_CNTL__APLL_TST_EN_MASK                              0X10
#define  AGP_PLL_CNTL__APLL_TST_EN                                   0X10
#define  AGP_PLL_CNTL__APLL_TCPOFF_MASK                              0X20
#define  AGP_PLL_CNTL__APLL_TCPOFF                                   0X20
#define  AGP_PLL_CNTL__APLL_TVCOMAX_MASK                             0X40
#define  AGP_PLL_CNTL__APLL_TVCOMAX                                  0X40
#define  AGP_PLL_CNTL__APLL_REF_SKEW_MASK                            0X380
#define  AGP_PLL_CNTL__APLL_FB_SKEW_MASK                             0X1c00
#define  AGP_PLL_CNTL__APLL_X0_CLK_SKEW_MASK                         0Xe000
#define  AGP_PLL_CNTL__APLL_X1_CLK_SKEW_MASK                         0X70000
#define  AGP_PLL_CNTL__APLL_PUMP_GAIN_MASK                           0Xe000000
#define  AGP_PLL_CNTL__APLL_VCO_GAIN_MASK                            0X70000000
#define  AGP_PLL_CNTL__APLL_SEL_SKWADJ_PCICLK_MASK                   0X80000000
#define  AGP_PLL_CNTL__APLL_SEL_SKWADJ_PCICLK                        0X80000000
#define  TV_PLL_FINE_CNTL__TV_M1_MASK                                0X7ff
#define  TV_PLL_FINE_CNTL__TV_N1_MASK                                0X3ff800
#define  TV_PLL_FINE_CNTL__TV_DIVIDER_SEL_MASK                       0X400000
#define  TV_PLL_FINE_CNTL__TV_DIVIDER_SEL                            0X400000
#define  TV_PLL_FINE_CNTL__TV_MNFLIP_REQ_MASK                        0X800000
#define  TV_PLL_FINE_CNTL__TV_MNFLIP_REQ                             0X800000
#define  TV_PLL_FINE_CNTL__TV_MNFLIP_DONE_MASK                       0X1000000
#define  TV_PLL_FINE_CNTL__TV_MNFLIP_DONE                            0X1000000
#define  TV_PLL_FINE_CNTL__TV_SLIP_REQ_MASK                          0X2000000
#define  TV_PLL_FINE_CNTL__TV_SLIP_REQ                               0X2000000
#define  TV_PLL_FINE_CNTL__TV_SLIP_DONE_MASK                         0X4000000
#define  TV_PLL_FINE_CNTL__TV_SLIP_DONE                              0X4000000
#define  TV_PLL_FINE_CNTL__TV_MNFLIP_EN_MASK                         0X8000000
#define  TV_PLL_FINE_CNTL__TV_MNFLIP_EN                              0X8000000
#define  TV_PLL_FINE_CNTL__TV_SLIP_COUNT_MASK                        0Xf0000000
#define  TV_PLL_CNTL__TV_M0_LO_MASK                                  0Xff
#define  TV_PLL_CNTL__TV_N0_LO_MASK                                  0X1ff00
#define  TV_PLL_CNTL__TV_M0_HI_MASK                                  0X1c0000
#define  TV_PLL_CNTL__TV_N0_HI_MASK                                  0X600000
#define  TV_PLL_CNTL__TV_SLIP_EN_MASK                                0X800000
#define  TV_PLL_CNTL__TV_SLIP_EN                                     0X800000
#define  TV_PLL_CNTL__TV_P_MASK                                      0Xf000000
#define  TV_PLL_CNTL__TV_DTO_EN_MASK                                 0X10000000
#define  TV_PLL_CNTL__TV_DTO_EN                                      0X10000000
#define  TV_PLL_CNTL__TV_DTO_TYPE_MASK                               0X20000000
#define  TV_PLL_CNTL__TV_DTO_TYPE                                    0X20000000
#define  TV_PLL_CNTL__TV_REF_CLK_SEL_MASK                            0X40000000
#define  TV_PLL_CNTL__TV_REF_CLK_SEL                                 0X40000000
#define  TV_PLL_CNTL1__TVPLL_RESET_MASK                              0X2
#define  TV_PLL_CNTL1__TVPLL_RESET                                   0X2
#define  TV_PLL_CNTL1__TVPLL_SLEEP_MASK                              0X8
#define  TV_PLL_CNTL1__TVPLL_SLEEP                                   0X8
#define  TV_PLL_CNTL1__TVPLL_REFCLK_SEL_MASK                         0X10
#define  TV_PLL_CNTL1__TVPLL_REFCLK_SEL                              0X10
#define  TV_PLL_CNTL1__TVPLL_FBCLK_SEL_MASK                          0X20
#define  TV_PLL_CNTL1__TVPLL_FBCLK_SEL                               0X20
#define  TV_PLL_CNTL1__TVPLL_TCPOFF_MASK                             0X40
#define  TV_PLL_CNTL1__TVPLL_TCPOFF                                  0X40
#define  TV_PLL_CNTL1__TVPLL_TVCOMAX_MASK                            0X80
#define  TV_PLL_CNTL1__TVPLL_TVCOMAX                                 0X80
#define  TV_PLL_CNTL1__TVPCP_MASK                                    0X700
#define  TV_PLL_CNTL1__TVPVG_MASK                                    0X3800
#define  TV_PLL_CNTL1__TVPDC_MASK                                    0Xc000
#define  TV_PLL_CNTL1__TVCLK_SRC_SEL_MASK                            0X40000000
#define  TV_PLL_CNTL1__TVCLK_SRC_SEL                                 0X40000000
#define  TV_PLL_CNTL1__TVPLL_TEST_MASK                               0X80000000
#define  TV_PLL_CNTL1__TVPLL_TEST                                    0X80000000
#define  TV_DTO_INCREMENTS__TV_DTO_INC0_MASK                         0Xffff
#define  TV_DTO_INCREMENTS__TV_DTO_INC1_MASK                         0Xffff0000
#define  P2PLL_CNTL__P2PLL_RESET_MASK                                0X1
#define  P2PLL_CNTL__P2PLL_RESET                                     0X1
#define  P2PLL_CNTL__P2PLL_SLEEP_MASK                                0X2
#define  P2PLL_CNTL__P2PLL_SLEEP                                     0X2
#define  P2PLL_CNTL__P2PLL_TST_EN_MASK                               0X4
#define  P2PLL_CNTL__P2PLL_TST_EN                                    0X4
#define  P2PLL_CNTL__P2PLL_REFCLK_SEL_MASK                           0X10
#define  P2PLL_CNTL__P2PLL_REFCLK_SEL                                0X10
#define  P2PLL_CNTL__P2PLL_FBCLK_SEL_MASK                            0X20
#define  P2PLL_CNTL__P2PLL_FBCLK_SEL                                 0X20
#define  P2PLL_CNTL__P2PLL_TCPOFF_MASK                               0X40
#define  P2PLL_CNTL__P2PLL_TCPOFF                                    0X40
#define  P2PLL_CNTL__P2PLL_TVCOMAX_MASK                              0X80
#define  P2PLL_CNTL__P2PLL_TVCOMAX                                   0X80
#define  P2PLL_CNTL__P2PLL_PCP_MASK                                  0X700
#define  P2PLL_CNTL__P2PLL_PVG_MASK                                  0X3800
#define  P2PLL_CNTL__P2PLL_PDC_MASK                                  0Xc000
#define  P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_EN_MASK                     0X10000
#define  P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_EN                          0X10000
#define  P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_SYNC_MASK                   0X40000
#define  P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_SYNC                        0X40000
#define  P2PLL_CNTL__P2PLL_DISABLE_AUTO_RESET_MASK                   0X80000
#define  P2PLL_CNTL__P2PLL_DISABLE_AUTO_RESET                        0X80000
#define  P2PLL_REF_DIV__P2PLL_REF_DIV_MASK                           0X3ff
#define  P2PLL_REF_DIV__P2PLL_ATOMIC_UPDATE_W_MASK                   0X8000
#define  P2PLL_REF_DIV__P2PLL_ATOMIC_UPDATE_W                        0X8000
#define  P2PLL_REF_DIV__P2PLL_ATOMIC_UPDATE_R_MASK                   0X8000
#define  P2PLL_REF_DIV__P2PLL_ATOMIC_UPDATE_R                        0X8000
#define  P2PLL_REF_DIV__P2PLL_REF_DIV_SRC_MASK                       0X30000
#define  SSPLL_CNTL__SSPLL_RESET_MASK                                0X1
#define  SSPLL_CNTL__SSPLL_RESET                                     0X1
#define  SSPLL_CNTL__SSPLL_SLEEP_MASK                                0X2
#define  SSPLL_CNTL__SSPLL_SLEEP                                     0X2
#define  SSPLL_CNTL__SSPLL_TST_EN_MASK                               0X4
#define  SSPLL_CNTL__SSPLL_TST_EN                                    0X4
#define  SSPLL_CNTL__SSPLL_REFCLK_SEL_MASK                           0X10
#define  SSPLL_CNTL__SSPLL_REFCLK_SEL                                0X10
#define  SSPLL_CNTL__SSPLL_FBCLK_SEL_MASK                            0X20
#define  SSPLL_CNTL__SSPLL_FBCLK_SEL                                 0X20
#define  SSPLL_CNTL__SSPLL_TCPOFF_MASK                               0X40
#define  SSPLL_CNTL__SSPLL_TCPOFF                                    0X40
#define  SSPLL_CNTL__SSPLL_TVCOMAX_MASK                              0X80
#define  SSPLL_CNTL__SSPLL_TVCOMAX                                   0X80
#define  SSPLL_CNTL__SSPLL_PCP_MASK                                  0X700
#define  SSPLL_CNTL__SSPLL_PVG_MASK                                  0X3800
#define  SSPLL_CNTL__SSPLL_PDC_MASK                                  0Xc000
#define  SSPLL_CNTL__SSPLL_ATOMIC_UPDATE_EN_MASK                     0X10000
#define  SSPLL_CNTL__SSPLL_ATOMIC_UPDATE_EN                          0X10000
#define  SSPLL_CNTL__SSPLL_ATOMIC_UPDATE_SYNC_MASK                   0X40000
#define  SSPLL_CNTL__SSPLL_ATOMIC_UPDATE_SYNC                        0X40000
#define  SSPLL_REF_DIV__SSPLL_REF_DIV_MASK                           0X3ff
#define  SSPLL_REF_DIV__SSPLL_ATOMIC_UPDATE_W_MASK                   0X8000
#define  SSPLL_REF_DIV__SSPLL_ATOMIC_UPDATE_W                        0X8000
#define  SSPLL_REF_DIV__SSPLL_ATOMIC_UPDATE_R_MASK                   0X8000
#define  SSPLL_REF_DIV__SSPLL_ATOMIC_UPDATE_R                        0X8000
#define  SSPLL_REF_DIV__SSPLL_REF_DIV_SRC_MASK                       0X30000
#define  SSPLL_DIV_0__SSPLL_FB_DIV_MASK                              0X7ff
#define  SSPLL_DIV_0__SSPLL_FB_DIV_FRACTION_MASK                     0X7000
#define  SSPLL_DIV_0__SSPLL_ATOMIC_UPDATE_W_MASK                     0X8000
#define  SSPLL_DIV_0__SSPLL_ATOMIC_UPDATE_W                          0X8000
#define  SSPLL_DIV_0__SSPLL_ATOMIC_UPDATE_R_MASK                     0X8000
#define  SSPLL_DIV_0__SSPLL_ATOMIC_UPDATE_R                          0X8000
#define  SSPLL_DIV_0__SSPLL_POST_DIV_MASK                            0X70000
#define  SSPLL_DIV_0__SSPLL_FB_DIV_FRACTION_UPDATE_MASK              0X10000000
#define  SSPLL_DIV_0__SSPLL_FB_DIV_FRACTION_UPDATE                   0X10000000
#define  SS_INT_CNTL__SS_INT_EN_MASK                                 0X1
#define  SS_INT_CNTL__SS_INT_EN                                      0X1
#define  SS_INT_CNTL__SS_INT_SEL_MASK                                0X2
#define  SS_INT_CNTL__SS_INT_SEL                                     0X2
#define  SS_INT_CNTL__SS_STEP_SIZE_MASK                              0Xc
#define  SS_INT_CNTL__SS_DELAY_MASK                                  0X70
#define  SS_INT_CNTL__SS_DELTA_FRACTION_MASK                         0X700
#define  SS_INT_CNTL__SS_DELTA_INTEGER_MASK                          0X3f000
#define  SS_INT_CNTL__SS_PLL_DISPLAY_SRC_MASK                        0X40000
#define  SS_INT_CNTL__SS_PLL_DISPLAY_SRC                             0X40000
#define  SS_INT_CNTL__SS_PLL_DISPLAY_EN_MASK                         0X80000
#define  SS_INT_CNTL__SS_PLL_DISPLAY_EN                              0X80000
#define  SS_INT_CNTL__SS_BUF_GENLOCK_EN_MASK                         0X100000
#define  SS_INT_CNTL__SS_BUF_GENLOCK_EN                              0X100000
#define  SS_INT_CNTL__SS_BUF_GENLOCK_THRESHOLD_MASK                  0Xe00000
#define  SS_INT_CNTL__SS_BUF_GENLOCK_DURATION_MASK                   0X7000000
#define  SS_INT_CNTL__SS_BUF_GENLOCK_HEIGHT_MASK                     0X38000000
#define  SS_TST_CNTL__SS_TST_CNT_MASK                                0X3fff
#define  SS_TST_CNTL__SS_TST_CNT_SEL_MASK                            0X30000
#define  SS_TST_CNTL__SS_TST_GE_MASK                                 0X100000
#define  SS_TST_CNTL__SS_TST_GE                                      0X100000
#define  SS_TST_CNTL__SS_TST_LE_MASK                                 0X200000
#define  SS_TST_CNTL__SS_TST_LE                                      0X200000
#define  SS_TST_CNTL__SS_TST_DEC_MASK                                0X400000
#define  SS_TST_CNTL__SS_TST_DEC                                     0X400000
#define  SS_TST_CNTL__ANALOG_MON_SS_MASK                             0X800000
#define  SS_TST_CNTL__ANALOG_MON_SS                                  0X800000
#define  SS_TST_CNTL__EXP_IMPLEMENTATION_EN_MASK                     0X1000000
#define  SS_TST_CNTL__EXP_IMPLEMENTATION_EN                          0X1000000
#define  SS_TST_CNTL__SS_ANTIGLITCH_EN_MASK                          0X2000000
#define  SS_TST_CNTL__SS_ANTIGLITCH_EN                               0X2000000
#define  SS_TST_CNTL__HDP_BUSY_HALF_SCLK_MASK                        0X4000000
#define  SS_TST_CNTL__HDP_BUSY_HALF_SCLK                             0X4000000
#define  SS_TST_CNTL__EN_DIV2_HALF_SCLK_MASK                         0X8000000
#define  SS_TST_CNTL__EN_DIV2_HALF_SCLK                              0X8000000
#define  SS_TST_CNTL__SS_TST_MODE_MASK                               0X80000000
#define  SS_TST_CNTL__SS_TST_MODE                                    0X80000000
#define  SCLK_MORE_CNTL__DISPREGS_MAX_DYN_STOP_LAT_MASK              0X1
#define  SCLK_MORE_CNTL__DISPREGS_MAX_DYN_STOP_LAT                   0X1
#define  SCLK_MORE_CNTL__MC_GUI_MAX_DYN_STOP_LAT_MASK                0X2
#define  SCLK_MORE_CNTL__MC_GUI_MAX_DYN_STOP_LAT                     0X2
#define  SCLK_MORE_CNTL__MC_HOST_MAX_DYN_STOP_LAT_MASK               0X4
#define  SCLK_MORE_CNTL__MC_HOST_MAX_DYN_STOP_LAT                    0X4
#define  SCLK_MORE_CNTL__FORCE_DISPREGS_MASK                         0X100
#define  SCLK_MORE_CNTL__FORCE_DISPREGS                              0X100
#define  SCLK_MORE_CNTL__FORCE_MC_GUI_MASK                           0X200
#define  SCLK_MORE_CNTL__FORCE_MC_GUI                                0X200
#define  SCLK_MORE_CNTL__FORCE_MC_HOST_MASK                          0X400
#define  SCLK_MORE_CNTL__FORCE_MC_HOST                               0X400
#define  SCLK_MORE_CNTL__STOP_SCLK_EN_MASK                           0X1000
#define  SCLK_MORE_CNTL__STOP_SCLK_EN                                0X1000
#define  SCLK_MORE_CNTL__STOP_SCLK_A_MASK                            0X2000
#define  SCLK_MORE_CNTL__STOP_SCLK_A                                 0X2000
#define  SCLK_MORE_CNTL__STOP_SCLK_B_MASK                            0X4000
#define  SCLK_MORE_CNTL__STOP_SCLK_B                                 0X4000
#define  SCLK_MORE_CNTL__STOP_SCLK_C_MASK                            0X8000
#define  SCLK_MORE_CNTL__STOP_SCLK_C                                 0X8000
#define  SCLK_MORE_CNTL__HALF_SPEED_SCLK_MASK                        0X10000
#define  SCLK_MORE_CNTL__HALF_SPEED_SCLK                             0X10000
#define  SCLK_MORE_CNTL__IO_CG_VOLTAGE_DROP_MASK                     0X20000
#define  SCLK_MORE_CNTL__IO_CG_VOLTAGE_DROP                          0X20000
#define  SCLK_MORE_CNTL__TVFB_SOFT_RESET_MASK                        0X40000
#define  SCLK_MORE_CNTL__TVFB_SOFT_RESET                             0X40000
#define  SCLK_MORE_CNTL__VOLTAGE_DROP_SYNC_MASK                      0X80000
#define  SCLK_MORE_CNTL__VOLTAGE_DROP_SYNC                           0X80000
#define  SCLK_MORE_CNTL__VOLTAGE_DELAY_SEL_MASK                      0X300000
#define  SCLK_MORE_CNTL__IDLE_DELAY_HALF_SCLK_MASK                   0X400000
#define  SCLK_MORE_CNTL__IDLE_DELAY_HALF_SCLK                        0X400000
#define  SCLK_MORE_CNTL__AGP_BUSY_HALF_SCLK_MASK                     0X800000
#define  SCLK_MORE_CNTL__AGP_BUSY_HALF_SCLK                          0X800000
#define  SCLK_MORE_CNTL__CG_SPARE_RD_C_MASK                          0Xff000000
#define  CLK_PWRMGT_CNTL_M6__MPLL_PWRMGT_OFF_MASK                    0X1
#define  CLK_PWRMGT_CNTL_M6__MPLL_PWRMGT_OFF                         0X1
#define  CLK_PWRMGT_CNTL_M6__SPLL_PWRMGT_OFF_MASK                    0X2
#define  CLK_PWRMGT_CNTL_M6__SPLL_PWRMGT_OFF                         0X2
#define  CLK_PWRMGT_CNTL_M6__PPLL_PWRMGT_OFF_MASK                    0X4
#define  CLK_PWRMGT_CNTL_M6__PPLL_PWRMGT_OFF                         0X4
#define  CLK_PWRMGT_CNTL_M6__P2PLL_PWRMGT_OFF_MASK                   0X8
#define  CLK_PWRMGT_CNTL_M6__P2PLL_PWRMGT_OFF                        0X8
#define  CLK_PWRMGT_CNTL_M6__MCLK_TURNOFF_MASK                       0X10
#define  CLK_PWRMGT_CNTL_M6__MCLK_TURNOFF                            0X10
#define  CLK_PWRMGT_CNTL_M6__SCLK_TURNOFF_MASK                       0X20
#define  CLK_PWRMGT_CNTL_M6__SCLK_TURNOFF                            0X20
#define  CLK_PWRMGT_CNTL_M6__PCLK_TURNOFF_MASK                       0X40
#define  CLK_PWRMGT_CNTL_M6__PCLK_TURNOFF                            0X40
#define  CLK_PWRMGT_CNTL_M6__P2CLK_TURNOFF_MASK                      0X80
#define  CLK_PWRMGT_CNTL_M6__P2CLK_TURNOFF                           0X80
#define  CLK_PWRMGT_CNTL_M6__MC_CH_MODE_MASK                         0X100
#define  CLK_PWRMGT_CNTL_M6__MC_CH_MODE                              0X100
#define  CLK_PWRMGT_CNTL_M6__TEST_MODE_MASK                          0X200
#define  CLK_PWRMGT_CNTL_M6__TEST_MODE                               0X200
#define  CLK_PWRMGT_CNTL_M6__GLOBAL_PMAN_EN_MASK                     0X400
#define  CLK_PWRMGT_CNTL_M6__GLOBAL_PMAN_EN                          0X400
#define  CLK_PWRMGT_CNTL_M6__ENGINE_DYNCLK_MODE_MASK                 0X1000
#define  CLK_PWRMGT_CNTL_M6__ENGINE_DYNCLK_MODE                      0X1000
#define  CLK_PWRMGT_CNTL_M6__ACTIVE_HILO_LAT_MASK                    0X6000
#define  CLK_PWRMGT_CNTL_M6__DISP_DYN_STOP_LAT_MASK                  0X8000
#define  CLK_PWRMGT_CNTL_M6__DISP_DYN_STOP_LAT                       0X8000
#define  CLK_PWRMGT_CNTL_M6__MC_BUSY_MASK                            0X10000
#define  CLK_PWRMGT_CNTL_M6__MC_BUSY                                 0X10000
#define  CLK_PWRMGT_CNTL_M6__MC_INT_CNTL_MASK                        0X20000
#define  CLK_PWRMGT_CNTL_M6__MC_INT_CNTL                             0X20000
#define  CLK_PWRMGT_CNTL_M6__MC_SWITCH_MASK                          0X40000
#define  CLK_PWRMGT_CNTL_M6__MC_SWITCH                               0X40000
#define  CLK_PWRMGT_CNTL_M6__DLL_READY_MASK                          0X80000
#define  CLK_PWRMGT_CNTL_M6__DLL_READY                               0X80000
#define  CLK_PWRMGT_CNTL_M6__DISP_PM_MASK                            0X100000
#define  CLK_PWRMGT_CNTL_M6__DISP_PM                                 0X100000
#define  CLK_PWRMGT_CNTL_M6__DYN_STOP_MODE_MASK                      0Xe00000
#define  CLK_PWRMGT_CNTL_M6__CG_NO1_DEBUG_MASK                       0X3f000000
#define  CLK_PWRMGT_CNTL_M6__TVPLL_PWRMGT_OFF_MASK                   0X40000000
#define  CLK_PWRMGT_CNTL_M6__TVPLL_PWRMGT_OFF                        0X40000000
#define  CLK_PWRMGT_CNTL_M6__TVCLK_TURNOFF_MASK                      0X80000000
#define  CLK_PWRMGT_CNTL_M6__TVCLK_TURNOFF                           0X80000000
#define  PLL_PWRMGT_CNTL__MPLL_TURNOFF_MASK                          0X1
#define  PLL_PWRMGT_CNTL__MPLL_TURNOFF                               0X1
#define  PLL_PWRMGT_CNTL__SPLL_TURNOFF_MASK                          0X2
#define  PLL_PWRMGT_CNTL__SPLL_TURNOFF                               0X2
#define  PLL_PWRMGT_CNTL__PPLL_TURNOFF_MASK                          0X4
#define  PLL_PWRMGT_CNTL__PPLL_TURNOFF                               0X4
#define  PLL_PWRMGT_CNTL__P2PLL_TURNOFF_MASK                         0X8
#define  PLL_PWRMGT_CNTL__P2PLL_TURNOFF                              0X8
#define  PLL_PWRMGT_CNTL__TVPLL_TURNOFF_MASK                         0X10
#define  PLL_PWRMGT_CNTL__TVPLL_TURNOFF                              0X10
#define  PLL_PWRMGT_CNTL__AGPCLK_DYN_STOP_LAT_MASK                   0X1e0
#define  PLL_PWRMGT_CNTL__APM_POWER_STATE_MASK                       0X600
#define  PLL_PWRMGT_CNTL__APM_PWRSTATE_RD_MASK                       0X1800
#define  PLL_PWRMGT_CNTL__PM_MODE_SEL_MASK                           0X2000
#define  PLL_PWRMGT_CNTL__PM_MODE_SEL                                0X2000
#define  PLL_PWRMGT_CNTL__EN_PWRSEQ_DONE_COND_MASK                   0X4000
#define  PLL_PWRMGT_CNTL__EN_PWRSEQ_DONE_COND                        0X4000
#define  PLL_PWRMGT_CNTL__EN_DISP_PARKED_COND_MASK                   0X8000
#define  PLL_PWRMGT_CNTL__EN_DISP_PARKED_COND                        0X8000
#define  PLL_PWRMGT_CNTL__MOBILE_SU_MASK                             0X10000
#define  PLL_PWRMGT_CNTL__MOBILE_SU                                  0X10000
#define  PLL_PWRMGT_CNTL__SU_SCLK_USE_BCLK_MASK                      0X20000
#define  PLL_PWRMGT_CNTL__SU_SCLK_USE_BCLK                           0X20000
#define  PLL_PWRMGT_CNTL__SU_MCLK_USE_BCLK_MASK                      0X40000
#define  PLL_PWRMGT_CNTL__SU_MCLK_USE_BCLK                           0X40000
#define  PLL_PWRMGT_CNTL__SU_SUSTAIN_DISABLE_MASK                    0X80000
#define  PLL_PWRMGT_CNTL__SU_SUSTAIN_DISABLE                         0X80000
#define  PLL_PWRMGT_CNTL__TCL_BYPASS_DISABLE_MASK                    0X100000
#define  PLL_PWRMGT_CNTL__TCL_BYPASS_DISABLE                         0X100000
#define  PLL_PWRMGT_CNTL__TCL_CLOCK_ACTIVE_RD_MASK                   0X200000
#define  PLL_PWRMGT_CNTL__TCL_CLOCK_ACTIVE_RD                        0X200000
#define  PLL_PWRMGT_CNTL__CG_NO2_DEBUG_MASK                          0Xff000000
#define  M_SPLL_REF_FB_DIV__M_SPLL_REF_DIV_MASK                      0Xff
#define  M_SPLL_REF_FB_DIV__MPLL_FB_DIV_MASK                         0Xff00
#define  M_SPLL_REF_FB_DIV__SPLL_FB_DIV_MASK                         0Xff0000
#define  M_SPLL_REF_FB_DIV__MPLL_REF_SRC_SEL_M9_MASK                 0X3000000
#define  M_SPLL_REF_FB_DIV__MPLL_REF_SRC_SEL_M9                      0X3000000
#define  MPLL_CNTL__MPLL_RESET_MASK                                  0X1
#define  MPLL_CNTL__MPLL_RESET                                       0X1
#define  MPLL_CNTL__MPLL_SLEEP_MASK                                  0X2
#define  MPLL_CNTL__MPLL_SLEEP                                       0X2
#define  MPLL_CNTL__MPLL_TST_EN_MASK                                 0X4
#define  MPLL_CNTL__MPLL_TST_EN                                      0X4
#define  MPLL_CNTL__MPLL_REFCLK_SEL_MASK                             0X10
#define  MPLL_CNTL__MPLL_REFCLK_SEL                                  0X10
#define  MPLL_CNTL__MPLL_FBCLK_SEL_MASK                              0X20
#define  MPLL_CNTL__MPLL_FBCLK_SEL                                   0X20
#define  MPLL_CNTL__MPLL_TCPOFF_MASK                                 0X40
#define  MPLL_CNTL__MPLL_TCPOFF                                      0X40
#define  MPLL_CNTL__MPLL_TVCOMAX_MASK                                0X80
#define  MPLL_CNTL__MPLL_TVCOMAX                                     0X80
#define  MPLL_CNTL__MPLL_PCP_MASK                                    0X700
#define  MPLL_CNTL__MPLL_PVG_MASK                                    0X3800
#define  MPLL_CNTL__MPLL_PDC_MASK                                    0Xc000
#define  MPLL_CNTL__MPLL_X1_CLK_SKEW_MASK                            0X70000
#define  MPLL_CNTL__MPLL_X2_CLK_SKEW_MASK                            0X700000
#define  MPLL_CNTL__MPLL_MODE_MASK                                   0Xf000000
#define  MPLL_AUX_CNTL__MPLL_PDC_C_MASK                              0X3
#define  MPLL_AUX_CNTL__MPLL_CKINVA_MASK                             0X4
#define  MPLL_AUX_CNTL__MPLL_CKINVA                                  0X4
#define  MPLL_AUX_CNTL__MPLL_CKINVC_MASK                             0X8
#define  MPLL_AUX_CNTL__MPLL_CKINVC                                  0X8
#define  MPLL_AUX_CNTL__MPLL_X3_CLK_SKEW_MASK                        0X70
#define  MPLL_AUX_CNTL__MPLL_MODEC_MASK                              0X180
#define  MPLL_AUX_CNTL__MPLL_TEST_COUNT_MASK                         0Xff000000
#define  MDLL_CKO__MCKOA_SLEEP_MASK                                  0X1
#define  MDLL_CKO__MCKOA_SLEEP                                       0X1
#define  MDLL_CKO__MCKOA_RESET_MASK                                  0X2
#define  MDLL_CKO__MCKOA_RESET                                       0X2
#define  MDLL_CKO__MCKOA_RANGE_MASK                                  0Xc
#define  MDLL_CKO__ERSTA_SOUTSEL_MASK                                0X30
#define  MDLL_CKO__MCKOA_FB_SEL_MASK                                 0Xc0
#define  MDLL_CKO__MCKOA_REF_SKEW_MASK                               0X700
#define  MDLL_CKO__MCKOA_FB_SKEW_MASK                                0X7000
#define  MDLL_CKO__MCKOA_BP_SEL_MASK                                 0X8000
#define  MDLL_CKO__MCKOA_BP_SEL                                      0X8000
#define  MDLL_CKO__MCKOB_SLEEP_MASK                                  0X10000
#define  MDLL_CKO__MCKOB_SLEEP                                       0X10000
#define  MDLL_CKO__MCKOB_RESET_MASK                                  0X20000
#define  MDLL_CKO__MCKOB_RESET                                       0X20000
#define  MDLL_CKO__MCKOB_RANGE_MASK                                  0Xc0000
#define  MDLL_CKO__ERSTB_SOUTSEL_MASK                                0X300000
#define  MDLL_CKO__MCKOB_FB_SEL_MASK                                 0Xc00000
#define  MDLL_CKO__MCKOB_REF_SKEW_MASK                               0X7000000
#define  MDLL_CKO__MCKOB_FB_SKEW_MASK                                0X70000000
#define  MDLL_CKO__MCKOB_BP_SEL_MASK                                 0X80000000
#define  MDLL_CKO__MCKOB_BP_SEL                                      0X80000000
#define  MDLL_RDCKA__MRDCKA0_SLEEP_MASK                              0X1
#define  MDLL_RDCKA__MRDCKA0_SLEEP                                   0X1
#define  MDLL_RDCKA__MRDCKA0_RESET_MASK                              0X2
#define  MDLL_RDCKA__MRDCKA0_RESET                                   0X2
#define  MDLL_RDCKA__MRDCKA0_RANGE_MASK                              0Xc
#define  MDLL_RDCKA__MRDCKA0_REF_SEL_MASK                            0X30
#define  MDLL_RDCKA__MRDCKA0_FB_SEL_MASK                             0Xc0
#define  MDLL_RDCKA__MRDCKA0_REF_SKEW_MASK                           0X700
#define  MDLL_RDCKA__MRDCKA0_SINSEL_MASK                             0X800
#define  MDLL_RDCKA__MRDCKA0_SINSEL                                  0X800
#define  MDLL_RDCKA__MRDCKA0_FB_SKEW_MASK                            0X7000
#define  MDLL_RDCKA__MRDCKA0_BP_SEL_MASK                             0X8000
#define  MDLL_RDCKA__MRDCKA0_BP_SEL                                  0X8000
#define  MDLL_RDCKA__MRDCKA1_SLEEP_MASK                              0X10000
#define  MDLL_RDCKA__MRDCKA1_SLEEP                                   0X10000
#define  MDLL_RDCKA__MRDCKA1_RESET_MASK                              0X20000
#define  MDLL_RDCKA__MRDCKA1_RESET                                   0X20000
#define  MDLL_RDCKA__MRDCKA1_RANGE_MASK                              0Xc0000
#define  MDLL_RDCKA__MRDCKA1_REF_SEL_MASK                            0X300000
#define  MDLL_RDCKA__MRDCKA1_FB_SEL_MASK                             0Xc00000
#define  MDLL_RDCKA__MRDCKA1_REF_SKEW_MASK                           0X7000000
#define  MDLL_RDCKA__MRDCKA1_SINSEL_MASK                             0X8000000
#define  MDLL_RDCKA__MRDCKA1_SINSEL                                  0X8000000
#define  MDLL_RDCKA__MRDCKA1_FB_SKEW_MASK                            0X70000000
#define  MDLL_RDCKA__MRDCKA1_BP_SEL_MASK                             0X80000000
#define  MDLL_RDCKA__MRDCKA1_BP_SEL                                  0X80000000
#define  MDLL_RDCKB__MRDCKB0_SLEEP_MASK                              0X1
#define  MDLL_RDCKB__MRDCKB0_SLEEP                                   0X1
#define  MDLL_RDCKB__MRDCKB0_RESET_MASK                              0X2
#define  MDLL_RDCKB__MRDCKB0_RESET                                   0X2
#define  MDLL_RDCKB__MRDCKB0_RANGE_MASK                              0Xc
#define  MDLL_RDCKB__MRDCKB0_REF_SEL_MASK                            0X30
#define  MDLL_RDCKB__MRDCKB0_FB_SEL_MASK                             0Xc0
#define  MDLL_RDCKB__MRDCKB0_REF_SKEW_MASK                           0X700
#define  MDLL_RDCKB__MRDCKB0_SINSEL_MASK                             0X800
#define  MDLL_RDCKB__MRDCKB0_SINSEL                                  0X800
#define  MDLL_RDCKB__MRDCKB0_FB_SKEW_MASK                            0X7000
#define  MDLL_RDCKB__MRDCKB0_BP_SEL_MASK                             0X8000
#define  MDLL_RDCKB__MRDCKB0_BP_SEL                                  0X8000
#define  MDLL_RDCKB__MRDCKB1_SLEEP_MASK                              0X10000
#define  MDLL_RDCKB__MRDCKB1_SLEEP                                   0X10000
#define  MDLL_RDCKB__MRDCKB1_RESET_MASK                              0X20000
#define  MDLL_RDCKB__MRDCKB1_RESET                                   0X20000
#define  MDLL_RDCKB__MRDCKB1_RANGE_MASK                              0Xc0000
#define  MDLL_RDCKB__MRDCKB1_REF_SEL_MASK                            0X300000
#define  MDLL_RDCKB__MRDCKB1_FB_SEL_MASK                             0Xc00000
#define  MDLL_RDCKB__MRDCKB1_REF_SKEW_MASK                           0X7000000
#define  MDLL_RDCKB__MRDCKB1_SINSEL_MASK                             0X8000000
#define  MDLL_RDCKB__MRDCKB1_SINSEL                                  0X8000000
#define  MDLL_RDCKB__MRDCKB1_FB_SKEW_MASK                            0X70000000
#define  MDLL_RDCKB__MRDCKB1_BP_SEL_MASK                             0X80000000
#define  MDLL_RDCKB__MRDCKB1_BP_SEL                                  0X80000000
#define  MCLK_CNTL_M6__MCLKA_SRC_SEL_MASK                            0X7
#define  MCLK_CNTL_M6__MCLKA_SRC_SEL                                 0X7
#define  MCLK_CNTL_M6__YCLKA_SRC_SEL_MASK                            0X70
#define  MCLK_CNTL_M6__YCLKA_SRC_SEL                                 0X70
#define  MCLK_CNTL_M6__MCLKB_SRC_SEL_MASK                            0X700
#define  MCLK_CNTL_M6__MCLKB_SRC_SEL                                 0X700
#define  MCLK_CNTL_M6__YCLKB_SRC_SEL_MASK                            0X7000
#define  MCLK_CNTL_M6__YCLKB_SRC_SEL                                 0X7000
#define  MCLK_CNTL_M6__FORCE_MCLKA_MASK                              0X10000
#define  MCLK_CNTL_M6__FORCE_MCLKA                                   0X10000
#define  MCLK_CNTL_M6__FORCE_MCLKB_MASK                              0X20000
#define  MCLK_CNTL_M6__FORCE_MCLKB                                   0X20000
#define  MCLK_CNTL_M6__FORCE_YCLKA_MASK                              0X40000
#define  MCLK_CNTL_M6__FORCE_YCLKA                                   0X40000
#define  MCLK_CNTL_M6__FORCE_YCLKB_MASK                              0X80000
#define  MCLK_CNTL_M6__FORCE_YCLKB                                   0X80000
#define  MCLK_CNTL_M6__FORCE_MC_MASK                                 0X100000
#define  MCLK_CNTL_M6__FORCE_MC                                      0X100000
#define  MCLK_CNTL_M6__FORCE_AIC_MASK                                0X200000
#define  MCLK_CNTL_M6__FORCE_AIC                                     0X200000
#define  MCLK_CNTL_M6__MRDCKA0_SOUTSEL_MASK                          0X3000000
#define  MCLK_CNTL_M6__MRDCKA0_SOUTSEL                               0X3000000
#define  MCLK_CNTL_M6__MRDCKA1_SOUTSEL_MASK                          0Xc000000
#define  MCLK_CNTL_M6__MRDCKA1_SOUTSEL                               0Xc000000
#define  MCLK_CNTL_M6__MRDCKB0_SOUTSEL_MASK                          0X30000000
#define  MCLK_CNTL_M6__MRDCKB0_SOUTSEL                               0X30000000
#define  MCLK_CNTL_M6__MRDCKB1_SOUTSEL_MASK                          0Xc0000000
#define  MCLK_CNTL_M6__MRDCKB1_SOUTSEL                               0Xc0000000
#define  MCLK_MISC__SCLK_SOURCED_FROM_MPLL_SEL_MASK                  0X3
#define  MCLK_MISC__MCLK_FROM_SPLL_DIV_SEL_MASK                      0X4
#define  MCLK_MISC__MCLK_FROM_SPLL_DIV_SEL                           0X4
#define  MCLK_MISC__ENABLE_SCLK_FROM_MPLL_MASK                       0X8
#define  MCLK_MISC__ENABLE_SCLK_FROM_MPLL                            0X8
#define  MCLK_MISC__MPLL_MODEA_MODEC_HW_SEL_EN_MASK                  0X10
#define  MCLK_MISC__MPLL_MODEA_MODEC_HW_SEL_EN                       0X10
#define  MCLK_MISC__DLL_READY_LAT_MASK                               0X100
#define  MCLK_MISC__DLL_READY_LAT                                    0X100
#define  MCLK_MISC__MC_MCLK_MAX_DYN_STOP_LAT_MASK                    0X1000
#define  MCLK_MISC__MC_MCLK_MAX_DYN_STOP_LAT                         0X1000
#define  MCLK_MISC__IO_MCLK_MAX_DYN_STOP_LAT_MASK                    0X2000
#define  MCLK_MISC__IO_MCLK_MAX_DYN_STOP_LAT                         0X2000
#define  MCLK_MISC__MC_MCLK_DYN_ENABLE_MASK                          0X4000
#define  MCLK_MISC__MC_MCLK_DYN_ENABLE                               0X4000
#define  MCLK_MISC__IO_MCLK_DYN_ENABLE_MASK                          0X8000
#define  MCLK_MISC__IO_MCLK_DYN_ENABLE                               0X8000
#define  MCLK_MISC__CGM_CLK_TO_OUTPIN_MASK                           0X10000
#define  MCLK_MISC__CGM_CLK_TO_OUTPIN                                0X10000
#define  MCLK_MISC__CLK_OR_COUNT_SEL_MASK                            0X20000
#define  MCLK_MISC__CLK_OR_COUNT_SEL                                 0X20000
#define  MCLK_MISC__EN_MCLK_TRISTATE_IN_SUSPEND_MASK                 0X40000
#define  MCLK_MISC__EN_MCLK_TRISTATE_IN_SUSPEND                      0X40000
#define  MCLK_MISC__CGM_SPARE_RD_MASK                                0X300000
#define  MCLK_MISC__CGM_SPARE_RD                                     0X300000
#define  MCLK_MISC__CGM_SPARE_A_RD_MASK                              0Xc00000
#define  MCLK_MISC__CGM_SPARE_A_RD                                   0Xc00000
#define  MCLK_MISC__TCLK_TO_YCLKB_EN_MASK                            0X1000000
#define  MCLK_MISC__TCLK_TO_YCLKB_EN                                 0X1000000
#define  MCLK_MISC__CGM_SPARE_A_MASK                                 0Xe000000
#define  MCLK_MISC__CGM_SPARE_A                                      0Xe000000
#define  CG_TEST_MACRO_RW_WRITE__TEST_MACRO_RW_WRITE1_MASK           0X3fff
#define  CG_TEST_MACRO_RW_WRITE__TEST_MACRO_RW_WRITE2_MASK           0Xfffc000
#define  CG_TEST_MACRO_RW_READ__TEST_MACRO_RW_READ1_MASK             0Xffff
#define  CG_TEST_MACRO_RW_READ__TEST_MACRO_RW_READ2_MASK             0Xffff0000
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_START_MASK             0X1
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_START                  0X1
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_OP_MASK                0Xe
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MODE_MASK              0X30
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MISMATCH_SEL_MASK      0X7fc0
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MISMATCH_MASK          0X8000
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_MISMATCH               0X8000
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_ENABLE_MASK            0X10000
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_ENABLE                 0X10000
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_SCLK_NEG_ENABLE_MASK   0X20000
#define  CG_TEST_MACRO_RW_CNTL__TEST_MACRO_RW_SCLK_NEG_ENABLE        0X20000
#define  IDCT_RUNS__IDCT_RUNS_3_MASK                                 0Xff
#define  IDCT_RUNS__IDCT_RUNS_2_MASK                                 0Xff00
#define  IDCT_RUNS__IDCT_RUNS_1_MASK                                 0Xff0000
#define  IDCT_RUNS__IDCT_RUNS_0_MASK                                 0Xff000000
#define  IDCT_LEVELS__IDCT_LEVEL_HI_MASK                             0Xffff
#define  IDCT_LEVELS__IDCT_LEVEL_LO_MASK                             0Xffff0000
#define  IDCT_CONTROL__IDCT_CTL_LUMA_RD_FORMAT_MASK                  0X3
#define  IDCT_CONTROL__IDCT_CTL_CHROMA_RD_FORMAT_MASK                0Xc
#define  IDCT_CONTROL__IDCT_CTL_SCAN_PATTERN_MASK                    0X10
#define  IDCT_CONTROL__IDCT_CTL_SCAN_PATTERN                         0X10
#define  IDCT_CONTROL__IDCT_CTL_INTRA_MASK                           0X20
#define  IDCT_CONTROL__IDCT_CTL_INTRA                                0X20
#define  IDCT_CONTROL__IDCT_CTL_FLUSH_MASK                           0X40
#define  IDCT_CONTROL__IDCT_CTL_FLUSH                                0X40
#define  IDCT_CONTROL__IDCT_CTL_PASSTHRU_MASK                        0X80
#define  IDCT_CONTROL__IDCT_CTL_PASSTHRU                             0X80
#define  IDCT_CONTROL__IDCT_CTL_SW_RESET_MASK                        0X100
#define  IDCT_CONTROL__IDCT_CTL_SW_RESET                             0X100
#define  IDCT_CONTROL__IDCT_CTL_CONSTREQ_MASK                        0X200
#define  IDCT_CONTROL__IDCT_CTL_CONSTREQ                             0X200
#define  IDCT_CONTROL__IDCT_CTL_SCRAMBLE_MASK                        0X400
#define  IDCT_CONTROL__IDCT_CTL_SCRAMBLE                             0X400
#define  DAC_CNTL__DAC_TVO_EN_MASK                                   0X400
#define  DAC_CNTL__DAC_TVO_EN                                        0X400
#define  MEM_CNTL__READ_BUS1_DEFAULT_EN_MASK                         0X10000
#define  MEM_CNTL__READ_BUS1_DEFAULT_EN                              0X10000
#define  MC_DEBUG__MC_DEBUG_MASK                                     0Xffe00000
#define  MC_IND_INDEX__MC_IND_ADDR_MASK                              0Xf
#define  GEN_INT_CNTL__TIMER_INT_MASK_MASK                           0X10000
#define  GEN_INT_CNTL__TIMER_INT_MASK                                0X10000
#define  GEN_INT_STATUS__TIMER_INT_STAT_MASK                         0X10000
#define  GEN_INT_STATUS__TIMER_INT_STAT                              0X10000
#define  GEN_INT_STATUS__TIMER_INT_STAT_AK_MASK                      0X10000
#define  GEN_INT_STATUS__TIMER_INT_STAT_AK                           0X10000
#define  GENS1__NO_DIPLAY_MASK                                       0X1
#define  GENS1__NO_DIPLAY                                            0X1
#define  VCLK_ECP_CNTL__PCICLK_INVERT_MASK                           0X20
#define  VCLK_ECP_CNTL__PCICLK_INVERT                                0X20
#define  VCLK_ECP_CNTL__BYTE_CLK_POST_DIV_MASK                       0X30000
#define  VCLK_ECP_CNTL__BYTE_CLK_OUT_EN_MASK                         0X100000
#define  VCLK_ECP_CNTL__BYTE_CLK_OUT_EN                              0X100000
#define  VCLK_ECP_CNTL__BYTE_CLK_SKEW_MASK                           0X7000000
#define  BYTE_CLK_AUX_CNTL__IO_BYTCLK_SRC_SEL_MASK                   0X3
#define  BYTE_CLK_AUX_CNTL__TV_BYTCLK_SRC_SEL_MASK                   0Xc
#define  BYTE_CLK_AUX_CNTL__IO_BYTCLK_SKW_CTL_MASK                   0X70
#define  BYTE_CLK_AUX_CNTL__TV_BYTCLK_SKW_CTL_MASK                   0X700
#define  DISP_TEST_MACRO_RW_CNTL__TEST_ALTCLK_ENABLE_MASK            0X40000
#define  DISP_TEST_MACRO_RW_CNTL__TEST_ALTCLK_ENABLE                 0X40000
#define  PIXCLKS_CNTL__PCICLK_INVERT_MASK                            0X20
#define  PIXCLKS_CNTL__PCICLK_INVERT                                 0X20
#define  PIXCLKS_CNTL__DVOCLK_ALWAYS_ONb_MASK                        0X400
#define  PIXCLKS_CNTL__DVOCLK_ALWAYS_ONb                             0X400
#define  PIXCLKS_CNTL__PIXCLK_DVO_ALWAYS_ONb_MASK                    0X2000
#define  PIXCLKS_CNTL__PIXCLK_DVO_ALWAYS_ONb                         0X2000
#define  PIXCLKS_CNTL__PIXCLK_TRANS_ALWAYS_ONb_MASK                  0X10000
#define  PIXCLKS_CNTL__PIXCLK_TRANS_ALWAYS_ONb                       0X10000
#define  PIXCLKS_CNTL__PIXCLK_TVO_ALWAYS_ONb_MASK                    0X20000
#define  PIXCLKS_CNTL__PIXCLK_TVO_ALWAYS_ONb                         0X20000
#define  PIXCLKS_CNTL__P2GCLK_ALWAYS_ONb_MASK                        0X40000
#define  PIXCLKS_CNTL__P2GCLK_ALWAYS_ONb                             0X40000
#define  PIXCLKS_CNTL__P2G2CLK_ALWAYS_ONb_MASK                       0X80000
#define  PIXCLKS_CNTL__P2G2CLK_ALWAYS_ONb                            0X80000
#define  PIXCLKS_CNTL__DVOCLKC_SRC_SEL_MASK                          0X300000
#define  PIXCLKS_CNTL__DVOCLKD_SRC_SEL_MASK                          0Xc00000
#define  TIMER_INT_CNTL__TIMER_INT_CNT_MASK                          0Xffffff
#define  TIMER_INT_CNTL__TIMER_INT_EN_MASK                           0X40000000
#define  TIMER_INT_CNTL__TIMER_INT_EN                                0X40000000
#define  TIMER_INT_CNTL__TIMER_INT_RUNNING_MASK                      0X80000000
#define  TIMER_INT_CNTL__TIMER_INT_RUNNING                           0X80000000
#define  FP_GEN_CNTL__FP_SOURCE_SEL_MASK                             0Xc00
#define  FP2_GEN_CNTL__FP2_SOURCE_SEL_MASK                           0Xc00
#define  FP2_GEN_CNTL__DVO_DUAL_CHANNEL_EN_MASK                      0X20000000
#define  FP2_GEN_CNTL__DVO_DUAL_CHANNEL_EN                           0X20000000
#define  DVO_CRC__DVO_CRC_SIG_RGB_MASK                               0Xffffff
#define  DVO_CRC__DVO_CRC_SIG_RGB_MASK_MASK                          0Xffffff
#define  DVO_CRC__DVO_CRC_SIG_C_MASK                                 0X7000000
#define  DVO_CRC__DVO_CRC_SIG_C_MASK_MASK                            0X7000000
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_OUT_DELAY_R2_MASK             0Xe000000
#define  AUX_WINDOW_HORZ_CNTL__AUX_WIN_SRC_SEL_MASK                  0X70000000
#define  DVI_I2C_CNTL_0__DVI_I2C_PIN_SEL_MASK                        0X10
#define  DVI_I2C_CNTL_0__DVI_I2C_PIN_SEL                             0X10
#define  DVI_I2C_CNTL_1__I2C_ADDR_COUNT_R2_MASK                      0X70
#define  DVI_I2C_CNTL_1__I2C_INTRA_BYTE_DELAY_MASK                   0Xff00
#define  GRPH_BUFFER_CNTL__GRPH_START_REQ_MASK                       0X7f
#define  GRPH_BUFFER_CNTL__GRPH_STOP_REQ_MASK                        0X7f00
#define  GRPH_BUFFER_CNTL__GRPH_CRITICAL_POINT_MASK                  0X7f0000
#define  GRPH_BUFFER_CNTL__GRPH_CRITICAL_CNTL_MASK                   0X10000000
#define  GRPH_BUFFER_CNTL__GRPH_CRITICAL_CNTL                        0X10000000
#define  GRPH_BUFFER_CNTL__GRPH_BUFFER_SIZE_MASK                     0X20000000
#define  GRPH_BUFFER_CNTL__GRPH_BUFFER_SIZE                          0X20000000
#define  GRPH_BUFFER_CNTL__GRPH_CRITICAL_AT_SOF_MASK                 0X40000000
#define  GRPH_BUFFER_CNTL__GRPH_CRITICAL_AT_SOF                      0X40000000
#define  GRPH_BUFFER_CNTL__GRPH_STOP_CNTL_MASK                       0X80000000
#define  GRPH_BUFFER_CNTL__GRPH_STOP_CNTL                            0X80000000
#define  CRTC2_OFFSET_RIGHT__CRTC2_OFFSET_RIGHT_MASK                 0X7ffffff
#define  CRTC2_OFFSET_RIGHT__CRTC2_GUI_TRIG_OFFSET_MASK              0X40000000
#define  CRTC2_OFFSET_RIGHT__CRTC2_GUI_TRIG_OFFSET                   0X40000000
#define  CRTC2_OFFSET_RIGHT__CRTC2_OFFSET_LOCK_MASK                  0X80000000
#define  CRTC2_OFFSET_RIGHT__CRTC2_OFFSET_LOCK                       0X80000000
#define  CRTC2_OFFSET_CNTL__CRTC2_TILE_LINE_RIGHT_MASK               0Xf0
#define  CRTC2_OFFSET_CNTL__CRTC2_TILE_EN_RIGHT_MASK                 0X4000
#define  CRTC2_OFFSET_CNTL__CRTC2_TILE_EN_RIGHT                      0X4000
#define  CRTC2_OFFSET_CNTL__CRTC2_STEREO_OFFSET_EN_MASK              0X20000
#define  CRTC2_OFFSET_CNTL__CRTC2_STEREO_OFFSET_EN                   0X20000
#define  CRTC2_OFFSET_CNTL__CRTC2_STEREO_SYNC_EN_MASK                0Xc0000
#define  CRTC2_OFFSET_CNTL__CRTC2_STEREO_SYNC_MASK                   0X200000
#define  CRTC2_OFFSET_CNTL__CRTC2_STEREO_SYNC                        0X200000
#define  CRTC2_OFFSET_CNTL__CRTC2_GUI_TRIG_OFFSET_RIGHT_EN_MASK      0X20000000
#define  CRTC2_OFFSET_CNTL__CRTC2_GUI_TRIG_OFFSET_RIGHT_EN           0X20000000
#define  CRTC2_PITCH__CRTC2_PITCH_RIGHT_MASK                         0X7ff0000
#define  DVO_STRENGTH_CNTL__DVO_SP_MASK                              0Xf
#define  DVO_STRENGTH_CNTL__DVO_SN_MASK                              0Xf0
#define  DVO_STRENGTH_CNTL__DVOCLK_SP_MASK                           0Xf00
#define  DVO_STRENGTH_CNTL__DVOCLK_SN_MASK                           0Xf000
#define  DVO_STRENGTH_CNTL__DVO_SRP_MASK                             0X10000
#define  DVO_STRENGTH_CNTL__DVO_SRP                                  0X10000
#define  DVO_STRENGTH_CNTL__DVO_SRN_MASK                             0X20000
#define  DVO_STRENGTH_CNTL__DVO_SRN                                  0X20000
#define  DVO_STRENGTH_CNTL__DVOCLK_SRP_MASK                          0X40000
#define  DVO_STRENGTH_CNTL__DVOCLK_SRP                               0X40000
#define  DVO_STRENGTH_CNTL__DVOCLK_SRN_MASK                          0X80000
#define  DVO_STRENGTH_CNTL__DVOCLK_SRN                               0X80000
#define  TVO_STRENGTH_CNTL__TVO_SP_MASK                              0Xf
#define  TVO_STRENGTH_CNTL__TVO_SN_MASK                              0Xf0
#define  TVO_STRENGTH_CNTL__TVOCLK_SP_MASK                           0Xf00
#define  TVO_STRENGTH_CNTL__TVOCLK_SN_MASK                           0Xf000
#define  TVO_STRENGTH_CNTL__TVO_SRP_MASK                             0X10000
#define  TVO_STRENGTH_CNTL__TVO_SRP                                  0X10000
#define  TVO_STRENGTH_CNTL__TVO_SRN_MASK                             0X20000
#define  TVO_STRENGTH_CNTL__TVO_SRN                                  0X20000
#define  TVO_STRENGTH_CNTL__TVOCLK_SRP_MASK                          0X40000
#define  TVO_STRENGTH_CNTL__TVOCLK_SRP                               0X40000
#define  TVO_STRENGTH_CNTL__TVOCLK_SRN_MASK                          0X80000
#define  TVO_STRENGTH_CNTL__TVOCLK_SRN                               0X80000
#define  OV0_SCALE_CNTL__OV0_TEMPORAL_DEINT_MASK                     0X2000
#define  OV0_SCALE_CNTL__OV0_TEMPORAL_DEINT                          0X2000
#define  OV0_SCALE_CNTL__OV0_PULLDOWN_ON_P1_ONLY_MASK                0X8000
#define  OV0_SCALE_CNTL__OV0_PULLDOWN_ON_P1_ONLY                     0X8000
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_R2_MASK              0X3ff
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_PNTR_R2_MASK         0X7000000
#define  OV0_DEINTERLACE_PATTERN__OV0_DEINT_PAT_LEN_M1_R2_MASK       0X70000000
#define  OV0_32PULLDOWN_ACCUM__OV0_32PULLDOWN_ACCUM_MASK             0X3fffffff
#define  OV0_32PULLDOWN_ACCUM__OV0_32PULLDOWN_ACCUM_VALID_MASK       0X40000000
#define  OV0_32PULLDOWN_ACCUM__OV0_32PULLDOWN_ACCUM_VALID            0X40000000
#define  OV0_32PULLDOWN_ACCUM__OV0_32PULLDOWN_ACCUM_SKIPPED_MASK     0X80000000
#define  OV0_32PULLDOWN_ACCUM__OV0_32PULLDOWN_ACCUM_SKIPPED          0X80000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_EN_MASK                    0X1
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_EN                         0X1
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_CLEAR_FIFO_MASK                0X2
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_CLEAR_FIFO                     0X2
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_ACCUM_FORCE_MASK           0X4
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_ACCUM_FORCE                0X4
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DEINT_LATEST_SUBMITS_MASK      0X8
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DEINT_LATEST_SUBMITS           0X8
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_UNDERFLOW_RECOVERY_MODE_MASK   0X30
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_NO_DTO_RESET_ON_OVERFLOW_MASK  0X40
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_NO_DTO_RESET_ON_OVERFLOW       0X40
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_ACCUM_OVERFLOW_EN_MASK     0X80
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_ACCUM_OVERFLOW_EN          0X80
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_FORCE_ON_POL_PAIR_MASK     0X300
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_LOCK_MASK                  0X400
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_LOCK                       0X400
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_HDE_DIVIDE_BY_MASK             0X3000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_AUTO_DTO_LOOP_EN_MASK          0X4000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_AUTO_DTO_LOOP_EN               0X4000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_USE_SOFT_DEINT_ALPHA_MASK      0X8000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_USE_SOFT_DEINT_ALPHA           0X8000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_SOFT_DEINT_ALPHA_MASK          0X1f0000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_INVERT_ALPHA_MASK              0X200000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_INVERT_ALPHA                   0X200000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_SOURCE_CHANGED_MASK            0X800000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_SOURCE_CHANGED                 0X800000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_FILLED_MASK               0X1000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_FILLED                    0X1000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_READ_PNTR_MASK            0Xe000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_ACCUM_LOADED_MASK          0X10000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_DTO_ACCUM_LOADED               0X10000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_UNDERFLOW_MASK            0X40000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_UNDERFLOW                 0X40000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_UNDERFLOW_CLR_MASK        0X40000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_UNDERFLOW_CLR             0X40000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_OVERFLOW_MASK             0X80000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_OVERFLOW                  0X80000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_OVERFLOW_CLR_MASK         0X80000000
#define  OV0_TEMPORAL_DEINT_CNTL__OV0_FIFO_OVERFLOW_CLR              0X80000000
#define  OV0_DTO_ACCUM_0__OV0_DTO_ACCUM_INIT_MASK                    0Xfffff
#define  OV0_DTO_ACCUM_1__OV0_ACCUM_POL_PAIR_VAL_MASK                0Xfffff
#define  OV0_DTO_ACCUM_2__OV0_DTO_ACCUM_MASK                         0Xfffff
#define  OV0_DTO_INC__OV0_DTO_INC_MASK                               0X1fff
#define  OV0_DTO_INC__OV0_DTO_INC_ADJ_MASK                           0X1fff0000
#define  DISP_MISC_CNTL__SOFT_RESET_DVO_MASK                         0X40000
#define  DISP_MISC_CNTL__SOFT_RESET_DVO                              0X40000
#define  DISP_MISC_CNTL__SOFT_RESET_HDCP_MASK                        0X80000
#define  DISP_MISC_CNTL__SOFT_RESET_HDCP                             0X80000
#define  DISP_PWR_MAN__DISP_DVO_ENABLE_RST_MASK                      0X1000000
#define  DISP_PWR_MAN__DISP_DVO_ENABLE_RST                           0X1000000
#define  DISP_HW_DEBUG__DISP_HW_0_DEBUG_MASK                         0X1
#define  DISP_HW_DEBUG__DISP_HW_0_DEBUG                              0X1
#define  DISP_HW_DEBUG__DISP_HW_1_DEBUG_MASK                         0X2
#define  DISP_HW_DEBUG__DISP_HW_1_DEBUG                              0X2
#define  DISP_HW_DEBUG__DISP_HW_2_DEBUG_MASK                         0X4
#define  DISP_HW_DEBUG__DISP_HW_2_DEBUG                              0X4
#define  DISP_HW_DEBUG__DISP_HW_3_DEBUG_MASK                         0X8
#define  DISP_HW_DEBUG__DISP_HW_3_DEBUG                              0X8
#define  DISP_HW_DEBUG__DISP_HW_4_DEBUG_MASK                         0X10
#define  DISP_HW_DEBUG__DISP_HW_4_DEBUG                              0X10
#define  DISP_HW_DEBUG__DISP_HW_5_DEBUG_MASK                         0X20
#define  DISP_HW_DEBUG__DISP_HW_5_DEBUG                              0X20
#define  DISP_HW_DEBUG__DISP_HW_6_DEBUG_MASK                         0X40
#define  DISP_HW_DEBUG__DISP_HW_6_DEBUG                              0X40
#define  DISP_HW_DEBUG__DISP_HW_7_DEBUG_MASK                         0X80
#define  DISP_HW_DEBUG__DISP_HW_7_DEBUG                              0X80
#define  DISP_HW_DEBUG__DISP_HW_8_DEBUG_MASK                         0X100
#define  DISP_HW_DEBUG__DISP_HW_8_DEBUG                              0X100
#define  DISP_HW_DEBUG__DISP_HW_9_DEBUG_MASK                         0X200
#define  DISP_HW_DEBUG__DISP_HW_9_DEBUG                              0X200
#define  DISP_HW_DEBUG__DISP_HW_A_DEBUG_MASK                         0X400
#define  DISP_HW_DEBUG__DISP_HW_A_DEBUG                              0X400
#define  DISP_HW_DEBUG__DISP_HW_B_DEBUG_MASK                         0X800
#define  DISP_HW_DEBUG__DISP_HW_B_DEBUG                              0X800
#define  DISP_HW_DEBUG__DISP_HW_C_DEBUG_MASK                         0X1000
#define  DISP_HW_DEBUG__DISP_HW_C_DEBUG                              0X1000
#define  DISP_HW_DEBUG__DISP_HW_D_DEBUG_MASK                         0X2000
#define  DISP_HW_DEBUG__DISP_HW_D_DEBUG                              0X2000
#define  DISP_HW_DEBUG__DISP_HW_E_DEBUG_MASK                         0X4000
#define  DISP_HW_DEBUG__DISP_HW_E_DEBUG                              0X4000
#define  DISP_HW_DEBUG__DISP_HW_F_DEBUG_MASK                         0X8000
#define  DISP_HW_DEBUG__DISP_HW_F_DEBUG                              0X8000
#define  DISP_HW_DEBUG__DISP_HW_10_DEBUG_MASK                        0X10000
#define  DISP_HW_DEBUG__DISP_HW_10_DEBUG                             0X10000
#define  DISP_HW_DEBUG__DISP_HW_11_DEBUG_MASK                        0X20000
#define  DISP_HW_DEBUG__DISP_HW_11_DEBUG                             0X20000
#define  DISP_HW_DEBUG__DISP_HW_12_DEBUG_MASK                        0X40000
#define  DISP_HW_DEBUG__DISP_HW_12_DEBUG                             0X40000
#define  DISP_HW_DEBUG__DISP_HW_13_DEBUG_MASK                        0X80000
#define  DISP_HW_DEBUG__DISP_HW_13_DEBUG                             0X80000
#define  DISP_HW_DEBUG__DISP_HW_14_DEBUG_MASK                        0X100000
#define  DISP_HW_DEBUG__DISP_HW_14_DEBUG                             0X100000
#define  DISP_HW_DEBUG__DISP_HW_15_DEBUG_MASK                        0X200000
#define  DISP_HW_DEBUG__DISP_HW_15_DEBUG                             0X200000
#define  DISP_HW_DEBUG__DISP_HW_16_DEBUG_MASK                        0X400000
#define  DISP_HW_DEBUG__DISP_HW_16_DEBUG                             0X400000
#define  DISP_HW_DEBUG__DISP_HW_17_DEBUG_MASK                        0X800000
#define  DISP_HW_DEBUG__DISP_HW_17_DEBUG                             0X800000
#define  DISP_HW_DEBUG__DISP_HW_18_DEBUG_MASK                        0X1000000
#define  DISP_HW_DEBUG__DISP_HW_18_DEBUG                             0X1000000
#define  DISP_HW_DEBUG__DISP_HW_19_DEBUG_MASK                        0X2000000
#define  DISP_HW_DEBUG__DISP_HW_19_DEBUG                             0X2000000
#define  DISP_HW_DEBUG__DISP_HW_1A_DEBUG_MASK                        0X4000000
#define  DISP_HW_DEBUG__DISP_HW_1A_DEBUG                             0X4000000
#define  DISP_HW_DEBUG__DISP_HW_1B_DEBUG_MASK                        0X8000000
#define  DISP_HW_DEBUG__DISP_HW_1B_DEBUG                             0X8000000
#define  DISP_HW_DEBUG__DISP_HW_1C_DEBUG_MASK                        0X10000000
#define  DISP_HW_DEBUG__DISP_HW_1C_DEBUG                             0X10000000
#define  DISP_HW_DEBUG__DISP_HW_1D_DEBUG_MASK                        0X20000000
#define  DISP_HW_DEBUG__DISP_HW_1D_DEBUG                             0X20000000
#define  DISP_HW_DEBUG__DISP_HW_1E_DEBUG_MASK                        0X40000000
#define  DISP_HW_DEBUG__DISP_HW_1E_DEBUG                             0X40000000
#define  DISP_HW_DEBUG__DISP_HW_1F_DEBUG_MASK                        0X80000000
#define  DISP_HW_DEBUG__DISP_HW_1F_DEBUG                             0X80000000
#define  DAC_CRC_SIG1__DAC_CRC_SIG_B_MASK_MASK                       0X3ff
#define  DAC_CRC_SIG1__DAC_CRC_SIG_G_MASK_MASK                       0X3ff0000
#define  DAC_CRC_SIG2__DAC_CRC_SIG_R_MASK_MASK                       0X3ff
#define  DAC_CRC_SIG2__DAC_CRC_SIG_C_MASK_MASK                       0X3f0000
#define  OV0_LIN_TRANS_A__OV0_LIN_TRANS_Cb_R_MASK                    0Xfffe
#define  OV0_LIN_TRANS_A__OV0_LIN_TRANS_Y_R_MASK                     0Xfffe0000
#define  OV0_LIN_TRANS_B__OV0_LIN_TRANS_OFF_R_MASK                   0X1fff
#define  OV0_LIN_TRANS_B__OV0_LIN_TRANS_Cr_R_MASK                    0Xfffe0000
#define  OV0_LIN_TRANS_C__OV0_LIN_TRANS_Cb_G_MASK                    0Xfffe
#define  OV0_LIN_TRANS_C__OV0_LIN_TRANS_Y_G_MASK                     0Xfffe0000
#define  OV0_LIN_TRANS_D__OV0_LIN_TRANS_OFF_G_MASK                   0X1fff
#define  OV0_LIN_TRANS_D__OV0_LIN_TRANS_Cr_G_MASK                    0Xfffe0000
#define  OV0_LIN_TRANS_E__OV0_LIN_TRANS_Cb_B_MASK                    0Xfffe
#define  OV0_LIN_TRANS_E__OV0_LIN_TRANS_Y_B_MASK                     0Xfffe0000
#define  OV0_LIN_TRANS_F__OV0_LIN_TRANS_OFF_B_MASK                   0X1fff
#define  OV0_LIN_TRANS_F__OV0_LIN_TRANS_Cr_B_MASK                    0Xfffe0000
#define  OV0_GAMMA_380_3BF__OV0_GAMMA_380_3BF_OFFSET_R2_MASK         0X7ff
#define  OV0_GAMMA_3C0_3FF__OV0_GAMMA_3C0_3FF_OFFSET_R2_MASK         0X7ff
#define  OV0_GAMMA_80_BF__OV0_GAMMA_80_BF_OFFSET_MASK                0X7ff
#define  OV0_GAMMA_80_BF__OV0_GAMMA_80_BF_SLOPE_MASK                 0X1ff0000
#define  OV0_GAMMA_C0_FF__OV0_GAMMA_C0_FF_OFFSET_MASK                0X7ff
#define  OV0_GAMMA_C0_FF__OV0_GAMMA_C0_FF_SLOPE_MASK                 0X1ff0000
#define  OV0_GAMMA_100_13F__OV0_GAMMA_100_13F_OFFSET_MASK            0X7ff
#define  OV0_GAMMA_100_13F__OV0_GAMMA_100_13F_SLOPE_MASK             0X1ff0000
#define  OV0_GAMMA_140_17F__OV0_GAMMA_140_17F_OFFSET_MASK            0X7ff
#define  OV0_GAMMA_140_17F__OV0_GAMMA_140_17F_SLOPE_MASK             0X1ff0000
#define  OV0_GAMMA_180_1BF__OV0_GAMMA_180_1BF_OFFSET_MASK            0X7ff
#define  OV0_GAMMA_180_1BF__OV0_GAMMA_180_1BF_SLOPE_MASK             0X1ff0000
#define  OV0_GAMMA_1C0_1FF__OV0_GAMMA_1C0_1FF_OFFSET_MASK            0X7ff
#define  OV0_GAMMA_1C0_1FF__OV0_GAMMA_1C0_1FF_SLOPE_MASK             0X1ff0000
#define  OV0_GAMMA_200_23F__OV0_GAMMA_200_23F_OFFSET_MASK            0X7ff
#define  OV0_GAMMA_200_23F__OV0_GAMMA_200_23F_SLOPE_MASK             0X1ff0000
#define  OV0_GAMMA_240_27F__OV0_GAMMA_240_27F_OFFSET_MASK            0X7ff
#define  OV0_GAMMA_240_27F__OV0_GAMMA_240_27F_SLOPE_MASK             0X1ff0000
#define  OV0_GAMMA_280_2BF__OV0_GAMMA_280_2BF_OFFSET_MASK            0X7ff
#define  OV0_GAMMA_280_2BF__OV0_GAMMA_280_2BF_SLOPE_MASK             0X1ff0000
#define  OV0_GAMMA_2C0_2FF__OV0_GAMMA_2C0_2FF_OFFSET_MASK            0X7ff
#define  OV0_GAMMA_2C0_2FF__OV0_GAMMA_2C0_2FF_SLOPE_MASK             0X1ff0000
#define  OV0_GAMMA_300_33F__OV0_GAMMA_300_33F_OFFSET_MASK            0X7ff
#define  OV0_GAMMA_300_33F__OV0_GAMMA_300_33F_SLOPE_MASK             0X1ff0000
#define  OV0_GAMMA_340_37F__OV0_GAMMA_340_37F_OFFSET_MASK            0X7ff
#define  OV0_GAMMA_340_37F__OV0_GAMMA_340_37F_SLOPE_MASK             0X1ff0000
#define  DISP_MERGE_CNTL__DISP_LIN_TRANS_BYPASS_MASK                 0X200
#define  DISP_MERGE_CNTL__DISP_LIN_TRANS_BYPASS                      0X200
#define  DISP_OUTPUT_CNTL__DISP_TRANS_MATRIX_SEL_MASK                0X30
#define  DISP_OUTPUT_CNTL__DISP_TRANS_SOURCE_MASK                    0X3000
#define  DISP_OUTPUT_CNTL__DISP_TV_SOURCE_MASK                       0X10000
#define  DISP_OUTPUT_CNTL__DISP_TV_SOURCE                            0X10000
#define  DISP_OUTPUT_CNTL__DISP_TV_MODE_MASK                         0X60000
#define  DISP_OUTPUT_CNTL__DISP_TV_YG_DITH_EN_MASK                   0X80000
#define  DISP_OUTPUT_CNTL__DISP_TV_YG_DITH_EN                        0X80000
#define  DISP_OUTPUT_CNTL__DISP_TV_CbB_CrR_DITH_EN_MASK              0X100000
#define  DISP_OUTPUT_CNTL__DISP_TV_CbB_CrR_DITH_EN                   0X100000
#define  DISP_OUTPUT_CNTL__DISP_TV_BIT_WIDTH_MASK                    0X200000
#define  DISP_OUTPUT_CNTL__DISP_TV_BIT_WIDTH                         0X200000
#define  DISP_OUTPUT_CNTL__DISP_TV_SYNC_MODE_MASK                    0Xc00000
#define  DISP_OUTPUT_CNTL__DISP_TV_SYNC_FORCE_MASK                   0X1000000
#define  DISP_OUTPUT_CNTL__DISP_TV_SYNC_FORCE                        0X1000000
#define  DISP_OUTPUT_CNTL__DISP_TV_SYNC_COLOR_MASK                   0X6000000
#define  DISP_OUTPUT_CNTL__DISP_TV_SYNC_STATUS_MASK                  0X20000000
#define  DISP_OUTPUT_CNTL__DISP_TV_SYNC_STATUS                       0X20000000
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_YG_FILTER_MASK                0X3
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_YG_SAMPLE_MASK                0X4
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_YG_SAMPLE                     0X4
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_CrR_FILTER_MASK               0X30
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_CrR_SAMPLE_MASK               0X40
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_CrR_SAMPLE                    0X40
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_CbB_FILTER_MASK               0X300
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_CbB_SAMPLE_MASK               0X400
#define  DISP_TV_OUT_CNTL__DISP_TV_OUT_CbB_SAMPLE                    0X400
#define  DISP_TV_OUT_CNTL__DISP_TV_SUBSAMPLE_CNTL_MASK               0X3000
#define  DISP_TV_OUT_CNTL__DISP_TV_H_DOWNSCALE_MASK                  0X8000
#define  DISP_TV_OUT_CNTL__DISP_TV_H_DOWNSCALE                       0X8000
#define  DISP_TV_OUT_CNTL__DISP_TV_PATH_SRC_MASK                     0X10000
#define  DISP_TV_OUT_CNTL__DISP_TV_PATH_SRC                          0X10000
#define  DISP_TV_OUT_CNTL__DISP_TV_COLOR_SPACE_MASK                  0X20000
#define  DISP_TV_OUT_CNTL__DISP_TV_COLOR_SPACE                       0X20000
#define  DISP_TV_OUT_CNTL__DISP_TV_DITH_MODE_MASK                    0X40000
#define  DISP_TV_OUT_CNTL__DISP_TV_DITH_MODE                         0X40000
#define  DISP_TV_OUT_CNTL__DISP_TV_DATA_ZERO_SEL_MASK                0X80000
#define  DISP_TV_OUT_CNTL__DISP_TV_DATA_ZERO_SEL                     0X80000
#define  DISP_TV_OUT_CNTL__DISP_TV_CLKO_SEL_MASK                     0X100000
#define  DISP_TV_OUT_CNTL__DISP_TV_CLKO_SEL                          0X100000
#define  DISP_TV_OUT_CNTL__DISP_TV_CLKO_OUT_EN_MASK                  0X200000
#define  DISP_TV_OUT_CNTL__DISP_TV_CLKO_OUT_EN                       0X200000
#define  DISP_TV_OUT_CNTL__DISP_TV_DOWNSCALE_CNTL_MASK               0X3000000
#define  DISP_LIN_TRANS_GRPH_A__DISP_LIN_TRANS_GRPH_C2_MASK          0X7ff8
#define  DISP_LIN_TRANS_GRPH_A__DISP_LIN_TRANS_GRPH_C1_MASK          0Xfff80000
#define  DISP_LIN_TRANS_GRPH_B__DISP_LIN_TRANS_GRPH_C4_MASK          0X1fff
#define  DISP_LIN_TRANS_GRPH_B__DISP_LIN_TRANS_GRPH_C3_MASK          0X7ff80000
#define  DISP_LIN_TRANS_GRPH_C__DISP_LIN_TRANS_GRPH_C6_MASK          0Xfff8
#define  DISP_LIN_TRANS_GRPH_C__DISP_LIN_TRANS_GRPH_C5_MASK          0X7ff80000
#define  DISP_LIN_TRANS_GRPH_D__DISP_LIN_TRANS_GRPH_C8_MASK          0X1fff
#define  DISP_LIN_TRANS_GRPH_D__DISP_LIN_TRANS_GRPH_C7_MASK          0X7ff80000
#define  DISP_LIN_TRANS_GRPH_E__DISP_LIN_TRANS_GRPH_C10_MASK         0X7ff8
#define  DISP_LIN_TRANS_GRPH_E__DISP_LIN_TRANS_GRPH_C9_MASK          0X7ff80000
#define  DISP_LIN_TRANS_GRPH_F__DISP_LIN_TRANS_GRPH_C12_MASK         0X1fff
#define  DISP_LIN_TRANS_GRPH_F__DISP_LIN_TRANS_GRPH_C11_MASK         0Xfff80000
#define  DISP_LIN_TRANS_VID_A__DISP_LIN_TRANS_VID_C2_MASK            0X7ff8
#define  DISP_LIN_TRANS_VID_A__DISP_LIN_TRANS_VID_C1_MASK            0Xfff80000
#define  DISP_LIN_TRANS_VID_B__DISP_LIN_TRANS_VID_C4_MASK            0X1fff
#define  DISP_LIN_TRANS_VID_B__DISP_LIN_TRANS_VID_C3_MASK            0X7ff80000
#define  DISP_LIN_TRANS_VID_C__DISP_LIN_TRANS_VID_C6_MASK            0Xfff8
#define  DISP_LIN_TRANS_VID_C__DISP_LIN_TRANS_VID_C5_MASK            0X7ff80000
#define  DISP_LIN_TRANS_VID_D__DISP_LIN_TRANS_VID_C8_MASK            0X1fff
#define  DISP_LIN_TRANS_VID_D__DISP_LIN_TRANS_VID_C7_MASK            0X7ff80000
#define  DISP_LIN_TRANS_VID_E__DISP_LIN_TRANS_VID_C10_MASK           0X7ff8
#define  DISP_LIN_TRANS_VID_E__DISP_LIN_TRANS_VID_C9_MASK            0X7ff80000
#define  DISP_LIN_TRANS_VID_F__DISP_LIN_TRANS_VID_C12_MASK           0X1fff
#define  DISP_LIN_TRANS_VID_F__DISP_LIN_TRANS_VID_C11_MASK           0Xfff80000
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_SYNC_EN_Y_G_MASK          0X1
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_SYNC_EN_Y_G               0X1
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_SYNC_EN_Cb_B_MASK         0X2
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_SYNC_EN_Cb_B              0X2
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_SYNC_EN_Cr_R_MASK         0X4
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_SYNC_EN_Cr_R              0X4
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_TRILEVEL_SYNC_EN_MASK           0X8
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_TRILEVEL_SYNC_EN                0X8
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_VSYNC_EN_Y_G_MASK         0X10
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_VSYNC_EN_Y_G              0X10
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_VSYNC_EN_CbCr_BR_MASK     0X20
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_EMBED_VSYNC_EN_CbCr_BR          0X20
#define  DAC_EMBEDDED_SYNC_CNTL__DAC_HSYNC_WID_LSB_MASK              0X70000
#define  DAC_BROAD_PULSE__DAC_BROAD_PULSE_START_R2_MASK              0Xfff
#define  DAC_BROAD_PULSE__DAC_BROAD_PULSE_END_R2_MASK                0Xfff0000
#define  DAC_SKEW_CLKS__DAC_SKEW_CLKS_MASK                           0Xff
#define  DAC_INCR__DAC_INCR_Y_G_MASK                                 0X3ff
#define  DAC_INCR__DAC_INCR_CrCb_RB_MASK                             0X3ff0000
#define  DAC_NEG_SYNC_LEVEL__DAC_NEG_SYNC_LEVEL_Y_G_MASK             0X3ff
#define  DAC_NEG_SYNC_LEVEL__DAC_NEG_SYNC_LEVEL_CrCb_RB_MASK         0X3ff0000
#define  DAC_POS_SYNC_LEVEL__DAC_POS_SYNC_LEVEL_Y_G_MASK             0X3ff
#define  DAC_POS_SYNC_LEVEL__DAC_POS_SYNC_LEVEL_CrCb_RB_MASK         0X3ff0000
#define  DAC_BLANK_LEVEL__DAC_BLANK_LEVEL_Y_G_MASK                   0X3ff
#define  DAC_BLANK_LEVEL__DAC_BLANK_LEVEL_CrCb_RB_MASK               0X3ff0000
#define  DAC_SYNC_EQUALIZATION__DAC_SYNC_EQ_START_MASK               0X7ff
#define  DAC_SYNC_EQUALIZATION__DAC_SYNC_EQ_END_MASK                 0X7ff0000
#define  DAC_MV_CNTL__DAC_MV_AGC_PULSE_EN_MASK                       0X1
#define  DAC_MV_CNTL__DAC_MV_AGC_PULSE_EN                            0X1
#define  DAC_MV_CNTL__DAC_MV_BLANK_EN_MASK                           0X2
#define  DAC_MV_CNTL__DAC_MV_BLANK_EN                                0X2
#define  DAC_MV_CNTL__DAC_MV_BP_PULSE_EN_MASK                        0X4
#define  DAC_MV_CNTL__DAC_MV_BP_PULSE_EN                             0X4
#define  DAC_MV_CNTL__DAC_MV_AGC_PULSE_COUNT_MASK                    0Xf00
#define  DAC_MV_CNTL__DAC_MV_WRITE_EN_MASK                           0X80000000
#define  DAC_MV_CNTL__DAC_MV_WRITE_EN                                0X80000000
#define  DAC_MV_AGC_PULSE_LINES__DAC_MV_AGC_VSTART_MASK              0X7ff
#define  DAC_MV_AGC_PULSE_LINES__DAC_MV_AGC_VEND_MASK                0X7ff0000
#define  DAC_MV_AGC_PULSE_POS__DAC_MV_PSEUDO_START_MASK              0X3ff
#define  DAC_MV_AGC_PULSE_POS__DAC_MV_PSEUDO_SPACE_MASK              0X3ff0000
#define  DAC_MV_AGC_PULSE_WIDTH__DAC_MV_AGC_WIDTH_MASK               0X3ff
#define  DAC_MV_AGC_PULSE_WIDTH__DAC_MV_PSEUDO_WIDTH_MASK            0X3ff0000
#define  DAC_MV_AGC_PULSE_LEVELS__DAC_MV_AGC_LEVEL_MAX_MASK          0X3ff
#define  DAC_MV_AGC_PULSE_LEVELS__DAC_MV_AGC_LEVEL_INCR_MASK         0X3ff0000
#define  DAC_MV_AGC_CYCLE__DAC_MV_AGC_MAX_FIELDS_MASK                0X3ff
#define  DAC_MV_AGC_CYCLE__DAC_MV_AGC_MIN_FIELDS_MASK                0Xff0000
#define  DAC_MV_AGC_CYCLE__DAC_MV_AGC_SKEW_FIELDS_MASK               0Xff000000
#define  DAC_MV_BLANK_LINES__DAC_MV_BLANK_VSTART_MASK                0X7ff
#define  DAC_MV_BLANK_LINES__DAC_MV_BLANK_VEND_MASK                  0X7ff0000
#define  DAC_MV_BLANK_LEVEL__DAC_MV_BLANK_LEVEL_MASK                 0X3ff
#define  DAC_MV_BP_PULSE_LINES__DAC_MV_BP_PULSE_VSTART_MASK          0X7ff
#define  DAC_MV_BP_PULSE_LINES__DAC_MV_BP_PULSE_VEND_MASK            0X7ff0000
#define  DAC_MV_BP_PULSE__DAC_MV_BP_PULSE_NOM_LEVEL_MASK             0X3ff
#define  DAC_MV_BP_PULSE__DAC_MV_BP_PULSE_MOD_LEVEL_MASK             0X3ff000
#define  DAC_MV_BP_PULSE__DAC_MV_BP_PULSE_WIDTH_MASK                 0Xff000000
#define  DAC_CGMS_LINES__DAC_CGMS_VSTART_MASK                        0X7ff
#define  DAC_CGMS_LINES__DAC_CGMS_VEND_MASK                          0X7ff0000
#define  DAC_CGMS_LINES__DAC_CGMS_RB_EN_MASK                         0X40000000
#define  DAC_CGMS_LINES__DAC_CGMS_RB_EN                              0X40000000
#define  DAC_CGMS_LINES__DAC_CGMS_YG_EN_MASK                         0X80000000
#define  DAC_CGMS_LINES__DAC_CGMS_YG_EN                              0X80000000
#define  DAC_CGMS_TIMING__DAC_CGMS_WIDTH_MASK                        0Xff
#define  DAC_CGMS_TIMING__DAC_CGMS_HSTART_MASK                       0X3ff00
#define  DAC_CGMS_TIMING__DAC_CGMS_1_LEVEL_MASK                      0X3ff00000
#define  DAC_CGMS_DATA__DAC_CGMS_DATA_MASK                           0Xffffff
#define  DAC_CGMS_DATA__DAC_CGMS_BITS_MASK                           0X1f000000
#define  DAC_CGMS_DATA__DAC_CGMS_DATA_PENDING_MASK                   0X80000000
#define  DAC_CGMS_DATA__DAC_CGMS_DATA_PENDING                        0X80000000
#define  CLOCK_CNTL_INDEX__PLL_ADDR_R2_MASK                          0X3f
#define  CLOCK_CNTL_INDEX__PLL_WR_EN_MASK                            0X80
#define  CLOCK_CNTL_INDEX__PLL_WR_EN                                 0X80
#define  CLOCK_CNTL_INDEX__PPLL_DIV_SEL_MASK                         0X300
#define  PLL_TEST_CNTL__TST_SRC_SEL_R2_MASK                          0X7f
#define  PLL_TEST_CNTL__TST_SRC_INV_MASK                             0X80
#define  PLL_TEST_CNTL__TST_SRC_INV                                  0X80
#define  PLL_TEST_CNTL__TST_DIVIDERS_MASK                            0X100
#define  PLL_TEST_CNTL__TST_DIVIDERS                                 0X100
#define  PLL_TEST_CNTL__PLL_MASK_READ_B_MASK                         0X200
#define  PLL_TEST_CNTL__PLL_MASK_READ_B                              0X200
#define  PLL_TEST_CNTL__TESTCLK_MUX_SEL_MASK                         0X1000
#define  PLL_TEST_CNTL__TESTCLK_MUX_SEL                              0X1000
#define  PLL_TEST_CNTL__ANALOG_MON_R2_MASK                           0Xff0000
#define  PLL_TEST_CNTL__TEST_COUNT_MASK                              0Xff000000
#define  DAC_CNTL2__PALETTE_AUTOFILL_PRIMARY_W_MASK                  0X800
#define  DAC_CNTL2__PALETTE_AUTOFILL_PRIMARY_W                       0X800
#define  DAC_CNTL2__PALETTE_AUTOFILL_PRIMARY_R_MASK                  0X800
#define  DAC_CNTL2__PALETTE_AUTOFILL_PRIMARY_R                       0X800
#define  DAC_CNTL2__PALETTE_AUTOFILL_SECONDARY_W_MASK                0X1000
#define  DAC_CNTL2__PALETTE_AUTOFILL_SECONDARY_W                     0X1000
#define  DAC_CNTL2__PALETTE_AUTOFILL_SECONDARY_R_MASK                0X1000
#define  DAC_CNTL2__PALETTE_AUTOFILL_SECONDARY_R                     0X1000
#define  SE_VAP_CNTL__HOS_ENA_MASK                                   0X2
#define  SE_VAP_CNTL__HOS_ENA                                        0X2
#define  SE_VTX_NUM_ARRAYS__VTX_NUM_ARRAYS_MASK                      0X1f
#define  SE_HOS_CNTL_0__HOS_NORMALIZE_NORMALS_MASK                   0X1
#define  SE_HOS_CNTL_0__HOS_NORMALIZE_NORMALS                        0X1
#define  SE_HOS_CNTL_0__HOS_HOMOGENIZE_POSITION_MASK                 0X2
#define  SE_HOS_CNTL_0__HOS_HOMOGENIZE_POSITION                      0X2
#define  SE_HOS_CNTL_0__HOS_TESS_LVL_MASK                            0X3c
#define  SE_HOS_CNTL_0__POS_VECTOR_LOC_MASK                          0X3c0
#define  SE_HOS_CNTL_0__NORM_VECTOR_LOC_MASK                         0X3c00
#define  SE_HOS_CNTL_0__CYL_WRAP_CNTL_0_MASK                         0X3c000
#define  SE_HOS_CNTL_0__CYL_WRAP_CNTL_1_MASK                         0X3c0000
#define  SE_HOS_CNTL_0__DISP_MAP_POS_ENA_MASK                        0X400000
#define  SE_HOS_CNTL_0__DISP_MAP_POS_ENA                             0X400000
#define  SE_HOS_CNTL_0__DISP_MAP_NORM_ENA_MASK                       0X800000
#define  SE_HOS_CNTL_0__DISP_MAP_NORM_ENA                            0X800000
#define  SE_HOS_CNTL_0__DISP_MAP_POS_FUNC_MASK                       0X7000000
#define  SE_HOS_CNTL_0__DISP_MAP_NORM_FUNC_MASK                      0X18000000
#define  SE_HOS_CNTL_0__DISP_MAP_FMT_MASK                            0Xe0000000
#define  SE_HOS_CNTL_1__DISP_MAP_POS_MTX_SEL_MASK                    0Xff
#define  SE_HOS_CNTL_1__DISP_MAP_NORM_MTX_SEL_MASK                   0Xff00
#define  SE_HOS_CNTL_1__SINGLE_INST_PRI_LVL_MASK                     0Xf0000
#define  SE_HOS_CNTL_1__DUAL_INST_PRI_LVL_MASK                       0Xf00000
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_0_MASK                0X7
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_1_MASK                0X70
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_2_MASK                0X700
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_3_MASK                0X7000
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_4_MASK                0X70000
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_5_MASK                0X700000
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_6_MASK                0X7000000
#define  SE_HOS_VEC_INTERP_0__HOS_INTERP_ORDER_7_MASK                0X70000000
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_8_MASK                0X7
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_9_MASK                0X70
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_10_MASK               0X700
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_11_MASK               0X7000
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_12_MASK               0X70000
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_13_MASK               0X700000
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_14_MASK               0X7000000
#define  SE_HOS_VEC_INTERP_1__HOS_INTERP_ORDER_15_MASK               0X70000000
#define  RE_HIZOFFSET__HIZOFFSET_MASK                                0X1fff0
#define  RE_HIZ_WRINDEX__HIZ_WRINDEX_MASK                            0X1fffc
#define  RE_HIZ_RDINDEX__HIZ_RDINDEX_MASK                            0X1fffc
#define  RE_DEBUG7__RE_DBG_DATA_MASK                                 0Xffffffe0
#define  RB3D_ZSTENCILCNTL__HIERARCHYENABLE_MASK                     0X100
#define  RB3D_ZSTENCILCNTL__HIERARCHYENABLE                          0X100
#define  CONFIG_XSTRAP__EXT_MEM_EN_MASK                              0X10
#define  CONFIG_XSTRAP__EXT_MEM_EN                                   0X10
#define  CONFIG_XSTRAP__WSEN_MASK                                    0X8000000
#define  CONFIG_XSTRAP__WSEN                                         0X8000000
#define  CONFIG_XSTRAP__WSDEGRADE_MASK                               0X10000000
#define  CONFIG_XSTRAP__WSDEGRADE                                    0X10000000
#define  CONFIG_XSTRAP__HDCP_DISABLE_MASK                            0X20000000
#define  CONFIG_XSTRAP__HDCP_DISABLE                                 0X20000000
#define  CONFIG_XSTRAP__FAST_WT_DISABLE_MASK                         0X40000000
#define  CONFIG_XSTRAP__FAST_WT_DISABLE                              0X40000000
#define  CONFIG_XSTRAP__MV_DISABLE_MASK                              0X80000000
#define  CONFIG_XSTRAP__MV_DISABLE                                   0X80000000
#define  VIPPAD_STRENGTH__I2C_STRENGTH_MASK                          0X3
#define  VIPPAD_STRENGTH__VIPHDAT_STRENGTH_MASK                      0X30000
#define  VIPPAD_STRENGTH__VIPHCLK_STRENGTH_MASK                      0X300000
#define  VIPPAD_MASK__VIPPAD_MASK_TVODATA_MASK                       0X3ff
#define  VIPPAD_MASK__VIPPAD_MASK_TVOCLKO_MASK                       0X400
#define  VIPPAD_MASK__VIPPAD_MASK_TVOCLKO                            0X400
#define  VIPPAD_MASK__VIPPAD_MASK_ROMCSb_MASK                        0X800
#define  VIPPAD_MASK__VIPPAD_MASK_ROMCSb                             0X800
#define  VIPPAD_MASK__VIPPAD_MASK_VHAD_MASK                          0X3000
#define  VIPPAD_MASK__VIPPAD_MASK_VPHCTL_MASK                        0X10000
#define  VIPPAD_MASK__VIPPAD_MASK_VPHCTL                             0X10000
#define  VIPPAD_MASK__VIPPAD_MASK_VIPCLK_MASK                        0X20000
#define  VIPPAD_MASK__VIPPAD_MASK_VIPCLK                             0X20000
#define  VIPPAD_MASK__VIPPAD_MASK_SI_MASK                            0X80000
#define  VIPPAD_MASK__VIPPAD_MASK_SI                                 0X80000
#define  VIPPAD_MASK__VIPPAD_MASK_SO_MASK                            0X100000
#define  VIPPAD_MASK__VIPPAD_MASK_SO                                 0X100000
#define  VIPPAD_MASK__VIPPAD_MASK_SCK_MASK                           0X200000
#define  VIPPAD_MASK__VIPPAD_MASK_SCK                                0X200000
#define  VIPPAD_A__VIPPAD_A_TVODATA_MASK                             0X3ff
#define  VIPPAD_A__VIPPAD_A_TVOCLKO_MASK                             0X400
#define  VIPPAD_A__VIPPAD_A_TVOCLKO                                  0X400
#define  VIPPAD_A__VIPPAD_A_ROMCSb_MASK                              0X800
#define  VIPPAD_A__VIPPAD_A_ROMCSb                                   0X800
#define  VIPPAD_A__VIPPAD_A_VHAD_MASK                                0X3000
#define  VIPPAD_A__VIPPAD_A_VPHCTL_MASK                              0X10000
#define  VIPPAD_A__VIPPAD_A_VPHCTL                                   0X10000
#define  VIPPAD_A__VIPPAD_A_VIPCLK_MASK                              0X20000
#define  VIPPAD_A__VIPPAD_A_VIPCLK                                   0X20000
#define  VIPPAD_A__VIPPAD_A_SI_MASK                                  0X80000
#define  VIPPAD_A__VIPPAD_A_SI                                       0X80000
#define  VIPPAD_A__VIPPAD_A_SO_MASK                                  0X100000
#define  VIPPAD_A__VIPPAD_A_SO                                       0X100000
#define  VIPPAD_A__VIPPAD_A_SCK_MASK                                 0X200000
#define  VIPPAD_A__VIPPAD_A_SCK                                      0X200000
#define  VIPPAD_EN__VIPPAD_EN_TVODATA_MASK                           0X3ff
#define  VIPPAD_EN__VIPPAD_EN_TVOCLKO_MASK                           0X400
#define  VIPPAD_EN__VIPPAD_EN_TVOCLKO                                0X400
#define  VIPPAD_EN__VIPPAD_EN_ROMCSb_MASK                            0X800
#define  VIPPAD_EN__VIPPAD_EN_ROMCSb                                 0X800
#define  VIPPAD_EN__VIPPAD_EN_VHAD_MASK                              0X3000
#define  VIPPAD_EN__VIPPAD_EN_VPHCTL_MASK                            0X10000
#define  VIPPAD_EN__VIPPAD_EN_VPHCTL                                 0X10000
#define  VIPPAD_EN__VIPPAD_EN_VIPCLK_MASK                            0X20000
#define  VIPPAD_EN__VIPPAD_EN_VIPCLK                                 0X20000
#define  VIPPAD_EN__VIPPAD_EN_SI_MASK                                0X80000
#define  VIPPAD_EN__VIPPAD_EN_SI                                     0X80000
#define  VIPPAD_EN__VIPPAD_EN_SO_MASK                                0X100000
#define  VIPPAD_EN__VIPPAD_EN_SO                                     0X100000
#define  VIPPAD_EN__VIPPAD_EN_SCK_MASK                               0X200000
#define  VIPPAD_EN__VIPPAD_EN_SCK                                    0X200000
#define  VIPPAD_Y__VIPPAD_Y_TVODATA_MASK                             0X3ff
#define  VIPPAD_Y__VIPPAD_Y_TVOCLKO_MASK                             0X400
#define  VIPPAD_Y__VIPPAD_Y_TVOCLKO                                  0X400
#define  VIPPAD_Y__VIPPAD_Y_ROMCSb_MASK                              0X800
#define  VIPPAD_Y__VIPPAD_Y_ROMCSb                                   0X800
#define  VIPPAD_Y__VIPPAD_Y_VHAD_MASK                                0X3000
#define  VIPPAD_Y__VIPPAD_Y_VPHCTL_MASK                              0X10000
#define  VIPPAD_Y__VIPPAD_Y_VPHCTL                                   0X10000
#define  VIPPAD_Y__VIPPAD_Y_VIPCLK_MASK                              0X20000
#define  VIPPAD_Y__VIPPAD_Y_VIPCLK                                   0X20000
#define  VIPPAD_Y__VIPPAD_Y_SI_MASK                                  0X80000
#define  VIPPAD_Y__VIPPAD_Y_SI                                       0X80000
#define  VIPPAD_Y__VIPPAD_Y_SO_MASK                                  0X100000
#define  VIPPAD_Y__VIPPAD_Y_SO                                       0X100000
#define  VIPPAD_Y__VIPPAD_Y_SCK_MASK                                 0X200000
#define  VIPPAD_Y__VIPPAD_Y_SCK                                      0X200000
#define  VIPPAD1_MASK__VIPPAD_MASK_VID_MASK                          0Xff
#define  VIPPAD1_MASK__VIPPAD_MASK_VPCLK0_MASK                       0X100
#define  VIPPAD1_MASK__VIPPAD_MASK_VPCLK0                            0X100
#define  VIPPAD1_MASK__VIPPAD_MASK_DVALID_MASK                       0X200
#define  VIPPAD1_MASK__VIPPAD_MASK_DVALID                            0X200
#define  VIPPAD1_MASK__VIPPAD_MASK_PSYNC_MASK                        0X400
#define  VIPPAD1_MASK__VIPPAD_MASK_PSYNC                             0X400
#define  VIPPAD1_MASK__GPIO_SYNC_OUTPUT_EN_MASK                      0X80000000
#define  VIPPAD1_MASK__GPIO_SYNC_OUTPUT_EN                           0X80000000
#define  VIPPAD1_A__VIPPAD_A_VID_MASK                                0Xff
#define  VIPPAD1_A__VIPPAD_A_VPCLK0_MASK                             0X100
#define  VIPPAD1_A__VIPPAD_A_VPCLK0                                  0X100
#define  VIPPAD1_A__VIPPAD_A_DVALID_MASK                             0X200
#define  VIPPAD1_A__VIPPAD_A_DVALID                                  0X200
#define  VIPPAD1_A__VIPPAD_A_PSYNC_MASK                              0X400
#define  VIPPAD1_A__VIPPAD_A_PSYNC                                   0X400
#define  VIPPAD1_A__VIPPAD_A_DVODATA_MASK                            0Xfff0000
#define  VIPPAD1_A__VIPPAD_A_DVOCNTL_MASK                            0X70000000
#define  VIPPAD1_EN__VIPPAD_EN_VID_MASK                              0Xff
#define  VIPPAD1_EN__VIPPAD_EN_VPCLK0_MASK                           0X100
#define  VIPPAD1_EN__VIPPAD_EN_VPCLK0                                0X100
#define  VIPPAD1_EN__VIPPAD_EN_DVALID_MASK                           0X200
#define  VIPPAD1_EN__VIPPAD_EN_DVALID                                0X200
#define  VIPPAD1_EN__VIPPAD_EN_PSYNC_MASK                            0X400
#define  VIPPAD1_EN__VIPPAD_EN_PSYNC                                 0X400
#define  VIPPAD1_EN__VIPPAD_EN_DVODATA_MASK                          0Xfff0000
#define  VIPPAD1_EN__VIPPAD_EN_DVOCNTL_MASK                          0X70000000
#define  VIPPAD1_Y__VIPPAD_Y_VID_MASK                                0Xff
#define  VIPPAD1_Y__VIPPAD_Y_VPCLK0_MASK                             0X100
#define  VIPPAD1_Y__VIPPAD_Y_VPCLK0                                  0X100
#define  VIPPAD1_Y__VIPPAD_Y_DVALID_MASK                             0X200
#define  VIPPAD1_Y__VIPPAD_Y_DVALID                                  0X200
#define  VIPPAD1_Y__VIPPAD_Y_PSYNC_MASK                              0X400
#define  VIPPAD1_Y__VIPPAD_Y_PSYNC                                   0X400
#define  VIPPAD1_Y__VIPPAD_Y_DVODATA_MASK                            0Xfff0000
#define  VIPPAD1_Y__VIPPAD_Y_DVOCNTL_MASK                            0X70000000
#define  MAXX_PWM__PWM_INC_MASK                                      0Xff
#define  MAXX_PWM__PWM_CLK_DIV_MASK                                  0Xf00
#define  MAXX_PWM__PWM_OUT_EN_MASK                                   0X10000
#define  MAXX_PWM__PWM_OUT_EN                                        0X10000
#define  VID_BUFFER_CONTROL__CAP0_BUFFER_WATER_MARK_R2_MASK          0X3f
#define  VID_BUFFER_CONTROL__FULL_BUFFER_EN_MASK                     0X10000
#define  VID_BUFFER_CONTROL__FULL_BUFFER_EN                          0X10000
#define  VID_BUFFER_CONTROL__CAP0_ANC_VBI_QUAD_BUF_MASK              0X20000
#define  VID_BUFFER_CONTROL__CAP0_ANC_VBI_QUAD_BUF                   0X20000
#define  VID_BUFFER_CONTROL__VID_BUFFER_RESET_MASK                   0X100000
#define  VID_BUFFER_CONTROL__VID_BUFFER_RESET                        0X100000
#define  VID_BUFFER_CONTROL__CAP_SWAP_MASK                           0X600000
#define  VID_BUFFER_CONTROL__CAP0_BUFFER_EMPTY_MASK                  0X1000000
#define  VID_BUFFER_CONTROL__CAP0_BUFFER_EMPTY                       0X1000000
#define  SCLK_CNTL__SCLK_SRC_SEL_MASK                                0X7
#define  SCLK_CNTL__CP_MAX_DYN_STOP_LAT_MASK                         0X8
#define  SCLK_CNTL__CP_MAX_DYN_STOP_LAT                              0X8
#define  SCLK_CNTL__HDP_MAX_DYN_STOP_LAT_MASK                        0X10
#define  SCLK_CNTL__HDP_MAX_DYN_STOP_LAT                             0X10
#define  SCLK_CNTL__E2_MAX_DYN_STOP_LAT_MASK                         0X40
#define  SCLK_CNTL__E2_MAX_DYN_STOP_LAT                              0X40
#define  SCLK_CNTL__SE_MAX_DYN_STOP_LAT_MASK                         0X80
#define  SCLK_CNTL__SE_MAX_DYN_STOP_LAT                              0X80
#define  SCLK_CNTL__IDCT_MAX_DYN_STOP_LAT_MASK                       0X100
#define  SCLK_CNTL__IDCT_MAX_DYN_STOP_LAT                            0X100
#define  SCLK_CNTL__VIP_MAX_DYN_STOP_LAT_MASK                        0X200
#define  SCLK_CNTL__VIP_MAX_DYN_STOP_LAT                             0X200
#define  SCLK_CNTL__RE_MAX_DYN_STOP_LAT_MASK                         0X400
#define  SCLK_CNTL__RE_MAX_DYN_STOP_LAT                              0X400
#define  SCLK_CNTL__PB_MAX_DYN_STOP_LAT_MASK                         0X800
#define  SCLK_CNTL__PB_MAX_DYN_STOP_LAT                              0X800
#define  SCLK_CNTL__TAM_MAX_DYN_STOP_LAT_MASK                        0X1000
#define  SCLK_CNTL__TAM_MAX_DYN_STOP_LAT                             0X1000
#define  SCLK_CNTL__TDM_MAX_DYN_STOP_LAT_MASK                        0X2000
#define  SCLK_CNTL__TDM_MAX_DYN_STOP_LAT                             0X2000
#define  SCLK_CNTL__RB_MAX_DYN_STOP_LAT_MASK                         0X4000
#define  SCLK_CNTL__RB_MAX_DYN_STOP_LAT                              0X4000
#define  SCLK_CNTL__FORCE_DISP2_MASK                                 0X8000
#define  SCLK_CNTL__FORCE_DISP2                                      0X8000
#define  SCLK_CNTL__FORCE_CP_MASK                                    0X10000
#define  SCLK_CNTL__FORCE_CP                                         0X10000
#define  SCLK_CNTL__FORCE_HDP_MASK                                   0X20000
#define  SCLK_CNTL__FORCE_HDP                                        0X20000
#define  SCLK_CNTL__FORCE_DISP1_MASK                                 0X40000
#define  SCLK_CNTL__FORCE_DISP1                                      0X40000
#define  SCLK_CNTL__FORCE_TOP_MASK                                   0X80000
#define  SCLK_CNTL__FORCE_TOP                                        0X80000
#define  SCLK_CNTL__FORCE_E2_MASK                                    0X100000
#define  SCLK_CNTL__FORCE_E2                                         0X100000
#define  SCLK_CNTL__FORCE_SE_MASK                                    0X200000
#define  SCLK_CNTL__FORCE_SE                                         0X200000
#define  SCLK_CNTL__FORCE_IDCT_MASK                                  0X400000
#define  SCLK_CNTL__FORCE_IDCT                                       0X400000
#define  SCLK_CNTL__FORCE_VIP_MASK                                   0X800000
#define  SCLK_CNTL__FORCE_VIP                                        0X800000
#define  SCLK_CNTL__FORCE_RE_MASK                                    0X1000000
#define  SCLK_CNTL__FORCE_RE                                         0X1000000
#define  SCLK_CNTL__FORCE_PB_MASK                                    0X2000000
#define  SCLK_CNTL__FORCE_PB                                         0X2000000
#define  SCLK_CNTL__FORCE_TAM_MASK                                   0X4000000
#define  SCLK_CNTL__FORCE_TAM                                        0X4000000
#define  SCLK_CNTL__FORCE_TDM_MASK                                   0X8000000
#define  SCLK_CNTL__FORCE_TDM                                        0X8000000
#define  SCLK_CNTL__FORCE_RB_MASK                                    0X10000000
#define  SCLK_CNTL__FORCE_RB                                         0X10000000
#define  SCLK_CNTL__FORCE_SUBPIC_MASK                                0X40000000
#define  SCLK_CNTL__FORCE_SUBPIC                                     0X40000000
#define  SCLK_CNTL__FORCE_OV0_MASK                                   0X80000000
#define  SCLK_CNTL__FORCE_OV0                                        0X80000000
#define  CLK_PWRMGT_CNTL__MPLL_PWRMGT_OFF_MASK                       0X1
#define  CLK_PWRMGT_CNTL__MPLL_PWRMGT_OFF                            0X1
#define  CLK_PWRMGT_CNTL__SPLL_PWRMGT_OFF_MASK                       0X2
#define  CLK_PWRMGT_CNTL__SPLL_PWRMGT_OFF                            0X2
#define  CLK_PWRMGT_CNTL__PPLL_PWRMGT_OFF_MASK                       0X4
#define  CLK_PWRMGT_CNTL__PPLL_PWRMGT_OFF                            0X4
#define  CLK_PWRMGT_CNTL__P2PLL_PWRMGT_OFF_MASK                      0X8
#define  CLK_PWRMGT_CNTL__P2PLL_PWRMGT_OFF                           0X8
#define  CLK_PWRMGT_CNTL__MCLK_TURNOFF_MASK                          0X10
#define  CLK_PWRMGT_CNTL__MCLK_TURNOFF                               0X10
#define  CLK_PWRMGT_CNTL__SCLK_TURNOFF_MASK                          0X20
#define  CLK_PWRMGT_CNTL__SCLK_TURNOFF                               0X20
#define  CLK_PWRMGT_CNTL__PCLK_TURNOFF_MASK                          0X40
#define  CLK_PWRMGT_CNTL__PCLK_TURNOFF                               0X40
#define  CLK_PWRMGT_CNTL__P2CLK_TURNOFF_MASK                         0X80
#define  CLK_PWRMGT_CNTL__P2CLK_TURNOFF                              0X80
#define  CLK_PWRMGT_CNTL__MC_CH_MODE_MASK                            0X100
#define  CLK_PWRMGT_CNTL__MC_CH_MODE                                 0X100
#define  CLK_PWRMGT_CNTL__TEST_MODE_MASK                             0X200
#define  CLK_PWRMGT_CNTL__TEST_MODE                                  0X200
#define  CLK_PWRMGT_CNTL__GLOBAL_PMAN_EN_MASK                        0X400
#define  CLK_PWRMGT_CNTL__GLOBAL_PMAN_EN                             0X400
#define  CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE_MASK                    0X1000
#define  CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE                         0X1000
#define  CLK_PWRMGT_CNTL__ACTIVE_HILO_LAT_MASK                       0X6000
#define  CLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT_MASK                     0X8000
#define  CLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT                          0X8000
#define  CLK_PWRMGT_CNTL__MC_BUSY_MASK                               0X10000
#define  CLK_PWRMGT_CNTL__MC_BUSY                                    0X10000
#define  CLK_PWRMGT_CNTL__MC_INT_CNTL_MASK                           0X20000
#define  CLK_PWRMGT_CNTL__MC_INT_CNTL                                0X20000
#define  CLK_PWRMGT_CNTL__MC_SWITCH_MASK                             0X40000
#define  CLK_PWRMGT_CNTL__MC_SWITCH                                  0X40000
#define  CLK_PWRMGT_CNTL__DLL_READY_MASK                             0X80000
#define  CLK_PWRMGT_CNTL__DLL_READY                                  0X80000
#define  CLK_PWRMGT_CNTL__DISP_PM_MASK                               0X100000
#define  CLK_PWRMGT_CNTL__DISP_PM                                    0X100000
#define  CLK_PWRMGT_CNTL__DYN_STOP_MODE_MASK                         0Xe00000
#define  CLK_PWRMGT_CNTL__CG_NO1_DEBUG_MASK                          0Xff000000
#define  M_SPLL_REF_FB_DIV__MPLL_REF_SRC_SEL_MASK                    0X1000000
#define  M_SPLL_REF_FB_DIV__MPLL_REF_SRC_SEL                         0X1000000
#define  MCLK_CNTL__MCLKA_SRC_SEL_MASK                               0X7
#define  MCLK_CNTL__YCLKA_SRC_SEL_MASK                               0X70
#define  MCLK_CNTL__MCLKB_SRC_SEL_MASK                               0X700
#define  MCLK_CNTL__YCLKB_SRC_SEL_MASK                               0X7000
#define  MCLK_CNTL__FORCE_MCLKA_MASK                                 0X10000
#define  MCLK_CNTL__FORCE_MCLKA                                      0X10000
#define  MCLK_CNTL__FORCE_MCLKB_MASK                                 0X20000
#define  MCLK_CNTL__FORCE_MCLKB                                      0X20000
#define  MCLK_CNTL__FORCE_YCLKA_MASK                                 0X40000
#define  MCLK_CNTL__FORCE_YCLKA                                      0X40000
#define  MCLK_CNTL__FORCE_YCLKB_MASK                                 0X80000
#define  MCLK_CNTL__FORCE_YCLKB                                      0X80000
#define  MCLK_CNTL__FORCE_MC_MASK                                    0X100000
#define  MCLK_CNTL__FORCE_MC                                         0X100000
#define  MCLK_CNTL__FORCE_AIC_MASK                                   0X200000
#define  MCLK_CNTL__FORCE_AIC                                        0X200000
#define  MCLK_CNTL__MRDCKA0_SOUTSEL_MASK                             0X3000000
#define  MCLK_CNTL__MRDCKA1_SOUTSEL_MASK                             0Xc000000
#define  MCLK_CNTL__MRDCKB0_SOUTSEL_MASK                             0X30000000
#define  MCLK_CNTL__MRDCKB1_SOUTSEL_MASK                             0Xc0000000

#endif // CHAPLIN_MASK_H

