Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/ise/ISE_Virtual_Machine_interconnection/from0_SPI/Master_SPI_isim_beh.exe" -prj "/home/ise/ISE_Virtual_Machine_interconnection/from0_SPI/Master_SPI_beh.prj" "work.Master_SPI" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/ISE_Virtual_Machine_interconnection/from0_SPI/Master_SPI.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96608 KB
Fuse CPU Usage: 460 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity master_spi
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/ISE_Virtual_Machine_interconnection/from0_SPI/Master_SPI_isim_beh.exe
Fuse Memory Usage: 111980 KB
Fuse CPU Usage: 560 ms
GCC CPU Usage: 210 ms
