FAKE_MEM.v,verilog,xil_defaultlib,../../../../kl10-fpga-rtl.srcs/sources_1/ip/FAKE_MEM/sim/FAKE_MEM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
