/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] celloutsig_0_0z;
  reg [19:0] celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  reg [7:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z[13] | ~(in_data[78]);
  assign celloutsig_1_19z = in_data[103] | ~(celloutsig_1_2z);
  assign celloutsig_0_14z = celloutsig_0_10z[3] | ~(celloutsig_0_10z[0]);
  assign celloutsig_0_15z = celloutsig_0_4z | ~(celloutsig_0_4z);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(celloutsig_1_1z);
  assign celloutsig_1_9z = celloutsig_1_3z | ~(celloutsig_1_1z);
  assign celloutsig_0_4z = in_data[75:55] <= { in_data[74:57], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[4:2], celloutsig_0_3z } <= { in_data[88:86], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_0z[14:11], celloutsig_0_7z } <= { celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[64:59] <= celloutsig_0_0z[16:11];
  assign celloutsig_1_0z = in_data[153:143] <= in_data[157:147];
  assign celloutsig_1_1z = in_data[152:150] <= in_data[138:136];
  assign celloutsig_1_2z = in_data[163:160] <= { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[173:167], celloutsig_1_0z } <= in_data[187:180];
  assign celloutsig_1_5z = { in_data[144:131], celloutsig_1_3z } <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_2z = in_data[85:65] <= in_data[63:43];
  assign celloutsig_1_7z = in_data[110:108] <= { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[83:65] % { 1'h1, in_data[88:71] };
  assign celloutsig_1_18z = celloutsig_1_14z[6:4] % { 1'h1, celloutsig_1_14z[2:1] };
  assign celloutsig_0_5z = celloutsig_0_0z[16:13] % { 1'h1, in_data[89], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_0z[16:14], celloutsig_0_6z } % { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_0_9z = { celloutsig_0_0z[5:2], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z } % { 1'h1, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_6z = { in_data[102:99], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_8z = { in_data[150:141], celloutsig_1_5z } % { 1'h1, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_6z[7:4], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z } % { 1'h1, celloutsig_1_6z[6:4], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 20'h00000;
    else if (celloutsig_1_18z[0]) celloutsig_0_10z = { celloutsig_0_0z[12:11], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_14z = { celloutsig_1_10z[10:4], celloutsig_1_3z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
