
STM32SinFunction.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b60  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000890  08008d20  08008d20  00009d20  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095b0  080095b0  0000b86c  2**0
                  CONTENTS
  4 .ARM          00000008  080095b0  080095b0  0000a5b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095b8  080095b8  0000b86c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095b8  080095b8  0000a5b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080095bc  080095bc  0000a5bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000086c  20000000  080095c0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b86c  2**0
                  CONTENTS
 10 .bss          000002ac  20000880  20000880  0000b880  2**5
                  ALLOC
 11 ._user_heap_stack 00001004  20000b2c  20000b2c  0000b880  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b86c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ad69  00000000  00000000  0000b89c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fad  00000000  00000000  00016605  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000888  00000000  00000000  000185b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000656  00000000  00000000  00018e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025c66  00000000  00000000  00019496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b7b7  00000000  00000000  0003f0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e08b3  00000000  00000000  0004a8b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012b166  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003584  00000000  00000000  0012b1ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0012e730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000880 	.word	0x20000880
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008cf8 	.word	0x08008cf8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000884 	.word	0x20000884
 80001ec:	08008cf8 	.word	0x08008cf8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b96a 	b.w	8000f54 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	460c      	mov	r4, r1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d14e      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca4:	4694      	mov	ip, r2
 8000ca6:	458c      	cmp	ip, r1
 8000ca8:	4686      	mov	lr, r0
 8000caa:	fab2 f282 	clz	r2, r2
 8000cae:	d962      	bls.n	8000d76 <__udivmoddi4+0xde>
 8000cb0:	b14a      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb2:	f1c2 0320 	rsb	r3, r2, #32
 8000cb6:	4091      	lsls	r1, r2
 8000cb8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc0:	4319      	orrs	r1, r3
 8000cc2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cca:	fa1f f68c 	uxth.w	r6, ip
 8000cce:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cde:	fb04 f106 	mul.w	r1, r4, r6
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cee:	f080 8112 	bcs.w	8000f16 <__udivmoddi4+0x27e>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 810f 	bls.w	8000f16 <__udivmoddi4+0x27e>
 8000cf8:	3c02      	subs	r4, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	fa1f f38e 	uxth.w	r3, lr
 8000d02:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d06:	fb07 1110 	mls	r1, r7, r0, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb00 f606 	mul.w	r6, r0, r6
 8000d12:	429e      	cmp	r6, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x94>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1e:	f080 80fc 	bcs.w	8000f1a <__udivmoddi4+0x282>
 8000d22:	429e      	cmp	r6, r3
 8000d24:	f240 80f9 	bls.w	8000f1a <__udivmoddi4+0x282>
 8000d28:	4463      	add	r3, ip
 8000d2a:	3802      	subs	r0, #2
 8000d2c:	1b9b      	subs	r3, r3, r6
 8000d2e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d32:	2100      	movs	r1, #0
 8000d34:	b11d      	cbz	r5, 8000d3e <__udivmoddi4+0xa6>
 8000d36:	40d3      	lsrs	r3, r2
 8000d38:	2200      	movs	r2, #0
 8000d3a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d905      	bls.n	8000d52 <__udivmoddi4+0xba>
 8000d46:	b10d      	cbz	r5, 8000d4c <__udivmoddi4+0xb4>
 8000d48:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e7f5      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000d52:	fab3 f183 	clz	r1, r3
 8000d56:	2900      	cmp	r1, #0
 8000d58:	d146      	bne.n	8000de8 <__udivmoddi4+0x150>
 8000d5a:	42a3      	cmp	r3, r4
 8000d5c:	d302      	bcc.n	8000d64 <__udivmoddi4+0xcc>
 8000d5e:	4290      	cmp	r0, r2
 8000d60:	f0c0 80f0 	bcc.w	8000f44 <__udivmoddi4+0x2ac>
 8000d64:	1a86      	subs	r6, r0, r2
 8000d66:	eb64 0303 	sbc.w	r3, r4, r3
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	2d00      	cmp	r5, #0
 8000d6e:	d0e6      	beq.n	8000d3e <__udivmoddi4+0xa6>
 8000d70:	e9c5 6300 	strd	r6, r3, [r5]
 8000d74:	e7e3      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	f040 8090 	bne.w	8000e9c <__udivmoddi4+0x204>
 8000d7c:	eba1 040c 	sub.w	r4, r1, ip
 8000d80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d84:	fa1f f78c 	uxth.w	r7, ip
 8000d88:	2101      	movs	r1, #1
 8000d8a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb08 4416 	mls	r4, r8, r6, r4
 8000d96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d9a:	fb07 f006 	mul.w	r0, r7, r6
 8000d9e:	4298      	cmp	r0, r3
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x11c>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x11a>
 8000dac:	4298      	cmp	r0, r3
 8000dae:	f200 80cd 	bhi.w	8000f4c <__udivmoddi4+0x2b4>
 8000db2:	4626      	mov	r6, r4
 8000db4:	1a1c      	subs	r4, r3, r0
 8000db6:	fa1f f38e 	uxth.w	r3, lr
 8000dba:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dbe:	fb08 4410 	mls	r4, r8, r0, r4
 8000dc2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dc6:	fb00 f707 	mul.w	r7, r0, r7
 8000dca:	429f      	cmp	r7, r3
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x148>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x146>
 8000dd8:	429f      	cmp	r7, r3
 8000dda:	f200 80b0 	bhi.w	8000f3e <__udivmoddi4+0x2a6>
 8000dde:	4620      	mov	r0, r4
 8000de0:	1bdb      	subs	r3, r3, r7
 8000de2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de6:	e7a5      	b.n	8000d34 <__udivmoddi4+0x9c>
 8000de8:	f1c1 0620 	rsb	r6, r1, #32
 8000dec:	408b      	lsls	r3, r1
 8000dee:	fa22 f706 	lsr.w	r7, r2, r6
 8000df2:	431f      	orrs	r7, r3
 8000df4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000df8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dfc:	ea43 030c 	orr.w	r3, r3, ip
 8000e00:	40f4      	lsrs	r4, r6
 8000e02:	fa00 f801 	lsl.w	r8, r0, r1
 8000e06:	0c38      	lsrs	r0, r7, #16
 8000e08:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e0c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e10:	fa1f fc87 	uxth.w	ip, r7
 8000e14:	fb00 441e 	mls	r4, r0, lr, r4
 8000e18:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e1c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e20:	45a1      	cmp	r9, r4
 8000e22:	fa02 f201 	lsl.w	r2, r2, r1
 8000e26:	d90a      	bls.n	8000e3e <__udivmoddi4+0x1a6>
 8000e28:	193c      	adds	r4, r7, r4
 8000e2a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e2e:	f080 8084 	bcs.w	8000f3a <__udivmoddi4+0x2a2>
 8000e32:	45a1      	cmp	r9, r4
 8000e34:	f240 8081 	bls.w	8000f3a <__udivmoddi4+0x2a2>
 8000e38:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e3c:	443c      	add	r4, r7
 8000e3e:	eba4 0409 	sub.w	r4, r4, r9
 8000e42:	fa1f f983 	uxth.w	r9, r3
 8000e46:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e4a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e4e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e52:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e56:	45a4      	cmp	ip, r4
 8000e58:	d907      	bls.n	8000e6a <__udivmoddi4+0x1d2>
 8000e5a:	193c      	adds	r4, r7, r4
 8000e5c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e60:	d267      	bcs.n	8000f32 <__udivmoddi4+0x29a>
 8000e62:	45a4      	cmp	ip, r4
 8000e64:	d965      	bls.n	8000f32 <__udivmoddi4+0x29a>
 8000e66:	3b02      	subs	r3, #2
 8000e68:	443c      	add	r4, r7
 8000e6a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e6e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e72:	eba4 040c 	sub.w	r4, r4, ip
 8000e76:	429c      	cmp	r4, r3
 8000e78:	46ce      	mov	lr, r9
 8000e7a:	469c      	mov	ip, r3
 8000e7c:	d351      	bcc.n	8000f22 <__udivmoddi4+0x28a>
 8000e7e:	d04e      	beq.n	8000f1e <__udivmoddi4+0x286>
 8000e80:	b155      	cbz	r5, 8000e98 <__udivmoddi4+0x200>
 8000e82:	ebb8 030e 	subs.w	r3, r8, lr
 8000e86:	eb64 040c 	sbc.w	r4, r4, ip
 8000e8a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e8e:	40cb      	lsrs	r3, r1
 8000e90:	431e      	orrs	r6, r3
 8000e92:	40cc      	lsrs	r4, r1
 8000e94:	e9c5 6400 	strd	r6, r4, [r5]
 8000e98:	2100      	movs	r1, #0
 8000e9a:	e750      	b.n	8000d3e <__udivmoddi4+0xa6>
 8000e9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ea0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ea4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ea8:	fa24 f303 	lsr.w	r3, r4, r3
 8000eac:	4094      	lsls	r4, r2
 8000eae:	430c      	orrs	r4, r1
 8000eb0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000eb4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000eb8:	fa1f f78c 	uxth.w	r7, ip
 8000ebc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ec0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ec4:	0c23      	lsrs	r3, r4, #16
 8000ec6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eca:	fb00 f107 	mul.w	r1, r0, r7
 8000ece:	4299      	cmp	r1, r3
 8000ed0:	d908      	bls.n	8000ee4 <__udivmoddi4+0x24c>
 8000ed2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ed6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eda:	d22c      	bcs.n	8000f36 <__udivmoddi4+0x29e>
 8000edc:	4299      	cmp	r1, r3
 8000ede:	d92a      	bls.n	8000f36 <__udivmoddi4+0x29e>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	4463      	add	r3, ip
 8000ee4:	1a5b      	subs	r3, r3, r1
 8000ee6:	b2a4      	uxth	r4, r4
 8000ee8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000eec:	fb08 3311 	mls	r3, r8, r1, r3
 8000ef0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ef4:	fb01 f307 	mul.w	r3, r1, r7
 8000ef8:	42a3      	cmp	r3, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x276>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f04:	d213      	bcs.n	8000f2e <__udivmoddi4+0x296>
 8000f06:	42a3      	cmp	r3, r4
 8000f08:	d911      	bls.n	8000f2e <__udivmoddi4+0x296>
 8000f0a:	3902      	subs	r1, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	1ae4      	subs	r4, r4, r3
 8000f10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f14:	e739      	b.n	8000d8a <__udivmoddi4+0xf2>
 8000f16:	4604      	mov	r4, r0
 8000f18:	e6f0      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e706      	b.n	8000d2c <__udivmoddi4+0x94>
 8000f1e:	45c8      	cmp	r8, r9
 8000f20:	d2ae      	bcs.n	8000e80 <__udivmoddi4+0x1e8>
 8000f22:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f26:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f2a:	3801      	subs	r0, #1
 8000f2c:	e7a8      	b.n	8000e80 <__udivmoddi4+0x1e8>
 8000f2e:	4631      	mov	r1, r6
 8000f30:	e7ed      	b.n	8000f0e <__udivmoddi4+0x276>
 8000f32:	4603      	mov	r3, r0
 8000f34:	e799      	b.n	8000e6a <__udivmoddi4+0x1d2>
 8000f36:	4630      	mov	r0, r6
 8000f38:	e7d4      	b.n	8000ee4 <__udivmoddi4+0x24c>
 8000f3a:	46d6      	mov	lr, sl
 8000f3c:	e77f      	b.n	8000e3e <__udivmoddi4+0x1a6>
 8000f3e:	4463      	add	r3, ip
 8000f40:	3802      	subs	r0, #2
 8000f42:	e74d      	b.n	8000de0 <__udivmoddi4+0x148>
 8000f44:	4606      	mov	r6, r0
 8000f46:	4623      	mov	r3, r4
 8000f48:	4608      	mov	r0, r1
 8000f4a:	e70f      	b.n	8000d6c <__udivmoddi4+0xd4>
 8000f4c:	3e02      	subs	r6, #2
 8000f4e:	4463      	add	r3, ip
 8000f50:	e730      	b.n	8000db4 <__udivmoddi4+0x11c>
 8000f52:	bf00      	nop

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5c:	f000 fa6e 	bl	800143c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f60:	f000 f810 	bl	8000f84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f64:	f000 f8a8 	bl	80010b8 <MX_GPIO_Init>
  MX_X_CUBE_AI_Init();
 8000f68:	f001 ffc8 	bl	8002efc <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 8000f6c:	f000 f87a 	bl	8001064 <MX_USART1_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();
 8000f70:	f001 ffd2 	bl	8002f18 <MX_X_CUBE_AI_Process>
  HAL_Delay(100000);
 8000f74:	4802      	ldr	r0, [pc, #8]	@ (8000f80 <main+0x28>)
 8000f76:	f000 fad3 	bl	8001520 <HAL_Delay>
  MX_X_CUBE_AI_Process();
 8000f7a:	bf00      	nop
 8000f7c:	e7f8      	b.n	8000f70 <main+0x18>
 8000f7e:	bf00      	nop
 8000f80:	000186a0 	.word	0x000186a0

08000f84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b094      	sub	sp, #80	@ 0x50
 8000f88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8a:	f107 0320 	add.w	r3, r7, #32
 8000f8e:	2230      	movs	r2, #48	@ 0x30
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f005 ff5e 	bl	8006e54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]
 8000fa6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	4b2b      	ldr	r3, [pc, #172]	@ (800105c <SystemClock_Config+0xd8>)
 8000fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb0:	4a2a      	ldr	r2, [pc, #168]	@ (800105c <SystemClock_Config+0xd8>)
 8000fb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fb8:	4b28      	ldr	r3, [pc, #160]	@ (800105c <SystemClock_Config+0xd8>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fc0:	60bb      	str	r3, [r7, #8]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	4b25      	ldr	r3, [pc, #148]	@ (8001060 <SystemClock_Config+0xdc>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a24      	ldr	r2, [pc, #144]	@ (8001060 <SystemClock_Config+0xdc>)
 8000fce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000fd2:	6013      	str	r3, [r2, #0]
 8000fd4:	4b22      	ldr	r3, [pc, #136]	@ (8001060 <SystemClock_Config+0xdc>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fdc:	607b      	str	r3, [r7, #4]
 8000fde:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fe8:	2310      	movs	r3, #16
 8000fea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fec:	2302      	movs	r3, #2
 8000fee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ff4:	2308      	movs	r3, #8
 8000ff6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000ff8:	23b4      	movs	r3, #180	@ 0xb4
 8000ffa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001000:	2304      	movs	r3, #4
 8001002:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001004:	f107 0320 	add.w	r3, r7, #32
 8001008:	4618      	mov	r0, r3
 800100a:	f000 fd8f 	bl	8001b2c <HAL_RCC_OscConfig>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001014:	f000 f86a 	bl	80010ec <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001018:	f000 fd38 	bl	8001a8c <HAL_PWREx_EnableOverDrive>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001022:	f000 f863 	bl	80010ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001026:	230f      	movs	r3, #15
 8001028:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102a:	2302      	movs	r3, #2
 800102c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001032:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001036:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001038:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800103c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800103e:	f107 030c 	add.w	r3, r7, #12
 8001042:	2105      	movs	r1, #5
 8001044:	4618      	mov	r0, r3
 8001046:	f000 ffe9 	bl	800201c <HAL_RCC_ClockConfig>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001050:	f000 f84c 	bl	80010ec <Error_Handler>
  }
}
 8001054:	bf00      	nop
 8001056:	3750      	adds	r7, #80	@ 0x50
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40023800 	.word	0x40023800
 8001060:	40007000 	.word	0x40007000

08001064 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 800106a:	4a12      	ldr	r2, [pc, #72]	@ (80010b4 <MX_USART1_UART_Init+0x50>)
 800106c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800106e:	4b10      	ldr	r3, [pc, #64]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 8001070:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001074:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001076:	4b0e      	ldr	r3, [pc, #56]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800107c:	4b0c      	ldr	r3, [pc, #48]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001082:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001088:	4b09      	ldr	r3, [pc, #36]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 800108a:	220c      	movs	r2, #12
 800108c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800108e:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 8001090:	2200      	movs	r2, #0
 8001092:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001094:	4b06      	ldr	r3, [pc, #24]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 8001096:	2200      	movs	r2, #0
 8001098:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800109a:	4805      	ldr	r0, [pc, #20]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 800109c:	f001 f99e 	bl	80023dc <HAL_UART_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010a6:	f000 f821 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	2000089c 	.word	0x2000089c
 80010b4:	40011000 	.word	0x40011000

080010b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	607b      	str	r3, [r7, #4]
 80010c2:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <MX_GPIO_Init+0x30>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	4a08      	ldr	r2, [pc, #32]	@ (80010e8 <MX_GPIO_Init+0x30>)
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ce:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <MX_GPIO_Init+0x30>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40023800 	.word	0x40023800

080010ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f0:	b672      	cpsid	i
}
 80010f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <Error_Handler+0x8>

080010f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <HAL_MspInit+0x4c>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001106:	4a0f      	ldr	r2, [pc, #60]	@ (8001144 <HAL_MspInit+0x4c>)
 8001108:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800110c:	6453      	str	r3, [r2, #68]	@ 0x44
 800110e:	4b0d      	ldr	r3, [pc, #52]	@ (8001144 <HAL_MspInit+0x4c>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001112:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	603b      	str	r3, [r7, #0]
 800111e:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <HAL_MspInit+0x4c>)
 8001120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001122:	4a08      	ldr	r2, [pc, #32]	@ (8001144 <HAL_MspInit+0x4c>)
 8001124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001128:	6413      	str	r3, [r2, #64]	@ 0x40
 800112a:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <HAL_MspInit+0x4c>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40023800 	.word	0x40023800

08001148 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b08a      	sub	sp, #40	@ 0x28
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a19      	ldr	r2, [pc, #100]	@ (80011cc <HAL_UART_MspInit+0x84>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d12c      	bne.n	80011c4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	613b      	str	r3, [r7, #16]
 800116e:	4b18      	ldr	r3, [pc, #96]	@ (80011d0 <HAL_UART_MspInit+0x88>)
 8001170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001172:	4a17      	ldr	r2, [pc, #92]	@ (80011d0 <HAL_UART_MspInit+0x88>)
 8001174:	f043 0310 	orr.w	r3, r3, #16
 8001178:	6453      	str	r3, [r2, #68]	@ 0x44
 800117a:	4b15      	ldr	r3, [pc, #84]	@ (80011d0 <HAL_UART_MspInit+0x88>)
 800117c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800117e:	f003 0310 	and.w	r3, r3, #16
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <HAL_UART_MspInit+0x88>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	4a10      	ldr	r2, [pc, #64]	@ (80011d0 <HAL_UART_MspInit+0x88>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	6313      	str	r3, [r2, #48]	@ 0x30
 8001196:	4b0e      	ldr	r3, [pc, #56]	@ (80011d0 <HAL_UART_MspInit+0x88>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80011a2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80011a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a8:	2302      	movs	r3, #2
 80011aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b0:	2303      	movs	r3, #3
 80011b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80011b4:	2307      	movs	r3, #7
 80011b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	4619      	mov	r1, r3
 80011be:	4805      	ldr	r0, [pc, #20]	@ (80011d4 <HAL_UART_MspInit+0x8c>)
 80011c0:	f000 fab8 	bl	8001734 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80011c4:	bf00      	nop
 80011c6:	3728      	adds	r7, #40	@ 0x28
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40011000 	.word	0x40011000
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40020000 	.word	0x40020000

080011d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <NMI_Handler+0x4>

080011e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <HardFault_Handler+0x4>

080011e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <MemManage_Handler+0x4>

080011f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <BusFault_Handler+0x4>

080011f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <UsageFault_Handler+0x4>

08001200 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr

0800120e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800120e:	b480      	push	{r7}
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr

0800122a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800122e:	f000 f957 	bl	80014e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}

08001236 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0
  return 1;
 800123a:	2301      	movs	r3, #1
}
 800123c:	4618      	mov	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr

08001246 <_kill>:

int _kill(int pid, int sig)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b082      	sub	sp, #8
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
 800124e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001250:	f005 fe62 	bl	8006f18 <__errno>
 8001254:	4603      	mov	r3, r0
 8001256:	2216      	movs	r2, #22
 8001258:	601a      	str	r2, [r3, #0]
  return -1;
 800125a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <_exit>:

void _exit (int status)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b082      	sub	sp, #8
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800126e:	f04f 31ff 	mov.w	r1, #4294967295
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f7ff ffe7 	bl	8001246 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <_exit+0x12>

0800127c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	e00a      	b.n	80012a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800128e:	f3af 8000 	nop.w
 8001292:	4601      	mov	r1, r0
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	1c5a      	adds	r2, r3, #1
 8001298:	60ba      	str	r2, [r7, #8]
 800129a:	b2ca      	uxtb	r2, r1
 800129c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	3301      	adds	r3, #1
 80012a2:	617b      	str	r3, [r7, #20]
 80012a4:	697a      	ldr	r2, [r7, #20]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	dbf0      	blt.n	800128e <_read+0x12>
  }

  return len;
 80012ac:	687b      	ldr	r3, [r7, #4]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3718      	adds	r7, #24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b086      	sub	sp, #24
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	60f8      	str	r0, [r7, #12]
 80012be:	60b9      	str	r1, [r7, #8]
 80012c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c2:	2300      	movs	r3, #0
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	e009      	b.n	80012dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	1c5a      	adds	r2, r3, #1
 80012cc:	60ba      	str	r2, [r7, #8]
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	3301      	adds	r3, #1
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	dbf1      	blt.n	80012c8 <_write+0x12>
  }
  return len;
 80012e4:	687b      	ldr	r3, [r7, #4]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3718      	adds	r7, #24
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <_close>:

int _close(int file)
{
 80012ee:	b480      	push	{r7}
 80012f0:	b083      	sub	sp, #12
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001306:	b480      	push	{r7}
 8001308:	b083      	sub	sp, #12
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
 800130e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001316:	605a      	str	r2, [r3, #4]
  return 0;
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <_isatty>:

int _isatty(int file)
{
 8001326:	b480      	push	{r7}
 8001328:	b083      	sub	sp, #12
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800132e:	2301      	movs	r3, #1
}
 8001330:	4618      	mov	r0, r3
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	3714      	adds	r7, #20
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001360:	4a14      	ldr	r2, [pc, #80]	@ (80013b4 <_sbrk+0x5c>)
 8001362:	4b15      	ldr	r3, [pc, #84]	@ (80013b8 <_sbrk+0x60>)
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800136c:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <_sbrk+0x64>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d102      	bne.n	800137a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001374:	4b11      	ldr	r3, [pc, #68]	@ (80013bc <_sbrk+0x64>)
 8001376:	4a12      	ldr	r2, [pc, #72]	@ (80013c0 <_sbrk+0x68>)
 8001378:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800137a:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <_sbrk+0x64>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4413      	add	r3, r2
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	429a      	cmp	r2, r3
 8001386:	d207      	bcs.n	8001398 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001388:	f005 fdc6 	bl	8006f18 <__errno>
 800138c:	4603      	mov	r3, r0
 800138e:	220c      	movs	r2, #12
 8001390:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001392:	f04f 33ff 	mov.w	r3, #4294967295
 8001396:	e009      	b.n	80013ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001398:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <_sbrk+0x64>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800139e:	4b07      	ldr	r3, [pc, #28]	@ (80013bc <_sbrk+0x64>)
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4413      	add	r3, r2
 80013a6:	4a05      	ldr	r2, [pc, #20]	@ (80013bc <_sbrk+0x64>)
 80013a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013aa:	68fb      	ldr	r3, [r7, #12]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	20030000 	.word	0x20030000
 80013b8:	00000800 	.word	0x00000800
 80013bc:	200008e4 	.word	0x200008e4
 80013c0:	20000b30 	.word	0x20000b30

080013c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013c8:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <SystemInit+0x20>)
 80013ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013ce:	4a05      	ldr	r2, [pc, #20]	@ (80013e4 <SystemInit+0x20>)
 80013d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80013e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001420 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013ec:	f7ff ffea 	bl	80013c4 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013f0:	480c      	ldr	r0, [pc, #48]	@ (8001424 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013f2:	490d      	ldr	r1, [pc, #52]	@ (8001428 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013f4:	4a0d      	ldr	r2, [pc, #52]	@ (800142c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f8:	e002      	b.n	8001400 <LoopCopyDataInit>

080013fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fe:	3304      	adds	r3, #4

08001400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001404:	d3f9      	bcc.n	80013fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001406:	4a0a      	ldr	r2, [pc, #40]	@ (8001430 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001408:	4c0a      	ldr	r4, [pc, #40]	@ (8001434 <LoopFillZerobss+0x22>)
  movs r3, #0
 800140a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800140c:	e001      	b.n	8001412 <LoopFillZerobss>

0800140e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001410:	3204      	adds	r2, #4

08001412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001414:	d3fb      	bcc.n	800140e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001416:	f005 fd85 	bl	8006f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800141a:	f7ff fd9d 	bl	8000f58 <main>
  bx  lr    
 800141e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001420:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001428:	2000086c 	.word	0x2000086c
  ldr r2, =_sidata
 800142c:	080095c0 	.word	0x080095c0
  ldr r2, =_sbss
 8001430:	20000880 	.word	0x20000880
  ldr r4, =_ebss
 8001434:	20000b2c 	.word	0x20000b2c

08001438 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001438:	e7fe      	b.n	8001438 <ADC_IRQHandler>
	...

0800143c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001440:	4b0e      	ldr	r3, [pc, #56]	@ (800147c <HAL_Init+0x40>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a0d      	ldr	r2, [pc, #52]	@ (800147c <HAL_Init+0x40>)
 8001446:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800144a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800144c:	4b0b      	ldr	r3, [pc, #44]	@ (800147c <HAL_Init+0x40>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a0a      	ldr	r2, [pc, #40]	@ (800147c <HAL_Init+0x40>)
 8001452:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001456:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001458:	4b08      	ldr	r3, [pc, #32]	@ (800147c <HAL_Init+0x40>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a07      	ldr	r2, [pc, #28]	@ (800147c <HAL_Init+0x40>)
 800145e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001462:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001464:	2003      	movs	r0, #3
 8001466:	f000 f931 	bl	80016cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800146a:	200f      	movs	r0, #15
 800146c:	f000 f808 	bl	8001480 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001470:	f7ff fe42 	bl	80010f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40023c00 	.word	0x40023c00

08001480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001488:	4b12      	ldr	r3, [pc, #72]	@ (80014d4 <HAL_InitTick+0x54>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <HAL_InitTick+0x58>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001496:	fbb3 f3f1 	udiv	r3, r3, r1
 800149a:	fbb2 f3f3 	udiv	r3, r2, r3
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 f93b 	bl	800171a <HAL_SYSTICK_Config>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e00e      	b.n	80014cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2b0f      	cmp	r3, #15
 80014b2:	d80a      	bhi.n	80014ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014b4:	2200      	movs	r2, #0
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	f04f 30ff 	mov.w	r0, #4294967295
 80014bc:	f000 f911 	bl	80016e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014c0:	4a06      	ldr	r2, [pc, #24]	@ (80014dc <HAL_InitTick+0x5c>)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014c6:	2300      	movs	r3, #0
 80014c8:	e000      	b.n	80014cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000000 	.word	0x20000000
 80014d8:	20000008 	.word	0x20000008
 80014dc:	20000004 	.word	0x20000004

080014e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <HAL_IncTick+0x20>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <HAL_IncTick+0x24>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	4a04      	ldr	r2, [pc, #16]	@ (8001504 <HAL_IncTick+0x24>)
 80014f2:	6013      	str	r3, [r2, #0]
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	20000008 	.word	0x20000008
 8001504:	200008e8 	.word	0x200008e8

08001508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  return uwTick;
 800150c:	4b03      	ldr	r3, [pc, #12]	@ (800151c <HAL_GetTick+0x14>)
 800150e:	681b      	ldr	r3, [r3, #0]
}
 8001510:	4618      	mov	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	200008e8 	.word	0x200008e8

08001520 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001528:	f7ff ffee 	bl	8001508 <HAL_GetTick>
 800152c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001538:	d005      	beq.n	8001546 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800153a:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_Delay+0x44>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	461a      	mov	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4413      	add	r3, r2
 8001544:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001546:	bf00      	nop
 8001548:	f7ff ffde 	bl	8001508 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	429a      	cmp	r2, r3
 8001556:	d8f7      	bhi.n	8001548 <HAL_Delay+0x28>
  {
  }
}
 8001558:	bf00      	nop
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000008 	.word	0x20000008

08001568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001584:	4013      	ands	r3, r2
 8001586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001590:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001594:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800159a:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <__NVIC_SetPriorityGrouping+0x44>)
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	60d3      	str	r3, [r2, #12]
}
 80015a0:	bf00      	nop
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015b4:	4b04      	ldr	r3, [pc, #16]	@ (80015c8 <__NVIC_GetPriorityGrouping+0x18>)
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	0a1b      	lsrs	r3, r3, #8
 80015ba:	f003 0307 	and.w	r3, r3, #7
}
 80015be:	4618      	mov	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	6039      	str	r1, [r7, #0]
 80015d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	db0a      	blt.n	80015f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	b2da      	uxtb	r2, r3
 80015e4:	490c      	ldr	r1, [pc, #48]	@ (8001618 <__NVIC_SetPriority+0x4c>)
 80015e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ea:	0112      	lsls	r2, r2, #4
 80015ec:	b2d2      	uxtb	r2, r2
 80015ee:	440b      	add	r3, r1
 80015f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015f4:	e00a      	b.n	800160c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	b2da      	uxtb	r2, r3
 80015fa:	4908      	ldr	r1, [pc, #32]	@ (800161c <__NVIC_SetPriority+0x50>)
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	f003 030f 	and.w	r3, r3, #15
 8001602:	3b04      	subs	r3, #4
 8001604:	0112      	lsls	r2, r2, #4
 8001606:	b2d2      	uxtb	r2, r2
 8001608:	440b      	add	r3, r1
 800160a:	761a      	strb	r2, [r3, #24]
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000e100 	.word	0xe000e100
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001620:	b480      	push	{r7}
 8001622:	b089      	sub	sp, #36	@ 0x24
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	f1c3 0307 	rsb	r3, r3, #7
 800163a:	2b04      	cmp	r3, #4
 800163c:	bf28      	it	cs
 800163e:	2304      	movcs	r3, #4
 8001640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	3304      	adds	r3, #4
 8001646:	2b06      	cmp	r3, #6
 8001648:	d902      	bls.n	8001650 <NVIC_EncodePriority+0x30>
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	3b03      	subs	r3, #3
 800164e:	e000      	b.n	8001652 <NVIC_EncodePriority+0x32>
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001654:	f04f 32ff 	mov.w	r2, #4294967295
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	fa02 f303 	lsl.w	r3, r2, r3
 800165e:	43da      	mvns	r2, r3
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	401a      	ands	r2, r3
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001668:	f04f 31ff 	mov.w	r1, #4294967295
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	fa01 f303 	lsl.w	r3, r1, r3
 8001672:	43d9      	mvns	r1, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001678:	4313      	orrs	r3, r2
         );
}
 800167a:	4618      	mov	r0, r3
 800167c:	3724      	adds	r7, #36	@ 0x24
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
	...

08001688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3b01      	subs	r3, #1
 8001694:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001698:	d301      	bcc.n	800169e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800169a:	2301      	movs	r3, #1
 800169c:	e00f      	b.n	80016be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800169e:	4a0a      	ldr	r2, [pc, #40]	@ (80016c8 <SysTick_Config+0x40>)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016a6:	210f      	movs	r1, #15
 80016a8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ac:	f7ff ff8e 	bl	80015cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b0:	4b05      	ldr	r3, [pc, #20]	@ (80016c8 <SysTick_Config+0x40>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016b6:	4b04      	ldr	r3, [pc, #16]	@ (80016c8 <SysTick_Config+0x40>)
 80016b8:	2207      	movs	r2, #7
 80016ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	e000e010 	.word	0xe000e010

080016cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff ff47 	bl	8001568 <__NVIC_SetPriorityGrouping>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b086      	sub	sp, #24
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	4603      	mov	r3, r0
 80016ea:	60b9      	str	r1, [r7, #8]
 80016ec:	607a      	str	r2, [r7, #4]
 80016ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016f4:	f7ff ff5c 	bl	80015b0 <__NVIC_GetPriorityGrouping>
 80016f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	68b9      	ldr	r1, [r7, #8]
 80016fe:	6978      	ldr	r0, [r7, #20]
 8001700:	f7ff ff8e 	bl	8001620 <NVIC_EncodePriority>
 8001704:	4602      	mov	r2, r0
 8001706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800170a:	4611      	mov	r1, r2
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff ff5d 	bl	80015cc <__NVIC_SetPriority>
}
 8001712:	bf00      	nop
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff ffb0 	bl	8001688 <SysTick_Config>
 8001728:	4603      	mov	r3, r0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
	...

08001734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001734:	b480      	push	{r7}
 8001736:	b089      	sub	sp, #36	@ 0x24
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800173e:	2300      	movs	r3, #0
 8001740:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001746:	2300      	movs	r3, #0
 8001748:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
 800174e:	e177      	b.n	8001a40 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001750:	2201      	movs	r2, #1
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	697a      	ldr	r2, [r7, #20]
 8001760:	4013      	ands	r3, r2
 8001762:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	429a      	cmp	r2, r3
 800176a:	f040 8166 	bne.w	8001a3a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f003 0303 	and.w	r3, r3, #3
 8001776:	2b01      	cmp	r3, #1
 8001778:	d005      	beq.n	8001786 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001782:	2b02      	cmp	r3, #2
 8001784:	d130      	bne.n	80017e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	2203      	movs	r2, #3
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	43db      	mvns	r3, r3
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	4013      	ands	r3, r2
 800179c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	68da      	ldr	r2, [r3, #12]
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017bc:	2201      	movs	r2, #1
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	43db      	mvns	r3, r3
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	4013      	ands	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	091b      	lsrs	r3, r3, #4
 80017d2:	f003 0201 	and.w	r2, r3, #1
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	4313      	orrs	r3, r2
 80017e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f003 0303 	and.w	r3, r3, #3
 80017f0:	2b03      	cmp	r3, #3
 80017f2:	d017      	beq.n	8001824 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	2203      	movs	r2, #3
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	43db      	mvns	r3, r3
 8001806:	69ba      	ldr	r2, [r7, #24]
 8001808:	4013      	ands	r3, r2
 800180a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	689a      	ldr	r2, [r3, #8]
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	4313      	orrs	r3, r2
 800181c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f003 0303 	and.w	r3, r3, #3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d123      	bne.n	8001878 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	08da      	lsrs	r2, r3, #3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	3208      	adds	r2, #8
 8001838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800183c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	f003 0307 	and.w	r3, r3, #7
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	220f      	movs	r2, #15
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	69ba      	ldr	r2, [r7, #24]
 8001850:	4013      	ands	r3, r2
 8001852:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	691a      	ldr	r2, [r3, #16]
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	4313      	orrs	r3, r2
 8001868:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	08da      	lsrs	r2, r3, #3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	3208      	adds	r2, #8
 8001872:	69b9      	ldr	r1, [r7, #24]
 8001874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	2203      	movs	r2, #3
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	43db      	mvns	r3, r3
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	4013      	ands	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f003 0203 	and.w	r2, r3, #3
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f000 80c0 	beq.w	8001a3a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	4b66      	ldr	r3, [pc, #408]	@ (8001a58 <HAL_GPIO_Init+0x324>)
 80018c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c2:	4a65      	ldr	r2, [pc, #404]	@ (8001a58 <HAL_GPIO_Init+0x324>)
 80018c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ca:	4b63      	ldr	r3, [pc, #396]	@ (8001a58 <HAL_GPIO_Init+0x324>)
 80018cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018d6:	4a61      	ldr	r2, [pc, #388]	@ (8001a5c <HAL_GPIO_Init+0x328>)
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	089b      	lsrs	r3, r3, #2
 80018dc:	3302      	adds	r3, #2
 80018de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	f003 0303 	and.w	r3, r3, #3
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	220f      	movs	r2, #15
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43db      	mvns	r3, r3
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4013      	ands	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a58      	ldr	r2, [pc, #352]	@ (8001a60 <HAL_GPIO_Init+0x32c>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d037      	beq.n	8001972 <HAL_GPIO_Init+0x23e>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a57      	ldr	r2, [pc, #348]	@ (8001a64 <HAL_GPIO_Init+0x330>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d031      	beq.n	800196e <HAL_GPIO_Init+0x23a>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a56      	ldr	r2, [pc, #344]	@ (8001a68 <HAL_GPIO_Init+0x334>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d02b      	beq.n	800196a <HAL_GPIO_Init+0x236>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a55      	ldr	r2, [pc, #340]	@ (8001a6c <HAL_GPIO_Init+0x338>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d025      	beq.n	8001966 <HAL_GPIO_Init+0x232>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a54      	ldr	r2, [pc, #336]	@ (8001a70 <HAL_GPIO_Init+0x33c>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d01f      	beq.n	8001962 <HAL_GPIO_Init+0x22e>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a53      	ldr	r2, [pc, #332]	@ (8001a74 <HAL_GPIO_Init+0x340>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d019      	beq.n	800195e <HAL_GPIO_Init+0x22a>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a52      	ldr	r2, [pc, #328]	@ (8001a78 <HAL_GPIO_Init+0x344>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d013      	beq.n	800195a <HAL_GPIO_Init+0x226>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a51      	ldr	r2, [pc, #324]	@ (8001a7c <HAL_GPIO_Init+0x348>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d00d      	beq.n	8001956 <HAL_GPIO_Init+0x222>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a50      	ldr	r2, [pc, #320]	@ (8001a80 <HAL_GPIO_Init+0x34c>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d007      	beq.n	8001952 <HAL_GPIO_Init+0x21e>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a4f      	ldr	r2, [pc, #316]	@ (8001a84 <HAL_GPIO_Init+0x350>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d101      	bne.n	800194e <HAL_GPIO_Init+0x21a>
 800194a:	2309      	movs	r3, #9
 800194c:	e012      	b.n	8001974 <HAL_GPIO_Init+0x240>
 800194e:	230a      	movs	r3, #10
 8001950:	e010      	b.n	8001974 <HAL_GPIO_Init+0x240>
 8001952:	2308      	movs	r3, #8
 8001954:	e00e      	b.n	8001974 <HAL_GPIO_Init+0x240>
 8001956:	2307      	movs	r3, #7
 8001958:	e00c      	b.n	8001974 <HAL_GPIO_Init+0x240>
 800195a:	2306      	movs	r3, #6
 800195c:	e00a      	b.n	8001974 <HAL_GPIO_Init+0x240>
 800195e:	2305      	movs	r3, #5
 8001960:	e008      	b.n	8001974 <HAL_GPIO_Init+0x240>
 8001962:	2304      	movs	r3, #4
 8001964:	e006      	b.n	8001974 <HAL_GPIO_Init+0x240>
 8001966:	2303      	movs	r3, #3
 8001968:	e004      	b.n	8001974 <HAL_GPIO_Init+0x240>
 800196a:	2302      	movs	r3, #2
 800196c:	e002      	b.n	8001974 <HAL_GPIO_Init+0x240>
 800196e:	2301      	movs	r3, #1
 8001970:	e000      	b.n	8001974 <HAL_GPIO_Init+0x240>
 8001972:	2300      	movs	r3, #0
 8001974:	69fa      	ldr	r2, [r7, #28]
 8001976:	f002 0203 	and.w	r2, r2, #3
 800197a:	0092      	lsls	r2, r2, #2
 800197c:	4093      	lsls	r3, r2
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4313      	orrs	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001984:	4935      	ldr	r1, [pc, #212]	@ (8001a5c <HAL_GPIO_Init+0x328>)
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	089b      	lsrs	r3, r3, #2
 800198a:	3302      	adds	r3, #2
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001992:	4b3d      	ldr	r3, [pc, #244]	@ (8001a88 <HAL_GPIO_Init+0x354>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	43db      	mvns	r3, r3
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	4013      	ands	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d003      	beq.n	80019b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80019ae:	69ba      	ldr	r2, [r7, #24]
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019b6:	4a34      	ldr	r2, [pc, #208]	@ (8001a88 <HAL_GPIO_Init+0x354>)
 80019b8:	69bb      	ldr	r3, [r7, #24]
 80019ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019bc:	4b32      	ldr	r3, [pc, #200]	@ (8001a88 <HAL_GPIO_Init+0x354>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	43db      	mvns	r3, r3
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	4013      	ands	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d003      	beq.n	80019e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	4313      	orrs	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019e0:	4a29      	ldr	r2, [pc, #164]	@ (8001a88 <HAL_GPIO_Init+0x354>)
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019e6:	4b28      	ldr	r3, [pc, #160]	@ (8001a88 <HAL_GPIO_Init+0x354>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	43db      	mvns	r3, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4013      	ands	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8001a88 <HAL_GPIO_Init+0x354>)
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a10:	4b1d      	ldr	r3, [pc, #116]	@ (8001a88 <HAL_GPIO_Init+0x354>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d003      	beq.n	8001a34 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a34:	4a14      	ldr	r2, [pc, #80]	@ (8001a88 <HAL_GPIO_Init+0x354>)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	61fb      	str	r3, [r7, #28]
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	2b0f      	cmp	r3, #15
 8001a44:	f67f ae84 	bls.w	8001750 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a48:	bf00      	nop
 8001a4a:	bf00      	nop
 8001a4c:	3724      	adds	r7, #36	@ 0x24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	40013800 	.word	0x40013800
 8001a60:	40020000 	.word	0x40020000
 8001a64:	40020400 	.word	0x40020400
 8001a68:	40020800 	.word	0x40020800
 8001a6c:	40020c00 	.word	0x40020c00
 8001a70:	40021000 	.word	0x40021000
 8001a74:	40021400 	.word	0x40021400
 8001a78:	40021800 	.word	0x40021800
 8001a7c:	40021c00 	.word	0x40021c00
 8001a80:	40022000 	.word	0x40022000
 8001a84:	40022400 	.word	0x40022400
 8001a88:	40013c00 	.word	0x40013c00

08001a8c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	603b      	str	r3, [r7, #0]
 8001a9a:	4b20      	ldr	r3, [pc, #128]	@ (8001b1c <HAL_PWREx_EnableOverDrive+0x90>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	4a1f      	ldr	r2, [pc, #124]	@ (8001b1c <HAL_PWREx_EnableOverDrive+0x90>)
 8001aa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b1c <HAL_PWREx_EnableOverDrive+0x90>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aae:	603b      	str	r3, [r7, #0]
 8001ab0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b20 <HAL_PWREx_EnableOverDrive+0x94>)
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ab8:	f7ff fd26 	bl	8001508 <HAL_GetTick>
 8001abc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001abe:	e009      	b.n	8001ad4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ac0:	f7ff fd22 	bl	8001508 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ace:	d901      	bls.n	8001ad4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e01f      	b.n	8001b14 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ad4:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <HAL_PWREx_EnableOverDrive+0x98>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ae0:	d1ee      	bne.n	8001ac0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001ae2:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ae8:	f7ff fd0e 	bl	8001508 <HAL_GetTick>
 8001aec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001aee:	e009      	b.n	8001b04 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001af0:	f7ff fd0a 	bl	8001508 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001afe:	d901      	bls.n	8001b04 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e007      	b.n	8001b14 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b04:	4b07      	ldr	r3, [pc, #28]	@ (8001b24 <HAL_PWREx_EnableOverDrive+0x98>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001b10:	d1ee      	bne.n	8001af0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	420e0040 	.word	0x420e0040
 8001b24:	40007000 	.word	0x40007000
 8001b28:	420e0044 	.word	0x420e0044

08001b2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d101      	bne.n	8001b3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e267      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d075      	beq.n	8001c36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b4a:	4b88      	ldr	r3, [pc, #544]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f003 030c 	and.w	r3, r3, #12
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	d00c      	beq.n	8001b70 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b56:	4b85      	ldr	r3, [pc, #532]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b5e:	2b08      	cmp	r3, #8
 8001b60:	d112      	bne.n	8001b88 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b62:	4b82      	ldr	r3, [pc, #520]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b6e:	d10b      	bne.n	8001b88 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b70:	4b7e      	ldr	r3, [pc, #504]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d05b      	beq.n	8001c34 <HAL_RCC_OscConfig+0x108>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d157      	bne.n	8001c34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e242      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b90:	d106      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x74>
 8001b92:	4b76      	ldr	r3, [pc, #472]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a75      	ldr	r2, [pc, #468]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001b98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	e01d      	b.n	8001bdc <HAL_RCC_OscConfig+0xb0>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ba8:	d10c      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x98>
 8001baa:	4b70      	ldr	r3, [pc, #448]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a6f      	ldr	r2, [pc, #444]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001bb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	4b6d      	ldr	r3, [pc, #436]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a6c      	ldr	r2, [pc, #432]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001bbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc0:	6013      	str	r3, [r2, #0]
 8001bc2:	e00b      	b.n	8001bdc <HAL_RCC_OscConfig+0xb0>
 8001bc4:	4b69      	ldr	r3, [pc, #420]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a68      	ldr	r2, [pc, #416]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001bca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bce:	6013      	str	r3, [r2, #0]
 8001bd0:	4b66      	ldr	r3, [pc, #408]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a65      	ldr	r2, [pc, #404]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001bd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d013      	beq.n	8001c0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be4:	f7ff fc90 	bl	8001508 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bec:	f7ff fc8c 	bl	8001508 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b64      	cmp	r3, #100	@ 0x64
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e207      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bfe:	4b5b      	ldr	r3, [pc, #364]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d0f0      	beq.n	8001bec <HAL_RCC_OscConfig+0xc0>
 8001c0a:	e014      	b.n	8001c36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fc7c 	bl	8001508 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c14:	f7ff fc78 	bl	8001508 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	@ 0x64
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e1f3      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c26:	4b51      	ldr	r3, [pc, #324]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0xe8>
 8001c32:	e000      	b.n	8001c36 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d063      	beq.n	8001d0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c42:	4b4a      	ldr	r3, [pc, #296]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f003 030c 	and.w	r3, r3, #12
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d00b      	beq.n	8001c66 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c4e:	4b47      	ldr	r3, [pc, #284]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c56:	2b08      	cmp	r3, #8
 8001c58:	d11c      	bne.n	8001c94 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c5a:	4b44      	ldr	r3, [pc, #272]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d116      	bne.n	8001c94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c66:	4b41      	ldr	r3, [pc, #260]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d005      	beq.n	8001c7e <HAL_RCC_OscConfig+0x152>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d001      	beq.n	8001c7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e1c7      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c7e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	4937      	ldr	r1, [pc, #220]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c92:	e03a      	b.n	8001d0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d020      	beq.n	8001cde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c9c:	4b34      	ldr	r3, [pc, #208]	@ (8001d70 <HAL_RCC_OscConfig+0x244>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca2:	f7ff fc31 	bl	8001508 <HAL_GetTick>
 8001ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001caa:	f7ff fc2d 	bl	8001508 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e1a8      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cbc:	4b2b      	ldr	r3, [pc, #172]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d0f0      	beq.n	8001caa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc8:	4b28      	ldr	r3, [pc, #160]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	691b      	ldr	r3, [r3, #16]
 8001cd4:	00db      	lsls	r3, r3, #3
 8001cd6:	4925      	ldr	r1, [pc, #148]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	600b      	str	r3, [r1, #0]
 8001cdc:	e015      	b.n	8001d0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cde:	4b24      	ldr	r3, [pc, #144]	@ (8001d70 <HAL_RCC_OscConfig+0x244>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce4:	f7ff fc10 	bl	8001508 <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cec:	f7ff fc0c 	bl	8001508 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e187      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cfe:	4b1b      	ldr	r3, [pc, #108]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1f0      	bne.n	8001cec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0308 	and.w	r3, r3, #8
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d036      	beq.n	8001d84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	695b      	ldr	r3, [r3, #20]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d016      	beq.n	8001d4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d1e:	4b15      	ldr	r3, [pc, #84]	@ (8001d74 <HAL_RCC_OscConfig+0x248>)
 8001d20:	2201      	movs	r2, #1
 8001d22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d24:	f7ff fbf0 	bl	8001508 <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d2c:	f7ff fbec 	bl	8001508 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e167      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d6c <HAL_RCC_OscConfig+0x240>)
 8001d40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0f0      	beq.n	8001d2c <HAL_RCC_OscConfig+0x200>
 8001d4a:	e01b      	b.n	8001d84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d4c:	4b09      	ldr	r3, [pc, #36]	@ (8001d74 <HAL_RCC_OscConfig+0x248>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d52:	f7ff fbd9 	bl	8001508 <HAL_GetTick>
 8001d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d58:	e00e      	b.n	8001d78 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d5a:	f7ff fbd5 	bl	8001508 <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d907      	bls.n	8001d78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e150      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	42470000 	.word	0x42470000
 8001d74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d78:	4b88      	ldr	r3, [pc, #544]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001d7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d1ea      	bne.n	8001d5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0304 	and.w	r3, r3, #4
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f000 8097 	beq.w	8001ec0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d92:	2300      	movs	r3, #0
 8001d94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d96:	4b81      	ldr	r3, [pc, #516]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10f      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	60bb      	str	r3, [r7, #8]
 8001da6:	4b7d      	ldr	r3, [pc, #500]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	4a7c      	ldr	r2, [pc, #496]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db2:	4b7a      	ldr	r3, [pc, #488]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dba:	60bb      	str	r3, [r7, #8]
 8001dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc2:	4b77      	ldr	r3, [pc, #476]	@ (8001fa0 <HAL_RCC_OscConfig+0x474>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d118      	bne.n	8001e00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dce:	4b74      	ldr	r3, [pc, #464]	@ (8001fa0 <HAL_RCC_OscConfig+0x474>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a73      	ldr	r2, [pc, #460]	@ (8001fa0 <HAL_RCC_OscConfig+0x474>)
 8001dd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dda:	f7ff fb95 	bl	8001508 <HAL_GetTick>
 8001dde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de0:	e008      	b.n	8001df4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001de2:	f7ff fb91 	bl	8001508 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e10c      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df4:	4b6a      	ldr	r3, [pc, #424]	@ (8001fa0 <HAL_RCC_OscConfig+0x474>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d0f0      	beq.n	8001de2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d106      	bne.n	8001e16 <HAL_RCC_OscConfig+0x2ea>
 8001e08:	4b64      	ldr	r3, [pc, #400]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e0c:	4a63      	ldr	r2, [pc, #396]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e0e:	f043 0301 	orr.w	r3, r3, #1
 8001e12:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e14:	e01c      	b.n	8001e50 <HAL_RCC_OscConfig+0x324>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	2b05      	cmp	r3, #5
 8001e1c:	d10c      	bne.n	8001e38 <HAL_RCC_OscConfig+0x30c>
 8001e1e:	4b5f      	ldr	r3, [pc, #380]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e22:	4a5e      	ldr	r2, [pc, #376]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e24:	f043 0304 	orr.w	r3, r3, #4
 8001e28:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e2a:	4b5c      	ldr	r3, [pc, #368]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e2e:	4a5b      	ldr	r2, [pc, #364]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e36:	e00b      	b.n	8001e50 <HAL_RCC_OscConfig+0x324>
 8001e38:	4b58      	ldr	r3, [pc, #352]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e3c:	4a57      	ldr	r2, [pc, #348]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e3e:	f023 0301 	bic.w	r3, r3, #1
 8001e42:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e44:	4b55      	ldr	r3, [pc, #340]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e48:	4a54      	ldr	r2, [pc, #336]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e4a:	f023 0304 	bic.w	r3, r3, #4
 8001e4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d015      	beq.n	8001e84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e58:	f7ff fb56 	bl	8001508 <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e5e:	e00a      	b.n	8001e76 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e60:	f7ff fb52 	bl	8001508 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d901      	bls.n	8001e76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e0cb      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e76:	4b49      	ldr	r3, [pc, #292]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001e78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d0ee      	beq.n	8001e60 <HAL_RCC_OscConfig+0x334>
 8001e82:	e014      	b.n	8001eae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e84:	f7ff fb40 	bl	8001508 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e8a:	e00a      	b.n	8001ea2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8c:	f7ff fb3c 	bl	8001508 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e0b5      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ea2:	4b3e      	ldr	r3, [pc, #248]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1ee      	bne.n	8001e8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001eae:	7dfb      	ldrb	r3, [r7, #23]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d105      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eb4:	4b39      	ldr	r3, [pc, #228]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb8:	4a38      	ldr	r2, [pc, #224]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001eba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ebe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	f000 80a1 	beq.w	800200c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001eca:	4b34      	ldr	r3, [pc, #208]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	f003 030c 	and.w	r3, r3, #12
 8001ed2:	2b08      	cmp	r3, #8
 8001ed4:	d05c      	beq.n	8001f90 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	699b      	ldr	r3, [r3, #24]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d141      	bne.n	8001f62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ede:	4b31      	ldr	r3, [pc, #196]	@ (8001fa4 <HAL_RCC_OscConfig+0x478>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee4:	f7ff fb10 	bl	8001508 <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eec:	f7ff fb0c 	bl	8001508 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e087      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001efe:	4b27      	ldr	r3, [pc, #156]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f0      	bne.n	8001eec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	69da      	ldr	r2, [r3, #28]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a1b      	ldr	r3, [r3, #32]
 8001f12:	431a      	orrs	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f18:	019b      	lsls	r3, r3, #6
 8001f1a:	431a      	orrs	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f20:	085b      	lsrs	r3, r3, #1
 8001f22:	3b01      	subs	r3, #1
 8001f24:	041b      	lsls	r3, r3, #16
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f2c:	061b      	lsls	r3, r3, #24
 8001f2e:	491b      	ldr	r1, [pc, #108]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f34:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa4 <HAL_RCC_OscConfig+0x478>)
 8001f36:	2201      	movs	r2, #1
 8001f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3a:	f7ff fae5 	bl	8001508 <HAL_GetTick>
 8001f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f42:	f7ff fae1 	bl	8001508 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e05c      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f54:	4b11      	ldr	r3, [pc, #68]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0f0      	beq.n	8001f42 <HAL_RCC_OscConfig+0x416>
 8001f60:	e054      	b.n	800200c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f62:	4b10      	ldr	r3, [pc, #64]	@ (8001fa4 <HAL_RCC_OscConfig+0x478>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f68:	f7ff face 	bl	8001508 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6e:	e008      	b.n	8001f82 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f70:	f7ff faca 	bl	8001508 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e045      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f82:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <HAL_RCC_OscConfig+0x470>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1f0      	bne.n	8001f70 <HAL_RCC_OscConfig+0x444>
 8001f8e:	e03d      	b.n	800200c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d107      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e038      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40007000 	.word	0x40007000
 8001fa4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fa8:	4b1b      	ldr	r3, [pc, #108]	@ (8002018 <HAL_RCC_OscConfig+0x4ec>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d028      	beq.n	8002008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d121      	bne.n	8002008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d11a      	bne.n	8002008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001fd8:	4013      	ands	r3, r2
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001fde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d111      	bne.n	8002008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fee:	085b      	lsrs	r3, r3, #1
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d107      	bne.n	8002008 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002002:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002004:	429a      	cmp	r2, r3
 8002006:	d001      	beq.n	800200c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e000      	b.n	800200e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3718      	adds	r7, #24
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40023800 	.word	0x40023800

0800201c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d101      	bne.n	8002030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e0cc      	b.n	80021ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002030:	4b68      	ldr	r3, [pc, #416]	@ (80021d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 030f 	and.w	r3, r3, #15
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	429a      	cmp	r2, r3
 800203c:	d90c      	bls.n	8002058 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203e:	4b65      	ldr	r3, [pc, #404]	@ (80021d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	b2d2      	uxtb	r2, r2
 8002044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002046:	4b63      	ldr	r3, [pc, #396]	@ (80021d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	d001      	beq.n	8002058 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e0b8      	b.n	80021ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d020      	beq.n	80020a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	2b00      	cmp	r3, #0
 800206e:	d005      	beq.n	800207c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002070:	4b59      	ldr	r3, [pc, #356]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	4a58      	ldr	r2, [pc, #352]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002076:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800207a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0308 	and.w	r3, r3, #8
 8002084:	2b00      	cmp	r3, #0
 8002086:	d005      	beq.n	8002094 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002088:	4b53      	ldr	r3, [pc, #332]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	4a52      	ldr	r2, [pc, #328]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 800208e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002092:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002094:	4b50      	ldr	r3, [pc, #320]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	494d      	ldr	r1, [pc, #308]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d044      	beq.n	800213c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d107      	bne.n	80020ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ba:	4b47      	ldr	r3, [pc, #284]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d119      	bne.n	80020fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e07f      	b.n	80021ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d003      	beq.n	80020da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020d6:	2b03      	cmp	r3, #3
 80020d8:	d107      	bne.n	80020ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020da:	4b3f      	ldr	r3, [pc, #252]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d109      	bne.n	80020fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e06f      	b.n	80021ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ea:	4b3b      	ldr	r3, [pc, #236]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e067      	b.n	80021ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020fa:	4b37      	ldr	r3, [pc, #220]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f023 0203 	bic.w	r2, r3, #3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	4934      	ldr	r1, [pc, #208]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002108:	4313      	orrs	r3, r2
 800210a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800210c:	f7ff f9fc 	bl	8001508 <HAL_GetTick>
 8002110:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002112:	e00a      	b.n	800212a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002114:	f7ff f9f8 	bl	8001508 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002122:	4293      	cmp	r3, r2
 8002124:	d901      	bls.n	800212a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e04f      	b.n	80021ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800212a:	4b2b      	ldr	r3, [pc, #172]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 020c 	and.w	r2, r3, #12
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	429a      	cmp	r2, r3
 800213a:	d1eb      	bne.n	8002114 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800213c:	4b25      	ldr	r3, [pc, #148]	@ (80021d4 <HAL_RCC_ClockConfig+0x1b8>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 030f 	and.w	r3, r3, #15
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	429a      	cmp	r2, r3
 8002148:	d20c      	bcs.n	8002164 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800214a:	4b22      	ldr	r3, [pc, #136]	@ (80021d4 <HAL_RCC_ClockConfig+0x1b8>)
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	b2d2      	uxtb	r2, r2
 8002150:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002152:	4b20      	ldr	r3, [pc, #128]	@ (80021d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 030f 	and.w	r3, r3, #15
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	429a      	cmp	r2, r3
 800215e:	d001      	beq.n	8002164 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e032      	b.n	80021ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	2b00      	cmp	r3, #0
 800216e:	d008      	beq.n	8002182 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002170:	4b19      	ldr	r3, [pc, #100]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	4916      	ldr	r1, [pc, #88]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 800217e:	4313      	orrs	r3, r2
 8002180:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	2b00      	cmp	r3, #0
 800218c:	d009      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800218e:	4b12      	ldr	r3, [pc, #72]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	490e      	ldr	r1, [pc, #56]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021a2:	f000 f821 	bl	80021e8 <HAL_RCC_GetSysClockFreq>
 80021a6:	4602      	mov	r2, r0
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <HAL_RCC_ClockConfig+0x1bc>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	091b      	lsrs	r3, r3, #4
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	490a      	ldr	r1, [pc, #40]	@ (80021dc <HAL_RCC_ClockConfig+0x1c0>)
 80021b4:	5ccb      	ldrb	r3, [r1, r3]
 80021b6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ba:	4a09      	ldr	r2, [pc, #36]	@ (80021e0 <HAL_RCC_ClockConfig+0x1c4>)
 80021bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80021be:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <HAL_RCC_ClockConfig+0x1c8>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff f95c 	bl	8001480 <HAL_InitTick>

  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40023c00 	.word	0x40023c00
 80021d8:	40023800 	.word	0x40023800
 80021dc:	08008e88 	.word	0x08008e88
 80021e0:	20000000 	.word	0x20000000
 80021e4:	20000004 	.word	0x20000004

080021e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021ec:	b090      	sub	sp, #64	@ 0x40
 80021ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80021f4:	2300      	movs	r3, #0
 80021f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80021f8:	2300      	movs	r3, #0
 80021fa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80021fc:	2300      	movs	r3, #0
 80021fe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002200:	4b59      	ldr	r3, [pc, #356]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x180>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f003 030c 	and.w	r3, r3, #12
 8002208:	2b08      	cmp	r3, #8
 800220a:	d00d      	beq.n	8002228 <HAL_RCC_GetSysClockFreq+0x40>
 800220c:	2b08      	cmp	r3, #8
 800220e:	f200 80a1 	bhi.w	8002354 <HAL_RCC_GetSysClockFreq+0x16c>
 8002212:	2b00      	cmp	r3, #0
 8002214:	d002      	beq.n	800221c <HAL_RCC_GetSysClockFreq+0x34>
 8002216:	2b04      	cmp	r3, #4
 8002218:	d003      	beq.n	8002222 <HAL_RCC_GetSysClockFreq+0x3a>
 800221a:	e09b      	b.n	8002354 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800221c:	4b53      	ldr	r3, [pc, #332]	@ (800236c <HAL_RCC_GetSysClockFreq+0x184>)
 800221e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002220:	e09b      	b.n	800235a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002222:	4b53      	ldr	r3, [pc, #332]	@ (8002370 <HAL_RCC_GetSysClockFreq+0x188>)
 8002224:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002226:	e098      	b.n	800235a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002228:	4b4f      	ldr	r3, [pc, #316]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x180>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002230:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002232:	4b4d      	ldr	r3, [pc, #308]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x180>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d028      	beq.n	8002290 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800223e:	4b4a      	ldr	r3, [pc, #296]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x180>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	099b      	lsrs	r3, r3, #6
 8002244:	2200      	movs	r2, #0
 8002246:	623b      	str	r3, [r7, #32]
 8002248:	627a      	str	r2, [r7, #36]	@ 0x24
 800224a:	6a3b      	ldr	r3, [r7, #32]
 800224c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002250:	2100      	movs	r1, #0
 8002252:	4b47      	ldr	r3, [pc, #284]	@ (8002370 <HAL_RCC_GetSysClockFreq+0x188>)
 8002254:	fb03 f201 	mul.w	r2, r3, r1
 8002258:	2300      	movs	r3, #0
 800225a:	fb00 f303 	mul.w	r3, r0, r3
 800225e:	4413      	add	r3, r2
 8002260:	4a43      	ldr	r2, [pc, #268]	@ (8002370 <HAL_RCC_GetSysClockFreq+0x188>)
 8002262:	fba0 1202 	umull	r1, r2, r0, r2
 8002266:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002268:	460a      	mov	r2, r1
 800226a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800226c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800226e:	4413      	add	r3, r2
 8002270:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002274:	2200      	movs	r2, #0
 8002276:	61bb      	str	r3, [r7, #24]
 8002278:	61fa      	str	r2, [r7, #28]
 800227a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800227e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002282:	f7fe fcf1 	bl	8000c68 <__aeabi_uldivmod>
 8002286:	4602      	mov	r2, r0
 8002288:	460b      	mov	r3, r1
 800228a:	4613      	mov	r3, r2
 800228c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800228e:	e053      	b.n	8002338 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002290:	4b35      	ldr	r3, [pc, #212]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x180>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	099b      	lsrs	r3, r3, #6
 8002296:	2200      	movs	r2, #0
 8002298:	613b      	str	r3, [r7, #16]
 800229a:	617a      	str	r2, [r7, #20]
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80022a2:	f04f 0b00 	mov.w	fp, #0
 80022a6:	4652      	mov	r2, sl
 80022a8:	465b      	mov	r3, fp
 80022aa:	f04f 0000 	mov.w	r0, #0
 80022ae:	f04f 0100 	mov.w	r1, #0
 80022b2:	0159      	lsls	r1, r3, #5
 80022b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022b8:	0150      	lsls	r0, r2, #5
 80022ba:	4602      	mov	r2, r0
 80022bc:	460b      	mov	r3, r1
 80022be:	ebb2 080a 	subs.w	r8, r2, sl
 80022c2:	eb63 090b 	sbc.w	r9, r3, fp
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	f04f 0300 	mov.w	r3, #0
 80022ce:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80022d2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80022d6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80022da:	ebb2 0408 	subs.w	r4, r2, r8
 80022de:	eb63 0509 	sbc.w	r5, r3, r9
 80022e2:	f04f 0200 	mov.w	r2, #0
 80022e6:	f04f 0300 	mov.w	r3, #0
 80022ea:	00eb      	lsls	r3, r5, #3
 80022ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022f0:	00e2      	lsls	r2, r4, #3
 80022f2:	4614      	mov	r4, r2
 80022f4:	461d      	mov	r5, r3
 80022f6:	eb14 030a 	adds.w	r3, r4, sl
 80022fa:	603b      	str	r3, [r7, #0]
 80022fc:	eb45 030b 	adc.w	r3, r5, fp
 8002300:	607b      	str	r3, [r7, #4]
 8002302:	f04f 0200 	mov.w	r2, #0
 8002306:	f04f 0300 	mov.w	r3, #0
 800230a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800230e:	4629      	mov	r1, r5
 8002310:	028b      	lsls	r3, r1, #10
 8002312:	4621      	mov	r1, r4
 8002314:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002318:	4621      	mov	r1, r4
 800231a:	028a      	lsls	r2, r1, #10
 800231c:	4610      	mov	r0, r2
 800231e:	4619      	mov	r1, r3
 8002320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002322:	2200      	movs	r2, #0
 8002324:	60bb      	str	r3, [r7, #8]
 8002326:	60fa      	str	r2, [r7, #12]
 8002328:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800232c:	f7fe fc9c 	bl	8000c68 <__aeabi_uldivmod>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	4613      	mov	r3, r2
 8002336:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002338:	4b0b      	ldr	r3, [pc, #44]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x180>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	0c1b      	lsrs	r3, r3, #16
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	3301      	adds	r3, #1
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002348:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800234a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800234c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002350:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002352:	e002      	b.n	800235a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002354:	4b05      	ldr	r3, [pc, #20]	@ (800236c <HAL_RCC_GetSysClockFreq+0x184>)
 8002356:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002358:	bf00      	nop
    }
  }
  return sysclockfreq;
 800235a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800235c:	4618      	mov	r0, r3
 800235e:	3740      	adds	r7, #64	@ 0x40
 8002360:	46bd      	mov	sp, r7
 8002362:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002366:	bf00      	nop
 8002368:	40023800 	.word	0x40023800
 800236c:	00f42400 	.word	0x00f42400
 8002370:	017d7840 	.word	0x017d7840

08002374 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002378:	4b03      	ldr	r3, [pc, #12]	@ (8002388 <HAL_RCC_GetHCLKFreq+0x14>)
 800237a:	681b      	ldr	r3, [r3, #0]
}
 800237c:	4618      	mov	r0, r3
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	20000000 	.word	0x20000000

0800238c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002390:	f7ff fff0 	bl	8002374 <HAL_RCC_GetHCLKFreq>
 8002394:	4602      	mov	r2, r0
 8002396:	4b05      	ldr	r3, [pc, #20]	@ (80023ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	0a9b      	lsrs	r3, r3, #10
 800239c:	f003 0307 	and.w	r3, r3, #7
 80023a0:	4903      	ldr	r1, [pc, #12]	@ (80023b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023a2:	5ccb      	ldrb	r3, [r1, r3]
 80023a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40023800 	.word	0x40023800
 80023b0:	08008e98 	.word	0x08008e98

080023b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80023b8:	f7ff ffdc 	bl	8002374 <HAL_RCC_GetHCLKFreq>
 80023bc:	4602      	mov	r2, r0
 80023be:	4b05      	ldr	r3, [pc, #20]	@ (80023d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	0b5b      	lsrs	r3, r3, #13
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	4903      	ldr	r1, [pc, #12]	@ (80023d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023ca:	5ccb      	ldrb	r3, [r1, r3]
 80023cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40023800 	.word	0x40023800
 80023d8:	08008e98 	.word	0x08008e98

080023dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e042      	b.n	8002474 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d106      	bne.n	8002408 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f7fe fea0 	bl	8001148 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2224      	movs	r2, #36	@ 0x24
 800240c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68da      	ldr	r2, [r3, #12]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800241e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 f973 	bl	800270c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	691a      	ldr	r2, [r3, #16]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002434:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	695a      	ldr	r2, [r3, #20]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002444:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68da      	ldr	r2, [r3, #12]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002454:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2220      	movs	r2, #32
 8002460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2220      	movs	r2, #32
 8002468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08a      	sub	sp, #40	@ 0x28
 8002480:	af02      	add	r7, sp, #8
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	603b      	str	r3, [r7, #0]
 8002488:	4613      	mov	r3, r2
 800248a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002496:	b2db      	uxtb	r3, r3
 8002498:	2b20      	cmp	r3, #32
 800249a:	d175      	bne.n	8002588 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d002      	beq.n	80024a8 <HAL_UART_Transmit+0x2c>
 80024a2:	88fb      	ldrh	r3, [r7, #6]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d101      	bne.n	80024ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e06e      	b.n	800258a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2200      	movs	r2, #0
 80024b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2221      	movs	r2, #33	@ 0x21
 80024b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024ba:	f7ff f825 	bl	8001508 <HAL_GetTick>
 80024be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	88fa      	ldrh	r2, [r7, #6]
 80024c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	88fa      	ldrh	r2, [r7, #6]
 80024ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024d4:	d108      	bne.n	80024e8 <HAL_UART_Transmit+0x6c>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d104      	bne.n	80024e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80024de:	2300      	movs	r3, #0
 80024e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	61bb      	str	r3, [r7, #24]
 80024e6:	e003      	b.n	80024f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024ec:	2300      	movs	r3, #0
 80024ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80024f0:	e02e      	b.n	8002550 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2200      	movs	r2, #0
 80024fa:	2180      	movs	r1, #128	@ 0x80
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f000 f848 	bl	8002592 <UART_WaitOnFlagUntilTimeout>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d005      	beq.n	8002514 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2220      	movs	r2, #32
 800250c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e03a      	b.n	800258a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d10b      	bne.n	8002532 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	881b      	ldrh	r3, [r3, #0]
 800251e:	461a      	mov	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002528:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	3302      	adds	r3, #2
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	e007      	b.n	8002542 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	781a      	ldrb	r2, [r3, #0]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	3301      	adds	r3, #1
 8002540:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002546:	b29b      	uxth	r3, r3
 8002548:	3b01      	subs	r3, #1
 800254a:	b29a      	uxth	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002554:	b29b      	uxth	r3, r3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1cb      	bne.n	80024f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	2200      	movs	r2, #0
 8002562:	2140      	movs	r1, #64	@ 0x40
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 f814 	bl	8002592 <UART_WaitOnFlagUntilTimeout>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d005      	beq.n	800257c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2220      	movs	r2, #32
 8002574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e006      	b.n	800258a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2220      	movs	r2, #32
 8002580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002584:	2300      	movs	r3, #0
 8002586:	e000      	b.n	800258a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002588:	2302      	movs	r3, #2
  }
}
 800258a:	4618      	mov	r0, r3
 800258c:	3720      	adds	r7, #32
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b086      	sub	sp, #24
 8002596:	af00      	add	r7, sp, #0
 8002598:	60f8      	str	r0, [r7, #12]
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	603b      	str	r3, [r7, #0]
 800259e:	4613      	mov	r3, r2
 80025a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025a2:	e03b      	b.n	800261c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025a4:	6a3b      	ldr	r3, [r7, #32]
 80025a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025aa:	d037      	beq.n	800261c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025ac:	f7fe ffac 	bl	8001508 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	6a3a      	ldr	r2, [r7, #32]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d302      	bcc.n	80025c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80025bc:	6a3b      	ldr	r3, [r7, #32]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e03a      	b.n	800263c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	f003 0304 	and.w	r3, r3, #4
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d023      	beq.n	800261c <UART_WaitOnFlagUntilTimeout+0x8a>
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	2b80      	cmp	r3, #128	@ 0x80
 80025d8:	d020      	beq.n	800261c <UART_WaitOnFlagUntilTimeout+0x8a>
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	2b40      	cmp	r3, #64	@ 0x40
 80025de:	d01d      	beq.n	800261c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d116      	bne.n	800261c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	617b      	str	r3, [r7, #20]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	617b      	str	r3, [r7, #20]
 8002602:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002604:	68f8      	ldr	r0, [r7, #12]
 8002606:	f000 f81d 	bl	8002644 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2208      	movs	r2, #8
 800260e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e00f      	b.n	800263c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	4013      	ands	r3, r2
 8002626:	68ba      	ldr	r2, [r7, #8]
 8002628:	429a      	cmp	r2, r3
 800262a:	bf0c      	ite	eq
 800262c:	2301      	moveq	r3, #1
 800262e:	2300      	movne	r3, #0
 8002630:	b2db      	uxtb	r3, r3
 8002632:	461a      	mov	r2, r3
 8002634:	79fb      	ldrb	r3, [r7, #7]
 8002636:	429a      	cmp	r2, r3
 8002638:	d0b4      	beq.n	80025a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002644:	b480      	push	{r7}
 8002646:	b095      	sub	sp, #84	@ 0x54
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	330c      	adds	r3, #12
 8002652:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002654:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002656:	e853 3f00 	ldrex	r3, [r3]
 800265a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800265c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800265e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002662:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	330c      	adds	r3, #12
 800266a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800266c:	643a      	str	r2, [r7, #64]	@ 0x40
 800266e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002670:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002672:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002674:	e841 2300 	strex	r3, r2, [r1]
 8002678:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800267a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1e5      	bne.n	800264c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	3314      	adds	r3, #20
 8002686:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	e853 3f00 	ldrex	r3, [r3]
 800268e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	f023 0301 	bic.w	r3, r3, #1
 8002696:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	3314      	adds	r3, #20
 800269e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80026a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026a8:	e841 2300 	strex	r3, r2, [r1]
 80026ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80026ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d1e5      	bne.n	8002680 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d119      	bne.n	80026f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	330c      	adds	r3, #12
 80026c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	e853 3f00 	ldrex	r3, [r3]
 80026ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f023 0310 	bic.w	r3, r3, #16
 80026d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	330c      	adds	r3, #12
 80026da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80026dc:	61ba      	str	r2, [r7, #24]
 80026de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026e0:	6979      	ldr	r1, [r7, #20]
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	e841 2300 	strex	r3, r2, [r1]
 80026e8:	613b      	str	r3, [r7, #16]
   return(result);
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1e5      	bne.n	80026bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2220      	movs	r2, #32
 80026f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80026fe:	bf00      	nop
 8002700:	3754      	adds	r7, #84	@ 0x54
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
	...

0800270c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800270c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002710:	b0c0      	sub	sp, #256	@ 0x100
 8002712:	af00      	add	r7, sp, #0
 8002714:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	691b      	ldr	r3, [r3, #16]
 8002720:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002728:	68d9      	ldr	r1, [r3, #12]
 800272a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	ea40 0301 	orr.w	r3, r0, r1
 8002734:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	431a      	orrs	r2, r3
 8002744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	431a      	orrs	r2, r3
 800274c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	4313      	orrs	r3, r2
 8002754:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002764:	f021 010c 	bic.w	r1, r1, #12
 8002768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002772:	430b      	orrs	r3, r1
 8002774:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002786:	6999      	ldr	r1, [r3, #24]
 8002788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	ea40 0301 	orr.w	r3, r0, r1
 8002792:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	4b8f      	ldr	r3, [pc, #572]	@ (80029d8 <UART_SetConfig+0x2cc>)
 800279c:	429a      	cmp	r2, r3
 800279e:	d005      	beq.n	80027ac <UART_SetConfig+0xa0>
 80027a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	4b8d      	ldr	r3, [pc, #564]	@ (80029dc <UART_SetConfig+0x2d0>)
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d104      	bne.n	80027b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80027ac:	f7ff fe02 	bl	80023b4 <HAL_RCC_GetPCLK2Freq>
 80027b0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80027b4:	e003      	b.n	80027be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80027b6:	f7ff fde9 	bl	800238c <HAL_RCC_GetPCLK1Freq>
 80027ba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027c2:	69db      	ldr	r3, [r3, #28]
 80027c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027c8:	f040 810c 	bne.w	80029e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80027cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027d0:	2200      	movs	r2, #0
 80027d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80027d6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80027da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80027de:	4622      	mov	r2, r4
 80027e0:	462b      	mov	r3, r5
 80027e2:	1891      	adds	r1, r2, r2
 80027e4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80027e6:	415b      	adcs	r3, r3
 80027e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80027ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80027ee:	4621      	mov	r1, r4
 80027f0:	eb12 0801 	adds.w	r8, r2, r1
 80027f4:	4629      	mov	r1, r5
 80027f6:	eb43 0901 	adc.w	r9, r3, r1
 80027fa:	f04f 0200 	mov.w	r2, #0
 80027fe:	f04f 0300 	mov.w	r3, #0
 8002802:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002806:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800280a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800280e:	4690      	mov	r8, r2
 8002810:	4699      	mov	r9, r3
 8002812:	4623      	mov	r3, r4
 8002814:	eb18 0303 	adds.w	r3, r8, r3
 8002818:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800281c:	462b      	mov	r3, r5
 800281e:	eb49 0303 	adc.w	r3, r9, r3
 8002822:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002832:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002836:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800283a:	460b      	mov	r3, r1
 800283c:	18db      	adds	r3, r3, r3
 800283e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002840:	4613      	mov	r3, r2
 8002842:	eb42 0303 	adc.w	r3, r2, r3
 8002846:	657b      	str	r3, [r7, #84]	@ 0x54
 8002848:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800284c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002850:	f7fe fa0a 	bl	8000c68 <__aeabi_uldivmod>
 8002854:	4602      	mov	r2, r0
 8002856:	460b      	mov	r3, r1
 8002858:	4b61      	ldr	r3, [pc, #388]	@ (80029e0 <UART_SetConfig+0x2d4>)
 800285a:	fba3 2302 	umull	r2, r3, r3, r2
 800285e:	095b      	lsrs	r3, r3, #5
 8002860:	011c      	lsls	r4, r3, #4
 8002862:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002866:	2200      	movs	r2, #0
 8002868:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800286c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002870:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002874:	4642      	mov	r2, r8
 8002876:	464b      	mov	r3, r9
 8002878:	1891      	adds	r1, r2, r2
 800287a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800287c:	415b      	adcs	r3, r3
 800287e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002880:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002884:	4641      	mov	r1, r8
 8002886:	eb12 0a01 	adds.w	sl, r2, r1
 800288a:	4649      	mov	r1, r9
 800288c:	eb43 0b01 	adc.w	fp, r3, r1
 8002890:	f04f 0200 	mov.w	r2, #0
 8002894:	f04f 0300 	mov.w	r3, #0
 8002898:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800289c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80028a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028a4:	4692      	mov	sl, r2
 80028a6:	469b      	mov	fp, r3
 80028a8:	4643      	mov	r3, r8
 80028aa:	eb1a 0303 	adds.w	r3, sl, r3
 80028ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80028b2:	464b      	mov	r3, r9
 80028b4:	eb4b 0303 	adc.w	r3, fp, r3
 80028b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80028bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80028c8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80028cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80028d0:	460b      	mov	r3, r1
 80028d2:	18db      	adds	r3, r3, r3
 80028d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80028d6:	4613      	mov	r3, r2
 80028d8:	eb42 0303 	adc.w	r3, r2, r3
 80028dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80028de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80028e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80028e6:	f7fe f9bf 	bl	8000c68 <__aeabi_uldivmod>
 80028ea:	4602      	mov	r2, r0
 80028ec:	460b      	mov	r3, r1
 80028ee:	4611      	mov	r1, r2
 80028f0:	4b3b      	ldr	r3, [pc, #236]	@ (80029e0 <UART_SetConfig+0x2d4>)
 80028f2:	fba3 2301 	umull	r2, r3, r3, r1
 80028f6:	095b      	lsrs	r3, r3, #5
 80028f8:	2264      	movs	r2, #100	@ 0x64
 80028fa:	fb02 f303 	mul.w	r3, r2, r3
 80028fe:	1acb      	subs	r3, r1, r3
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002906:	4b36      	ldr	r3, [pc, #216]	@ (80029e0 <UART_SetConfig+0x2d4>)
 8002908:	fba3 2302 	umull	r2, r3, r3, r2
 800290c:	095b      	lsrs	r3, r3, #5
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002914:	441c      	add	r4, r3
 8002916:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800291a:	2200      	movs	r2, #0
 800291c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002920:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002924:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002928:	4642      	mov	r2, r8
 800292a:	464b      	mov	r3, r9
 800292c:	1891      	adds	r1, r2, r2
 800292e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002930:	415b      	adcs	r3, r3
 8002932:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002934:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002938:	4641      	mov	r1, r8
 800293a:	1851      	adds	r1, r2, r1
 800293c:	6339      	str	r1, [r7, #48]	@ 0x30
 800293e:	4649      	mov	r1, r9
 8002940:	414b      	adcs	r3, r1
 8002942:	637b      	str	r3, [r7, #52]	@ 0x34
 8002944:	f04f 0200 	mov.w	r2, #0
 8002948:	f04f 0300 	mov.w	r3, #0
 800294c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002950:	4659      	mov	r1, fp
 8002952:	00cb      	lsls	r3, r1, #3
 8002954:	4651      	mov	r1, sl
 8002956:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800295a:	4651      	mov	r1, sl
 800295c:	00ca      	lsls	r2, r1, #3
 800295e:	4610      	mov	r0, r2
 8002960:	4619      	mov	r1, r3
 8002962:	4603      	mov	r3, r0
 8002964:	4642      	mov	r2, r8
 8002966:	189b      	adds	r3, r3, r2
 8002968:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800296c:	464b      	mov	r3, r9
 800296e:	460a      	mov	r2, r1
 8002970:	eb42 0303 	adc.w	r3, r2, r3
 8002974:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002984:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002988:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800298c:	460b      	mov	r3, r1
 800298e:	18db      	adds	r3, r3, r3
 8002990:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002992:	4613      	mov	r3, r2
 8002994:	eb42 0303 	adc.w	r3, r2, r3
 8002998:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800299a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800299e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80029a2:	f7fe f961 	bl	8000c68 <__aeabi_uldivmod>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4b0d      	ldr	r3, [pc, #52]	@ (80029e0 <UART_SetConfig+0x2d4>)
 80029ac:	fba3 1302 	umull	r1, r3, r3, r2
 80029b0:	095b      	lsrs	r3, r3, #5
 80029b2:	2164      	movs	r1, #100	@ 0x64
 80029b4:	fb01 f303 	mul.w	r3, r1, r3
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	00db      	lsls	r3, r3, #3
 80029bc:	3332      	adds	r3, #50	@ 0x32
 80029be:	4a08      	ldr	r2, [pc, #32]	@ (80029e0 <UART_SetConfig+0x2d4>)
 80029c0:	fba2 2303 	umull	r2, r3, r2, r3
 80029c4:	095b      	lsrs	r3, r3, #5
 80029c6:	f003 0207 	and.w	r2, r3, #7
 80029ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4422      	add	r2, r4
 80029d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80029d4:	e106      	b.n	8002be4 <UART_SetConfig+0x4d8>
 80029d6:	bf00      	nop
 80029d8:	40011000 	.word	0x40011000
 80029dc:	40011400 	.word	0x40011400
 80029e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80029e8:	2200      	movs	r2, #0
 80029ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80029ee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80029f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80029f6:	4642      	mov	r2, r8
 80029f8:	464b      	mov	r3, r9
 80029fa:	1891      	adds	r1, r2, r2
 80029fc:	6239      	str	r1, [r7, #32]
 80029fe:	415b      	adcs	r3, r3
 8002a00:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a06:	4641      	mov	r1, r8
 8002a08:	1854      	adds	r4, r2, r1
 8002a0a:	4649      	mov	r1, r9
 8002a0c:	eb43 0501 	adc.w	r5, r3, r1
 8002a10:	f04f 0200 	mov.w	r2, #0
 8002a14:	f04f 0300 	mov.w	r3, #0
 8002a18:	00eb      	lsls	r3, r5, #3
 8002a1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a1e:	00e2      	lsls	r2, r4, #3
 8002a20:	4614      	mov	r4, r2
 8002a22:	461d      	mov	r5, r3
 8002a24:	4643      	mov	r3, r8
 8002a26:	18e3      	adds	r3, r4, r3
 8002a28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002a2c:	464b      	mov	r3, r9
 8002a2e:	eb45 0303 	adc.w	r3, r5, r3
 8002a32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002a42:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	f04f 0300 	mov.w	r3, #0
 8002a4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002a52:	4629      	mov	r1, r5
 8002a54:	008b      	lsls	r3, r1, #2
 8002a56:	4621      	mov	r1, r4
 8002a58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a5c:	4621      	mov	r1, r4
 8002a5e:	008a      	lsls	r2, r1, #2
 8002a60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002a64:	f7fe f900 	bl	8000c68 <__aeabi_uldivmod>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	460b      	mov	r3, r1
 8002a6c:	4b60      	ldr	r3, [pc, #384]	@ (8002bf0 <UART_SetConfig+0x4e4>)
 8002a6e:	fba3 2302 	umull	r2, r3, r3, r2
 8002a72:	095b      	lsrs	r3, r3, #5
 8002a74:	011c      	lsls	r4, r3, #4
 8002a76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a80:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a84:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002a88:	4642      	mov	r2, r8
 8002a8a:	464b      	mov	r3, r9
 8002a8c:	1891      	adds	r1, r2, r2
 8002a8e:	61b9      	str	r1, [r7, #24]
 8002a90:	415b      	adcs	r3, r3
 8002a92:	61fb      	str	r3, [r7, #28]
 8002a94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a98:	4641      	mov	r1, r8
 8002a9a:	1851      	adds	r1, r2, r1
 8002a9c:	6139      	str	r1, [r7, #16]
 8002a9e:	4649      	mov	r1, r9
 8002aa0:	414b      	adcs	r3, r1
 8002aa2:	617b      	str	r3, [r7, #20]
 8002aa4:	f04f 0200 	mov.w	r2, #0
 8002aa8:	f04f 0300 	mov.w	r3, #0
 8002aac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ab0:	4659      	mov	r1, fp
 8002ab2:	00cb      	lsls	r3, r1, #3
 8002ab4:	4651      	mov	r1, sl
 8002ab6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002aba:	4651      	mov	r1, sl
 8002abc:	00ca      	lsls	r2, r1, #3
 8002abe:	4610      	mov	r0, r2
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	4642      	mov	r2, r8
 8002ac6:	189b      	adds	r3, r3, r2
 8002ac8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002acc:	464b      	mov	r3, r9
 8002ace:	460a      	mov	r2, r1
 8002ad0:	eb42 0303 	adc.w	r3, r2, r3
 8002ad4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002ae2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002ae4:	f04f 0200 	mov.w	r2, #0
 8002ae8:	f04f 0300 	mov.w	r3, #0
 8002aec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002af0:	4649      	mov	r1, r9
 8002af2:	008b      	lsls	r3, r1, #2
 8002af4:	4641      	mov	r1, r8
 8002af6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002afa:	4641      	mov	r1, r8
 8002afc:	008a      	lsls	r2, r1, #2
 8002afe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002b02:	f7fe f8b1 	bl	8000c68 <__aeabi_uldivmod>
 8002b06:	4602      	mov	r2, r0
 8002b08:	460b      	mov	r3, r1
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4b38      	ldr	r3, [pc, #224]	@ (8002bf0 <UART_SetConfig+0x4e4>)
 8002b0e:	fba3 2301 	umull	r2, r3, r3, r1
 8002b12:	095b      	lsrs	r3, r3, #5
 8002b14:	2264      	movs	r2, #100	@ 0x64
 8002b16:	fb02 f303 	mul.w	r3, r2, r3
 8002b1a:	1acb      	subs	r3, r1, r3
 8002b1c:	011b      	lsls	r3, r3, #4
 8002b1e:	3332      	adds	r3, #50	@ 0x32
 8002b20:	4a33      	ldr	r2, [pc, #204]	@ (8002bf0 <UART_SetConfig+0x4e4>)
 8002b22:	fba2 2303 	umull	r2, r3, r2, r3
 8002b26:	095b      	lsrs	r3, r3, #5
 8002b28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b2c:	441c      	add	r4, r3
 8002b2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b32:	2200      	movs	r2, #0
 8002b34:	673b      	str	r3, [r7, #112]	@ 0x70
 8002b36:	677a      	str	r2, [r7, #116]	@ 0x74
 8002b38:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002b3c:	4642      	mov	r2, r8
 8002b3e:	464b      	mov	r3, r9
 8002b40:	1891      	adds	r1, r2, r2
 8002b42:	60b9      	str	r1, [r7, #8]
 8002b44:	415b      	adcs	r3, r3
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b4c:	4641      	mov	r1, r8
 8002b4e:	1851      	adds	r1, r2, r1
 8002b50:	6039      	str	r1, [r7, #0]
 8002b52:	4649      	mov	r1, r9
 8002b54:	414b      	adcs	r3, r1
 8002b56:	607b      	str	r3, [r7, #4]
 8002b58:	f04f 0200 	mov.w	r2, #0
 8002b5c:	f04f 0300 	mov.w	r3, #0
 8002b60:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002b64:	4659      	mov	r1, fp
 8002b66:	00cb      	lsls	r3, r1, #3
 8002b68:	4651      	mov	r1, sl
 8002b6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b6e:	4651      	mov	r1, sl
 8002b70:	00ca      	lsls	r2, r1, #3
 8002b72:	4610      	mov	r0, r2
 8002b74:	4619      	mov	r1, r3
 8002b76:	4603      	mov	r3, r0
 8002b78:	4642      	mov	r2, r8
 8002b7a:	189b      	adds	r3, r3, r2
 8002b7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b7e:	464b      	mov	r3, r9
 8002b80:	460a      	mov	r2, r1
 8002b82:	eb42 0303 	adc.w	r3, r2, r3
 8002b86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b92:	667a      	str	r2, [r7, #100]	@ 0x64
 8002b94:	f04f 0200 	mov.w	r2, #0
 8002b98:	f04f 0300 	mov.w	r3, #0
 8002b9c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002ba0:	4649      	mov	r1, r9
 8002ba2:	008b      	lsls	r3, r1, #2
 8002ba4:	4641      	mov	r1, r8
 8002ba6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002baa:	4641      	mov	r1, r8
 8002bac:	008a      	lsls	r2, r1, #2
 8002bae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002bb2:	f7fe f859 	bl	8000c68 <__aeabi_uldivmod>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	460b      	mov	r3, r1
 8002bba:	4b0d      	ldr	r3, [pc, #52]	@ (8002bf0 <UART_SetConfig+0x4e4>)
 8002bbc:	fba3 1302 	umull	r1, r3, r3, r2
 8002bc0:	095b      	lsrs	r3, r3, #5
 8002bc2:	2164      	movs	r1, #100	@ 0x64
 8002bc4:	fb01 f303 	mul.w	r3, r1, r3
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	011b      	lsls	r3, r3, #4
 8002bcc:	3332      	adds	r3, #50	@ 0x32
 8002bce:	4a08      	ldr	r2, [pc, #32]	@ (8002bf0 <UART_SetConfig+0x4e4>)
 8002bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd4:	095b      	lsrs	r3, r3, #5
 8002bd6:	f003 020f 	and.w	r2, r3, #15
 8002bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4422      	add	r2, r4
 8002be2:	609a      	str	r2, [r3, #8]
}
 8002be4:	bf00      	nop
 8002be6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002bea:	46bd      	mov	sp, r7
 8002bec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bf0:	51eb851f 	.word	0x51eb851f

08002bf4 <ai_log_err>:

/* Global variable to store input value for use in post_process */
static float last_input_value = 0.0f;

static void ai_log_err(const ai_error err, const char *fct)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d009      	beq.n	8002c18 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8002c04:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8002c06:	461a      	mov	r2, r3
        err.type, err.code);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8002c0e:	6839      	ldr	r1, [r7, #0]
 8002c10:	4807      	ldr	r0, [pc, #28]	@ (8002c30 <ai_log_err+0x3c>)
 8002c12:	f003 ffa3 	bl	8006b5c <iprintf>
 8002c16:	e009      	b.n	8002c2c <ai_log_err+0x38>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8002c18:	793b      	ldrb	r3, [r7, #4]
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8002c22:	461a      	mov	r2, r3
 8002c24:	4803      	ldr	r0, [pc, #12]	@ (8002c34 <ai_log_err+0x40>)
 8002c26:	f003 ff99 	bl	8006b5c <iprintf>

  do {} while (1);
 8002c2a:	bf00      	nop
 8002c2c:	bf00      	nop
 8002c2e:	e7fd      	b.n	8002c2c <ai_log_err+0x38>
 8002c30:	08008d20 	.word	0x08008d20
 8002c34:	08008d54 	.word	0x08008d54

08002c38 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_sin_model_create_and_init(&sin_model, act_addr, NULL);
 8002c40:	2200      	movs	r2, #0
 8002c42:	6879      	ldr	r1, [r7, #4]
 8002c44:	4828      	ldr	r0, [pc, #160]	@ (8002ce8 <ai_boostrap+0xb0>)
 8002c46:	f000 fab3 	bl	80031b0 <ai_sin_model_create_and_init>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 8002c4e:	7b3b      	ldrb	r3, [r7, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d006      	beq.n	8002c62 <ai_boostrap+0x2a>
    ai_log_err(err, "ai_sin_model_create_and_init");
 8002c54:	4925      	ldr	r1, [pc, #148]	@ (8002cec <ai_boostrap+0xb4>)
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f7ff ffcc 	bl	8002bf4 <ai_log_err>
    return -1;
 8002c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c60:	e03e      	b.n	8002ce0 <ai_boostrap+0xa8>
  }

  ai_input = ai_sin_model_inputs_get(sin_model, NULL);
 8002c62:	4b21      	ldr	r3, [pc, #132]	@ (8002ce8 <ai_boostrap+0xb0>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2100      	movs	r1, #0
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f000 fb1f 	bl	80032ac <ai_sin_model_inputs_get>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	4a1f      	ldr	r2, [pc, #124]	@ (8002cf0 <ai_boostrap+0xb8>)
 8002c72:	6013      	str	r3, [r2, #0]
  ai_output = ai_sin_model_outputs_get(sin_model, NULL);
 8002c74:	4b1c      	ldr	r3, [pc, #112]	@ (8002ce8 <ai_boostrap+0xb0>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2100      	movs	r1, #0
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f000 fb30 	bl	80032e0 <ai_sin_model_outputs_get>
 8002c80:	4603      	mov	r3, r0
 8002c82:	4a1c      	ldr	r2, [pc, #112]	@ (8002cf4 <ai_boostrap+0xbc>)
 8002c84:	6013      	str	r3, [r2, #0]

#if defined(AI_SIN_MODEL_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_SIN_MODEL_IN_NUM; idx++) {
 8002c86:	2300      	movs	r3, #0
 8002c88:	617b      	str	r3, [r7, #20]
 8002c8a:	e00f      	b.n	8002cac <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 8002c8c:	4b18      	ldr	r3, [pc, #96]	@ (8002cf0 <ai_boostrap+0xb8>)
 8002c8e:	6819      	ldr	r1, [r3, #0]
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	4613      	mov	r3, r2
 8002c94:	00db      	lsls	r3, r3, #3
 8002c96:	1a9b      	subs	r3, r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	440b      	add	r3, r1
 8002c9c:	685a      	ldr	r2, [r3, #4]
 8002c9e:	4916      	ldr	r1, [pc, #88]	@ (8002cf8 <ai_boostrap+0xc0>)
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_SIN_MODEL_IN_NUM; idx++) {
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	617b      	str	r3, [r7, #20]
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	ddec      	ble.n	8002c8c <ai_boostrap+0x54>

#if defined(AI_SIN_MODEL_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_SIN_MODEL_OUT_NUM; idx++) {
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	613b      	str	r3, [r7, #16]
 8002cb6:	e00f      	b.n	8002cd8 <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 8002cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf4 <ai_boostrap+0xbc>)
 8002cba:	6819      	ldr	r1, [r3, #0]
 8002cbc:	693a      	ldr	r2, [r7, #16]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	00db      	lsls	r3, r3, #3
 8002cc2:	1a9b      	subs	r3, r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	440b      	add	r3, r1
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	490c      	ldr	r1, [pc, #48]	@ (8002cfc <ai_boostrap+0xc4>)
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_SIN_MODEL_OUT_NUM; idx++) {
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	613b      	str	r3, [r7, #16]
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	ddec      	ble.n	8002cb8 <ai_boostrap+0x80>
  for (int idx=0; idx < AI_SIN_MODEL_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3718      	adds	r7, #24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	20000940 	.word	0x20000940
 8002cec:	08008d84 	.word	0x08008d84
 8002cf0:	20000944 	.word	0x20000944
 8002cf4:	20000948 	.word	0x20000948
 8002cf8:	200008ec 	.word	0x200008ec
 8002cfc:	200008f0 	.word	0x200008f0

08002d00 <ai_run>:

static int ai_run(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_sin_model_run(sin_model, ai_input, ai_output);
 8002d06:	4b0f      	ldr	r3, [pc, #60]	@ (8002d44 <ai_run+0x44>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a0f      	ldr	r2, [pc, #60]	@ (8002d48 <ai_run+0x48>)
 8002d0c:	6811      	ldr	r1, [r2, #0]
 8002d0e:	4a0f      	ldr	r2, [pc, #60]	@ (8002d4c <ai_run+0x4c>)
 8002d10:	6812      	ldr	r2, [r2, #0]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 fb3a 	bl	800338c <ai_sin_model_run>
 8002d18:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d00c      	beq.n	8002d3a <ai_run+0x3a>
    ai_log_err(ai_sin_model_get_error(sin_model),
 8002d20:	4b08      	ldr	r3, [pc, #32]	@ (8002d44 <ai_run+0x44>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f000 fa21 	bl	800316c <ai_sin_model_get_error>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	4908      	ldr	r1, [pc, #32]	@ (8002d50 <ai_run+0x50>)
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7ff ff60 	bl	8002bf4 <ai_log_err>
        "ai_sin_model_run");
    return -1;
 8002d34:	f04f 33ff 	mov.w	r3, #4294967295
 8002d38:	e000      	b.n	8002d3c <ai_run+0x3c>
  }

  return 0;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	20000940 	.word	0x20000940
 8002d48:	20000944 	.word	0x20000944
 8002d4c:	20000948 	.word	0x20000948
 8002d50:	08008da4 	.word	0x08008da4

08002d54 <simple_random>:
static uint32_t simple_random(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  static uint32_t seed = 0;
  seed = (seed * 1103515245 + 12345) & 0x7fffffff; /* Linear Congruential Generator */
 8002d58:	4b09      	ldr	r3, [pc, #36]	@ (8002d80 <simple_random+0x2c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a09      	ldr	r2, [pc, #36]	@ (8002d84 <simple_random+0x30>)
 8002d5e:	fb02 f303 	mul.w	r3, r2, r3
 8002d62:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8002d66:	3339      	adds	r3, #57	@ 0x39
 8002d68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d6c:	4a04      	ldr	r2, [pc, #16]	@ (8002d80 <simple_random+0x2c>)
 8002d6e:	6013      	str	r3, [r2, #0]
  return seed;
 8002d70:	4b03      	ldr	r3, [pc, #12]	@ (8002d80 <simple_random+0x2c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	20000950 	.word	0x20000950
 8002d84:	41c64e6d 	.word	0x41c64e6d

08002d88 <acquire_and_process_data>:
/* USER CODE BEGIN 2 */
int acquire_and_process_data(ai_i8* data[])
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b096      	sub	sp, #88	@ 0x58
 8002d8c:	af02      	add	r7, sp, #8
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Generate random input value in range [0, 2] */
  float input_value = ((float)(simple_random() % 10000) / 10000.0f) * 2 * M_PI;
 8002d90:	f7ff ffe0 	bl	8002d54 <simple_random>
 8002d94:	4602      	mov	r2, r0
 8002d96:	4b28      	ldr	r3, [pc, #160]	@ (8002e38 <acquire_and_process_data+0xb0>)
 8002d98:	fba3 1302 	umull	r1, r3, r3, r2
 8002d9c:	0b5b      	lsrs	r3, r3, #13
 8002d9e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8002da2:	fb01 f303 	mul.w	r3, r1, r3
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	ee07 3a90 	vmov	s15, r3
 8002dac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002db0:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002e3c <acquire_and_process_data+0xb4>
 8002db4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002db8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002dbc:	ee17 0a90 	vmov	r0, s15
 8002dc0:	f7fd fbd2 	bl	8000568 <__aeabi_f2d>
 8002dc4:	a31a      	add	r3, pc, #104	@ (adr r3, 8002e30 <acquire_and_process_data+0xa8>)
 8002dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dca:	f7fd fc25 	bl	8000618 <__aeabi_dmul>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	f7fd fef7 	bl	8000bc8 <__aeabi_d2f>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Store input value for use in post_process */
  last_input_value = input_value;
 8002dde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002de0:	4a17      	ldr	r2, [pc, #92]	@ (8002e40 <acquire_and_process_data+0xb8>)
 8002de2:	6013      	str	r3, [r2, #0]

  /* Copy input value to data_ins (assuming model expects float input) */
  memcpy(data[0], &input_value, sizeof(float));
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002dea:	601a      	str	r2, [r3, #0]

  /* Optionally print the input value for debugging */
  char buffer[64];
  snprintf(buffer, sizeof(buffer), "Generated input: %.6f\r\n", input_value);
 8002dec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7fd fbba 	bl	8000568 <__aeabi_f2d>
 8002df4:	4602      	mov	r2, r0
 8002df6:	460b      	mov	r3, r1
 8002df8:	f107 000c 	add.w	r0, r7, #12
 8002dfc:	e9cd 2300 	strd	r2, r3, [sp]
 8002e00:	4a10      	ldr	r2, [pc, #64]	@ (8002e44 <acquire_and_process_data+0xbc>)
 8002e02:	2140      	movs	r1, #64	@ 0x40
 8002e04:	f003 ff1a 	bl	8006c3c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8002e08:	f107 030c 	add.w	r3, r7, #12
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fd fa3f 	bl	8000290 <strlen>
 8002e12:	4603      	mov	r3, r0
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	f107 010c 	add.w	r1, r7, #12
 8002e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e1e:	480a      	ldr	r0, [pc, #40]	@ (8002e48 <acquire_and_process_data+0xc0>)
 8002e20:	f7ff fb2c 	bl	800247c <HAL_UART_Transmit>

  return 0;
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3750      	adds	r7, #80	@ 0x50
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	54442d18 	.word	0x54442d18
 8002e34:	400921fb 	.word	0x400921fb
 8002e38:	d1b71759 	.word	0xd1b71759
 8002e3c:	461c4000 	.word	0x461c4000
 8002e40:	2000094c 	.word	0x2000094c
 8002e44:	08008db8 	.word	0x08008db8
 8002e48:	2000089c 	.word	0x2000089c

08002e4c <post_process>:

int post_process(ai_i8* data[])
{
 8002e4c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e50:	b0aa      	sub	sp, #168	@ 0xa8
 8002e52:	af06      	add	r7, sp, #24
 8002e54:	6078      	str	r0, [r7, #4]
  /* Retrieve output (assuming model outputs a float) */
  float output_value;
  memcpy(&output_value, data[0], sizeof(float));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Calculate actual sin value */
  float actual_sin = sin(last_input_value);
 8002e60:	4b23      	ldr	r3, [pc, #140]	@ (8002ef0 <post_process+0xa4>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7fd fb7f 	bl	8000568 <__aeabi_f2d>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	ec43 2b10 	vmov	d0, r2, r3
 8002e72:	f001 fe89 	bl	8004b88 <sin>
 8002e76:	ec53 2b10 	vmov	r2, r3, d0
 8002e7a:	4610      	mov	r0, r2
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	f7fd fea3 	bl	8000bc8 <__aeabi_d2f>
 8002e82:	4603      	mov	r3, r0
 8002e84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

  /* Buffer for output message */
  char output_buffer[128];
  snprintf(output_buffer, sizeof(output_buffer),
 8002e88:	4b19      	ldr	r3, [pc, #100]	@ (8002ef0 <post_process+0xa4>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7fd fb6b 	bl	8000568 <__aeabi_f2d>
 8002e92:	4604      	mov	r4, r0
 8002e94:	460d      	mov	r5, r1
 8002e96:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fd fb64 	bl	8000568 <__aeabi_f2d>
 8002ea0:	4680      	mov	r8, r0
 8002ea2:	4689      	mov	r9, r1
 8002ea4:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8002ea8:	f7fd fb5e 	bl	8000568 <__aeabi_f2d>
 8002eac:	4602      	mov	r2, r0
 8002eae:	460b      	mov	r3, r1
 8002eb0:	f107 0008 	add.w	r0, r7, #8
 8002eb4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002eb8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002ebc:	e9cd 4500 	strd	r4, r5, [sp]
 8002ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8002ef4 <post_process+0xa8>)
 8002ec2:	2180      	movs	r1, #128	@ 0x80
 8002ec4:	f003 feba 	bl	8006c3c <sniprintf>
           "Input: %.6f, Predicted sin: %.6f, Actual sin: %.6f\r\n",
           last_input_value, output_value, actual_sin);

  /* Transmit result via UART */
  HAL_UART_Transmit(&huart1, (uint8_t*)output_buffer,
                    strlen(output_buffer), HAL_MAX_DELAY);
 8002ec8:	f107 0308 	add.w	r3, r7, #8
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7fd f9df 	bl	8000290 <strlen>
 8002ed2:	4603      	mov	r3, r0
  HAL_UART_Transmit(&huart1, (uint8_t*)output_buffer,
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	f107 0108 	add.w	r1, r7, #8
 8002eda:	f04f 33ff 	mov.w	r3, #4294967295
 8002ede:	4806      	ldr	r0, [pc, #24]	@ (8002ef8 <post_process+0xac>)
 8002ee0:	f7ff facc 	bl	800247c <HAL_UART_Transmit>

  return 0;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3790      	adds	r7, #144	@ 0x90
 8002eea:	46bd      	mov	sp, r7
 8002eec:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002ef0:	2000094c 	.word	0x2000094c
 8002ef4:	08008dd0 	.word	0x08008dd0
 8002ef8:	2000089c 	.word	0x2000089c

08002efc <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 8002f00:	4803      	ldr	r0, [pc, #12]	@ (8002f10 <MX_X_CUBE_AI_Init+0x14>)
 8002f02:	f003 fe93 	bl	8006c2c <puts>

  ai_boostrap(data_activations0);
 8002f06:	4803      	ldr	r0, [pc, #12]	@ (8002f14 <MX_X_CUBE_AI_Init+0x18>)
 8002f08:	f7ff fe96 	bl	8002c38 <ai_boostrap>
    /* USER CODE END 5 */
}
 8002f0c:	bf00      	nop
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	08008e08 	.word	0x08008e08
 8002f14:	2000000c 	.word	0x2000000c

08002f18 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 6 */
  int res = -1;
 8002f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f22:	607b      	str	r3, [r7, #4]

  printf("TEMPLATE - run - main loop\r\n");
 8002f24:	4816      	ldr	r0, [pc, #88]	@ (8002f80 <MX_X_CUBE_AI_Process+0x68>)
 8002f26:	f003 fe81 	bl	8006c2c <puts>

  if (sin_model) {
 8002f2a:	4b16      	ldr	r3, [pc, #88]	@ (8002f84 <MX_X_CUBE_AI_Process+0x6c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d013      	beq.n	8002f5a <MX_X_CUBE_AI_Process+0x42>

    do {
      /* 1 - acquire and pre-process input data */
      res = acquire_and_process_data(data_ins);
 8002f32:	4815      	ldr	r0, [pc, #84]	@ (8002f88 <MX_X_CUBE_AI_Process+0x70>)
 8002f34:	f7ff ff28 	bl	8002d88 <acquire_and_process_data>
 8002f38:	6078      	str	r0, [r7, #4]
      /* 2 - process the data - call inference engine */
      if (res == 0)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d102      	bne.n	8002f46 <MX_X_CUBE_AI_Process+0x2e>
        res = ai_run();
 8002f40:	f7ff fede 	bl	8002d00 <ai_run>
 8002f44:	6078      	str	r0, [r7, #4]
      /* 3- post-process the predictions */
      if (res == 0)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d103      	bne.n	8002f54 <MX_X_CUBE_AI_Process+0x3c>
        res = post_process(data_outs);
 8002f4c:	480f      	ldr	r0, [pc, #60]	@ (8002f8c <MX_X_CUBE_AI_Process+0x74>)
 8002f4e:	f7ff ff7d 	bl	8002e4c <post_process>
 8002f52:	6078      	str	r0, [r7, #4]
    } while (res==0);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d0eb      	beq.n	8002f32 <MX_X_CUBE_AI_Process+0x1a>
  }

  if (res) {
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00a      	beq.n	8002f76 <MX_X_CUBE_AI_Process+0x5e>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 8002f60:	2311      	movs	r3, #17
 8002f62:	703b      	strb	r3, [r7, #0]
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	2210      	movs	r2, #16
 8002f68:	f362 231f 	bfi	r3, r2, #8, #24
 8002f6c:	603b      	str	r3, [r7, #0]
    ai_log_err(err, "Process has FAILED");
 8002f6e:	4908      	ldr	r1, [pc, #32]	@ (8002f90 <MX_X_CUBE_AI_Process+0x78>)
 8002f70:	6838      	ldr	r0, [r7, #0]
 8002f72:	f7ff fe3f 	bl	8002bf4 <ai_log_err>
  }
    /* USER CODE END 6 */
}
 8002f76:	bf00      	nop
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	08008e28 	.word	0x08008e28
 8002f84:	20000940 	.word	0x20000940
 8002f88:	200008ec 	.word	0x200008ec
 8002f8c:	200008f0 	.word	0x200008f0
 8002f90:	08008e44 	.word	0x08008e44

08002f94 <sin_model_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool sin_model_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_sin_model_activations_map, 1, params)) {
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	2101      	movs	r1, #1
 8002fa2:	4825      	ldr	r0, [pc, #148]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8002fa4:	f000 fac6 	bl	8003534 <ai_platform_get_activations_map>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d039      	beq.n	8003022 <sin_model_configure_activations+0x8e>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor0_output_array.data = AI_PTR(g_sin_model_activations_map[0] + 28);
 8002fae:	4b22      	ldr	r3, [pc, #136]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	331c      	adds	r3, #28
 8002fb4:	4a21      	ldr	r2, [pc, #132]	@ (800303c <sin_model_configure_activations+0xa8>)
 8002fb6:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor0_output_array.data_start = AI_PTR(g_sin_model_activations_map[0] + 28);
 8002fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	331c      	adds	r3, #28
 8002fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800303c <sin_model_configure_activations+0xa8>)
 8002fc0:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_sin_model_activations_map[0] + 32);
 8002fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	3320      	adds	r3, #32
 8002fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8003040 <sin_model_configure_activations+0xac>)
 8002fca:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_sin_model_activations_map[0] + 32);
 8002fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	3320      	adds	r3, #32
 8002fd2:	4a1b      	ldr	r2, [pc, #108]	@ (8003040 <sin_model_configure_activations+0xac>)
 8002fd4:	60d3      	str	r3, [r2, #12]
    nl_1_output_array.data = AI_PTR(g_sin_model_activations_map[0] + 32);
 8002fd6:	4b18      	ldr	r3, [pc, #96]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	3320      	adds	r3, #32
 8002fdc:	4a19      	ldr	r2, [pc, #100]	@ (8003044 <sin_model_configure_activations+0xb0>)
 8002fde:	6093      	str	r3, [r2, #8]
    nl_1_output_array.data_start = AI_PTR(g_sin_model_activations_map[0] + 32);
 8002fe0:	4b15      	ldr	r3, [pc, #84]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	3320      	adds	r3, #32
 8002fe6:	4a17      	ldr	r2, [pc, #92]	@ (8003044 <sin_model_configure_activations+0xb0>)
 8002fe8:	60d3      	str	r3, [r2, #12]
    gemm_2_output_array.data = AI_PTR(g_sin_model_activations_map[0] + 0);
 8002fea:	4b13      	ldr	r3, [pc, #76]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a16      	ldr	r2, [pc, #88]	@ (8003048 <sin_model_configure_activations+0xb4>)
 8002ff0:	6093      	str	r3, [r2, #8]
    gemm_2_output_array.data_start = AI_PTR(g_sin_model_activations_map[0] + 0);
 8002ff2:	4b11      	ldr	r3, [pc, #68]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a14      	ldr	r2, [pc, #80]	@ (8003048 <sin_model_configure_activations+0xb4>)
 8002ff8:	60d3      	str	r3, [r2, #12]
    nl_3_output_array.data = AI_PTR(g_sin_model_activations_map[0] + 32);
 8002ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	3320      	adds	r3, #32
 8003000:	4a12      	ldr	r2, [pc, #72]	@ (800304c <sin_model_configure_activations+0xb8>)
 8003002:	6093      	str	r3, [r2, #8]
    nl_3_output_array.data_start = AI_PTR(g_sin_model_activations_map[0] + 32);
 8003004:	4b0c      	ldr	r3, [pc, #48]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	3320      	adds	r3, #32
 800300a:	4a10      	ldr	r2, [pc, #64]	@ (800304c <sin_model_configure_activations+0xb8>)
 800300c:	60d3      	str	r3, [r2, #12]
    gemm_4_output_array.data = AI_PTR(g_sin_model_activations_map[0] + 0);
 800300e:	4b0a      	ldr	r3, [pc, #40]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a0f      	ldr	r2, [pc, #60]	@ (8003050 <sin_model_configure_activations+0xbc>)
 8003014:	6093      	str	r3, [r2, #8]
    gemm_4_output_array.data_start = AI_PTR(g_sin_model_activations_map[0] + 0);
 8003016:	4b08      	ldr	r3, [pc, #32]	@ (8003038 <sin_model_configure_activations+0xa4>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a0d      	ldr	r2, [pc, #52]	@ (8003050 <sin_model_configure_activations+0xbc>)
 800301c:	60d3      	str	r3, [r2, #12]
    return true;
 800301e:	2301      	movs	r3, #1
 8003020:	e005      	b.n	800302e <sin_model_configure_activations+0x9a>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8003022:	2213      	movs	r2, #19
 8003024:	2130      	movs	r1, #48	@ 0x30
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 fb06 	bl	8003638 <ai_platform_network_set_error>
  return false;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	20000954 	.word	0x20000954
 800303c:	20000010 	.word	0x20000010
 8003040:	20000020 	.word	0x20000020
 8003044:	20000030 	.word	0x20000030
 8003048:	20000040 	.word	0x20000040
 800304c:	20000050 	.word	0x20000050
 8003050:	20000060 	.word	0x20000060

08003054 <sin_model_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool sin_model_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_sin_model_weights_map, 1, params)) {
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	2101      	movs	r1, #1
 8003062:	483b      	ldr	r0, [pc, #236]	@ (8003150 <sin_model_configure_weights+0xfc>)
 8003064:	f000 fa14 	bl	8003490 <ai_platform_get_weights_map>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d065      	beq.n	800313a <sin_model_configure_weights+0xe6>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800306e:	4b39      	ldr	r3, [pc, #228]	@ (8003154 <sin_model_configure_weights+0x100>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003076:	4a37      	ldr	r2, [pc, #220]	@ (8003154 <sin_model_configure_weights+0x100>)
 8003078:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_sin_model_weights_map[0] + 0);
 800307a:	4b35      	ldr	r3, [pc, #212]	@ (8003150 <sin_model_configure_weights+0xfc>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a35      	ldr	r2, [pc, #212]	@ (8003154 <sin_model_configure_weights+0x100>)
 8003080:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_sin_model_weights_map[0] + 0);
 8003082:	4b33      	ldr	r3, [pc, #204]	@ (8003150 <sin_model_configure_weights+0xfc>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a33      	ldr	r2, [pc, #204]	@ (8003154 <sin_model_configure_weights+0x100>)
 8003088:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800308a:	4b33      	ldr	r3, [pc, #204]	@ (8003158 <sin_model_configure_weights+0x104>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003092:	4a31      	ldr	r2, [pc, #196]	@ (8003158 <sin_model_configure_weights+0x104>)
 8003094:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_sin_model_weights_map[0] + 32);
 8003096:	4b2e      	ldr	r3, [pc, #184]	@ (8003150 <sin_model_configure_weights+0xfc>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	3320      	adds	r3, #32
 800309c:	4a2e      	ldr	r2, [pc, #184]	@ (8003158 <sin_model_configure_weights+0x104>)
 800309e:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_sin_model_weights_map[0] + 32);
 80030a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003150 <sin_model_configure_weights+0xfc>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	3320      	adds	r3, #32
 80030a6:	4a2c      	ldr	r2, [pc, #176]	@ (8003158 <sin_model_configure_weights+0x104>)
 80030a8:	60d3      	str	r3, [r2, #12]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 80030aa:	4b2c      	ldr	r3, [pc, #176]	@ (800315c <sin_model_configure_weights+0x108>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80030b2:	4a2a      	ldr	r2, [pc, #168]	@ (800315c <sin_model_configure_weights+0x108>)
 80030b4:	6013      	str	r3, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_sin_model_weights_map[0] + 64);
 80030b6:	4b26      	ldr	r3, [pc, #152]	@ (8003150 <sin_model_configure_weights+0xfc>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	3340      	adds	r3, #64	@ 0x40
 80030bc:	4a27      	ldr	r2, [pc, #156]	@ (800315c <sin_model_configure_weights+0x108>)
 80030be:	6093      	str	r3, [r2, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_sin_model_weights_map[0] + 64);
 80030c0:	4b23      	ldr	r3, [pc, #140]	@ (8003150 <sin_model_configure_weights+0xfc>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	3340      	adds	r3, #64	@ 0x40
 80030c6:	4a25      	ldr	r2, [pc, #148]	@ (800315c <sin_model_configure_weights+0x108>)
 80030c8:	60d3      	str	r3, [r2, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 80030ca:	4b25      	ldr	r3, [pc, #148]	@ (8003160 <sin_model_configure_weights+0x10c>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80030d2:	4a23      	ldr	r2, [pc, #140]	@ (8003160 <sin_model_configure_weights+0x10c>)
 80030d4:	6013      	str	r3, [r2, #0]
    gemm_2_bias_array.data = AI_PTR(g_sin_model_weights_map[0] + 320);
 80030d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003150 <sin_model_configure_weights+0xfc>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80030de:	4a20      	ldr	r2, [pc, #128]	@ (8003160 <sin_model_configure_weights+0x10c>)
 80030e0:	6093      	str	r3, [r2, #8]
    gemm_2_bias_array.data_start = AI_PTR(g_sin_model_weights_map[0] + 320);
 80030e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003150 <sin_model_configure_weights+0xfc>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80030ea:	4a1d      	ldr	r2, [pc, #116]	@ (8003160 <sin_model_configure_weights+0x10c>)
 80030ec:	60d3      	str	r3, [r2, #12]
    gemm_4_weights_array.format |= AI_FMT_FLAG_CONST;
 80030ee:	4b1d      	ldr	r3, [pc, #116]	@ (8003164 <sin_model_configure_weights+0x110>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80030f6:	4a1b      	ldr	r2, [pc, #108]	@ (8003164 <sin_model_configure_weights+0x110>)
 80030f8:	6013      	str	r3, [r2, #0]
    gemm_4_weights_array.data = AI_PTR(g_sin_model_weights_map[0] + 352);
 80030fa:	4b15      	ldr	r3, [pc, #84]	@ (8003150 <sin_model_configure_weights+0xfc>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003102:	4a18      	ldr	r2, [pc, #96]	@ (8003164 <sin_model_configure_weights+0x110>)
 8003104:	6093      	str	r3, [r2, #8]
    gemm_4_weights_array.data_start = AI_PTR(g_sin_model_weights_map[0] + 352);
 8003106:	4b12      	ldr	r3, [pc, #72]	@ (8003150 <sin_model_configure_weights+0xfc>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800310e:	4a15      	ldr	r2, [pc, #84]	@ (8003164 <sin_model_configure_weights+0x110>)
 8003110:	60d3      	str	r3, [r2, #12]
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 8003112:	4b15      	ldr	r3, [pc, #84]	@ (8003168 <sin_model_configure_weights+0x114>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800311a:	4a13      	ldr	r2, [pc, #76]	@ (8003168 <sin_model_configure_weights+0x114>)
 800311c:	6013      	str	r3, [r2, #0]
    gemm_4_bias_array.data = AI_PTR(g_sin_model_weights_map[0] + 384);
 800311e:	4b0c      	ldr	r3, [pc, #48]	@ (8003150 <sin_model_configure_weights+0xfc>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003126:	4a10      	ldr	r2, [pc, #64]	@ (8003168 <sin_model_configure_weights+0x114>)
 8003128:	6093      	str	r3, [r2, #8]
    gemm_4_bias_array.data_start = AI_PTR(g_sin_model_weights_map[0] + 384);
 800312a:	4b09      	ldr	r3, [pc, #36]	@ (8003150 <sin_model_configure_weights+0xfc>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003132:	4a0d      	ldr	r2, [pc, #52]	@ (8003168 <sin_model_configure_weights+0x114>)
 8003134:	60d3      	str	r3, [r2, #12]
    return true;
 8003136:	2301      	movs	r3, #1
 8003138:	e005      	b.n	8003146 <sin_model_configure_weights+0xf2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800313a:	2212      	movs	r2, #18
 800313c:	2130      	movs	r1, #48	@ 0x30
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 fa7a 	bl	8003638 <ai_platform_network_set_error>
  return false;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	20000958 	.word	0x20000958
 8003154:	20000070 	.word	0x20000070
 8003158:	20000080 	.word	0x20000080
 800315c:	20000090 	.word	0x20000090
 8003160:	200000a0 	.word	0x200000a0
 8003164:	200000b0 	.word	0x200000b0
 8003168:	200000c0 	.word	0x200000c0

0800316c <ai_sin_model_get_error>:
}


AI_API_ENTRY
ai_error ai_sin_model_get_error(ai_handle network)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f000 fa53 	bl	8003620 <ai_platform_network_get_error>
 800317a:	4603      	mov	r3, r0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <ai_sin_model_create>:


AI_API_ENTRY
ai_error ai_sin_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af02      	add	r7, sp, #8
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800318e:	2300      	movs	r3, #0
 8003190:	9301      	str	r3, [sp, #4]
 8003192:	2305      	movs	r3, #5
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	2301      	movs	r3, #1
 8003198:	4a04      	ldr	r2, [pc, #16]	@ (80031ac <ai_sin_model_create+0x28>)
 800319a:	6839      	ldr	r1, [r7, #0]
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f000 fb39 	bl	8003814 <ai_platform_network_create>
 80031a2:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	200005f4 	.word	0x200005f4

080031b0 <ai_sin_model_create_and_init>:


AI_API_ENTRY
ai_error ai_sin_model_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b094      	sub	sp, #80	@ 0x50
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_sin_model_create(network, AI_SIN_MODEL_DATA_CONFIG);
 80031bc:	2100      	movs	r1, #0
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f7ff ffe0 	bl	8003184 <ai_sin_model_create>
 80031c4:	4603      	mov	r3, r0
 80031c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 80031c8:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <ai_sin_model_create_and_init+0x24>
    return err;
 80031d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031d2:	e067      	b.n	80032a4 <ai_sin_model_create_and_init+0xf4>
  }
  
  if (ai_sin_model_data_params_get(&params) != true) {
 80031d4:	f107 0310 	add.w	r3, r7, #16
 80031d8:	4618      	mov	r0, r3
 80031da:	f000 f8e7 	bl	80033ac <ai_sin_model_data_params_get>
 80031de:	4603      	mov	r3, r0
 80031e0:	f083 0301 	eor.w	r3, r3, #1
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d008      	beq.n	80031fc <ai_sin_model_create_and_init+0x4c>
    err = ai_sin_model_get_error(*network);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7ff ffbc 	bl	800316c <ai_sin_model_get_error>
 80031f4:	4603      	mov	r3, r0
 80031f6:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 80031f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031fa:	e053      	b.n	80032a4 <ai_sin_model_create_and_init+0xf4>
  }
#if defined(AI_SIN_MODEL_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 80031fc:	2300      	movs	r3, #0
 80031fe:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003202:	e012      	b.n	800322a <ai_sin_model_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8003204:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8003208:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	4413      	add	r3, r2
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	f107 0310 	add.w	r3, r7, #16
 8003218:	330c      	adds	r3, #12
 800321a:	4618      	mov	r0, r3
 800321c:	f000 f92a 	bl	8003474 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8003220:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003224:	3301      	adds	r3, #1
 8003226:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d004      	beq.n	800323a <ai_sin_model_create_and_init+0x8a>
 8003230:	8bfb      	ldrh	r3, [r7, #30]
 8003232:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8003236:	429a      	cmp	r2, r3
 8003238:	d3e4      	bcc.n	8003204 <ai_sin_model_create_and_init+0x54>
  }
#endif
#if defined(AI_SIN_MODEL_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800323a:	2300      	movs	r3, #0
 800323c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8003240:	e012      	b.n	8003268 <ai_sin_model_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8003242:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8003246:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	4413      	add	r3, r2
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	f107 0310 	add.w	r3, r7, #16
 8003256:	3304      	adds	r3, #4
 8003258:	4618      	mov	r0, r3
 800325a:	f000 f90b 	bl	8003474 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800325e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003262:	3301      	adds	r3, #1
 8003264:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d004      	beq.n	8003278 <ai_sin_model_create_and_init+0xc8>
 800326e:	8afb      	ldrh	r3, [r7, #22]
 8003270:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8003274:	429a      	cmp	r2, r3
 8003276:	d3e4      	bcc.n	8003242 <ai_sin_model_create_and_init+0x92>
  }
#endif
  if (ai_sin_model_init(*network, &params) != true) {
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f107 0210 	add.w	r2, r7, #16
 8003280:	4611      	mov	r1, r2
 8003282:	4618      	mov	r0, r3
 8003284:	f000 f846 	bl	8003314 <ai_sin_model_init>
 8003288:	4603      	mov	r3, r0
 800328a:	f083 0301 	eor.w	r3, r3, #1
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2b00      	cmp	r3, #0
 8003292:	d006      	beq.n	80032a2 <ai_sin_model_create_and_init+0xf2>
    err = ai_sin_model_get_error(*network);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff ff67 	bl	800316c <ai_sin_model_get_error>
 800329e:	4603      	mov	r3, r0
 80032a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 80032a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3750      	adds	r7, #80	@ 0x50
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <ai_sin_model_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_sin_model_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d104      	bne.n	80032c6 <ai_sin_model_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80032bc:	4b06      	ldr	r3, [pc, #24]	@ (80032d8 <ai_sin_model_inputs_get+0x2c>)
 80032be:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a06      	ldr	r2, [pc, #24]	@ (80032dc <ai_sin_model_inputs_get+0x30>)
 80032c4:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 80032c6:	6839      	ldr	r1, [r7, #0]
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 f9bb 	bl	8003644 <ai_platform_inputs_get>
 80032ce:	4603      	mov	r3, r0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3708      	adds	r7, #8
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	200005f4 	.word	0x200005f4
 80032dc:	a1c00100 	.word	0xa1c00100

080032e0 <ai_sin_model_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_sin_model_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d104      	bne.n	80032fa <ai_sin_model_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80032f0:	4b06      	ldr	r3, [pc, #24]	@ (800330c <ai_sin_model_outputs_get+0x2c>)
 80032f2:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a06      	ldr	r2, [pc, #24]	@ (8003310 <ai_sin_model_outputs_get+0x30>)
 80032f8:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 80032fa:	6839      	ldr	r1, [r7, #0]
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 fa17 	bl	8003730 <ai_platform_outputs_get>
 8003302:	4603      	mov	r3, r0
}
 8003304:	4618      	mov	r0, r3
 8003306:	3708      	adds	r7, #8
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}
 800330c:	200005f4 	.word	0x200005f4
 8003310:	a1c00100 	.word	0xa1c00100

08003314 <ai_sin_model_init>:


AI_API_ENTRY
ai_bool ai_sin_model_init(
  ai_handle network, const ai_network_params* params)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800331e:	6839      	ldr	r1, [r7, #0]
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f000 fab9 	bl	8003898 <ai_platform_network_init>
 8003326:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8003328:	2301      	movs	r3, #1
 800332a:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <ai_sin_model_init+0x22>
 8003332:	2300      	movs	r3, #0
 8003334:	e026      	b.n	8003384 <ai_sin_model_init+0x70>
  ok &= sin_model_configure_weights(net_ctx, params);
 8003336:	6839      	ldr	r1, [r7, #0]
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f7ff fe8b 	bl	8003054 <sin_model_configure_weights>
 800333e:	4603      	mov	r3, r0
 8003340:	461a      	mov	r2, r3
 8003342:	7afb      	ldrb	r3, [r7, #11]
 8003344:	4013      	ands	r3, r2
 8003346:	2b00      	cmp	r3, #0
 8003348:	bf14      	ite	ne
 800334a:	2301      	movne	r3, #1
 800334c:	2300      	moveq	r3, #0
 800334e:	72fb      	strb	r3, [r7, #11]
  ok &= sin_model_configure_activations(net_ctx, params);
 8003350:	6839      	ldr	r1, [r7, #0]
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f7ff fe1e 	bl	8002f94 <sin_model_configure_activations>
 8003358:	4603      	mov	r3, r0
 800335a:	461a      	mov	r2, r3
 800335c:	7afb      	ldrb	r3, [r7, #11]
 800335e:	4013      	ands	r3, r2
 8003360:	2b00      	cmp	r3, #0
 8003362:	bf14      	ite	ne
 8003364:	2301      	movne	r3, #1
 8003366:	2300      	moveq	r3, #0
 8003368:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 fb2c 	bl	80039c8 <ai_platform_network_post_init>
 8003370:	4603      	mov	r3, r0
 8003372:	461a      	mov	r2, r3
 8003374:	7afb      	ldrb	r3, [r7, #11]
 8003376:	4013      	ands	r3, r2
 8003378:	2b00      	cmp	r3, #0
 800337a:	bf14      	ite	ne
 800337c:	2301      	movne	r3, #1
 800337e:	2300      	moveq	r3, #0
 8003380:	72fb      	strb	r3, [r7, #11]

  return ok;
 8003382:	7afb      	ldrb	r3, [r7, #11]
}
 8003384:	4618      	mov	r0, r3
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <ai_sin_model_run>:


AI_API_ENTRY
ai_i32 ai_sin_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	68b9      	ldr	r1, [r7, #8]
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f000 fb41 	bl	8003a24 <ai_platform_network_process>
 80033a2:	4603      	mov	r3, r0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <ai_sin_model_data_params_get>:
 * @ingroup sin_model_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_sin_model_data_params_get(ai_network_params* params)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b086      	sub	sp, #24
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <ai_sin_model_data_params_get+0x12>
 80033ba:	2300      	movs	r3, #0
 80033bc:	e016      	b.n	80033ec <ai_sin_model_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 80033be:	4a0d      	ldr	r2, [pc, #52]	@ (80033f4 <ai_sin_model_data_params_get+0x48>)
 80033c0:	f107 0310 	add.w	r3, r7, #16
 80033c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033c8:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_SIN_MODEL_DATA_ACTIVATIONS_COUNT, g_sin_model_data_map_activations);
  
  const ai_buffer_array map_weights = 
 80033cc:	4a0a      	ldr	r2, [pc, #40]	@ (80033f8 <ai_sin_model_data_params_get+0x4c>)
 80033ce:	f107 0308 	add.w	r3, r7, #8
 80033d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033d6:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_SIN_MODEL_DATA_WEIGHTS_COUNT, g_sin_model_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 80033da:	f107 0210 	add.w	r2, r7, #16
 80033de:	f107 0308 	add.w	r3, r7, #8
 80033e2:	4619      	mov	r1, r3
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 f8f9 	bl	80035dc <ai_platform_bind_network_params>
 80033ea:	4603      	mov	r3, r0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3718      	adds	r7, #24
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	08008e78 	.word	0x08008e78
 80033f8:	08008e80 	.word	0x08008e80

080033fc <ai_buffer_get_size>:
 80033fc:	b360      	cbz	r0, 8003458 <ai_buffer_get_size+0x5c>
 80033fe:	b430      	push	{r4, r5}
 8003400:	6803      	ldr	r3, [r0, #0]
 8003402:	4d16      	ldr	r5, [pc, #88]	@ (800345c <ai_buffer_get_size+0x60>)
 8003404:	6984      	ldr	r4, [r0, #24]
 8003406:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800340a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800340e:	42ab      	cmp	r3, r5
 8003410:	6862      	ldr	r2, [r4, #4]
 8003412:	d01b      	beq.n	800344c <ai_buffer_get_size+0x50>
 8003414:	7d03      	ldrb	r3, [r0, #20]
 8003416:	6941      	ldr	r1, [r0, #20]
 8003418:	f1a3 0301 	sub.w	r3, r3, #1
 800341c:	fab3 f383 	clz	r3, r3
 8003420:	095b      	lsrs	r3, r3, #5
 8003422:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8003426:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800342a:	da0b      	bge.n	8003444 <ai_buffer_get_size+0x48>
 800342c:	2b01      	cmp	r3, #1
 800342e:	d102      	bne.n	8003436 <ai_buffer_get_size+0x3a>
 8003430:	2802      	cmp	r0, #2
 8003432:	d007      	beq.n	8003444 <ai_buffer_get_size+0x48>
 8003434:	2302      	movs	r3, #2
 8003436:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800343a:	3301      	adds	r3, #1
 800343c:	4298      	cmp	r0, r3
 800343e:	fb01 f202 	mul.w	r2, r1, r2
 8003442:	d1f3      	bne.n	800342c <ai_buffer_get_size+0x30>
 8003444:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8003448:	bc30      	pop	{r4, r5}
 800344a:	4770      	bx	lr
 800344c:	2900      	cmp	r1, #0
 800344e:	d0e1      	beq.n	8003414 <ai_buffer_get_size+0x18>
 8003450:	321f      	adds	r2, #31
 8003452:	f022 021f 	bic.w	r2, r2, #31
 8003456:	e7dd      	b.n	8003414 <ai_buffer_get_size+0x18>
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	000400c0 	.word	0x000400c0

08003460 <ai_buffer_array_sane>:
 8003460:	b138      	cbz	r0, 8003472 <ai_buffer_array_sane+0x12>
 8003462:	6843      	ldr	r3, [r0, #4]
 8003464:	b123      	cbz	r3, 8003470 <ai_buffer_array_sane+0x10>
 8003466:	8840      	ldrh	r0, [r0, #2]
 8003468:	3800      	subs	r0, #0
 800346a:	bf18      	it	ne
 800346c:	2001      	movne	r0, #1
 800346e:	4770      	bx	lr
 8003470:	4618      	mov	r0, r3
 8003472:	4770      	bx	lr

08003474 <ai_buffer_array_item_set_address>:
 8003474:	b158      	cbz	r0, 800348e <ai_buffer_array_item_set_address+0x1a>
 8003476:	6843      	ldr	r3, [r0, #4]
 8003478:	b143      	cbz	r3, 800348c <ai_buffer_array_item_set_address+0x18>
 800347a:	8840      	ldrh	r0, [r0, #2]
 800347c:	b138      	cbz	r0, 800348e <ai_buffer_array_item_set_address+0x1a>
 800347e:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8003482:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8003486:	2001      	movs	r0, #1
 8003488:	605a      	str	r2, [r3, #4]
 800348a:	4770      	bx	lr
 800348c:	4618      	mov	r0, r3
 800348e:	4770      	bx	lr

08003490 <ai_platform_get_weights_map>:
 8003490:	b1f2      	cbz	r2, 80034d0 <ai_platform_get_weights_map+0x40>
 8003492:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003494:	4605      	mov	r5, r0
 8003496:	b1c8      	cbz	r0, 80034cc <ai_platform_get_weights_map+0x3c>
 8003498:	460c      	mov	r4, r1
 800349a:	b1b9      	cbz	r1, 80034cc <ai_platform_get_weights_map+0x3c>
 800349c:	4b24      	ldr	r3, [pc, #144]	@ (8003530 <ai_platform_get_weights_map+0xa0>)
 800349e:	6811      	ldr	r1, [r2, #0]
 80034a0:	4299      	cmp	r1, r3
 80034a2:	4616      	mov	r6, r2
 80034a4:	d00b      	beq.n	80034be <ai_platform_get_weights_map+0x2e>
 80034a6:	6856      	ldr	r6, [r2, #4]
 80034a8:	b186      	cbz	r6, 80034cc <ai_platform_get_weights_map+0x3c>
 80034aa:	6837      	ldr	r7, [r6, #0]
 80034ac:	429f      	cmp	r7, r3
 80034ae:	d011      	beq.n	80034d4 <ai_platform_get_weights_map+0x44>
 80034b0:	6006      	str	r6, [r0, #0]
 80034b2:	f1a4 0001 	sub.w	r0, r4, #1
 80034b6:	fab0 f080 	clz	r0, r0
 80034ba:	0940      	lsrs	r0, r0, #5
 80034bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034be:	1d10      	adds	r0, r2, #4
 80034c0:	f7ff ffce 	bl	8003460 <ai_buffer_array_sane>
 80034c4:	b110      	cbz	r0, 80034cc <ai_platform_get_weights_map+0x3c>
 80034c6:	88f3      	ldrh	r3, [r6, #6]
 80034c8:	429c      	cmp	r4, r3
 80034ca:	d01b      	beq.n	8003504 <ai_platform_get_weights_map+0x74>
 80034cc:	2000      	movs	r0, #0
 80034ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034d0:	2000      	movs	r0, #0
 80034d2:	4770      	bx	lr
 80034d4:	4631      	mov	r1, r6
 80034d6:	3804      	subs	r0, #4
 80034d8:	2300      	movs	r3, #0
 80034da:	e004      	b.n	80034e6 <ai_platform_get_weights_map+0x56>
 80034dc:	3301      	adds	r3, #1
 80034de:	429c      	cmp	r4, r3
 80034e0:	f840 2f04 	str.w	r2, [r0, #4]!
 80034e4:	d005      	beq.n	80034f2 <ai_platform_get_weights_map+0x62>
 80034e6:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80034ea:	42ba      	cmp	r2, r7
 80034ec:	d1f6      	bne.n	80034dc <ai_platform_get_weights_map+0x4c>
 80034ee:	429c      	cmp	r4, r3
 80034f0:	d1ec      	bne.n	80034cc <ai_platform_get_weights_map+0x3c>
 80034f2:	3401      	adds	r4, #1
 80034f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003530 <ai_platform_get_weights_map+0xa0>)
 80034f6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80034fa:	1ac0      	subs	r0, r0, r3
 80034fc:	fab0 f080 	clz	r0, r0
 8003500:	0940      	lsrs	r0, r0, #5
 8003502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003504:	2100      	movs	r1, #0
 8003506:	1f28      	subs	r0, r5, #4
 8003508:	468c      	mov	ip, r1
 800350a:	e005      	b.n	8003518 <ai_platform_get_weights_map+0x88>
 800350c:	f10c 0c01 	add.w	ip, ip, #1
 8003510:	4564      	cmp	r4, ip
 8003512:	f840 3f04 	str.w	r3, [r0, #4]!
 8003516:	d005      	beq.n	8003524 <ai_platform_get_weights_map+0x94>
 8003518:	68b3      	ldr	r3, [r6, #8]
 800351a:	440b      	add	r3, r1
 800351c:	311c      	adds	r1, #28
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1f3      	bne.n	800350c <ai_platform_get_weights_map+0x7c>
 8003524:	eba4 000c 	sub.w	r0, r4, ip
 8003528:	fab0 f080 	clz	r0, r0
 800352c:	0940      	lsrs	r0, r0, #5
 800352e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003530:	a1facade 	.word	0xa1facade

08003534 <ai_platform_get_activations_map>:
 8003534:	b1fa      	cbz	r2, 8003576 <ai_platform_get_activations_map+0x42>
 8003536:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003538:	4605      	mov	r5, r0
 800353a:	b1d0      	cbz	r0, 8003572 <ai_platform_get_activations_map+0x3e>
 800353c:	460c      	mov	r4, r1
 800353e:	b1c1      	cbz	r1, 8003572 <ai_platform_get_activations_map+0x3e>
 8003540:	4b25      	ldr	r3, [pc, #148]	@ (80035d8 <ai_platform_get_activations_map+0xa4>)
 8003542:	6811      	ldr	r1, [r2, #0]
 8003544:	4299      	cmp	r1, r3
 8003546:	4616      	mov	r6, r2
 8003548:	d00b      	beq.n	8003562 <ai_platform_get_activations_map+0x2e>
 800354a:	6a16      	ldr	r6, [r2, #32]
 800354c:	b18e      	cbz	r6, 8003572 <ai_platform_get_activations_map+0x3e>
 800354e:	6837      	ldr	r7, [r6, #0]
 8003550:	429f      	cmp	r7, r3
 8003552:	d012      	beq.n	800357a <ai_platform_get_activations_map+0x46>
 8003554:	6006      	str	r6, [r0, #0]
 8003556:	f1a4 0001 	sub.w	r0, r4, #1
 800355a:	fab0 f080 	clz	r0, r0
 800355e:	0940      	lsrs	r0, r0, #5
 8003560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003562:	f102 000c 	add.w	r0, r2, #12
 8003566:	f7ff ff7b 	bl	8003460 <ai_buffer_array_sane>
 800356a:	b110      	cbz	r0, 8003572 <ai_platform_get_activations_map+0x3e>
 800356c:	89f3      	ldrh	r3, [r6, #14]
 800356e:	429c      	cmp	r4, r3
 8003570:	d01b      	beq.n	80035aa <ai_platform_get_activations_map+0x76>
 8003572:	2000      	movs	r0, #0
 8003574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003576:	2000      	movs	r0, #0
 8003578:	4770      	bx	lr
 800357a:	4631      	mov	r1, r6
 800357c:	3804      	subs	r0, #4
 800357e:	2300      	movs	r3, #0
 8003580:	e004      	b.n	800358c <ai_platform_get_activations_map+0x58>
 8003582:	3301      	adds	r3, #1
 8003584:	429c      	cmp	r4, r3
 8003586:	f840 2f04 	str.w	r2, [r0, #4]!
 800358a:	d005      	beq.n	8003598 <ai_platform_get_activations_map+0x64>
 800358c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8003590:	42ba      	cmp	r2, r7
 8003592:	d1f6      	bne.n	8003582 <ai_platform_get_activations_map+0x4e>
 8003594:	429c      	cmp	r4, r3
 8003596:	d1ec      	bne.n	8003572 <ai_platform_get_activations_map+0x3e>
 8003598:	3401      	adds	r4, #1
 800359a:	4b0f      	ldr	r3, [pc, #60]	@ (80035d8 <ai_platform_get_activations_map+0xa4>)
 800359c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80035a0:	1ac0      	subs	r0, r0, r3
 80035a2:	fab0 f080 	clz	r0, r0
 80035a6:	0940      	lsrs	r0, r0, #5
 80035a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035aa:	2100      	movs	r1, #0
 80035ac:	1f28      	subs	r0, r5, #4
 80035ae:	468c      	mov	ip, r1
 80035b0:	e005      	b.n	80035be <ai_platform_get_activations_map+0x8a>
 80035b2:	f10c 0c01 	add.w	ip, ip, #1
 80035b6:	4564      	cmp	r4, ip
 80035b8:	f840 3f04 	str.w	r3, [r0, #4]!
 80035bc:	d005      	beq.n	80035ca <ai_platform_get_activations_map+0x96>
 80035be:	6933      	ldr	r3, [r6, #16]
 80035c0:	440b      	add	r3, r1
 80035c2:	311c      	adds	r1, #28
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1f3      	bne.n	80035b2 <ai_platform_get_activations_map+0x7e>
 80035ca:	eba4 000c 	sub.w	r0, r4, ip
 80035ce:	fab0 f080 	clz	r0, r0
 80035d2:	0940      	lsrs	r0, r0, #5
 80035d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035d6:	bf00      	nop
 80035d8:	a1facade 	.word	0xa1facade

080035dc <ai_platform_bind_network_params>:
 80035dc:	b1a0      	cbz	r0, 8003608 <ai_platform_bind_network_params+0x2c>
 80035de:	b1b1      	cbz	r1, 800360e <ai_platform_bind_network_params+0x32>
 80035e0:	b1c2      	cbz	r2, 8003614 <ai_platform_bind_network_params+0x38>
 80035e2:	b410      	push	{r4}
 80035e4:	4603      	mov	r3, r0
 80035e6:	4c0d      	ldr	r4, [pc, #52]	@ (800361c <ai_platform_bind_network_params+0x40>)
 80035e8:	f843 4b04 	str.w	r4, [r3], #4
 80035ec:	f100 0c0c 	add.w	ip, r0, #12
 80035f0:	c903      	ldmia	r1, {r0, r1}
 80035f2:	e883 0003 	stmia.w	r3, {r0, r1}
 80035f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035fa:	e88c 0003 	stmia.w	ip, {r0, r1}
 80035fe:	2301      	movs	r3, #1
 8003600:	4618      	mov	r0, r3
 8003602:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003606:	4770      	bx	lr
 8003608:	4603      	mov	r3, r0
 800360a:	4618      	mov	r0, r3
 800360c:	4770      	bx	lr
 800360e:	460b      	mov	r3, r1
 8003610:	4618      	mov	r0, r3
 8003612:	4770      	bx	lr
 8003614:	4613      	mov	r3, r2
 8003616:	4618      	mov	r0, r3
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	a1facade 	.word	0xa1facade

08003620 <ai_platform_network_get_error>:
 8003620:	4b04      	ldr	r3, [pc, #16]	@ (8003634 <ai_platform_network_get_error+0x14>)
 8003622:	6802      	ldr	r2, [r0, #0]
 8003624:	4393      	bics	r3, r2
 8003626:	d102      	bne.n	800362e <ai_platform_network_get_error+0xe>
 8003628:	300c      	adds	r0, #12
 800362a:	f000 bc19 	b.w	8003e60 <core_get_error>
 800362e:	f241 0010 	movw	r0, #4112	@ 0x1010
 8003632:	4770      	bx	lr
 8003634:	a1c00100 	.word	0xa1c00100

08003638 <ai_platform_network_set_error>:
 8003638:	b110      	cbz	r0, 8003640 <ai_platform_network_set_error+0x8>
 800363a:	300c      	adds	r0, #12
 800363c:	f000 bc16 	b.w	8003e6c <core_set_error>
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop

08003644 <ai_platform_inputs_get>:
 8003644:	4b39      	ldr	r3, [pc, #228]	@ (800372c <ai_platform_inputs_get+0xe8>)
 8003646:	6802      	ldr	r2, [r0, #0]
 8003648:	4393      	bics	r3, r2
 800364a:	d163      	bne.n	8003714 <ai_platform_inputs_get+0xd0>
 800364c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003650:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8003652:	b085      	sub	sp, #20
 8003654:	4605      	mov	r5, r0
 8003656:	460c      	mov	r4, r1
 8003658:	2b00      	cmp	r3, #0
 800365a:	d04e      	beq.n	80036fa <ai_platform_inputs_get+0xb6>
 800365c:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 800365e:	2f00      	cmp	r7, #0
 8003660:	d04b      	beq.n	80036fa <ai_platform_inputs_get+0xb6>
 8003662:	f04f 0b00 	mov.w	fp, #0
 8003666:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800366a:	465e      	mov	r6, fp
 800366c:	46ba      	mov	sl, r7
 800366e:	e016      	b.n	800369e <ai_platform_inputs_get+0x5a>
 8003670:	9901      	ldr	r1, [sp, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	507a      	str	r2, [r7, r1]
 8003676:	69a1      	ldr	r1, [r4, #24]
 8003678:	684c      	ldr	r4, [r1, #4]
 800367a:	6028      	str	r0, [r5, #0]
 800367c:	f04f 0201 	mov.w	r2, #1
 8003680:	752a      	strb	r2, [r5, #20]
 8003682:	6968      	ldr	r0, [r5, #20]
 8003684:	60ab      	str	r3, [r5, #8]
 8003686:	f368 201f 	bfi	r0, r8, #8, #24
 800368a:	2300      	movs	r3, #0
 800368c:	e9c5 3403 	strd	r3, r4, [r5, #12]
 8003690:	e9c5 0905 	strd	r0, r9, [r5, #20]
 8003694:	f8c5 c004 	str.w	ip, [r5, #4]
 8003698:	3601      	adds	r6, #1
 800369a:	f10b 0b1c 	add.w	fp, fp, #28
 800369e:	f8ba 3000 	ldrh.w	r3, [sl]
 80036a2:	00f2      	lsls	r2, r6, #3
 80036a4:	42b3      	cmp	r3, r6
 80036a6:	9201      	str	r2, [sp, #4]
 80036a8:	d936      	bls.n	8003718 <ai_platform_inputs_get+0xd4>
 80036aa:	f8da 3004 	ldr.w	r3, [sl, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d032      	beq.n	8003718 <ai_platform_inputs_get+0xd4>
 80036b2:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 80036b6:	b37c      	cbz	r4, 8003718 <ai_platform_inputs_get+0xd4>
 80036b8:	f8da 3008 	ldr.w	r3, [sl, #8]
 80036bc:	69a2      	ldr	r2, [r4, #24]
 80036be:	f8d4 900c 	ldr.w	r9, [r4, #12]
 80036c2:	6810      	ldr	r0, [r2, #0]
 80036c4:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 80036c8:	68a3      	ldr	r3, [r4, #8]
 80036ca:	f3c3 2817 	ubfx	r8, r3, #8, #24
 80036ce:	f001 f9bb 	bl	8004a48 <ai_array_to_buffer_fmt>
 80036d2:	69a1      	ldr	r1, [r4, #24]
 80036d4:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 80036d8:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80036dc:	445d      	add	r5, fp
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d0ca      	beq.n	8003678 <ai_platform_inputs_get+0x34>
 80036e2:	2100      	movs	r1, #0
 80036e4:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 80036e8:	6821      	ldr	r1, [r4, #0]
 80036ea:	6059      	str	r1, [r3, #4]
 80036ec:	b111      	cbz	r1, 80036f4 <ai_platform_inputs_get+0xb0>
 80036ee:	8849      	ldrh	r1, [r1, #2]
 80036f0:	2900      	cmp	r1, #0
 80036f2:	d1bd      	bne.n	8003670 <ai_platform_inputs_get+0x2c>
 80036f4:	69a1      	ldr	r1, [r4, #24]
 80036f6:	2300      	movs	r3, #0
 80036f8:	e7be      	b.n	8003678 <ai_platform_inputs_get+0x34>
 80036fa:	2218      	movs	r2, #24
 80036fc:	2111      	movs	r1, #17
 80036fe:	f105 000c 	add.w	r0, r5, #12
 8003702:	2600      	movs	r6, #0
 8003704:	f000 fbb2 	bl	8003e6c <core_set_error>
 8003708:	4630      	mov	r0, r6
 800370a:	b104      	cbz	r4, 800370e <ai_platform_inputs_get+0xca>
 800370c:	8026      	strh	r6, [r4, #0]
 800370e:	b005      	add	sp, #20
 8003710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003714:	2000      	movs	r0, #0
 8003716:	4770      	bx	lr
 8003718:	b2b6      	uxth	r6, r6
 800371a:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800371e:	2e00      	cmp	r6, #0
 8003720:	d0eb      	beq.n	80036fa <ai_platform_inputs_get+0xb6>
 8003722:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003726:	6858      	ldr	r0, [r3, #4]
 8003728:	e7ef      	b.n	800370a <ai_platform_inputs_get+0xc6>
 800372a:	bf00      	nop
 800372c:	a1c00100 	.word	0xa1c00100

08003730 <ai_platform_outputs_get>:
 8003730:	4b37      	ldr	r3, [pc, #220]	@ (8003810 <ai_platform_outputs_get+0xe0>)
 8003732:	6802      	ldr	r2, [r0, #0]
 8003734:	4393      	bics	r3, r2
 8003736:	d169      	bne.n	800380c <ai_platform_outputs_get+0xdc>
 8003738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800373c:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800373e:	2b01      	cmp	r3, #1
 8003740:	b085      	sub	sp, #20
 8003742:	4605      	mov	r5, r0
 8003744:	460c      	mov	r4, r1
 8003746:	d94b      	bls.n	80037e0 <ai_platform_outputs_get+0xb0>
 8003748:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 800374a:	f04f 0b00 	mov.w	fp, #0
 800374e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003752:	465e      	mov	r6, fp
 8003754:	46d8      	mov	r8, fp
 8003756:	46ba      	mov	sl, r7
 8003758:	e016      	b.n	8003788 <ai_platform_outputs_get+0x58>
 800375a:	9901      	ldr	r1, [sp, #4]
 800375c:	2201      	movs	r2, #1
 800375e:	507a      	str	r2, [r7, r1]
 8003760:	69a9      	ldr	r1, [r5, #24]
 8003762:	684d      	ldr	r5, [r1, #4]
 8003764:	6020      	str	r0, [r4, #0]
 8003766:	f04f 0201 	mov.w	r2, #1
 800376a:	7522      	strb	r2, [r4, #20]
 800376c:	6960      	ldr	r0, [r4, #20]
 800376e:	f8c4 c004 	str.w	ip, [r4, #4]
 8003772:	f369 201f 	bfi	r0, r9, #8, #24
 8003776:	e9c4 5004 	strd	r5, r0, [r4, #16]
 800377a:	e9c4 3802 	strd	r3, r8, [r4, #8]
 800377e:	9b00      	ldr	r3, [sp, #0]
 8003780:	61a3      	str	r3, [r4, #24]
 8003782:	3601      	adds	r6, #1
 8003784:	f10b 0b1c 	add.w	fp, fp, #28
 8003788:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800378c:	00f2      	lsls	r2, r6, #3
 800378e:	42b3      	cmp	r3, r6
 8003790:	9201      	str	r2, [sp, #4]
 8003792:	d932      	bls.n	80037fa <ai_platform_outputs_get+0xca>
 8003794:	f8da 3010 	ldr.w	r3, [sl, #16]
 8003798:	b37b      	cbz	r3, 80037fa <ai_platform_outputs_get+0xca>
 800379a:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800379e:	b365      	cbz	r5, 80037fa <ai_platform_outputs_get+0xca>
 80037a0:	f8da 3014 	ldr.w	r3, [sl, #20]
 80037a4:	69aa      	ldr	r2, [r5, #24]
 80037a6:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 80037aa:	68ab      	ldr	r3, [r5, #8]
 80037ac:	6810      	ldr	r0, [r2, #0]
 80037ae:	f3c3 2917 	ubfx	r9, r3, #8, #24
 80037b2:	68eb      	ldr	r3, [r5, #12]
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	f001 f947 	bl	8004a48 <ai_array_to_buffer_fmt>
 80037ba:	69a9      	ldr	r1, [r5, #24]
 80037bc:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 80037c0:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80037c4:	445c      	add	r4, fp
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d0cb      	beq.n	8003762 <ai_platform_outputs_get+0x32>
 80037ca:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 80037ce:	6829      	ldr	r1, [r5, #0]
 80037d0:	6059      	str	r1, [r3, #4]
 80037d2:	b111      	cbz	r1, 80037da <ai_platform_outputs_get+0xaa>
 80037d4:	8849      	ldrh	r1, [r1, #2]
 80037d6:	2900      	cmp	r1, #0
 80037d8:	d1bf      	bne.n	800375a <ai_platform_outputs_get+0x2a>
 80037da:	69a9      	ldr	r1, [r5, #24]
 80037dc:	2300      	movs	r3, #0
 80037de:	e7c0      	b.n	8003762 <ai_platform_outputs_get+0x32>
 80037e0:	2218      	movs	r2, #24
 80037e2:	2111      	movs	r1, #17
 80037e4:	f105 000c 	add.w	r0, r5, #12
 80037e8:	2600      	movs	r6, #0
 80037ea:	f000 fb3f 	bl	8003e6c <core_set_error>
 80037ee:	4630      	mov	r0, r6
 80037f0:	b104      	cbz	r4, 80037f4 <ai_platform_outputs_get+0xc4>
 80037f2:	8026      	strh	r6, [r4, #0]
 80037f4:	b005      	add	sp, #20
 80037f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037fa:	b2b6      	uxth	r6, r6
 80037fc:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8003800:	2e00      	cmp	r6, #0
 8003802:	d0ed      	beq.n	80037e0 <ai_platform_outputs_get+0xb0>
 8003804:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003808:	6858      	ldr	r0, [r3, #4]
 800380a:	e7f1      	b.n	80037f0 <ai_platform_outputs_get+0xc0>
 800380c:	2000      	movs	r0, #0
 800380e:	4770      	bx	lr
 8003810:	a1c00100 	.word	0xa1c00100

08003814 <ai_platform_network_create>:
 8003814:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003818:	b083      	sub	sp, #12
 800381a:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800381e:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8003822:	b320      	cbz	r0, 800386e <ai_platform_network_create+0x5a>
 8003824:	6002      	str	r2, [r0, #0]
 8003826:	4616      	mov	r6, r2
 8003828:	461f      	mov	r7, r3
 800382a:	4604      	mov	r4, r0
 800382c:	f000 fb16 	bl	8003e5c <core_init>
 8003830:	b970      	cbnz	r0, 8003850 <ai_platform_network_create+0x3c>
 8003832:	2530      	movs	r5, #48	@ 0x30
 8003834:	2300      	movs	r3, #0
 8003836:	6023      	str	r3, [r4, #0]
 8003838:	2410      	movs	r4, #16
 800383a:	464a      	mov	r2, r9
 800383c:	4641      	mov	r1, r8
 800383e:	4638      	mov	r0, r7
 8003840:	f001 f984 	bl	8004b4c <ai_version_get>
 8003844:	60b0      	str	r0, [r6, #8]
 8003846:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800384a:	b003      	add	sp, #12
 800384c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003850:	2200      	movs	r2, #0
 8003852:	4641      	mov	r1, r8
 8003854:	4638      	mov	r0, r7
 8003856:	f001 f979 	bl	8004b4c <ai_version_get>
 800385a:	2200      	movs	r2, #0
 800385c:	4605      	mov	r5, r0
 800385e:	2105      	movs	r1, #5
 8003860:	2001      	movs	r0, #1
 8003862:	f001 f973 	bl	8004b4c <ai_version_get>
 8003866:	4285      	cmp	r5, r0
 8003868:	d008      	beq.n	800387c <ai_platform_network_create+0x68>
 800386a:	2501      	movs	r5, #1
 800386c:	e7e2      	b.n	8003834 <ai_platform_network_create+0x20>
 800386e:	2510      	movs	r5, #16
 8003870:	462c      	mov	r4, r5
 8003872:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8003876:	b003      	add	sp, #12
 8003878:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800387c:	4b05      	ldr	r3, [pc, #20]	@ (8003894 <ai_platform_network_create+0x80>)
 800387e:	9301      	str	r3, [sp, #4]
 8003880:	a801      	add	r0, sp, #4
 8003882:	f000 faff 	bl	8003e84 <ai_check_custom_types>
 8003886:	b110      	cbz	r0, 800388e <ai_platform_network_create+0x7a>
 8003888:	2400      	movs	r4, #0
 800388a:	4625      	mov	r5, r4
 800388c:	e7d5      	b.n	800383a <ai_platform_network_create+0x26>
 800388e:	2502      	movs	r5, #2
 8003890:	e7d0      	b.n	8003834 <ai_platform_network_create+0x20>
 8003892:	bf00      	nop
 8003894:	84048403 	.word	0x84048403

08003898 <ai_platform_network_init>:
 8003898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800389c:	4a48      	ldr	r2, [pc, #288]	@ (80039c0 <ai_platform_network_init+0x128>)
 800389e:	4604      	mov	r4, r0
 80038a0:	6800      	ldr	r0, [r0, #0]
 80038a2:	460b      	mov	r3, r1
 80038a4:	ea00 0102 	and.w	r1, r0, r2
 80038a8:	4382      	bics	r2, r0
 80038aa:	d13b      	bne.n	8003924 <ai_platform_network_init+0x8c>
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d078      	beq.n	80039a2 <ai_platform_network_init+0x10a>
 80038b0:	4a44      	ldr	r2, [pc, #272]	@ (80039c4 <ai_platform_network_init+0x12c>)
 80038b2:	681d      	ldr	r5, [r3, #0]
 80038b4:	4295      	cmp	r5, r2
 80038b6:	d10a      	bne.n	80038ce <ai_platform_network_init+0x36>
 80038b8:	4288      	cmp	r0, r1
 80038ba:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 80038be:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 80038c2:	d03d      	beq.n	8003940 <ai_platform_network_init+0xa8>
 80038c4:	2303      	movs	r3, #3
 80038c6:	6123      	str	r3, [r4, #16]
 80038c8:	4620      	mov	r0, r4
 80038ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038ce:	2101      	movs	r1, #1
 80038d0:	4618      	mov	r0, r3
 80038d2:	461d      	mov	r5, r3
 80038d4:	f8d3 8004 	ldr.w	r8, [r3, #4]
 80038d8:	f7ff fd90 	bl	80033fc <ai_buffer_get_size>
 80038dc:	f105 071c 	add.w	r7, r5, #28
 80038e0:	4606      	mov	r6, r0
 80038e2:	2101      	movs	r1, #1
 80038e4:	4638      	mov	r0, r7
 80038e6:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80038ea:	f7ff fd87 	bl	80033fc <ai_buffer_get_size>
 80038ee:	2e00      	cmp	r6, #0
 80038f0:	bf0a      	itet	eq
 80038f2:	4631      	moveq	r1, r6
 80038f4:	2101      	movne	r1, #1
 80038f6:	4635      	moveq	r5, r6
 80038f8:	b1b0      	cbz	r0, 8003928 <ai_platform_network_init+0x90>
 80038fa:	f1b9 0f00 	cmp.w	r9, #0
 80038fe:	d057      	beq.n	80039b0 <ai_platform_network_init+0x118>
 8003900:	f04f 0e01 	mov.w	lr, #1
 8003904:	f1b8 0f00 	cmp.w	r8, #0
 8003908:	d011      	beq.n	800392e <ai_platform_network_init+0x96>
 800390a:	4b2d      	ldr	r3, [pc, #180]	@ (80039c0 <ai_platform_network_init+0x128>)
 800390c:	6822      	ldr	r2, [r4, #0]
 800390e:	429a      	cmp	r2, r3
 8003910:	d1d8      	bne.n	80038c4 <ai_platform_network_init+0x2c>
 8003912:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 8003914:	428b      	cmp	r3, r1
 8003916:	d21b      	bcs.n	8003950 <ai_platform_network_init+0xb8>
 8003918:	2212      	movs	r2, #18
 800391a:	2116      	movs	r1, #22
 800391c:	f104 000c 	add.w	r0, r4, #12
 8003920:	f000 faa4 	bl	8003e6c <core_set_error>
 8003924:	2000      	movs	r0, #0
 8003926:	e7d0      	b.n	80038ca <ai_platform_network_init+0x32>
 8003928:	4607      	mov	r7, r0
 800392a:	4686      	mov	lr, r0
 800392c:	e7ea      	b.n	8003904 <ai_platform_network_init+0x6c>
 800392e:	2e00      	cmp	r6, #0
 8003930:	d0eb      	beq.n	800390a <ai_platform_network_init+0x72>
 8003932:	2212      	movs	r2, #18
 8003934:	2110      	movs	r1, #16
 8003936:	f104 000c 	add.w	r0, r4, #12
 800393a:	f000 fa97 	bl	8003e6c <core_set_error>
 800393e:	e7f1      	b.n	8003924 <ai_platform_network_init+0x8c>
 8003940:	e9c4 6308 	strd	r6, r3, [r4, #32]
 8003944:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8003946:	62a2      	str	r2, [r4, #40]	@ 0x28
 8003948:	4620      	mov	r0, r4
 800394a:	f000 fac5 	bl	8003ed8 <ai_layers_init_all>
 800394e:	e7b9      	b.n	80038c4 <ai_platform_network_init+0x2c>
 8003950:	b1e1      	cbz	r1, 800398c <ai_platform_network_init+0xf4>
 8003952:	46ac      	mov	ip, r5
 8003954:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003958:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800395a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800395c:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8003960:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003964:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003966:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 800396a:	4573      	cmp	r3, lr
 800396c:	6226      	str	r6, [r4, #32]
 800396e:	d311      	bcc.n	8003994 <ai_platform_network_init+0xfc>
 8003970:	f1be 0f00 	cmp.w	lr, #0
 8003974:	d007      	beq.n	8003986 <ai_platform_network_init+0xee>
 8003976:	463e      	mov	r6, r7
 8003978:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800397a:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 800397c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800397e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8003982:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003986:	ea4f 420e 	mov.w	r2, lr, lsl #16
 800398a:	e7dc      	b.n	8003946 <ai_platform_network_init+0xae>
 800398c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800398e:	6221      	str	r1, [r4, #32]
 8003990:	4573      	cmp	r3, lr
 8003992:	d2ed      	bcs.n	8003970 <ai_platform_network_init+0xd8>
 8003994:	2213      	movs	r2, #19
 8003996:	2116      	movs	r1, #22
 8003998:	f104 000c 	add.w	r0, r4, #12
 800399c:	f000 fa66 	bl	8003e6c <core_set_error>
 80039a0:	e7c0      	b.n	8003924 <ai_platform_network_init+0x8c>
 80039a2:	2211      	movs	r2, #17
 80039a4:	2110      	movs	r1, #16
 80039a6:	f104 000c 	add.w	r0, r4, #12
 80039aa:	f000 fa5f 	bl	8003e6c <core_set_error>
 80039ae:	e7b9      	b.n	8003924 <ai_platform_network_init+0x8c>
 80039b0:	2213      	movs	r2, #19
 80039b2:	2110      	movs	r1, #16
 80039b4:	f104 000c 	add.w	r0, r4, #12
 80039b8:	f000 fa58 	bl	8003e6c <core_set_error>
 80039bc:	e7b2      	b.n	8003924 <ai_platform_network_init+0x8c>
 80039be:	bf00      	nop
 80039c0:	a1c00100 	.word	0xa1c00100
 80039c4:	a1facade 	.word	0xa1facade

080039c8 <ai_platform_network_post_init>:
 80039c8:	4b15      	ldr	r3, [pc, #84]	@ (8003a20 <ai_platform_network_post_init+0x58>)
 80039ca:	6802      	ldr	r2, [r0, #0]
 80039cc:	ea02 0103 	and.w	r1, r2, r3
 80039d0:	4393      	bics	r3, r2
 80039d2:	d123      	bne.n	8003a1c <ai_platform_network_post_init+0x54>
 80039d4:	b570      	push	{r4, r5, r6, lr}
 80039d6:	6903      	ldr	r3, [r0, #16]
 80039d8:	079b      	lsls	r3, r3, #30
 80039da:	4604      	mov	r4, r0
 80039dc:	d503      	bpl.n	80039e6 <ai_platform_network_post_init+0x1e>
 80039de:	428a      	cmp	r2, r1
 80039e0:	d008      	beq.n	80039f4 <ai_platform_network_post_init+0x2c>
 80039e2:	2001      	movs	r0, #1
 80039e4:	bd70      	pop	{r4, r5, r6, pc}
 80039e6:	2210      	movs	r2, #16
 80039e8:	2111      	movs	r1, #17
 80039ea:	300c      	adds	r0, #12
 80039ec:	f000 fa3e 	bl	8003e6c <core_set_error>
 80039f0:	2000      	movs	r0, #0
 80039f2:	bd70      	pop	{r4, r5, r6, pc}
 80039f4:	f000 fa80 	bl	8003ef8 <ai_layers_post_init_all>
 80039f8:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 80039fa:	2e00      	cmp	r6, #0
 80039fc:	d0f1      	beq.n	80039e2 <ai_platform_network_post_init+0x1a>
 80039fe:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003a00:	2d00      	cmp	r5, #0
 8003a02:	d0ee      	beq.n	80039e2 <ai_platform_network_post_init+0x1a>
 8003a04:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003a06:	4629      	mov	r1, r5
 8003a08:	2000      	movs	r0, #0
 8003a0a:	47b0      	blx	r6
 8003a0c:	692b      	ldr	r3, [r5, #16]
 8003a0e:	42ab      	cmp	r3, r5
 8003a10:	d0e7      	beq.n	80039e2 <ai_platform_network_post_init+0x1a>
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d0e5      	beq.n	80039e2 <ai_platform_network_post_init+0x1a>
 8003a16:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8003a18:	461d      	mov	r5, r3
 8003a1a:	e7f3      	b.n	8003a04 <ai_platform_network_post_init+0x3c>
 8003a1c:	2000      	movs	r0, #0
 8003a1e:	4770      	bx	lr
 8003a20:	a1c00100 	.word	0xa1c00100

08003a24 <ai_platform_network_process>:
 8003a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a28:	4bb7      	ldr	r3, [pc, #732]	@ (8003d08 <ai_platform_network_process+0x2e4>)
 8003a2a:	4607      	mov	r7, r0
 8003a2c:	6800      	ldr	r0, [r0, #0]
 8003a2e:	4383      	bics	r3, r0
 8003a30:	b085      	sub	sp, #20
 8003a32:	f040 812d 	bne.w	8003c90 <ai_platform_network_process+0x26c>
 8003a36:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 811d 	beq.w	8003c78 <ai_platform_network_process+0x254>
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8003a44:	f003 0303 	and.w	r3, r3, #3
 8003a48:	2600      	movs	r6, #0
 8003a4a:	2b03      	cmp	r3, #3
 8003a4c:	61be      	str	r6, [r7, #24]
 8003a4e:	f040 8129 	bne.w	8003ca4 <ai_platform_network_process+0x280>
 8003a52:	2900      	cmp	r1, #0
 8003a54:	f000 8116 	beq.w	8003c84 <ai_platform_network_process+0x260>
 8003a58:	f1b9 0f00 	cmp.w	r9, #0
 8003a5c:	f000 8112 	beq.w	8003c84 <ai_platform_network_process+0x260>
 8003a60:	f8b9 3000 	ldrh.w	r3, [r9]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 810d 	beq.w	8003c84 <ai_platform_network_process+0x260>
 8003a6a:	698b      	ldr	r3, [r1, #24]
 8003a6c:	e9cd 7202 	strd	r7, r2, [sp, #8]
 8003a70:	f8d3 b000 	ldr.w	fp, [r3]
 8003a74:	460c      	mov	r4, r1
 8003a76:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d072      	beq.n	8003b64 <ai_platform_network_process+0x140>
 8003a7e:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8003a82:	2d00      	cmp	r5, #0
 8003a84:	d06e      	beq.n	8003b64 <ai_platform_network_process+0x140>
 8003a86:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8003a8a:	f8d3 a000 	ldr.w	sl, [r3]
 8003a8e:	0133      	lsls	r3, r6, #4
 8003a90:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8003a94:	9301      	str	r3, [sp, #4]
 8003a96:	f000 81ba 	beq.w	8003e0e <ai_platform_network_process+0x3ea>
 8003a9a:	69ab      	ldr	r3, [r5, #24]
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	4620      	mov	r0, r4
 8003aa0:	685f      	ldr	r7, [r3, #4]
 8003aa2:	f7ff fcab 	bl	80033fc <ai_buffer_get_size>
 8003aa6:	4287      	cmp	r7, r0
 8003aa8:	f0c0 8103 	bcc.w	8003cb2 <ai_platform_network_process+0x28e>
 8003aac:	68e8      	ldr	r0, [r5, #12]
 8003aae:	69a1      	ldr	r1, [r4, #24]
 8003ab0:	68c2      	ldr	r2, [r0, #12]
 8003ab2:	68cb      	ldr	r3, [r1, #12]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	f040 80fc 	bne.w	8003cb2 <ai_platform_network_process+0x28e>
 8003aba:	6882      	ldr	r2, [r0, #8]
 8003abc:	688b      	ldr	r3, [r1, #8]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	f040 80f7 	bne.w	8003cb2 <ai_platform_network_process+0x28e>
 8003ac4:	6842      	ldr	r2, [r0, #4]
 8003ac6:	684b      	ldr	r3, [r1, #4]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	f040 80f2 	bne.w	8003cb2 <ai_platform_network_process+0x28e>
 8003ace:	69ab      	ldr	r3, [r5, #24]
 8003ad0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ad4:	f001 f828 	bl	8004b28 <ai_array_get_data_byte_size>
 8003ad8:	9001      	str	r0, [sp, #4]
 8003ada:	4628      	mov	r0, r5
 8003adc:	f001 f83c 	bl	8004b58 <get_tensor_byte_size>
 8003ae0:	9b01      	ldr	r3, [sp, #4]
 8003ae2:	4283      	cmp	r3, r0
 8003ae4:	f0c0 80e5 	bcc.w	8003cb2 <ai_platform_network_process+0x28e>
 8003ae8:	69ab      	ldr	r3, [r5, #24]
 8003aea:	6818      	ldr	r0, [r3, #0]
 8003aec:	f000 ffac 	bl	8004a48 <ai_array_to_buffer_fmt>
 8003af0:	6823      	ldr	r3, [r4, #0]
 8003af2:	4058      	eors	r0, r3
 8003af4:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8003af8:	f040 8193 	bne.w	8003e22 <ai_platform_network_process+0x3fe>
 8003afc:	6863      	ldr	r3, [r4, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 8185 	beq.w	8003e0e <ai_platform_network_process+0x3ea>
 8003b04:	69a3      	ldr	r3, [r4, #24]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f000 8182 	beq.w	8003e12 <ai_platform_network_process+0x3ee>
 8003b0e:	459b      	cmp	fp, r3
 8003b10:	4628      	mov	r0, r5
 8003b12:	bf38      	it	cc
 8003b14:	469b      	movcc	fp, r3
 8003b16:	f001 f81f 	bl	8004b58 <get_tensor_byte_size>
 8003b1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8003b1e:	69a3      	ldr	r3, [r4, #24]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	fb00 f303 	mul.w	r3, r0, r3
 8003b26:	f8c8 300c 	str.w	r3, [r8, #12]
 8003b2a:	6861      	ldr	r1, [r4, #4]
 8003b2c:	f8c8 1004 	str.w	r1, [r8, #4]
 8003b30:	0132      	lsls	r2, r6, #4
 8003b32:	440b      	add	r3, r1
 8003b34:	f84a 3002 	str.w	r3, [sl, r2]
 8003b38:	69a8      	ldr	r0, [r5, #24]
 8003b3a:	6803      	ldr	r3, [r0, #0]
 8003b3c:	009a      	lsls	r2, r3, #2
 8003b3e:	f106 0601 	add.w	r6, r6, #1
 8003b42:	f104 041c 	add.w	r4, r4, #28
 8003b46:	f100 80a7 	bmi.w	8003c98 <ai_platform_network_process+0x274>
 8003b4a:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	4419      	add	r1, r3
 8003b52:	6081      	str	r1, [r0, #8]
 8003b54:	69ab      	ldr	r3, [r5, #24]
 8003b56:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003b5a:	60da      	str	r2, [r3, #12]
 8003b5c:	f8b9 3000 	ldrh.w	r3, [r9]
 8003b60:	42b3      	cmp	r3, r6
 8003b62:	d888      	bhi.n	8003a76 <ai_platform_network_process+0x52>
 8003b64:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 8003b68:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003b6a:	f1b8 0f00 	cmp.w	r8, #0
 8003b6e:	f000 80b5 	beq.w	8003cdc <ai_platform_network_process+0x2b8>
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	f240 80a5 	bls.w	8003cc2 <ai_platform_network_process+0x29e>
 8003b78:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8003b7c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f000 809e 	beq.w	8003cc2 <ai_platform_network_process+0x29e>
 8003b86:	4645      	mov	r5, r8
 8003b88:	2600      	movs	r6, #0
 8003b8a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f000 80a3 	beq.w	8003cda <ai_platform_network_process+0x2b6>
 8003b94:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8003b98:	2c00      	cmp	r4, #0
 8003b9a:	f000 809e 	beq.w	8003cda <ai_platform_network_process+0x2b6>
 8003b9e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8003ba2:	f8d3 a000 	ldr.w	sl, [r3]
 8003ba6:	0133      	lsls	r3, r6, #4
 8003ba8:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8003bac:	9301      	str	r3, [sp, #4]
 8003bae:	f000 8140 	beq.w	8003e32 <ai_platform_network_process+0x40e>
 8003bb2:	69a3      	ldr	r3, [r4, #24]
 8003bb4:	2101      	movs	r1, #1
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	9301      	str	r3, [sp, #4]
 8003bba:	4628      	mov	r0, r5
 8003bbc:	f7ff fc1e 	bl	80033fc <ai_buffer_get_size>
 8003bc0:	9b01      	ldr	r3, [sp, #4]
 8003bc2:	4283      	cmp	r3, r0
 8003bc4:	d37d      	bcc.n	8003cc2 <ai_platform_network_process+0x29e>
 8003bc6:	68e0      	ldr	r0, [r4, #12]
 8003bc8:	69a9      	ldr	r1, [r5, #24]
 8003bca:	68c2      	ldr	r2, [r0, #12]
 8003bcc:	68cb      	ldr	r3, [r1, #12]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d177      	bne.n	8003cc2 <ai_platform_network_process+0x29e>
 8003bd2:	6882      	ldr	r2, [r0, #8]
 8003bd4:	688b      	ldr	r3, [r1, #8]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d173      	bne.n	8003cc2 <ai_platform_network_process+0x29e>
 8003bda:	6842      	ldr	r2, [r0, #4]
 8003bdc:	684b      	ldr	r3, [r1, #4]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d16f      	bne.n	8003cc2 <ai_platform_network_process+0x29e>
 8003be2:	69a3      	ldr	r3, [r4, #24]
 8003be4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003be8:	f000 ff9e 	bl	8004b28 <ai_array_get_data_byte_size>
 8003bec:	9001      	str	r0, [sp, #4]
 8003bee:	4620      	mov	r0, r4
 8003bf0:	f000 ffb2 	bl	8004b58 <get_tensor_byte_size>
 8003bf4:	9b01      	ldr	r3, [sp, #4]
 8003bf6:	4283      	cmp	r3, r0
 8003bf8:	d363      	bcc.n	8003cc2 <ai_platform_network_process+0x29e>
 8003bfa:	69a3      	ldr	r3, [r4, #24]
 8003bfc:	6818      	ldr	r0, [r3, #0]
 8003bfe:	f000 ff23 	bl	8004a48 <ai_array_to_buffer_fmt>
 8003c02:	682b      	ldr	r3, [r5, #0]
 8003c04:	4043      	eors	r3, r0
 8003c06:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 8003c0a:	f040 8119 	bne.w	8003e40 <ai_platform_network_process+0x41c>
 8003c0e:	686b      	ldr	r3, [r5, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 810e 	beq.w	8003e32 <ai_platform_network_process+0x40e>
 8003c16:	69ab      	ldr	r3, [r5, #24]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f000 8117 	beq.w	8003e4e <ai_platform_network_process+0x42a>
 8003c20:	459b      	cmp	fp, r3
 8003c22:	4620      	mov	r0, r4
 8003c24:	bf38      	it	cc
 8003c26:	469b      	movcc	fp, r3
 8003c28:	f000 ff96 	bl	8004b58 <get_tensor_byte_size>
 8003c2c:	f8c8 0008 	str.w	r0, [r8, #8]
 8003c30:	69aa      	ldr	r2, [r5, #24]
 8003c32:	6812      	ldr	r2, [r2, #0]
 8003c34:	4603      	mov	r3, r0
 8003c36:	fb02 f303 	mul.w	r3, r2, r3
 8003c3a:	f8c8 300c 	str.w	r3, [r8, #12]
 8003c3e:	6869      	ldr	r1, [r5, #4]
 8003c40:	f8c8 1004 	str.w	r1, [r8, #4]
 8003c44:	0132      	lsls	r2, r6, #4
 8003c46:	440b      	add	r3, r1
 8003c48:	f84a 3002 	str.w	r3, [sl, r2]
 8003c4c:	69a0      	ldr	r0, [r4, #24]
 8003c4e:	6803      	ldr	r3, [r0, #0]
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	f106 0601 	add.w	r6, r6, #1
 8003c56:	f105 051c 	add.w	r5, r5, #28
 8003c5a:	d439      	bmi.n	8003cd0 <ai_platform_network_process+0x2ac>
 8003c5c:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8003c60:	1a9b      	subs	r3, r3, r2
 8003c62:	4419      	add	r1, r3
 8003c64:	6081      	str	r1, [r0, #8]
 8003c66:	69a3      	ldr	r3, [r4, #24]
 8003c68:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003c6c:	60da      	str	r2, [r3, #12]
 8003c6e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003c72:	429e      	cmp	r6, r3
 8003c74:	d389      	bcc.n	8003b8a <ai_platform_network_process+0x166>
 8003c76:	e030      	b.n	8003cda <ai_platform_network_process+0x2b6>
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	61bb      	str	r3, [r7, #24]
 8003c7c:	f002 0203 	and.w	r2, r2, #3
 8003c80:	2a03      	cmp	r2, #3
 8003c82:	d10f      	bne.n	8003ca4 <ai_platform_network_process+0x280>
 8003c84:	2217      	movs	r2, #23
 8003c86:	2112      	movs	r1, #18
 8003c88:	f107 000c 	add.w	r0, r7, #12
 8003c8c:	f000 f8ee 	bl	8003e6c <core_set_error>
 8003c90:	2000      	movs	r0, #0
 8003c92:	b005      	add	sp, #20
 8003c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c98:	f8b9 3000 	ldrh.w	r3, [r9]
 8003c9c:	429e      	cmp	r6, r3
 8003c9e:	f4ff aeea 	bcc.w	8003a76 <ai_platform_network_process+0x52>
 8003ca2:	e75f      	b.n	8003b64 <ai_platform_network_process+0x140>
 8003ca4:	2230      	movs	r2, #48	@ 0x30
 8003ca6:	2111      	movs	r1, #17
 8003ca8:	f107 000c 	add.w	r0, r7, #12
 8003cac:	f000 f8de 	bl	8003e6c <core_set_error>
 8003cb0:	e7ee      	b.n	8003c90 <ai_platform_network_process+0x26c>
 8003cb2:	9f02      	ldr	r7, [sp, #8]
 8003cb4:	2218      	movs	r2, #24
 8003cb6:	2112      	movs	r1, #18
 8003cb8:	f107 000c 	add.w	r0, r7, #12
 8003cbc:	f000 f8d6 	bl	8003e6c <core_set_error>
 8003cc0:	e7e6      	b.n	8003c90 <ai_platform_network_process+0x26c>
 8003cc2:	2218      	movs	r2, #24
 8003cc4:	2113      	movs	r1, #19
 8003cc6:	f107 000c 	add.w	r0, r7, #12
 8003cca:	f000 f8cf 	bl	8003e6c <core_set_error>
 8003cce:	e7df      	b.n	8003c90 <ai_platform_network_process+0x26c>
 8003cd0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003cd4:	429e      	cmp	r6, r3
 8003cd6:	f4ff af58 	bcc.w	8003b8a <ai_platform_network_process+0x166>
 8003cda:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003cdc:	fa1f fb8b 	uxth.w	fp, fp
 8003ce0:	f8a7 b018 	strh.w	fp, [r7, #24]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f000 808c 	beq.w	8003e02 <ai_platform_network_process+0x3de>
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 8003cee:	f000 808b 	beq.w	8003e08 <ai_platform_network_process+0x3e4>
 8003cf2:	f106 080c 	add.w	r8, r6, #12
 8003cf6:	8b78      	ldrh	r0, [r7, #26]
 8003cf8:	4583      	cmp	fp, r0
 8003cfa:	d9ca      	bls.n	8003c92 <ai_platform_network_process+0x26e>
 8003cfc:	4645      	mov	r5, r8
 8003cfe:	46bb      	mov	fp, r7
 8003d00:	f04f 0800 	mov.w	r8, #0
 8003d04:	b9ae      	cbnz	r6, 8003d32 <ai_platform_network_process+0x30e>
 8003d06:	e02d      	b.n	8003d64 <ai_platform_network_process+0x340>
 8003d08:	a1c00100 	.word	0xa1c00100
 8003d0c:	68df      	ldr	r7, [r3, #12]
 8003d0e:	1bc9      	subs	r1, r1, r7
 8003d10:	4408      	add	r0, r1
 8003d12:	6098      	str	r0, [r3, #8]
 8003d14:	6993      	ldr	r3, [r2, #24]
 8003d16:	6862      	ldr	r2, [r4, #4]
 8003d18:	60da      	str	r2, [r3, #12]
 8003d1a:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8003d1e:	f859 200a 	ldr.w	r2, [r9, sl]
 8003d22:	440b      	add	r3, r1
 8003d24:	4293      	cmp	r3, r2
 8003d26:	bf24      	itt	cs
 8003d28:	68e3      	ldrcs	r3, [r4, #12]
 8003d2a:	1ad3      	subcs	r3, r2, r3
 8003d2c:	6063      	str	r3, [r4, #4]
 8003d2e:	f108 0801 	add.w	r8, r8, #1
 8003d32:	8833      	ldrh	r3, [r6, #0]
 8003d34:	4543      	cmp	r3, r8
 8003d36:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8003d3a:	d913      	bls.n	8003d64 <ai_platform_network_process+0x340>
 8003d3c:	6873      	ldr	r3, [r6, #4]
 8003d3e:	b18b      	cbz	r3, 8003d64 <ai_platform_network_process+0x340>
 8003d40:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 8003d44:	b172      	cbz	r2, 8003d64 <ai_platform_network_process+0x340>
 8003d46:	68b1      	ldr	r1, [r6, #8]
 8003d48:	6993      	ldr	r3, [r2, #24]
 8003d4a:	f8d1 9000 	ldr.w	r9, [r1]
 8003d4e:	681f      	ldr	r7, [r3, #0]
 8003d50:	6899      	ldr	r1, [r3, #8]
 8003d52:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8003d56:	00bf      	lsls	r7, r7, #2
 8003d58:	6860      	ldr	r0, [r4, #4]
 8003d5a:	d5d7      	bpl.n	8003d0c <ai_platform_network_process+0x2e8>
 8003d5c:	68a2      	ldr	r2, [r4, #8]
 8003d5e:	f000 fdd5 	bl	800490c <st_int8_copy>
 8003d62:	e7da      	b.n	8003d1a <ai_platform_network_process+0x2f6>
 8003d64:	4658      	mov	r0, fp
 8003d66:	f000 f8e5 	bl	8003f34 <ai_layers_forward_all>
 8003d6a:	2400      	movs	r4, #0
 8003d6c:	b9b5      	cbnz	r5, 8003d9c <ai_platform_network_process+0x378>
 8003d6e:	e03b      	b.n	8003de8 <ai_platform_network_process+0x3c4>
 8003d70:	f859 300a 	ldr.w	r3, [r9, sl]
 8003d74:	eb01 020c 	add.w	r2, r1, ip
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	bf24      	itt	cs
 8003d7c:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8003d80:	1a9a      	subcs	r2, r3, r2
 8003d82:	f8c8 2004 	str.w	r2, [r8, #4]
 8003d86:	6981      	ldr	r1, [r0, #24]
 8003d88:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8003d8c:	1bdb      	subs	r3, r3, r7
 8003d8e:	441a      	add	r2, r3
 8003d90:	608a      	str	r2, [r1, #8]
 8003d92:	6983      	ldr	r3, [r0, #24]
 8003d94:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003d98:	60da      	str	r2, [r3, #12]
 8003d9a:	3401      	adds	r4, #1
 8003d9c:	882b      	ldrh	r3, [r5, #0]
 8003d9e:	42a3      	cmp	r3, r4
 8003da0:	d922      	bls.n	8003de8 <ai_platform_network_process+0x3c4>
 8003da2:	686b      	ldr	r3, [r5, #4]
 8003da4:	b303      	cbz	r3, 8003de8 <ai_platform_network_process+0x3c4>
 8003da6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003daa:	b1e8      	cbz	r0, 8003de8 <ai_platform_network_process+0x3c4>
 8003dac:	68ab      	ldr	r3, [r5, #8]
 8003dae:	6982      	ldr	r2, [r0, #24]
 8003db0:	f8d3 9000 	ldr.w	r9, [r3]
 8003db4:	6813      	ldr	r3, [r2, #0]
 8003db6:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8003dc0:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8003dc4:	d5d4      	bpl.n	8003d70 <ai_platform_network_process+0x34c>
 8003dc6:	6890      	ldr	r0, [r2, #8]
 8003dc8:	4662      	mov	r2, ip
 8003dca:	f000 fd9f 	bl	800490c <st_int8_copy>
 8003dce:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8003dd2:	f859 200a 	ldr.w	r2, [r9, sl]
 8003dd6:	440b      	add	r3, r1
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	bf24      	itt	cs
 8003ddc:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8003de0:	1ad3      	subcs	r3, r2, r3
 8003de2:	f8c8 3004 	str.w	r3, [r8, #4]
 8003de6:	e7d8      	b.n	8003d9a <ai_platform_network_process+0x376>
 8003de8:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8003dec:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8003df0:	3001      	adds	r0, #1
 8003df2:	b280      	uxth	r0, r0
 8003df4:	4283      	cmp	r3, r0
 8003df6:	f8ab 001a 	strh.w	r0, [fp, #26]
 8003dfa:	d881      	bhi.n	8003d00 <ai_platform_network_process+0x2dc>
 8003dfc:	b005      	add	sp, #20
 8003dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e02:	461e      	mov	r6, r3
 8003e04:	4698      	mov	r8, r3
 8003e06:	e776      	b.n	8003cf6 <ai_platform_network_process+0x2d2>
 8003e08:	f04f 0800 	mov.w	r8, #0
 8003e0c:	e773      	b.n	8003cf6 <ai_platform_network_process+0x2d2>
 8003e0e:	9f02      	ldr	r7, [sp, #8]
 8003e10:	e738      	b.n	8003c84 <ai_platform_network_process+0x260>
 8003e12:	9f02      	ldr	r7, [sp, #8]
 8003e14:	2221      	movs	r2, #33	@ 0x21
 8003e16:	2112      	movs	r1, #18
 8003e18:	f107 000c 	add.w	r0, r7, #12
 8003e1c:	f000 f826 	bl	8003e6c <core_set_error>
 8003e20:	e736      	b.n	8003c90 <ai_platform_network_process+0x26c>
 8003e22:	9f02      	ldr	r7, [sp, #8]
 8003e24:	2219      	movs	r2, #25
 8003e26:	2112      	movs	r1, #18
 8003e28:	f107 000c 	add.w	r0, r7, #12
 8003e2c:	f000 f81e 	bl	8003e6c <core_set_error>
 8003e30:	e72e      	b.n	8003c90 <ai_platform_network_process+0x26c>
 8003e32:	2217      	movs	r2, #23
 8003e34:	2113      	movs	r1, #19
 8003e36:	f107 000c 	add.w	r0, r7, #12
 8003e3a:	f000 f817 	bl	8003e6c <core_set_error>
 8003e3e:	e727      	b.n	8003c90 <ai_platform_network_process+0x26c>
 8003e40:	2219      	movs	r2, #25
 8003e42:	2113      	movs	r1, #19
 8003e44:	f107 000c 	add.w	r0, r7, #12
 8003e48:	f000 f810 	bl	8003e6c <core_set_error>
 8003e4c:	e720      	b.n	8003c90 <ai_platform_network_process+0x26c>
 8003e4e:	2221      	movs	r2, #33	@ 0x21
 8003e50:	2113      	movs	r1, #19
 8003e52:	f107 000c 	add.w	r0, r7, #12
 8003e56:	f000 f809 	bl	8003e6c <core_set_error>
 8003e5a:	e719      	b.n	8003c90 <ai_platform_network_process+0x26c>

08003e5c <core_init>:
 8003e5c:	2001      	movs	r0, #1
 8003e5e:	4770      	bx	lr

08003e60 <core_get_error>:
 8003e60:	4603      	mov	r3, r0
 8003e62:	2200      	movs	r2, #0
 8003e64:	6800      	ldr	r0, [r0, #0]
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop

08003e6c <core_set_error>:
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	7800      	ldrb	r0, [r0, #0]
 8003e70:	b108      	cbz	r0, 8003e76 <core_set_error+0xa>
 8003e72:	2000      	movs	r0, #0
 8003e74:	4770      	bx	lr
 8003e76:	7019      	strb	r1, [r3, #0]
 8003e78:	6819      	ldr	r1, [r3, #0]
 8003e7a:	f362 211f 	bfi	r1, r2, #8, #24
 8003e7e:	2001      	movs	r0, #1
 8003e80:	6019      	str	r1, [r3, #0]
 8003e82:	4770      	bx	lr

08003e84 <ai_check_custom_types>:
 8003e84:	b082      	sub	sp, #8
 8003e86:	4b13      	ldr	r3, [pc, #76]	@ (8003ed4 <ai_check_custom_types+0x50>)
 8003e88:	9301      	str	r3, [sp, #4]
 8003e8a:	b118      	cbz	r0, 8003e94 <ai_check_custom_types+0x10>
 8003e8c:	7803      	ldrb	r3, [r0, #0]
 8003e8e:	2b03      	cmp	r3, #3
 8003e90:	d002      	beq.n	8003e98 <ai_check_custom_types+0x14>
 8003e92:	2000      	movs	r0, #0
 8003e94:	b002      	add	sp, #8
 8003e96:	4770      	bx	lr
 8003e98:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d004      	beq.n	8003eaa <ai_check_custom_types+0x26>
 8003ea0:	2001      	movs	r0, #1
 8003ea2:	f080 0001 	eor.w	r0, r0, #1
 8003ea6:	b002      	add	sp, #8
 8003ea8:	4770      	bx	lr
 8003eaa:	7842      	ldrb	r2, [r0, #1]
 8003eac:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	f100 0001 	add.w	r0, r0, #1
 8003eb6:	d1f3      	bne.n	8003ea0 <ai_check_custom_types+0x1c>
 8003eb8:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8003ebc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d1ed      	bne.n	8003ea0 <ai_check_custom_types+0x1c>
 8003ec4:	7842      	ldrb	r2, [r0, #1]
 8003ec6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d1e8      	bne.n	8003ea0 <ai_check_custom_types+0x1c>
 8003ece:	2000      	movs	r0, #0
 8003ed0:	e7e7      	b.n	8003ea2 <ai_check_custom_types+0x1e>
 8003ed2:	bf00      	nop
 8003ed4:	84048403 	.word	0x84048403

08003ed8 <ai_layers_init_all>:
 8003ed8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003eda:	4601      	mov	r1, r0
 8003edc:	b153      	cbz	r3, 8003ef4 <ai_layers_init_all+0x1c>
 8003ede:	2000      	movs	r0, #0
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	60d9      	str	r1, [r3, #12]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	f100 0001 	add.w	r0, r0, #1
 8003eec:	d003      	beq.n	8003ef6 <ai_layers_init_all+0x1e>
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1f6      	bne.n	8003ee0 <ai_layers_init_all+0x8>
 8003ef2:	4770      	bx	lr
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	4770      	bx	lr

08003ef8 <ai_layers_post_init_all>:
 8003ef8:	b538      	push	{r3, r4, r5, lr}
 8003efa:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8003efc:	b1b4      	cbz	r4, 8003f2c <ai_layers_post_init_all+0x34>
 8003efe:	6863      	ldr	r3, [r4, #4]
 8003f00:	07db      	lsls	r3, r3, #31
 8003f02:	f04f 0500 	mov.w	r5, #0
 8003f06:	d504      	bpl.n	8003f12 <ai_layers_post_init_all+0x1a>
 8003f08:	6a23      	ldr	r3, [r4, #32]
 8003f0a:	4620      	mov	r0, r4
 8003f0c:	b10b      	cbz	r3, 8003f12 <ai_layers_post_init_all+0x1a>
 8003f0e:	4798      	blx	r3
 8003f10:	3501      	adds	r5, #1
 8003f12:	6923      	ldr	r3, [r4, #16]
 8003f14:	42a3      	cmp	r3, r4
 8003f16:	d007      	beq.n	8003f28 <ai_layers_post_init_all+0x30>
 8003f18:	b133      	cbz	r3, 8003f28 <ai_layers_post_init_all+0x30>
 8003f1a:	461c      	mov	r4, r3
 8003f1c:	6863      	ldr	r3, [r4, #4]
 8003f1e:	07db      	lsls	r3, r3, #31
 8003f20:	d4f2      	bmi.n	8003f08 <ai_layers_post_init_all+0x10>
 8003f22:	6923      	ldr	r3, [r4, #16]
 8003f24:	42a3      	cmp	r3, r4
 8003f26:	d1f7      	bne.n	8003f18 <ai_layers_post_init_all+0x20>
 8003f28:	4628      	mov	r0, r5
 8003f2a:	bd38      	pop	{r3, r4, r5, pc}
 8003f2c:	4625      	mov	r5, r4
 8003f2e:	4628      	mov	r0, r5
 8003f30:	bd38      	pop	{r3, r4, r5, pc}
 8003f32:	bf00      	nop

08003f34 <ai_layers_forward_all>:
 8003f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f38:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8003f3c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8003f3e:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8003f40:	4604      	mov	r4, r0
 8003f42:	f1b8 0f00 	cmp.w	r8, #0
 8003f46:	d02a      	beq.n	8003f9e <ai_layers_forward_all+0x6a>
 8003f48:	b32d      	cbz	r5, 8003f96 <ai_layers_forward_all+0x62>
 8003f4a:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8003f4c:	4629      	mov	r1, r5
 8003f4e:	2001      	movs	r0, #1
 8003f50:	47c0      	blx	r8
 8003f52:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8003f54:	b1fe      	cbz	r6, 8003f96 <ai_layers_forward_all+0x62>
 8003f56:	2700      	movs	r7, #0
 8003f58:	4631      	mov	r1, r6
 8003f5a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003f5c:	2002      	movs	r0, #2
 8003f5e:	47c0      	blx	r8
 8003f60:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8003f62:	4628      	mov	r0, r5
 8003f64:	696b      	ldr	r3, [r5, #20]
 8003f66:	4798      	blx	r3
 8003f68:	692e      	ldr	r6, [r5, #16]
 8003f6a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003f6c:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003f6e:	42b5      	cmp	r5, r6
 8003f70:	f04f 0003 	mov.w	r0, #3
 8003f74:	d007      	beq.n	8003f86 <ai_layers_forward_all+0x52>
 8003f76:	47c0      	blx	r8
 8003f78:	3701      	adds	r7, #1
 8003f7a:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8003f7c:	2e00      	cmp	r6, #0
 8003f7e:	d1eb      	bne.n	8003f58 <ai_layers_forward_all+0x24>
 8003f80:	4638      	mov	r0, r7
 8003f82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f86:	2003      	movs	r0, #3
 8003f88:	47c0      	blx	r8
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	3701      	adds	r7, #1
 8003f8e:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003f90:	4638      	mov	r0, r7
 8003f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f96:	2700      	movs	r7, #0
 8003f98:	4638      	mov	r0, r7
 8003f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f9e:	2d00      	cmp	r5, #0
 8003fa0:	d0f9      	beq.n	8003f96 <ai_layers_forward_all+0x62>
 8003fa2:	4647      	mov	r7, r8
 8003fa4:	696b      	ldr	r3, [r5, #20]
 8003fa6:	4628      	mov	r0, r5
 8003fa8:	4798      	blx	r3
 8003faa:	462b      	mov	r3, r5
 8003fac:	692d      	ldr	r5, [r5, #16]
 8003fae:	429d      	cmp	r5, r3
 8003fb0:	d004      	beq.n	8003fbc <ai_layers_forward_all+0x88>
 8003fb2:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8003fb4:	3701      	adds	r7, #1
 8003fb6:	2d00      	cmp	r5, #0
 8003fb8:	d1f4      	bne.n	8003fa4 <ai_layers_forward_all+0x70>
 8003fba:	e7e1      	b.n	8003f80 <ai_layers_forward_all+0x4c>
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003fc0:	3701      	adds	r7, #1
 8003fc2:	e7dd      	b.n	8003f80 <ai_layers_forward_all+0x4c>

08003fc4 <forward_dense>:
 8003fc4:	6982      	ldr	r2, [r0, #24]
 8003fc6:	8813      	ldrh	r3, [r2, #0]
 8003fc8:	b90b      	cbnz	r3, 8003fce <forward_dense+0xa>
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	deff      	udf	#255	@ 0xff
 8003fce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fd2:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8003fd6:	f8da 0004 	ldr.w	r0, [sl, #4]
 8003fda:	b08e      	sub	sp, #56	@ 0x38
 8003fdc:	b100      	cbz	r0, 8003fe0 <forward_dense+0x1c>
 8003fde:	6800      	ldr	r0, [r0, #0]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d061      	beq.n	80040a8 <forward_dense+0xe4>
 8003fe4:	f8da 2010 	ldr.w	r2, [sl, #16]
 8003fe8:	b102      	cbz	r2, 8003fec <forward_dense+0x28>
 8003fea:	6812      	ldr	r2, [r2, #0]
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d035      	beq.n	800405c <forward_dense+0x98>
 8003ff0:	f8da 501c 	ldr.w	r5, [sl, #28]
 8003ff4:	2d00      	cmp	r5, #0
 8003ff6:	d055      	beq.n	80040a4 <forward_dense+0xe0>
 8003ff8:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 8003ffc:	6829      	ldr	r1, [r5, #0]
 8003ffe:	2c01      	cmp	r4, #1
 8004000:	d955      	bls.n	80040ae <forward_dense+0xea>
 8004002:	686d      	ldr	r5, [r5, #4]
 8004004:	698e      	ldr	r6, [r1, #24]
 8004006:	68c4      	ldr	r4, [r0, #12]
 8004008:	68d1      	ldr	r1, [r2, #12]
 800400a:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800400e:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8004012:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 8004016:	6831      	ldr	r1, [r6, #0]
 8004018:	2b03      	cmp	r3, #3
 800401a:	fb07 f804 	mul.w	r8, r7, r4
 800401e:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 8004022:	d046      	beq.n	80040b2 <forward_dense+0xee>
 8004024:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 8004028:	b11c      	cbz	r4, 8004032 <forward_dense+0x6e>
 800402a:	6824      	ldr	r4, [r4, #0]
 800402c:	b10c      	cbz	r4, 8004032 <forward_dense+0x6e>
 800402e:	69a3      	ldr	r3, [r4, #24]
 8004030:	689c      	ldr	r4, [r3, #8]
 8004032:	6983      	ldr	r3, [r0, #24]
 8004034:	6992      	ldr	r2, [r2, #24]
 8004036:	6899      	ldr	r1, [r3, #8]
 8004038:	6890      	ldr	r0, [r2, #8]
 800403a:	b10d      	cbz	r5, 8004040 <forward_dense+0x7c>
 800403c:	69ab      	ldr	r3, [r5, #24]
 800403e:	689d      	ldr	r5, [r3, #8]
 8004040:	4f1d      	ldr	r7, [pc, #116]	@ (80040b8 <forward_dense+0xf4>)
 8004042:	45bc      	cmp	ip, r7
 8004044:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8004048:	d022      	beq.n	8004090 <forward_dense+0xcc>
 800404a:	4e1c      	ldr	r6, [pc, #112]	@ (80040bc <forward_dense+0xf8>)
 800404c:	45b4      	cmp	ip, r6
 800404e:	d015      	beq.n	800407c <forward_dense+0xb8>
 8004050:	4b1b      	ldr	r3, [pc, #108]	@ (80040c0 <forward_dense+0xfc>)
 8004052:	459c      	cmp	ip, r3
 8004054:	d005      	beq.n	8004062 <forward_dense+0x9e>
 8004056:	b00e      	add	sp, #56	@ 0x38
 8004058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800405c:	2300      	movs	r3, #0
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	deff      	udf	#255	@ 0xff
 8004062:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8004066:	a807      	add	r0, sp, #28
 8004068:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 800406c:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 8004070:	9209      	str	r2, [sp, #36]	@ 0x24
 8004072:	f000 f865 	bl	8004140 <forward_lite_dense_if32of32wf32>
 8004076:	b00e      	add	sp, #56	@ 0x38
 8004078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800407c:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8004080:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8004084:	9400      	str	r4, [sp, #0]
 8004086:	f000 f9b1 	bl	80043ec <forward_lite_dense_if32of32wf32_lut4>
 800408a:	b00e      	add	sp, #56	@ 0x38
 800408c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004090:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8004094:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8004098:	9400      	str	r4, [sp, #0]
 800409a:	f000 faeb 	bl	8004674 <forward_lite_dense_if32of32wf32_lut8>
 800409e:	b00e      	add	sp, #56	@ 0x38
 80040a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040a4:	4629      	mov	r1, r5
 80040a6:	e7ad      	b.n	8004004 <forward_dense+0x40>
 80040a8:	2300      	movs	r3, #0
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	deff      	udf	#255	@ 0xff
 80040ae:	2500      	movs	r5, #0
 80040b0:	e7a8      	b.n	8004004 <forward_dense+0x40>
 80040b2:	2300      	movs	r3, #0
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	deff      	udf	#255	@ 0xff
 80040b8:	00d01040 	.word	0x00d01040
 80040bc:	00f01040 	.word	0x00f01040
 80040c0:	00821040 	.word	0x00821040

080040c4 <forward_tanh>:
 80040c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040c6:	6982      	ldr	r2, [r0, #24]
 80040c8:	8813      	ldrh	r3, [r2, #0]
 80040ca:	b38b      	cbz	r3, 8004130 <forward_tanh+0x6c>
 80040cc:	6852      	ldr	r2, [r2, #4]
 80040ce:	6854      	ldr	r4, [r2, #4]
 80040d0:	b104      	cbz	r4, 80040d4 <forward_tanh+0x10>
 80040d2:	6824      	ldr	r4, [r4, #0]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d02a      	beq.n	800412e <forward_tanh+0x6a>
 80040d8:	6915      	ldr	r5, [r2, #16]
 80040da:	b105      	cbz	r5, 80040de <forward_tanh+0x1a>
 80040dc:	682d      	ldr	r5, [r5, #0]
 80040de:	68a3      	ldr	r3, [r4, #8]
 80040e0:	0a1b      	lsrs	r3, r3, #8
 80040e2:	d027      	beq.n	8004134 <forward_tanh+0x70>
 80040e4:	68e0      	ldr	r0, [r4, #12]
 80040e6:	2201      	movs	r2, #1
 80040e8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80040ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80040f0:	4298      	cmp	r0, r3
 80040f2:	fb01 f202 	mul.w	r2, r1, r2
 80040f6:	d1f9      	bne.n	80040ec <forward_tanh+0x28>
 80040f8:	69a7      	ldr	r7, [r4, #24]
 80040fa:	69a9      	ldr	r1, [r5, #24]
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	688e      	ldr	r6, [r1, #8]
 8004100:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004104:	3a01      	subs	r2, #1
 8004106:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 800410a:	42ab      	cmp	r3, r5
 800410c:	eb06 0682 	add.w	r6, r6, r2, lsl #2
 8004110:	d80c      	bhi.n	800412c <forward_tanh+0x68>
 8004112:	3504      	adds	r5, #4
 8004114:	3604      	adds	r6, #4
 8004116:	462c      	mov	r4, r5
 8004118:	ed35 0a01 	vldmdb	r5!, {s0}
 800411c:	f000 fd90 	bl	8004c40 <tanhf>
 8004120:	ed26 0a01 	vstmdb	r6!, {s0}
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	3c08      	subs	r4, #8
 8004128:	42a3      	cmp	r3, r4
 800412a:	d9f4      	bls.n	8004116 <forward_tanh+0x52>
 800412c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800412e:	2300      	movs	r3, #0
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	deff      	udf	#255	@ 0xff
 8004134:	69ab      	ldr	r3, [r5, #24]
 8004136:	69a7      	ldr	r7, [r4, #24]
 8004138:	689e      	ldr	r6, [r3, #8]
 800413a:	68bd      	ldr	r5, [r7, #8]
 800413c:	e7e9      	b.n	8004112 <forward_tanh+0x4e>
 800413e:	bf00      	nop

08004140 <forward_lite_dense_if32of32wf32>:
 8004140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004144:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 8004148:	6801      	ldr	r1, [r0, #0]
 800414a:	fb03 f30c 	mul.w	r3, r3, ip
 800414e:	4602      	mov	r2, r0
 8004150:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8004154:	4281      	cmp	r1, r0
 8004156:	6857      	ldr	r7, [r2, #4]
 8004158:	b083      	sub	sp, #12
 800415a:	f080 811f 	bcs.w	800439c <forward_lite_dense_if32of32wf32+0x25c>
 800415e:	6915      	ldr	r5, [r2, #16]
 8004160:	ea4f 068c 	mov.w	r6, ip, lsl #2
 8004164:	4664      	mov	r4, ip
 8004166:	eb01 0806 	add.w	r8, r1, r6
 800416a:	4588      	cmp	r8, r1
 800416c:	6896      	ldr	r6, [r2, #8]
 800416e:	f240 8109 	bls.w	8004384 <forward_lite_dense_if32of32wf32+0x244>
 8004172:	f1a5 0e10 	sub.w	lr, r5, #16
 8004176:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800417a:	e9cd 0100 	strd	r0, r1, [sp]
 800417e:	f10e 0e01 	add.w	lr, lr, #1
 8004182:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 8004186:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800418a:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 800418e:	468c      	mov	ip, r1
 8004190:	2d0f      	cmp	r5, #15
 8004192:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80043e8 <forward_lite_dense_if32of32wf32+0x2a8>
 8004196:	f240 8104 	bls.w	80043a2 <forward_lite_dense_if32of32wf32+0x262>
 800419a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800419e:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 80041a2:	4628      	mov	r0, r5
 80041a4:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 80041a8:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 80041ac:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 80041b0:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 80041b4:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 80041b8:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 80041bc:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 80041c0:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 80041c4:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 80041c8:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 80041cc:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 80041d0:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 80041d4:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 80041d8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80041dc:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 80041e0:	eee6 7a26 	vfma.f32	s15, s12, s13
 80041e4:	3810      	subs	r0, #16
 80041e6:	280f      	cmp	r0, #15
 80041e8:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 80041ec:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 80041f0:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80041f4:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 80041f8:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 80041fc:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 8004200:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 8004204:	eee4 7a86 	vfma.f32	s15, s9, s12
 8004208:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 800420c:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 8004210:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004214:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 8004218:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 800421c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004220:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 8004224:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 8004228:	eee3 7a23 	vfma.f32	s15, s6, s7
 800422c:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 8004230:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8004234:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004238:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 800423c:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 8004240:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004244:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 8004248:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 800424c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004250:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 8004254:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 8004258:	eee1 7a21 	vfma.f32	s15, s2, s3
 800425c:	eee2 7a22 	vfma.f32	s15, s4, s5
 8004260:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004264:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004268:	eee5 7a25 	vfma.f32	s15, s10, s11
 800426c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004270:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004274:	d896      	bhi.n	80041a4 <forward_lite_dense_if32of32wf32+0x64>
 8004276:	eb06 010b 	add.w	r1, r6, fp
 800427a:	f005 000f 	and.w	r0, r5, #15
 800427e:	4673      	mov	r3, lr
 8004280:	2803      	cmp	r0, #3
 8004282:	d95f      	bls.n	8004344 <forward_lite_dense_if32of32wf32+0x204>
 8004284:	edd1 6a01 	vldr	s13, [r1, #4]
 8004288:	edd3 7a01 	vldr	s15, [r3, #4]
 800428c:	ed93 6a00 	vldr	s12, [r3]
 8004290:	ed93 5a02 	vldr	s10, [r3, #8]
 8004294:	edd1 5a02 	vldr	s11, [r1, #8]
 8004298:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800429c:	edd1 6a00 	vldr	s13, [r1]
 80042a0:	eee6 7a26 	vfma.f32	s15, s12, s13
 80042a4:	1f04      	subs	r4, r0, #4
 80042a6:	2c03      	cmp	r4, #3
 80042a8:	ed93 6a03 	vldr	s12, [r3, #12]
 80042ac:	edd1 6a03 	vldr	s13, [r1, #12]
 80042b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042b4:	eee5 7a25 	vfma.f32	s15, s10, s11
 80042b8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80042bc:	eeb0 7a67 	vmov.f32	s14, s15
 80042c0:	d938      	bls.n	8004334 <forward_lite_dense_if32of32wf32+0x1f4>
 80042c2:	edd1 6a05 	vldr	s13, [r1, #20]
 80042c6:	edd3 7a05 	vldr	s15, [r3, #20]
 80042ca:	ed93 6a04 	vldr	s12, [r3, #16]
 80042ce:	ed93 5a06 	vldr	s10, [r3, #24]
 80042d2:	edd1 5a06 	vldr	s11, [r1, #24]
 80042d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80042da:	edd1 6a04 	vldr	s13, [r1, #16]
 80042de:	eee6 7a26 	vfma.f32	s15, s12, s13
 80042e2:	f1a0 0a08 	sub.w	sl, r0, #8
 80042e6:	f1ba 0f03 	cmp.w	sl, #3
 80042ea:	ed93 6a07 	vldr	s12, [r3, #28]
 80042ee:	edd1 6a07 	vldr	s13, [r1, #28]
 80042f2:	eee5 7a25 	vfma.f32	s15, s10, s11
 80042f6:	eee6 7a26 	vfma.f32	s15, s12, s13
 80042fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80042fe:	d919      	bls.n	8004334 <forward_lite_dense_if32of32wf32+0x1f4>
 8004300:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8004304:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 8004308:	ed91 6a08 	vldr	s12, [r1, #32]
 800430c:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 8004310:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8004314:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004318:	edd3 6a08 	vldr	s13, [r3, #32]
 800431c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004320:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 8004324:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8004328:	eee5 7a25 	vfma.f32	s15, s10, s11
 800432c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004330:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004334:	08a4      	lsrs	r4, r4, #2
 8004336:	3401      	adds	r4, #1
 8004338:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 800433c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8004340:	f000 0003 	and.w	r0, r0, #3
 8004344:	b1a8      	cbz	r0, 8004372 <forward_lite_dense_if32of32wf32+0x232>
 8004346:	edd3 6a00 	vldr	s13, [r3]
 800434a:	edd1 7a00 	vldr	s15, [r1]
 800434e:	2801      	cmp	r0, #1
 8004350:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004354:	d00d      	beq.n	8004372 <forward_lite_dense_if32of32wf32+0x232>
 8004356:	edd3 6a01 	vldr	s13, [r3, #4]
 800435a:	edd1 7a01 	vldr	s15, [r1, #4]
 800435e:	2802      	cmp	r0, #2
 8004360:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004364:	d005      	beq.n	8004372 <forward_lite_dense_if32of32wf32+0x232>
 8004366:	edd1 6a02 	vldr	s13, [r1, #8]
 800436a:	edd3 7a02 	vldr	s15, [r3, #8]
 800436e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004372:	444e      	add	r6, r9
 8004374:	ecac 7a01 	vstmia	ip!, {s14}
 8004378:	45e0      	cmp	r8, ip
 800437a:	f63f af09 	bhi.w	8004190 <forward_lite_dense_if32of32wf32+0x50>
 800437e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004382:	6954      	ldr	r4, [r2, #20]
 8004384:	68d3      	ldr	r3, [r2, #12]
 8004386:	b983      	cbnz	r3, 80043aa <forward_lite_dense_if32of32wf32+0x26a>
 8004388:	6915      	ldr	r5, [r2, #16]
 800438a:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800438e:	4288      	cmp	r0, r1
 8004390:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 8004394:	ea4f 0684 	mov.w	r6, r4, lsl #2
 8004398:	f63f aee5 	bhi.w	8004166 <forward_lite_dense_if32of32wf32+0x26>
 800439c:	b003      	add	sp, #12
 800439e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043a2:	4628      	mov	r0, r5
 80043a4:	4631      	mov	r1, r6
 80043a6:	463b      	mov	r3, r7
 80043a8:	e76a      	b.n	8004280 <forward_lite_dense_if32of32wf32+0x140>
 80043aa:	2c00      	cmp	r4, #0
 80043ac:	d0ec      	beq.n	8004388 <forward_lite_dense_if32of32wf32+0x248>
 80043ae:	edd1 7a00 	vldr	s15, [r1]
 80043b2:	ed93 7a00 	vldr	s14, [r3]
 80043b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80043ba:	edc1 7a00 	vstr	s15, [r1]
 80043be:	6954      	ldr	r4, [r2, #20]
 80043c0:	2c01      	cmp	r4, #1
 80043c2:	d9e1      	bls.n	8004388 <forward_lite_dense_if32of32wf32+0x248>
 80043c4:	1d0d      	adds	r5, r1, #4
 80043c6:	2301      	movs	r3, #1
 80043c8:	68d4      	ldr	r4, [r2, #12]
 80043ca:	ed95 7a00 	vldr	s14, [r5]
 80043ce:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80043d2:	edd4 7a00 	vldr	s15, [r4]
 80043d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80043da:	3301      	adds	r3, #1
 80043dc:	ece5 7a01 	vstmia	r5!, {s15}
 80043e0:	6954      	ldr	r4, [r2, #20]
 80043e2:	429c      	cmp	r4, r3
 80043e4:	d8f0      	bhi.n	80043c8 <forward_lite_dense_if32of32wf32+0x288>
 80043e6:	e7cf      	b.n	8004388 <forward_lite_dense_if32of32wf32+0x248>
 80043e8:	00000000 	.word	0x00000000

080043ec <forward_lite_dense_if32of32wf32_lut4>:
 80043ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043f0:	b08d      	sub	sp, #52	@ 0x34
 80043f2:	4604      	mov	r4, r0
 80043f4:	920a      	str	r2, [sp, #40]	@ 0x28
 80043f6:	4618      	mov	r0, r3
 80043f8:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 80043fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004400:	fb02 f303 	mul.w	r3, r2, r3
 8004404:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004408:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 800440c:	460d      	mov	r5, r1
 800440e:	9308      	str	r3, [sp, #32]
 8004410:	f1b8 0f00 	cmp.w	r8, #0
 8004414:	d004      	beq.n	8004420 <forward_lite_dense_if32of32wf32_lut4+0x34>
 8004416:	2240      	movs	r2, #64	@ 0x40
 8004418:	4641      	mov	r1, r8
 800441a:	f000 fa77 	bl	800490c <st_int8_copy>
 800441e:	4640      	mov	r0, r8
 8004420:	9b08      	ldr	r3, [sp, #32]
 8004422:	429c      	cmp	r4, r3
 8004424:	f080 8108 	bcs.w	8004638 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8004428:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800442a:	9405      	str	r4, [sp, #20]
 800442c:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8004430:	f007 0301 	and.w	r3, r7, #1
 8004434:	08fa      	lsrs	r2, r7, #3
 8004436:	9303      	str	r3, [sp, #12]
 8004438:	00bb      	lsls	r3, r7, #2
 800443a:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 800443e:	9202      	str	r2, [sp, #8]
 8004440:	f027 0901 	bic.w	r9, r7, #1
 8004444:	0092      	lsls	r2, r2, #2
 8004446:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004448:	9b05      	ldr	r3, [sp, #20]
 800444a:	9204      	str	r2, [sp, #16]
 800444c:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 8004450:	f105 0120 	add.w	r1, r5, #32
 8004454:	46e6      	mov	lr, ip
 8004456:	f8cd c01c 	str.w	ip, [sp, #28]
 800445a:	465c      	mov	r4, fp
 800445c:	9617      	str	r6, [sp, #92]	@ 0x5c
 800445e:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 8004462:	9a07      	ldr	r2, [sp, #28]
 8004464:	eb03 0a02 	add.w	sl, r3, r2
 8004468:	459a      	cmp	sl, r3
 800446a:	f1a1 0220 	sub.w	r2, r1, #32
 800446e:	9206      	str	r2, [sp, #24]
 8004470:	f240 80e5 	bls.w	800463e <forward_lite_dense_if32of32wf32_lut4+0x252>
 8004474:	f109 3bff 	add.w	fp, r9, #4294967295
 8004478:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800447a:	4698      	mov	r8, r3
 800447c:	465d      	mov	r5, fp
 800447e:	9b02      	ldr	r3, [sp, #8]
 8004480:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8004670 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8004484:	2b00      	cmp	r3, #0
 8004486:	f000 80bc 	beq.w	8004602 <forward_lite_dense_if32of32wf32_lut4+0x216>
 800448a:	9b04      	ldr	r3, [sp, #16]
 800448c:	eb02 0c03 	add.w	ip, r2, r3
 8004490:	460b      	mov	r3, r1
 8004492:	7817      	ldrb	r7, [r2, #0]
 8004494:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8004498:	7856      	ldrb	r6, [r2, #1]
 800449a:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 800449e:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 80044a2:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 80044a6:	ed13 5a04 	vldr	s10, [r3, #-16]
 80044aa:	ed53 5a03 	vldr	s11, [r3, #-12]
 80044ae:	ed13 6a02 	vldr	s12, [r3, #-8]
 80044b2:	ed53 6a01 	vldr	s13, [r3, #-4]
 80044b6:	f007 0e0f 	and.w	lr, r7, #15
 80044ba:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80044be:	edde 7a00 	vldr	s15, [lr]
 80044c2:	093f      	lsrs	r7, r7, #4
 80044c4:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80044c8:	ed97 3a00 	vldr	s6, [r7]
 80044cc:	ee67 7aa2 	vmul.f32	s15, s15, s5
 80044d0:	0937      	lsrs	r7, r6, #4
 80044d2:	eee3 7a23 	vfma.f32	s15, s6, s7
 80044d6:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80044da:	f006 060f 	and.w	r6, r6, #15
 80044de:	edd7 3a00 	vldr	s7, [r7]
 80044e2:	7897      	ldrb	r7, [r2, #2]
 80044e4:	eee3 7a84 	vfma.f32	s15, s7, s8
 80044e8:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80044ec:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 80044f0:	ed96 4a00 	vldr	s8, [r6]
 80044f4:	78d6      	ldrb	r6, [r2, #3]
 80044f6:	eee4 7a24 	vfma.f32	s15, s8, s9
 80044fa:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80044fe:	f007 070f 	and.w	r7, r7, #15
 8004502:	edde 4a00 	vldr	s9, [lr]
 8004506:	eee4 7a85 	vfma.f32	s15, s9, s10
 800450a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800450e:	3204      	adds	r2, #4
 8004510:	ed97 5a00 	vldr	s10, [r7]
 8004514:	0937      	lsrs	r7, r6, #4
 8004516:	eee5 7a25 	vfma.f32	s15, s10, s11
 800451a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800451e:	f006 060f 	and.w	r6, r6, #15
 8004522:	edd7 5a00 	vldr	s11, [r7]
 8004526:	eee5 7a86 	vfma.f32	s15, s11, s12
 800452a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800452e:	4562      	cmp	r2, ip
 8004530:	ed96 6a00 	vldr	s12, [r6]
 8004534:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004538:	f103 0320 	add.w	r3, r3, #32
 800453c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004540:	d1a7      	bne.n	8004492 <forward_lite_dense_if32of32wf32_lut4+0xa6>
 8004542:	46a6      	mov	lr, r4
 8004544:	45ce      	cmp	lr, r9
 8004546:	d261      	bcs.n	800460c <forward_lite_dense_if32of32wf32_lut4+0x220>
 8004548:	eba5 070e 	sub.w	r7, r5, lr
 800454c:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 8004550:	f10e 0208 	add.w	r2, lr, #8
 8004554:	f10c 36ff 	add.w	r6, ip, #4294967295
 8004558:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 800455c:	f8cd a004 	str.w	sl, [sp, #4]
 8004560:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8004564:	ed52 5a01 	vldr	s11, [r2, #-4]
 8004568:	ed52 6a02 	vldr	s13, [r2, #-8]
 800456c:	f003 0a0f 	and.w	sl, r3, #15
 8004570:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8004574:	edda 7a00 	vldr	s15, [sl]
 8004578:	091b      	lsrs	r3, r3, #4
 800457a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800457e:	ed93 6a00 	vldr	s12, [r3]
 8004582:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004586:	42b7      	cmp	r7, r6
 8004588:	eee6 7a26 	vfma.f32	s15, s12, s13
 800458c:	f102 0208 	add.w	r2, r2, #8
 8004590:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004594:	d1e4      	bne.n	8004560 <forward_lite_dense_if32of32wf32_lut4+0x174>
 8004596:	f10b 0b01 	add.w	fp, fp, #1
 800459a:	f8dd a004 	ldr.w	sl, [sp, #4]
 800459e:	eb0c 020b 	add.w	r2, ip, fp
 80045a2:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 80045a6:	9b03      	ldr	r3, [sp, #12]
 80045a8:	b30b      	cbz	r3, 80045ee <forward_lite_dense_if32of32wf32_lut4+0x202>
 80045aa:	f812 3b01 	ldrb.w	r3, [r2], #1
 80045ae:	edde 7a00 	vldr	s15, [lr]
 80045b2:	091b      	lsrs	r3, r3, #4
 80045b4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80045b8:	edd3 6a00 	vldr	s13, [r3]
 80045bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80045c0:	eca8 7a01 	vstmia	r8!, {s14}
 80045c4:	45c2      	cmp	sl, r8
 80045c6:	f63f af5a 	bhi.w	800447e <forward_lite_dense_if32of32wf32_lut4+0x92>
 80045ca:	9b05      	ldr	r3, [sp, #20]
 80045cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045ce:	189d      	adds	r5, r3, r2
 80045d0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80045d2:	b9eb      	cbnz	r3, 8004610 <forward_lite_dense_if32of32wf32_lut4+0x224>
 80045d4:	9b08      	ldr	r3, [sp, #32]
 80045d6:	42ab      	cmp	r3, r5
 80045d8:	d92e      	bls.n	8004638 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 80045da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80045dc:	4499      	add	r9, r3
 80045de:	441c      	add	r4, r3
 80045e0:	4419      	add	r1, r3
 80045e2:	9b05      	ldr	r3, [sp, #20]
 80045e4:	459a      	cmp	sl, r3
 80045e6:	d92c      	bls.n	8004642 <forward_lite_dense_if32of32wf32_lut4+0x256>
 80045e8:	9505      	str	r5, [sp, #20]
 80045ea:	462b      	mov	r3, r5
 80045ec:	e739      	b.n	8004462 <forward_lite_dense_if32of32wf32_lut4+0x76>
 80045ee:	eca8 7a01 	vstmia	r8!, {s14}
 80045f2:	45c2      	cmp	sl, r8
 80045f4:	d9e9      	bls.n	80045ca <forward_lite_dense_if32of32wf32_lut4+0x1de>
 80045f6:	9b02      	ldr	r3, [sp, #8]
 80045f8:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004670 <forward_lite_dense_if32of32wf32_lut4+0x284>
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	f47f af44 	bne.w	800448a <forward_lite_dense_if32of32wf32_lut4+0x9e>
 8004602:	f8dd e018 	ldr.w	lr, [sp, #24]
 8004606:	45ce      	cmp	lr, r9
 8004608:	4694      	mov	ip, r2
 800460a:	d39d      	bcc.n	8004548 <forward_lite_dense_if32of32wf32_lut4+0x15c>
 800460c:	4662      	mov	r2, ip
 800460e:	e7ca      	b.n	80045a6 <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 8004610:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0de      	beq.n	80045d4 <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 8004616:	9b07      	ldr	r3, [sp, #28]
 8004618:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 800461c:	1aea      	subs	r2, r5, r3
 800461e:	edd2 7a00 	vldr	s15, [r2]
 8004622:	ecbc 7a01 	vldmia	ip!, {s14}
 8004626:	ee77 7a87 	vadd.f32	s15, s15, s14
 800462a:	ece2 7a01 	vstmia	r2!, {s15}
 800462e:	42aa      	cmp	r2, r5
 8004630:	d1f5      	bne.n	800461e <forward_lite_dense_if32of32wf32_lut4+0x232>
 8004632:	9b08      	ldr	r3, [sp, #32]
 8004634:	42ab      	cmp	r3, r5
 8004636:	d8d0      	bhi.n	80045da <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 8004638:	b00d      	add	sp, #52	@ 0x34
 800463a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800463e:	461d      	mov	r5, r3
 8004640:	e7c6      	b.n	80045d0 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 8004642:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8004646:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8004648:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 800464a:	eba5 0c0c 	sub.w	ip, r5, ip
 800464e:	b169      	cbz	r1, 800466c <forward_lite_dense_if32of32wf32_lut4+0x280>
 8004650:	4663      	mov	r3, ip
 8004652:	4632      	mov	r2, r6
 8004654:	ed93 7a00 	vldr	s14, [r3]
 8004658:	ecf2 7a01 	vldmia	r2!, {s15}
 800465c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004660:	ece3 7a01 	vstmia	r3!, {s15}
 8004664:	429d      	cmp	r5, r3
 8004666:	d1f5      	bne.n	8004654 <forward_lite_dense_if32of32wf32_lut4+0x268>
 8004668:	2900      	cmp	r1, #0
 800466a:	d1f1      	bne.n	8004650 <forward_lite_dense_if32of32wf32_lut4+0x264>
 800466c:	e7fe      	b.n	800466c <forward_lite_dense_if32of32wf32_lut4+0x280>
 800466e:	bf00      	nop
 8004670:	00000000 	.word	0x00000000

08004674 <forward_lite_dense_if32of32wf32_lut8>:
 8004674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004678:	b087      	sub	sp, #28
 800467a:	4605      	mov	r5, r0
 800467c:	9205      	str	r2, [sp, #20]
 800467e:	4618      	mov	r0, r3
 8004680:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 8004684:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8004686:	fb02 f303 	mul.w	r3, r2, r3
 800468a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800468e:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 8004692:	460f      	mov	r7, r1
 8004694:	9303      	str	r3, [sp, #12]
 8004696:	b12c      	cbz	r4, 80046a4 <forward_lite_dense_if32of32wf32_lut8+0x30>
 8004698:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800469c:	4621      	mov	r1, r4
 800469e:	f000 f935 	bl	800490c <st_int8_copy>
 80046a2:	4620      	mov	r0, r4
 80046a4:	9b03      	ldr	r3, [sp, #12]
 80046a6:	429d      	cmp	r5, r3
 80046a8:	f080 8115 	bcs.w	80048d6 <forward_lite_dense_if32of32wf32_lut8+0x262>
 80046ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80046ae:	9500      	str	r5, [sp, #0]
 80046b0:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 80046b4:	0099      	lsls	r1, r3, #2
 80046b6:	9b00      	ldr	r3, [sp, #0]
 80046b8:	9104      	str	r1, [sp, #16]
 80046ba:	00b2      	lsls	r2, r6, #2
 80046bc:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 80046c0:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 80046c4:	464d      	mov	r5, r9
 80046c6:	4689      	mov	r9, r1
 80046c8:	4611      	mov	r1, r2
 80046ca:	465a      	mov	r2, fp
 80046cc:	eb03 0b09 	add.w	fp, r3, r9
 80046d0:	3720      	adds	r7, #32
 80046d2:	459b      	cmp	fp, r3
 80046d4:	f006 0407 	and.w	r4, r6, #7
 80046d8:	f1a7 0e20 	sub.w	lr, r7, #32
 80046dc:	f240 80d6 	bls.w	800488c <forward_lite_dense_if32of32wf32_lut8+0x218>
 80046e0:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 80046e4:	469c      	mov	ip, r3
 80046e6:	9b05      	ldr	r3, [sp, #20]
 80046e8:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8004908 <forward_lite_dense_if32of32wf32_lut8+0x294>
 80046ec:	2d00      	cmp	r5, #0
 80046ee:	f000 80db 	beq.w	80048a8 <forward_lite_dense_if32of32wf32_lut8+0x234>
 80046f2:	eb03 090a 	add.w	r9, r3, sl
 80046f6:	463e      	mov	r6, r7
 80046f8:	f893 e001 	ldrb.w	lr, [r3, #1]
 80046fc:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 8004700:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 8004704:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 8004708:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 800470c:	ed16 5a04 	vldr	s10, [r6, #-16]
 8004710:	ed56 5a03 	vldr	s11, [r6, #-12]
 8004714:	ed16 6a02 	vldr	s12, [r6, #-8]
 8004718:	ed56 6a01 	vldr	s13, [r6, #-4]
 800471c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004720:	edde 7a00 	vldr	s15, [lr]
 8004724:	f893 e000 	ldrb.w	lr, [r3]
 8004728:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800472c:	ee67 7a83 	vmul.f32	s15, s15, s6
 8004730:	ed9e 3a00 	vldr	s6, [lr]
 8004734:	f893 e002 	ldrb.w	lr, [r3, #2]
 8004738:	eee3 7a23 	vfma.f32	s15, s6, s7
 800473c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004740:	3308      	adds	r3, #8
 8004742:	edde 3a00 	vldr	s7, [lr]
 8004746:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 800474a:	eee3 7a84 	vfma.f32	s15, s7, s8
 800474e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004752:	3620      	adds	r6, #32
 8004754:	ed9e 4a00 	vldr	s8, [lr]
 8004758:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 800475c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004760:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004764:	edde 4a00 	vldr	s9, [lr]
 8004768:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 800476c:	eee4 7a85 	vfma.f32	s15, s9, s10
 8004770:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004774:	ed9e 5a00 	vldr	s10, [lr]
 8004778:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 800477c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004780:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004784:	edde 5a00 	vldr	s11, [lr]
 8004788:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 800478c:	eee5 7a86 	vfma.f32	s15, s11, s12
 8004790:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004794:	454b      	cmp	r3, r9
 8004796:	ed9e 6a00 	vldr	s12, [lr]
 800479a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800479e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80047a2:	d1a9      	bne.n	80046f8 <forward_lite_dense_if32of32wf32_lut8+0x84>
 80047a4:	4643      	mov	r3, r8
 80047a6:	2c00      	cmp	r4, #0
 80047a8:	d07c      	beq.n	80048a4 <forward_lite_dense_if32of32wf32_lut8+0x230>
 80047aa:	f899 6000 	ldrb.w	r6, [r9]
 80047ae:	edd3 7a00 	vldr	s15, [r3]
 80047b2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80047b6:	edd6 6a00 	vldr	s13, [r6]
 80047ba:	2c01      	cmp	r4, #1
 80047bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80047c0:	d045      	beq.n	800484e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80047c2:	f899 6001 	ldrb.w	r6, [r9, #1]
 80047c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80047ca:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80047ce:	edd6 6a00 	vldr	s13, [r6]
 80047d2:	2c02      	cmp	r4, #2
 80047d4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80047d8:	d039      	beq.n	800484e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80047da:	f899 6002 	ldrb.w	r6, [r9, #2]
 80047de:	edd3 7a02 	vldr	s15, [r3, #8]
 80047e2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80047e6:	edd6 6a00 	vldr	s13, [r6]
 80047ea:	2c03      	cmp	r4, #3
 80047ec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80047f0:	d02d      	beq.n	800484e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80047f2:	f899 6003 	ldrb.w	r6, [r9, #3]
 80047f6:	edd3 6a03 	vldr	s13, [r3, #12]
 80047fa:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80047fe:	edd6 7a00 	vldr	s15, [r6]
 8004802:	2c04      	cmp	r4, #4
 8004804:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004808:	d021      	beq.n	800484e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800480a:	f899 6004 	ldrb.w	r6, [r9, #4]
 800480e:	edd3 6a04 	vldr	s13, [r3, #16]
 8004812:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004816:	edd6 7a00 	vldr	s15, [r6]
 800481a:	2c05      	cmp	r4, #5
 800481c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004820:	d015      	beq.n	800484e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004822:	f899 6005 	ldrb.w	r6, [r9, #5]
 8004826:	edd3 6a05 	vldr	s13, [r3, #20]
 800482a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800482e:	edd6 7a00 	vldr	s15, [r6]
 8004832:	2c06      	cmp	r4, #6
 8004834:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004838:	d009      	beq.n	800484e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800483a:	edd3 7a06 	vldr	s15, [r3, #24]
 800483e:	f899 3006 	ldrb.w	r3, [r9, #6]
 8004842:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004846:	edd3 6a00 	vldr	s13, [r3]
 800484a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800484e:	eb09 0304 	add.w	r3, r9, r4
 8004852:	ecac 7a01 	vstmia	ip!, {s14}
 8004856:	45e3      	cmp	fp, ip
 8004858:	f63f af46 	bhi.w	80046e8 <forward_lite_dense_if32of32wf32_lut8+0x74>
 800485c:	e9dd 3900 	ldrd	r3, r9, [sp]
 8004860:	9e04      	ldr	r6, [sp, #16]
 8004862:	eb03 0e06 	add.w	lr, r3, r6
 8004866:	bb1a      	cbnz	r2, 80048b0 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 8004868:	9b03      	ldr	r3, [sp, #12]
 800486a:	4573      	cmp	r3, lr
 800486c:	d933      	bls.n	80048d6 <forward_lite_dense_if32of32wf32_lut8+0x262>
 800486e:	9b00      	ldr	r3, [sp, #0]
 8004870:	459b      	cmp	fp, r3
 8004872:	4488      	add	r8, r1
 8004874:	440f      	add	r7, r1
 8004876:	d942      	bls.n	80048fe <forward_lite_dense_if32of32wf32_lut8+0x28a>
 8004878:	4673      	mov	r3, lr
 800487a:	eb03 0b09 	add.w	fp, r3, r9
 800487e:	459b      	cmp	fp, r3
 8004880:	f8cd e000 	str.w	lr, [sp]
 8004884:	f1a7 0e20 	sub.w	lr, r7, #32
 8004888:	f63f af2a 	bhi.w	80046e0 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 800488c:	b97a      	cbnz	r2, 80048ae <forward_lite_dense_if32of32wf32_lut8+0x23a>
 800488e:	461d      	mov	r5, r3
 8004890:	9b03      	ldr	r3, [sp, #12]
 8004892:	42ab      	cmp	r3, r5
 8004894:	4649      	mov	r1, r9
 8004896:	4693      	mov	fp, r2
 8004898:	d91d      	bls.n	80048d6 <forward_lite_dense_if32of32wf32_lut8+0x262>
 800489a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800489c:	4249      	negs	r1, r1
 800489e:	465b      	mov	r3, fp
 80048a0:	b9e3      	cbnz	r3, 80048dc <forward_lite_dense_if32of32wf32_lut8+0x268>
 80048a2:	e7fe      	b.n	80048a2 <forward_lite_dense_if32of32wf32_lut8+0x22e>
 80048a4:	464b      	mov	r3, r9
 80048a6:	e7d4      	b.n	8004852 <forward_lite_dense_if32of32wf32_lut8+0x1de>
 80048a8:	4699      	mov	r9, r3
 80048aa:	9b02      	ldr	r3, [sp, #8]
 80048ac:	e77b      	b.n	80047a6 <forward_lite_dense_if32of32wf32_lut8+0x132>
 80048ae:	469e      	mov	lr, r3
 80048b0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d0d8      	beq.n	8004868 <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 80048b6:	ebae 0309 	sub.w	r3, lr, r9
 80048ba:	4616      	mov	r6, r2
 80048bc:	edd3 7a00 	vldr	s15, [r3]
 80048c0:	ecb6 7a01 	vldmia	r6!, {s14}
 80048c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80048c8:	ece3 7a01 	vstmia	r3!, {s15}
 80048cc:	4573      	cmp	r3, lr
 80048ce:	d1f5      	bne.n	80048bc <forward_lite_dense_if32of32wf32_lut8+0x248>
 80048d0:	9b03      	ldr	r3, [sp, #12]
 80048d2:	4573      	cmp	r3, lr
 80048d4:	d8cb      	bhi.n	800486e <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 80048d6:	b007      	add	sp, #28
 80048d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048dc:	2a00      	cmp	r2, #0
 80048de:	d0df      	beq.n	80048a0 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 80048e0:	469b      	mov	fp, r3
 80048e2:	4429      	add	r1, r5
 80048e4:	460b      	mov	r3, r1
 80048e6:	465a      	mov	r2, fp
 80048e8:	ed93 7a00 	vldr	s14, [r3]
 80048ec:	ecf2 7a01 	vldmia	r2!, {s15}
 80048f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80048f4:	ece3 7a01 	vstmia	r3!, {s15}
 80048f8:	42ab      	cmp	r3, r5
 80048fa:	d1f5      	bne.n	80048e8 <forward_lite_dense_if32of32wf32_lut8+0x274>
 80048fc:	e7f2      	b.n	80048e4 <forward_lite_dense_if32of32wf32_lut8+0x270>
 80048fe:	4649      	mov	r1, r9
 8004900:	4693      	mov	fp, r2
 8004902:	4675      	mov	r5, lr
 8004904:	e7c9      	b.n	800489a <forward_lite_dense_if32of32wf32_lut8+0x226>
 8004906:	bf00      	nop
 8004908:	00000000 	.word	0x00000000

0800490c <st_int8_copy>:
 800490c:	4288      	cmp	r0, r1
 800490e:	d021      	beq.n	8004954 <st_int8_copy+0x48>
 8004910:	b302      	cbz	r2, 8004954 <st_int8_copy+0x48>
 8004912:	4288      	cmp	r0, r1
 8004914:	d313      	bcc.n	800493e <st_int8_copy+0x32>
 8004916:	2a03      	cmp	r2, #3
 8004918:	d81d      	bhi.n	8004956 <st_int8_copy+0x4a>
 800491a:	3a01      	subs	r2, #1
 800491c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004920:	f801 3b01 	strb.w	r3, [r1], #1
 8004924:	b1b2      	cbz	r2, 8004954 <st_int8_copy+0x48>
 8004926:	f810 3b01 	ldrb.w	r3, [r0], #1
 800492a:	f801 3b01 	strb.w	r3, [r1], #1
 800492e:	2a01      	cmp	r2, #1
 8004930:	f000 8088 	beq.w	8004a44 <st_int8_copy+0x138>
 8004934:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004938:	f801 3b01 	strb.w	r3, [r1], #1
 800493c:	4770      	bx	lr
 800493e:	1883      	adds	r3, r0, r2
 8004940:	428b      	cmp	r3, r1
 8004942:	d9e8      	bls.n	8004916 <st_int8_copy+0xa>
 8004944:	440a      	add	r2, r1
 8004946:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800494a:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800494e:	4298      	cmp	r0, r3
 8004950:	d1f9      	bne.n	8004946 <st_int8_copy+0x3a>
 8004952:	4770      	bx	lr
 8004954:	4770      	bx	lr
 8004956:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800495a:	f001 0e03 	and.w	lr, r1, #3
 800495e:	f1ce 0304 	rsb	r3, lr, #4
 8004962:	eba2 0c03 	sub.w	ip, r2, r3
 8004966:	f000 0803 	and.w	r8, r0, #3
 800496a:	f1ce 0203 	rsb	r2, lr, #3
 800496e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004972:	f801 3b01 	strb.w	r3, [r1], #1
 8004976:	b182      	cbz	r2, 800499a <st_int8_copy+0x8e>
 8004978:	f810 3b01 	ldrb.w	r3, [r0], #1
 800497c:	f801 3b01 	strb.w	r3, [r1], #1
 8004980:	2a01      	cmp	r2, #1
 8004982:	d00a      	beq.n	800499a <st_int8_copy+0x8e>
 8004984:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004988:	f801 3b01 	strb.w	r3, [r1], #1
 800498c:	f1be 0f01 	cmp.w	lr, #1
 8004990:	d003      	beq.n	800499a <st_int8_copy+0x8e>
 8004992:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004996:	f801 3b01 	strb.w	r3, [r1], #1
 800499a:	45c6      	cmp	lr, r8
 800499c:	d02a      	beq.n	80049f4 <st_int8_copy+0xe8>
 800499e:	ea5f 121c 	movs.w	r2, ip, lsr #4
 80049a2:	d00a      	beq.n	80049ba <st_int8_copy+0xae>
 80049a4:	f850 3b04 	ldr.w	r3, [r0], #4
 80049a8:	f850 4b04 	ldr.w	r4, [r0], #4
 80049ac:	f850 5b04 	ldr.w	r5, [r0], #4
 80049b0:	f850 6b04 	ldr.w	r6, [r0], #4
 80049b4:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80049b6:	3a01      	subs	r2, #1
 80049b8:	d1f4      	bne.n	80049a4 <st_int8_copy+0x98>
 80049ba:	f01c 0f08 	tst.w	ip, #8
 80049be:	d004      	beq.n	80049ca <st_int8_copy+0xbe>
 80049c0:	f850 3b04 	ldr.w	r3, [r0], #4
 80049c4:	f850 4b04 	ldr.w	r4, [r0], #4
 80049c8:	c118      	stmia	r1!, {r3, r4}
 80049ca:	f01c 0f04 	tst.w	ip, #4
 80049ce:	d003      	beq.n	80049d8 <st_int8_copy+0xcc>
 80049d0:	f850 3b04 	ldr.w	r3, [r0], #4
 80049d4:	f841 3b04 	str.w	r3, [r1], #4
 80049d8:	f01c 0f02 	tst.w	ip, #2
 80049dc:	d003      	beq.n	80049e6 <st_int8_copy+0xda>
 80049de:	f830 3b02 	ldrh.w	r3, [r0], #2
 80049e2:	f821 3b02 	strh.w	r3, [r1], #2
 80049e6:	f01c 0f01 	tst.w	ip, #1
 80049ea:	d001      	beq.n	80049f0 <st_int8_copy+0xe4>
 80049ec:	7803      	ldrb	r3, [r0, #0]
 80049ee:	700b      	strb	r3, [r1, #0]
 80049f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80049f4:	ea5f 199c 	movs.w	r9, ip, lsr #6
 80049f8:	d00e      	beq.n	8004a18 <st_int8_copy+0x10c>
 80049fa:	4688      	mov	r8, r1
 80049fc:	4686      	mov	lr, r0
 80049fe:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004a02:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004a06:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004a0a:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004a0e:	f1b9 0901 	subs.w	r9, r9, #1
 8004a12:	4641      	mov	r1, r8
 8004a14:	4670      	mov	r0, lr
 8004a16:	d1f0      	bne.n	80049fa <st_int8_copy+0xee>
 8004a18:	f01c 0f20 	tst.w	ip, #32
 8004a1c:	d007      	beq.n	8004a2e <st_int8_copy+0x122>
 8004a1e:	4688      	mov	r8, r1
 8004a20:	4686      	mov	lr, r0
 8004a22:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004a26:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004a2a:	4641      	mov	r1, r8
 8004a2c:	4670      	mov	r0, lr
 8004a2e:	f01c 0f10 	tst.w	ip, #16
 8004a32:	d001      	beq.n	8004a38 <st_int8_copy+0x12c>
 8004a34:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 8004a36:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8004a38:	f01c 0f08 	tst.w	ip, #8
 8004a3c:	d0c5      	beq.n	80049ca <st_int8_copy+0xbe>
 8004a3e:	c818      	ldmia	r0!, {r3, r4}
 8004a40:	c118      	stmia	r1!, {r3, r4}
 8004a42:	e7c2      	b.n	80049ca <st_int8_copy+0xbe>
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop

08004a48 <ai_array_to_buffer_fmt>:
 8004a48:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d055      	beq.n	8004afc <ai_array_to_buffer_fmt+0xb4>
 8004a50:	4a2d      	ldr	r2, [pc, #180]	@ (8004b08 <ai_array_to_buffer_fmt+0xc0>)
 8004a52:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d010      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004a5a:	dc21      	bgt.n	8004aa0 <ai_array_to_buffer_fmt+0x58>
 8004a5c:	4a2b      	ldr	r2, [pc, #172]	@ (8004b0c <ai_array_to_buffer_fmt+0xc4>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d00c      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004a62:	dd0f      	ble.n	8004a84 <ai_array_to_buffer_fmt+0x3c>
 8004a64:	4a2a      	ldr	r2, [pc, #168]	@ (8004b10 <ai_array_to_buffer_fmt+0xc8>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d008      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004a6a:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d004      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004a72:	4a28      	ldr	r2, [pc, #160]	@ (8004b14 <ai_array_to_buffer_fmt+0xcc>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	bf0c      	ite	eq
 8004a78:	4613      	moveq	r3, r2
 8004a7a:	2340      	movne	r3, #64	@ 0x40
 8004a7c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004a80:	4318      	orrs	r0, r3
 8004a82:	4770      	bx	lr
 8004a84:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d0f7      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004a8c:	dd2c      	ble.n	8004ae8 <ai_array_to_buffer_fmt+0xa0>
 8004a8e:	4a22      	ldr	r2, [pc, #136]	@ (8004b18 <ai_array_to_buffer_fmt+0xd0>)
 8004a90:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004a94:	4293      	cmp	r3, r2
 8004a96:	bf0c      	ite	eq
 8004a98:	4613      	moveq	r3, r2
 8004a9a:	2340      	movne	r3, #64	@ 0x40
 8004a9c:	4318      	orrs	r0, r3
 8004a9e:	4770      	bx	lr
 8004aa0:	4a1e      	ldr	r2, [pc, #120]	@ (8004b1c <ai_array_to_buffer_fmt+0xd4>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d0ea      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004aa6:	dd10      	ble.n	8004aca <ai_array_to_buffer_fmt+0x82>
 8004aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8004b20 <ai_array_to_buffer_fmt+0xd8>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d0e6      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004aae:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d0e2      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004ab6:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8004aba:	4293      	cmp	r3, r2
 8004abc:	bf0c      	ite	eq
 8004abe:	4613      	moveq	r3, r2
 8004ac0:	2340      	movne	r3, #64	@ 0x40
 8004ac2:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004ac6:	4318      	orrs	r0, r3
 8004ac8:	4770      	bx	lr
 8004aca:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d0d4      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004ad2:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d0d0      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004ada:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	bf0c      	ite	eq
 8004ae2:	4613      	moveq	r3, r2
 8004ae4:	2340      	movne	r3, #64	@ 0x40
 8004ae6:	e7c9      	b.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004ae8:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d0c5      	beq.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004af0:	3280      	adds	r2, #128	@ 0x80
 8004af2:	4293      	cmp	r3, r2
 8004af4:	bf0c      	ite	eq
 8004af6:	4613      	moveq	r3, r2
 8004af8:	2340      	movne	r3, #64	@ 0x40
 8004afa:	e7bf      	b.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004afc:	4b09      	ldr	r3, [pc, #36]	@ (8004b24 <ai_array_to_buffer_fmt+0xdc>)
 8004afe:	4003      	ands	r3, r0
 8004b00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b04:	e7ba      	b.n	8004a7c <ai_array_to_buffer_fmt+0x34>
 8004b06:	bf00      	nop
 8004b08:	00821040 	.word	0x00821040
 8004b0c:	00040840 	.word	0x00040840
 8004b10:	00041040 	.word	0x00041040
 8004b14:	0004084f 	.word	0x0004084f
 8004b18:	00040447 	.word	0x00040447
 8004b1c:	00840447 	.word	0x00840447
 8004b20:	0084084f 	.word	0x0084084f
 8004b24:	00803fff 	.word	0x00803fff

08004b28 <ai_array_get_data_byte_size>:
 8004b28:	b169      	cbz	r1, 8004b46 <ai_array_get_data_byte_size+0x1e>
 8004b2a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8004b2e:	fb01 f303 	mul.w	r3, r1, r3
 8004b32:	3307      	adds	r3, #7
 8004b34:	f023 0307 	bic.w	r3, r3, #7
 8004b38:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8004b3c:	fa23 f000 	lsr.w	r0, r3, r0
 8004b40:	3007      	adds	r0, #7
 8004b42:	08c0      	lsrs	r0, r0, #3
 8004b44:	4770      	bx	lr
 8004b46:	4608      	mov	r0, r1
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop

08004b4c <ai_version_get>:
 8004b4c:	0212      	lsls	r2, r2, #8
 8004b4e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004b52:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8004b56:	4770      	bx	lr

08004b58 <get_tensor_byte_size>:
 8004b58:	b410      	push	{r4}
 8004b5a:	6983      	ldr	r3, [r0, #24]
 8004b5c:	68c4      	ldr	r4, [r0, #12]
 8004b5e:	6941      	ldr	r1, [r0, #20]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68e0      	ldr	r0, [r4, #12]
 8004b64:	4a07      	ldr	r2, [pc, #28]	@ (8004b84 <get_tensor_byte_size+0x2c>)
 8004b66:	68c9      	ldr	r1, [r1, #12]
 8004b68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b6c:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8004b70:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004b74:	fb01 f000 	mul.w	r0, r1, r0
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	bf04      	itt	eq
 8004b7c:	3007      	addeq	r0, #7
 8004b7e:	08c0      	lsreq	r0, r0, #3
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	000400c0 	.word	0x000400c0

08004b88 <sin>:
 8004b88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004b8a:	ec53 2b10 	vmov	r2, r3, d0
 8004b8e:	4826      	ldr	r0, [pc, #152]	@ (8004c28 <sin+0xa0>)
 8004b90:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004b94:	4281      	cmp	r1, r0
 8004b96:	d807      	bhi.n	8004ba8 <sin+0x20>
 8004b98:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8004c20 <sin+0x98>
 8004b9c:	2000      	movs	r0, #0
 8004b9e:	b005      	add	sp, #20
 8004ba0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ba4:	f000 bac8 	b.w	8005138 <__kernel_sin>
 8004ba8:	4820      	ldr	r0, [pc, #128]	@ (8004c2c <sin+0xa4>)
 8004baa:	4281      	cmp	r1, r0
 8004bac:	d908      	bls.n	8004bc0 <sin+0x38>
 8004bae:	4610      	mov	r0, r2
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	f7fb fb79 	bl	80002a8 <__aeabi_dsub>
 8004bb6:	ec41 0b10 	vmov	d0, r0, r1
 8004bba:	b005      	add	sp, #20
 8004bbc:	f85d fb04 	ldr.w	pc, [sp], #4
 8004bc0:	4668      	mov	r0, sp
 8004bc2:	f000 fb75 	bl	80052b0 <__ieee754_rem_pio2>
 8004bc6:	f000 0003 	and.w	r0, r0, #3
 8004bca:	2801      	cmp	r0, #1
 8004bcc:	d00c      	beq.n	8004be8 <sin+0x60>
 8004bce:	2802      	cmp	r0, #2
 8004bd0:	d011      	beq.n	8004bf6 <sin+0x6e>
 8004bd2:	b9e8      	cbnz	r0, 8004c10 <sin+0x88>
 8004bd4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004bd8:	ed9d 0b00 	vldr	d0, [sp]
 8004bdc:	2001      	movs	r0, #1
 8004bde:	f000 faab 	bl	8005138 <__kernel_sin>
 8004be2:	ec51 0b10 	vmov	r0, r1, d0
 8004be6:	e7e6      	b.n	8004bb6 <sin+0x2e>
 8004be8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004bec:	ed9d 0b00 	vldr	d0, [sp]
 8004bf0:	f000 f9da 	bl	8004fa8 <__kernel_cos>
 8004bf4:	e7f5      	b.n	8004be2 <sin+0x5a>
 8004bf6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004bfa:	ed9d 0b00 	vldr	d0, [sp]
 8004bfe:	2001      	movs	r0, #1
 8004c00:	f000 fa9a 	bl	8005138 <__kernel_sin>
 8004c04:	ec53 2b10 	vmov	r2, r3, d0
 8004c08:	4610      	mov	r0, r2
 8004c0a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8004c0e:	e7d2      	b.n	8004bb6 <sin+0x2e>
 8004c10:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004c14:	ed9d 0b00 	vldr	d0, [sp]
 8004c18:	f000 f9c6 	bl	8004fa8 <__kernel_cos>
 8004c1c:	e7f2      	b.n	8004c04 <sin+0x7c>
 8004c1e:	bf00      	nop
	...
 8004c28:	3fe921fb 	.word	0x3fe921fb
 8004c2c:	7fefffff 	.word	0x7fefffff

08004c30 <fabsf>:
 8004c30:	ee10 3a10 	vmov	r3, s0
 8004c34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c38:	ee00 3a10 	vmov	s0, r3
 8004c3c:	4770      	bx	lr
	...

08004c40 <tanhf>:
 8004c40:	b538      	push	{r3, r4, r5, lr}
 8004c42:	ee10 5a10 	vmov	r5, s0
 8004c46:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8004c4a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004c4e:	ed2d 8b02 	vpush	{d8}
 8004c52:	eef0 7a40 	vmov.f32	s15, s0
 8004c56:	d30f      	bcc.n	8004c78 <tanhf+0x38>
 8004c58:	4b2a      	ldr	r3, [pc, #168]	@ (8004d04 <tanhf+0xc4>)
 8004c5a:	edd3 6a00 	vldr	s13, [r3]
 8004c5e:	ed93 7a00 	vldr	s14, [r3]
 8004c62:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 8004c66:	2d00      	cmp	r5, #0
 8004c68:	bfac      	ite	ge
 8004c6a:	ee30 0a07 	vaddge.f32	s0, s0, s14
 8004c6e:	ee30 0a47 	vsublt.f32	s0, s0, s14
 8004c72:	ecbd 8b02 	vpop	{d8}
 8004c76:	bd38      	pop	{r3, r4, r5, pc}
 8004c78:	4a23      	ldr	r2, [pc, #140]	@ (8004d08 <tanhf+0xc8>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d839      	bhi.n	8004cf2 <tanhf+0xb2>
 8004c7e:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 8004c82:	d207      	bcs.n	8004c94 <tanhf+0x54>
 8004c84:	4b1f      	ldr	r3, [pc, #124]	@ (8004d04 <tanhf+0xc4>)
 8004c86:	ed93 0a00 	vldr	s0, [r3]
 8004c8a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004c8e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004c92:	e7ee      	b.n	8004c72 <tanhf+0x32>
 8004c94:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8004c98:	4c1c      	ldr	r4, [pc, #112]	@ (8004d0c <tanhf+0xcc>)
 8004c9a:	d319      	bcc.n	8004cd0 <tanhf+0x90>
 8004c9c:	f7ff ffc8 	bl	8004c30 <fabsf>
 8004ca0:	edd4 7a00 	vldr	s15, [r4]
 8004ca4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004ca8:	f000 f834 	bl	8004d14 <expm1f>
 8004cac:	4b15      	ldr	r3, [pc, #84]	@ (8004d04 <tanhf+0xc4>)
 8004cae:	edd3 7a00 	vldr	s15, [r3]
 8004cb2:	ed94 6a00 	vldr	s12, [r4]
 8004cb6:	ed94 7a00 	vldr	s14, [r4]
 8004cba:	ee37 7a00 	vadd.f32	s14, s14, s0
 8004cbe:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8004cc2:	ee37 0ae6 	vsub.f32	s0, s15, s13
 8004cc6:	2d00      	cmp	r5, #0
 8004cc8:	bfb8      	it	lt
 8004cca:	eeb1 0a40 	vneglt.f32	s0, s0
 8004cce:	e7d0      	b.n	8004c72 <tanhf+0x32>
 8004cd0:	ed94 8a00 	vldr	s16, [r4]
 8004cd4:	f7ff ffac 	bl	8004c30 <fabsf>
 8004cd8:	ee28 0a40 	vnmul.f32	s0, s16, s0
 8004cdc:	f000 f81a 	bl	8004d14 <expm1f>
 8004ce0:	edd4 7a00 	vldr	s15, [r4]
 8004ce4:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004ce8:	eeb1 7a40 	vneg.f32	s14, s0
 8004cec:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8004cf0:	e7e9      	b.n	8004cc6 <tanhf+0x86>
 8004cf2:	4b04      	ldr	r3, [pc, #16]	@ (8004d04 <tanhf+0xc4>)
 8004cf4:	ed93 0a00 	vldr	s0, [r3]
 8004cf8:	4b05      	ldr	r3, [pc, #20]	@ (8004d10 <tanhf+0xd0>)
 8004cfa:	edd3 7a00 	vldr	s15, [r3]
 8004cfe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004d02:	e7e0      	b.n	8004cc6 <tanhf+0x86>
 8004d04:	200006a0 	.word	0x200006a0
 8004d08:	41afffff 	.word	0x41afffff
 8004d0c:	2000069c 	.word	0x2000069c
 8004d10:	20000698 	.word	0x20000698

08004d14 <expm1f>:
 8004d14:	ee10 3a10 	vmov	r3, s0
 8004d18:	4a83      	ldr	r2, [pc, #524]	@ (8004f28 <expm1f+0x214>)
 8004d1a:	f003 4000 	and.w	r0, r3, #2147483648	@ 0x80000000
 8004d1e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d91f      	bls.n	8004d66 <expm1f+0x52>
 8004d26:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004d2a:	d902      	bls.n	8004d32 <expm1f+0x1e>
 8004d2c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004d30:	4770      	bx	lr
 8004d32:	d106      	bne.n	8004d42 <expm1f+0x2e>
 8004d34:	2800      	cmp	r0, #0
 8004d36:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8004d3a:	bf18      	it	ne
 8004d3c:	eeb0 0a67 	vmovne.f32	s0, s15
 8004d40:	4770      	bx	lr
 8004d42:	b920      	cbnz	r0, 8004d4e <expm1f+0x3a>
 8004d44:	4a79      	ldr	r2, [pc, #484]	@ (8004f2c <expm1f+0x218>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d963      	bls.n	8004e12 <expm1f+0xfe>
 8004d4a:	f000 b925 	b.w	8004f98 <__math_oflowf>
 8004d4e:	eddf 7a78 	vldr	s15, [pc, #480]	@ 8004f30 <expm1f+0x21c>
 8004d52:	ee70 7a27 	vadd.f32	s15, s0, s15
 8004d56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d5e:	d551      	bpl.n	8004e04 <expm1f+0xf0>
 8004d60:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8004d64:	4770      	bx	lr
 8004d66:	4a73      	ldr	r2, [pc, #460]	@ (8004f34 <expm1f+0x220>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d972      	bls.n	8004e52 <expm1f+0x13e>
 8004d6c:	4a72      	ldr	r2, [pc, #456]	@ (8004f38 <expm1f+0x224>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d868      	bhi.n	8004e44 <expm1f+0x130>
 8004d72:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8004f3c <expm1f+0x228>
 8004d76:	2800      	cmp	r0, #0
 8004d78:	d13d      	bne.n	8004df6 <expm1f+0xe2>
 8004d7a:	ee30 7a47 	vsub.f32	s14, s0, s14
 8004d7e:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004f40 <expm1f+0x22c>
 8004d82:	2301      	movs	r3, #1
 8004d84:	ee37 0a66 	vsub.f32	s0, s14, s13
 8004d88:	ee77 7a40 	vsub.f32	s15, s14, s0
 8004d8c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004d90:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8004d94:	ee20 4a25 	vmul.f32	s8, s0, s11
 8004d98:	ed9f 6a6a 	vldr	s12, [pc, #424]	@ 8004f44 <expm1f+0x230>
 8004d9c:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8004f48 <expm1f+0x234>
 8004da0:	ed9f 5a6a 	vldr	s10, [pc, #424]	@ 8004f4c <expm1f+0x238>
 8004da4:	ee20 7a04 	vmul.f32	s14, s0, s8
 8004da8:	eef0 4a08 	vmov.f32	s9, #8	@ 0x40400000  3.0
 8004dac:	eee7 6a06 	vfma.f32	s13, s14, s12
 8004db0:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 8004f50 <expm1f+0x23c>
 8004db4:	eea6 6a87 	vfma.f32	s12, s13, s14
 8004db8:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8004f54 <expm1f+0x240>
 8004dbc:	eee6 6a07 	vfma.f32	s13, s12, s14
 8004dc0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8004dc4:	eea6 5a87 	vfma.f32	s10, s13, s14
 8004dc8:	eef0 6a46 	vmov.f32	s13, s12
 8004dcc:	eee5 6a07 	vfma.f32	s13, s10, s14
 8004dd0:	eee4 4a66 	vfms.f32	s9, s8, s13
 8004dd4:	eeb1 4a08 	vmov.f32	s8, #24	@ 0x40c00000  6.0
 8004dd8:	eea0 4a64 	vfms.f32	s8, s0, s9
 8004ddc:	ee36 5ae4 	vsub.f32	s10, s13, s9
 8004de0:	eec5 6a04 	vdiv.f32	s13, s10, s8
 8004de4:	ee66 6a87 	vmul.f32	s13, s13, s14
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d140      	bne.n	8004e6e <expm1f+0x15a>
 8004dec:	ee90 7a26 	vfnms.f32	s14, s0, s13
 8004df0:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004df4:	4770      	bx	lr
 8004df6:	ee30 7a07 	vadd.f32	s14, s0, s14
 8004dfa:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8004f58 <expm1f+0x244>
 8004dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8004e02:	e7bf      	b.n	8004d84 <expm1f+0x70>
 8004e04:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8004f5c <expm1f+0x248>
 8004e08:	ee20 7a07 	vmul.f32	s14, s0, s14
 8004e0c:	eefe 7a00 	vmov.f32	s15, #224	@ 0xbf000000 -0.5
 8004e10:	e005      	b.n	8004e1e <expm1f+0x10a>
 8004e12:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8004f5c <expm1f+0x248>
 8004e16:	ee20 7a07 	vmul.f32	s14, s0, s14
 8004e1a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004e1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e22:	eeb0 7a40 	vmov.f32	s14, s0
 8004e26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e2a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004e2e:	ee17 3a90 	vmov	r3, s15
 8004e32:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8004f3c <expm1f+0x228>
 8004e36:	eea6 7ae7 	vfms.f32	s14, s13, s15
 8004e3a:	eddf 7a41 	vldr	s15, [pc, #260]	@ 8004f40 <expm1f+0x22c>
 8004e3e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004e42:	e79f      	b.n	8004d84 <expm1f+0x70>
 8004e44:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8004f5c <expm1f+0x248>
 8004e48:	ee20 7a07 	vmul.f32	s14, s0, s14
 8004e4c:	2800      	cmp	r0, #0
 8004e4e:	d0e4      	beq.n	8004e1a <expm1f+0x106>
 8004e50:	e7dc      	b.n	8004e0c <expm1f+0xf8>
 8004e52:	f1b3 5f4c 	cmp.w	r3, #855638016	@ 0x33000000
 8004e56:	d208      	bcs.n	8004e6a <expm1f+0x156>
 8004e58:	eddf 7a41 	vldr	s15, [pc, #260]	@ 8004f60 <expm1f+0x24c>
 8004e5c:	ee70 7a27 	vadd.f32	s15, s0, s15
 8004e60:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8004e64:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004e68:	4770      	bx	lr
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	e790      	b.n	8004d90 <expm1f+0x7c>
 8004e6e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004e72:	1c5a      	adds	r2, r3, #1
 8004e74:	eed6 7a80 	vfnms.f32	s15, s13, s0
 8004e78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e7c:	d106      	bne.n	8004e8c <expm1f+0x178>
 8004e7e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004e82:	eebe 0a00 	vmov.f32	s0, #224	@ 0xbf000000 -0.5
 8004e86:	eea7 0aa5 	vfma.f32	s0, s15, s11
 8004e8a:	4770      	bx	lr
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d118      	bne.n	8004ec2 <expm1f+0x1ae>
 8004e90:	eebd 7a00 	vmov.f32	s14, #208	@ 0xbe800000 -0.250
 8004e94:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8004e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e9c:	bf5b      	ittet	pl
 8004e9e:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 8004ea2:	eeb0 7a00 	vmovpl.f32	s14, #0	@ 0x40000000  2.0
 8004ea6:	ee70 5a25 	vaddmi.f32	s11, s0, s11
 8004eaa:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 8004eae:	bf43      	ittte	mi
 8004eb0:	ee77 7ae5 	vsubmi.f32	s15, s15, s11
 8004eb4:	eeb8 0a00 	vmovmi.f32	s0, #128	@ 0xc0000000 -2.0
 8004eb8:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 8004ebc:	eeb0 0a46 	vmovpl.f32	s0, s12
 8004ec0:	4770      	bx	lr
 8004ec2:	1c5a      	adds	r2, r3, #1
 8004ec4:	2a39      	cmp	r2, #57	@ 0x39
 8004ec6:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 8004eca:	d90b      	bls.n	8004ee4 <expm1f+0x1d0>
 8004ecc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8004ed0:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004ed4:	ee17 3a90 	vmov	r3, s15
 8004ed8:	4419      	add	r1, r3
 8004eda:	ee07 1a90 	vmov	s15, r1
 8004ede:	ee37 0ac6 	vsub.f32	s0, s15, s12
 8004ee2:	4770      	bx	lr
 8004ee4:	2b16      	cmp	r3, #22
 8004ee6:	dc11      	bgt.n	8004f0c <expm1f+0x1f8>
 8004ee8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004eec:	fa42 f303 	asr.w	r3, r2, r3
 8004ef0:	f1c3 537e 	rsb	r3, r3, #1065353216	@ 0x3f800000
 8004ef4:	ee07 3a10 	vmov	s14, r3
 8004ef8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8004efc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f00:	ee17 3a90 	vmov	r3, s15
 8004f04:	440b      	add	r3, r1
 8004f06:	ee00 3a10 	vmov	s0, r3
 8004f0a:	4770      	bx	lr
 8004f0c:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8004f10:	05db      	lsls	r3, r3, #23
 8004f12:	ee07 3a10 	vmov	s14, r3
 8004f16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004f1a:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004f1e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8004f22:	ee17 3a90 	vmov	r3, s15
 8004f26:	e7ed      	b.n	8004f04 <expm1f+0x1f0>
 8004f28:	4195b843 	.word	0x4195b843
 8004f2c:	42b17217 	.word	0x42b17217
 8004f30:	0da24260 	.word	0x0da24260
 8004f34:	3eb17218 	.word	0x3eb17218
 8004f38:	3f851591 	.word	0x3f851591
 8004f3c:	3f317180 	.word	0x3f317180
 8004f40:	3717f7d1 	.word	0x3717f7d1
 8004f44:	b457edbb 	.word	0xb457edbb
 8004f48:	36867e54 	.word	0x36867e54
 8004f4c:	bd088889 	.word	0xbd088889
 8004f50:	b8a670cd 	.word	0xb8a670cd
 8004f54:	3ad00d01 	.word	0x3ad00d01
 8004f58:	b717f7d1 	.word	0xb717f7d1
 8004f5c:	3fb8aa3b 	.word	0x3fb8aa3b
 8004f60:	7149f2ca 	.word	0x7149f2ca

08004f64 <with_errnof>:
 8004f64:	b510      	push	{r4, lr}
 8004f66:	ed2d 8b02 	vpush	{d8}
 8004f6a:	eeb0 8a40 	vmov.f32	s16, s0
 8004f6e:	4604      	mov	r4, r0
 8004f70:	f001 ffd2 	bl	8006f18 <__errno>
 8004f74:	eeb0 0a48 	vmov.f32	s0, s16
 8004f78:	ecbd 8b02 	vpop	{d8}
 8004f7c:	6004      	str	r4, [r0, #0]
 8004f7e:	bd10      	pop	{r4, pc}

08004f80 <xflowf>:
 8004f80:	b130      	cbz	r0, 8004f90 <xflowf+0x10>
 8004f82:	eef1 7a40 	vneg.f32	s15, s0
 8004f86:	ee27 0a80 	vmul.f32	s0, s15, s0
 8004f8a:	2022      	movs	r0, #34	@ 0x22
 8004f8c:	f7ff bfea 	b.w	8004f64 <with_errnof>
 8004f90:	eef0 7a40 	vmov.f32	s15, s0
 8004f94:	e7f7      	b.n	8004f86 <xflowf+0x6>
	...

08004f98 <__math_oflowf>:
 8004f98:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004fa0 <__math_oflowf+0x8>
 8004f9c:	f7ff bff0 	b.w	8004f80 <xflowf>
 8004fa0:	70000000 	.word	0x70000000
 8004fa4:	00000000 	.word	0x00000000

08004fa8 <__kernel_cos>:
 8004fa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fac:	ec57 6b10 	vmov	r6, r7, d0
 8004fb0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8004fb4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8004fb8:	ed8d 1b00 	vstr	d1, [sp]
 8004fbc:	d206      	bcs.n	8004fcc <__kernel_cos+0x24>
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	4639      	mov	r1, r7
 8004fc2:	f7fb fdd9 	bl	8000b78 <__aeabi_d2iz>
 8004fc6:	2800      	cmp	r0, #0
 8004fc8:	f000 8088 	beq.w	80050dc <__kernel_cos+0x134>
 8004fcc:	4632      	mov	r2, r6
 8004fce:	463b      	mov	r3, r7
 8004fd0:	4630      	mov	r0, r6
 8004fd2:	4639      	mov	r1, r7
 8004fd4:	f7fb fb20 	bl	8000618 <__aeabi_dmul>
 8004fd8:	4b51      	ldr	r3, [pc, #324]	@ (8005120 <__kernel_cos+0x178>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	4604      	mov	r4, r0
 8004fde:	460d      	mov	r5, r1
 8004fe0:	f7fb fb1a 	bl	8000618 <__aeabi_dmul>
 8004fe4:	a340      	add	r3, pc, #256	@ (adr r3, 80050e8 <__kernel_cos+0x140>)
 8004fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fea:	4682      	mov	sl, r0
 8004fec:	468b      	mov	fp, r1
 8004fee:	4620      	mov	r0, r4
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	f7fb fb11 	bl	8000618 <__aeabi_dmul>
 8004ff6:	a33e      	add	r3, pc, #248	@ (adr r3, 80050f0 <__kernel_cos+0x148>)
 8004ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffc:	f7fb f956 	bl	80002ac <__adddf3>
 8005000:	4622      	mov	r2, r4
 8005002:	462b      	mov	r3, r5
 8005004:	f7fb fb08 	bl	8000618 <__aeabi_dmul>
 8005008:	a33b      	add	r3, pc, #236	@ (adr r3, 80050f8 <__kernel_cos+0x150>)
 800500a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500e:	f7fb f94b 	bl	80002a8 <__aeabi_dsub>
 8005012:	4622      	mov	r2, r4
 8005014:	462b      	mov	r3, r5
 8005016:	f7fb faff 	bl	8000618 <__aeabi_dmul>
 800501a:	a339      	add	r3, pc, #228	@ (adr r3, 8005100 <__kernel_cos+0x158>)
 800501c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005020:	f7fb f944 	bl	80002ac <__adddf3>
 8005024:	4622      	mov	r2, r4
 8005026:	462b      	mov	r3, r5
 8005028:	f7fb faf6 	bl	8000618 <__aeabi_dmul>
 800502c:	a336      	add	r3, pc, #216	@ (adr r3, 8005108 <__kernel_cos+0x160>)
 800502e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005032:	f7fb f939 	bl	80002a8 <__aeabi_dsub>
 8005036:	4622      	mov	r2, r4
 8005038:	462b      	mov	r3, r5
 800503a:	f7fb faed 	bl	8000618 <__aeabi_dmul>
 800503e:	a334      	add	r3, pc, #208	@ (adr r3, 8005110 <__kernel_cos+0x168>)
 8005040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005044:	f7fb f932 	bl	80002ac <__adddf3>
 8005048:	4622      	mov	r2, r4
 800504a:	462b      	mov	r3, r5
 800504c:	f7fb fae4 	bl	8000618 <__aeabi_dmul>
 8005050:	4622      	mov	r2, r4
 8005052:	462b      	mov	r3, r5
 8005054:	f7fb fae0 	bl	8000618 <__aeabi_dmul>
 8005058:	e9dd 2300 	ldrd	r2, r3, [sp]
 800505c:	4604      	mov	r4, r0
 800505e:	460d      	mov	r5, r1
 8005060:	4630      	mov	r0, r6
 8005062:	4639      	mov	r1, r7
 8005064:	f7fb fad8 	bl	8000618 <__aeabi_dmul>
 8005068:	460b      	mov	r3, r1
 800506a:	4602      	mov	r2, r0
 800506c:	4629      	mov	r1, r5
 800506e:	4620      	mov	r0, r4
 8005070:	f7fb f91a 	bl	80002a8 <__aeabi_dsub>
 8005074:	4b2b      	ldr	r3, [pc, #172]	@ (8005124 <__kernel_cos+0x17c>)
 8005076:	4598      	cmp	r8, r3
 8005078:	4606      	mov	r6, r0
 800507a:	460f      	mov	r7, r1
 800507c:	d810      	bhi.n	80050a0 <__kernel_cos+0xf8>
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	4650      	mov	r0, sl
 8005084:	4659      	mov	r1, fp
 8005086:	f7fb f90f 	bl	80002a8 <__aeabi_dsub>
 800508a:	460b      	mov	r3, r1
 800508c:	4926      	ldr	r1, [pc, #152]	@ (8005128 <__kernel_cos+0x180>)
 800508e:	4602      	mov	r2, r0
 8005090:	2000      	movs	r0, #0
 8005092:	f7fb f909 	bl	80002a8 <__aeabi_dsub>
 8005096:	ec41 0b10 	vmov	d0, r0, r1
 800509a:	b003      	add	sp, #12
 800509c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050a0:	4b22      	ldr	r3, [pc, #136]	@ (800512c <__kernel_cos+0x184>)
 80050a2:	4921      	ldr	r1, [pc, #132]	@ (8005128 <__kernel_cos+0x180>)
 80050a4:	4598      	cmp	r8, r3
 80050a6:	bf8c      	ite	hi
 80050a8:	4d21      	ldrhi	r5, [pc, #132]	@ (8005130 <__kernel_cos+0x188>)
 80050aa:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80050ae:	2400      	movs	r4, #0
 80050b0:	4622      	mov	r2, r4
 80050b2:	462b      	mov	r3, r5
 80050b4:	2000      	movs	r0, #0
 80050b6:	f7fb f8f7 	bl	80002a8 <__aeabi_dsub>
 80050ba:	4622      	mov	r2, r4
 80050bc:	4680      	mov	r8, r0
 80050be:	4689      	mov	r9, r1
 80050c0:	462b      	mov	r3, r5
 80050c2:	4650      	mov	r0, sl
 80050c4:	4659      	mov	r1, fp
 80050c6:	f7fb f8ef 	bl	80002a8 <__aeabi_dsub>
 80050ca:	4632      	mov	r2, r6
 80050cc:	463b      	mov	r3, r7
 80050ce:	f7fb f8eb 	bl	80002a8 <__aeabi_dsub>
 80050d2:	4602      	mov	r2, r0
 80050d4:	460b      	mov	r3, r1
 80050d6:	4640      	mov	r0, r8
 80050d8:	4649      	mov	r1, r9
 80050da:	e7da      	b.n	8005092 <__kernel_cos+0xea>
 80050dc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8005118 <__kernel_cos+0x170>
 80050e0:	e7db      	b.n	800509a <__kernel_cos+0xf2>
 80050e2:	bf00      	nop
 80050e4:	f3af 8000 	nop.w
 80050e8:	be8838d4 	.word	0xbe8838d4
 80050ec:	bda8fae9 	.word	0xbda8fae9
 80050f0:	bdb4b1c4 	.word	0xbdb4b1c4
 80050f4:	3e21ee9e 	.word	0x3e21ee9e
 80050f8:	809c52ad 	.word	0x809c52ad
 80050fc:	3e927e4f 	.word	0x3e927e4f
 8005100:	19cb1590 	.word	0x19cb1590
 8005104:	3efa01a0 	.word	0x3efa01a0
 8005108:	16c15177 	.word	0x16c15177
 800510c:	3f56c16c 	.word	0x3f56c16c
 8005110:	5555554c 	.word	0x5555554c
 8005114:	3fa55555 	.word	0x3fa55555
 8005118:	00000000 	.word	0x00000000
 800511c:	3ff00000 	.word	0x3ff00000
 8005120:	3fe00000 	.word	0x3fe00000
 8005124:	3fd33332 	.word	0x3fd33332
 8005128:	3ff00000 	.word	0x3ff00000
 800512c:	3fe90000 	.word	0x3fe90000
 8005130:	3fd20000 	.word	0x3fd20000
 8005134:	00000000 	.word	0x00000000

08005138 <__kernel_sin>:
 8005138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800513c:	ec55 4b10 	vmov	r4, r5, d0
 8005140:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005144:	b085      	sub	sp, #20
 8005146:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800514a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800514e:	4680      	mov	r8, r0
 8005150:	d205      	bcs.n	800515e <__kernel_sin+0x26>
 8005152:	4620      	mov	r0, r4
 8005154:	4629      	mov	r1, r5
 8005156:	f7fb fd0f 	bl	8000b78 <__aeabi_d2iz>
 800515a:	2800      	cmp	r0, #0
 800515c:	d052      	beq.n	8005204 <__kernel_sin+0xcc>
 800515e:	4622      	mov	r2, r4
 8005160:	462b      	mov	r3, r5
 8005162:	4620      	mov	r0, r4
 8005164:	4629      	mov	r1, r5
 8005166:	f7fb fa57 	bl	8000618 <__aeabi_dmul>
 800516a:	4682      	mov	sl, r0
 800516c:	468b      	mov	fp, r1
 800516e:	4602      	mov	r2, r0
 8005170:	460b      	mov	r3, r1
 8005172:	4620      	mov	r0, r4
 8005174:	4629      	mov	r1, r5
 8005176:	f7fb fa4f 	bl	8000618 <__aeabi_dmul>
 800517a:	a342      	add	r3, pc, #264	@ (adr r3, 8005284 <__kernel_sin+0x14c>)
 800517c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005180:	e9cd 0100 	strd	r0, r1, [sp]
 8005184:	4650      	mov	r0, sl
 8005186:	4659      	mov	r1, fp
 8005188:	f7fb fa46 	bl	8000618 <__aeabi_dmul>
 800518c:	a33f      	add	r3, pc, #252	@ (adr r3, 800528c <__kernel_sin+0x154>)
 800518e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005192:	f7fb f889 	bl	80002a8 <__aeabi_dsub>
 8005196:	4652      	mov	r2, sl
 8005198:	465b      	mov	r3, fp
 800519a:	f7fb fa3d 	bl	8000618 <__aeabi_dmul>
 800519e:	a33d      	add	r3, pc, #244	@ (adr r3, 8005294 <__kernel_sin+0x15c>)
 80051a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a4:	f7fb f882 	bl	80002ac <__adddf3>
 80051a8:	4652      	mov	r2, sl
 80051aa:	465b      	mov	r3, fp
 80051ac:	f7fb fa34 	bl	8000618 <__aeabi_dmul>
 80051b0:	a33a      	add	r3, pc, #232	@ (adr r3, 800529c <__kernel_sin+0x164>)
 80051b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b6:	f7fb f877 	bl	80002a8 <__aeabi_dsub>
 80051ba:	4652      	mov	r2, sl
 80051bc:	465b      	mov	r3, fp
 80051be:	f7fb fa2b 	bl	8000618 <__aeabi_dmul>
 80051c2:	a338      	add	r3, pc, #224	@ (adr r3, 80052a4 <__kernel_sin+0x16c>)
 80051c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c8:	f7fb f870 	bl	80002ac <__adddf3>
 80051cc:	4606      	mov	r6, r0
 80051ce:	460f      	mov	r7, r1
 80051d0:	f1b8 0f00 	cmp.w	r8, #0
 80051d4:	d11b      	bne.n	800520e <__kernel_sin+0xd6>
 80051d6:	4602      	mov	r2, r0
 80051d8:	460b      	mov	r3, r1
 80051da:	4650      	mov	r0, sl
 80051dc:	4659      	mov	r1, fp
 80051de:	f7fb fa1b 	bl	8000618 <__aeabi_dmul>
 80051e2:	a325      	add	r3, pc, #148	@ (adr r3, 8005278 <__kernel_sin+0x140>)
 80051e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e8:	f7fb f85e 	bl	80002a8 <__aeabi_dsub>
 80051ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051f0:	f7fb fa12 	bl	8000618 <__aeabi_dmul>
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	4620      	mov	r0, r4
 80051fa:	4629      	mov	r1, r5
 80051fc:	f7fb f856 	bl	80002ac <__adddf3>
 8005200:	4604      	mov	r4, r0
 8005202:	460d      	mov	r5, r1
 8005204:	ec45 4b10 	vmov	d0, r4, r5
 8005208:	b005      	add	sp, #20
 800520a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800520e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005212:	4b1b      	ldr	r3, [pc, #108]	@ (8005280 <__kernel_sin+0x148>)
 8005214:	2200      	movs	r2, #0
 8005216:	f7fb f9ff 	bl	8000618 <__aeabi_dmul>
 800521a:	4632      	mov	r2, r6
 800521c:	4680      	mov	r8, r0
 800521e:	4689      	mov	r9, r1
 8005220:	463b      	mov	r3, r7
 8005222:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005226:	f7fb f9f7 	bl	8000618 <__aeabi_dmul>
 800522a:	4602      	mov	r2, r0
 800522c:	460b      	mov	r3, r1
 800522e:	4640      	mov	r0, r8
 8005230:	4649      	mov	r1, r9
 8005232:	f7fb f839 	bl	80002a8 <__aeabi_dsub>
 8005236:	4652      	mov	r2, sl
 8005238:	465b      	mov	r3, fp
 800523a:	f7fb f9ed 	bl	8000618 <__aeabi_dmul>
 800523e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005242:	f7fb f831 	bl	80002a8 <__aeabi_dsub>
 8005246:	a30c      	add	r3, pc, #48	@ (adr r3, 8005278 <__kernel_sin+0x140>)
 8005248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524c:	4606      	mov	r6, r0
 800524e:	460f      	mov	r7, r1
 8005250:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005254:	f7fb f9e0 	bl	8000618 <__aeabi_dmul>
 8005258:	4602      	mov	r2, r0
 800525a:	460b      	mov	r3, r1
 800525c:	4630      	mov	r0, r6
 800525e:	4639      	mov	r1, r7
 8005260:	f7fb f824 	bl	80002ac <__adddf3>
 8005264:	4602      	mov	r2, r0
 8005266:	460b      	mov	r3, r1
 8005268:	4620      	mov	r0, r4
 800526a:	4629      	mov	r1, r5
 800526c:	f7fb f81c 	bl	80002a8 <__aeabi_dsub>
 8005270:	e7c6      	b.n	8005200 <__kernel_sin+0xc8>
 8005272:	bf00      	nop
 8005274:	f3af 8000 	nop.w
 8005278:	55555549 	.word	0x55555549
 800527c:	3fc55555 	.word	0x3fc55555
 8005280:	3fe00000 	.word	0x3fe00000
 8005284:	5acfd57c 	.word	0x5acfd57c
 8005288:	3de5d93a 	.word	0x3de5d93a
 800528c:	8a2b9ceb 	.word	0x8a2b9ceb
 8005290:	3e5ae5e6 	.word	0x3e5ae5e6
 8005294:	57b1fe7d 	.word	0x57b1fe7d
 8005298:	3ec71de3 	.word	0x3ec71de3
 800529c:	19c161d5 	.word	0x19c161d5
 80052a0:	3f2a01a0 	.word	0x3f2a01a0
 80052a4:	1110f8a6 	.word	0x1110f8a6
 80052a8:	3f811111 	.word	0x3f811111
 80052ac:	00000000 	.word	0x00000000

080052b0 <__ieee754_rem_pio2>:
 80052b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b4:	ec57 6b10 	vmov	r6, r7, d0
 80052b8:	4bc5      	ldr	r3, [pc, #788]	@ (80055d0 <__ieee754_rem_pio2+0x320>)
 80052ba:	b08d      	sub	sp, #52	@ 0x34
 80052bc:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80052c0:	4598      	cmp	r8, r3
 80052c2:	4604      	mov	r4, r0
 80052c4:	9704      	str	r7, [sp, #16]
 80052c6:	d807      	bhi.n	80052d8 <__ieee754_rem_pio2+0x28>
 80052c8:	2200      	movs	r2, #0
 80052ca:	2300      	movs	r3, #0
 80052cc:	ed80 0b00 	vstr	d0, [r0]
 80052d0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80052d4:	2500      	movs	r5, #0
 80052d6:	e028      	b.n	800532a <__ieee754_rem_pio2+0x7a>
 80052d8:	4bbe      	ldr	r3, [pc, #760]	@ (80055d4 <__ieee754_rem_pio2+0x324>)
 80052da:	4598      	cmp	r8, r3
 80052dc:	d878      	bhi.n	80053d0 <__ieee754_rem_pio2+0x120>
 80052de:	9b04      	ldr	r3, [sp, #16]
 80052e0:	4dbd      	ldr	r5, [pc, #756]	@ (80055d8 <__ieee754_rem_pio2+0x328>)
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	4630      	mov	r0, r6
 80052e6:	a3ac      	add	r3, pc, #688	@ (adr r3, 8005598 <__ieee754_rem_pio2+0x2e8>)
 80052e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ec:	4639      	mov	r1, r7
 80052ee:	dd38      	ble.n	8005362 <__ieee754_rem_pio2+0xb2>
 80052f0:	f7fa ffda 	bl	80002a8 <__aeabi_dsub>
 80052f4:	45a8      	cmp	r8, r5
 80052f6:	4606      	mov	r6, r0
 80052f8:	460f      	mov	r7, r1
 80052fa:	d01a      	beq.n	8005332 <__ieee754_rem_pio2+0x82>
 80052fc:	a3a8      	add	r3, pc, #672	@ (adr r3, 80055a0 <__ieee754_rem_pio2+0x2f0>)
 80052fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005302:	f7fa ffd1 	bl	80002a8 <__aeabi_dsub>
 8005306:	4602      	mov	r2, r0
 8005308:	460b      	mov	r3, r1
 800530a:	4680      	mov	r8, r0
 800530c:	4689      	mov	r9, r1
 800530e:	4630      	mov	r0, r6
 8005310:	4639      	mov	r1, r7
 8005312:	f7fa ffc9 	bl	80002a8 <__aeabi_dsub>
 8005316:	a3a2      	add	r3, pc, #648	@ (adr r3, 80055a0 <__ieee754_rem_pio2+0x2f0>)
 8005318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531c:	f7fa ffc4 	bl	80002a8 <__aeabi_dsub>
 8005320:	e9c4 8900 	strd	r8, r9, [r4]
 8005324:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005328:	2501      	movs	r5, #1
 800532a:	4628      	mov	r0, r5
 800532c:	b00d      	add	sp, #52	@ 0x34
 800532e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005332:	a39d      	add	r3, pc, #628	@ (adr r3, 80055a8 <__ieee754_rem_pio2+0x2f8>)
 8005334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005338:	f7fa ffb6 	bl	80002a8 <__aeabi_dsub>
 800533c:	a39c      	add	r3, pc, #624	@ (adr r3, 80055b0 <__ieee754_rem_pio2+0x300>)
 800533e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005342:	4606      	mov	r6, r0
 8005344:	460f      	mov	r7, r1
 8005346:	f7fa ffaf 	bl	80002a8 <__aeabi_dsub>
 800534a:	4602      	mov	r2, r0
 800534c:	460b      	mov	r3, r1
 800534e:	4680      	mov	r8, r0
 8005350:	4689      	mov	r9, r1
 8005352:	4630      	mov	r0, r6
 8005354:	4639      	mov	r1, r7
 8005356:	f7fa ffa7 	bl	80002a8 <__aeabi_dsub>
 800535a:	a395      	add	r3, pc, #596	@ (adr r3, 80055b0 <__ieee754_rem_pio2+0x300>)
 800535c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005360:	e7dc      	b.n	800531c <__ieee754_rem_pio2+0x6c>
 8005362:	f7fa ffa3 	bl	80002ac <__adddf3>
 8005366:	45a8      	cmp	r8, r5
 8005368:	4606      	mov	r6, r0
 800536a:	460f      	mov	r7, r1
 800536c:	d018      	beq.n	80053a0 <__ieee754_rem_pio2+0xf0>
 800536e:	a38c      	add	r3, pc, #560	@ (adr r3, 80055a0 <__ieee754_rem_pio2+0x2f0>)
 8005370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005374:	f7fa ff9a 	bl	80002ac <__adddf3>
 8005378:	4602      	mov	r2, r0
 800537a:	460b      	mov	r3, r1
 800537c:	4680      	mov	r8, r0
 800537e:	4689      	mov	r9, r1
 8005380:	4630      	mov	r0, r6
 8005382:	4639      	mov	r1, r7
 8005384:	f7fa ff90 	bl	80002a8 <__aeabi_dsub>
 8005388:	a385      	add	r3, pc, #532	@ (adr r3, 80055a0 <__ieee754_rem_pio2+0x2f0>)
 800538a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538e:	f7fa ff8d 	bl	80002ac <__adddf3>
 8005392:	f04f 35ff 	mov.w	r5, #4294967295
 8005396:	e9c4 8900 	strd	r8, r9, [r4]
 800539a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800539e:	e7c4      	b.n	800532a <__ieee754_rem_pio2+0x7a>
 80053a0:	a381      	add	r3, pc, #516	@ (adr r3, 80055a8 <__ieee754_rem_pio2+0x2f8>)
 80053a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a6:	f7fa ff81 	bl	80002ac <__adddf3>
 80053aa:	a381      	add	r3, pc, #516	@ (adr r3, 80055b0 <__ieee754_rem_pio2+0x300>)
 80053ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b0:	4606      	mov	r6, r0
 80053b2:	460f      	mov	r7, r1
 80053b4:	f7fa ff7a 	bl	80002ac <__adddf3>
 80053b8:	4602      	mov	r2, r0
 80053ba:	460b      	mov	r3, r1
 80053bc:	4680      	mov	r8, r0
 80053be:	4689      	mov	r9, r1
 80053c0:	4630      	mov	r0, r6
 80053c2:	4639      	mov	r1, r7
 80053c4:	f7fa ff70 	bl	80002a8 <__aeabi_dsub>
 80053c8:	a379      	add	r3, pc, #484	@ (adr r3, 80055b0 <__ieee754_rem_pio2+0x300>)
 80053ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ce:	e7de      	b.n	800538e <__ieee754_rem_pio2+0xde>
 80053d0:	4b82      	ldr	r3, [pc, #520]	@ (80055dc <__ieee754_rem_pio2+0x32c>)
 80053d2:	4598      	cmp	r8, r3
 80053d4:	f200 80d1 	bhi.w	800557a <__ieee754_rem_pio2+0x2ca>
 80053d8:	f000 f966 	bl	80056a8 <fabs>
 80053dc:	ec57 6b10 	vmov	r6, r7, d0
 80053e0:	a375      	add	r3, pc, #468	@ (adr r3, 80055b8 <__ieee754_rem_pio2+0x308>)
 80053e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e6:	4630      	mov	r0, r6
 80053e8:	4639      	mov	r1, r7
 80053ea:	f7fb f915 	bl	8000618 <__aeabi_dmul>
 80053ee:	4b7c      	ldr	r3, [pc, #496]	@ (80055e0 <__ieee754_rem_pio2+0x330>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	f7fa ff5b 	bl	80002ac <__adddf3>
 80053f6:	f7fb fbbf 	bl	8000b78 <__aeabi_d2iz>
 80053fa:	4605      	mov	r5, r0
 80053fc:	f7fb f8a2 	bl	8000544 <__aeabi_i2d>
 8005400:	4602      	mov	r2, r0
 8005402:	460b      	mov	r3, r1
 8005404:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005408:	a363      	add	r3, pc, #396	@ (adr r3, 8005598 <__ieee754_rem_pio2+0x2e8>)
 800540a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800540e:	f7fb f903 	bl	8000618 <__aeabi_dmul>
 8005412:	4602      	mov	r2, r0
 8005414:	460b      	mov	r3, r1
 8005416:	4630      	mov	r0, r6
 8005418:	4639      	mov	r1, r7
 800541a:	f7fa ff45 	bl	80002a8 <__aeabi_dsub>
 800541e:	a360      	add	r3, pc, #384	@ (adr r3, 80055a0 <__ieee754_rem_pio2+0x2f0>)
 8005420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005424:	4682      	mov	sl, r0
 8005426:	468b      	mov	fp, r1
 8005428:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800542c:	f7fb f8f4 	bl	8000618 <__aeabi_dmul>
 8005430:	2d1f      	cmp	r5, #31
 8005432:	4606      	mov	r6, r0
 8005434:	460f      	mov	r7, r1
 8005436:	dc0c      	bgt.n	8005452 <__ieee754_rem_pio2+0x1a2>
 8005438:	4b6a      	ldr	r3, [pc, #424]	@ (80055e4 <__ieee754_rem_pio2+0x334>)
 800543a:	1e6a      	subs	r2, r5, #1
 800543c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005440:	4543      	cmp	r3, r8
 8005442:	d006      	beq.n	8005452 <__ieee754_rem_pio2+0x1a2>
 8005444:	4632      	mov	r2, r6
 8005446:	463b      	mov	r3, r7
 8005448:	4650      	mov	r0, sl
 800544a:	4659      	mov	r1, fp
 800544c:	f7fa ff2c 	bl	80002a8 <__aeabi_dsub>
 8005450:	e00e      	b.n	8005470 <__ieee754_rem_pio2+0x1c0>
 8005452:	463b      	mov	r3, r7
 8005454:	4632      	mov	r2, r6
 8005456:	4650      	mov	r0, sl
 8005458:	4659      	mov	r1, fp
 800545a:	f7fa ff25 	bl	80002a8 <__aeabi_dsub>
 800545e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005462:	9305      	str	r3, [sp, #20]
 8005464:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005468:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800546c:	2b10      	cmp	r3, #16
 800546e:	dc02      	bgt.n	8005476 <__ieee754_rem_pio2+0x1c6>
 8005470:	e9c4 0100 	strd	r0, r1, [r4]
 8005474:	e039      	b.n	80054ea <__ieee754_rem_pio2+0x23a>
 8005476:	a34c      	add	r3, pc, #304	@ (adr r3, 80055a8 <__ieee754_rem_pio2+0x2f8>)
 8005478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005480:	f7fb f8ca 	bl	8000618 <__aeabi_dmul>
 8005484:	4606      	mov	r6, r0
 8005486:	460f      	mov	r7, r1
 8005488:	4602      	mov	r2, r0
 800548a:	460b      	mov	r3, r1
 800548c:	4650      	mov	r0, sl
 800548e:	4659      	mov	r1, fp
 8005490:	f7fa ff0a 	bl	80002a8 <__aeabi_dsub>
 8005494:	4602      	mov	r2, r0
 8005496:	460b      	mov	r3, r1
 8005498:	4680      	mov	r8, r0
 800549a:	4689      	mov	r9, r1
 800549c:	4650      	mov	r0, sl
 800549e:	4659      	mov	r1, fp
 80054a0:	f7fa ff02 	bl	80002a8 <__aeabi_dsub>
 80054a4:	4632      	mov	r2, r6
 80054a6:	463b      	mov	r3, r7
 80054a8:	f7fa fefe 	bl	80002a8 <__aeabi_dsub>
 80054ac:	a340      	add	r3, pc, #256	@ (adr r3, 80055b0 <__ieee754_rem_pio2+0x300>)
 80054ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b2:	4606      	mov	r6, r0
 80054b4:	460f      	mov	r7, r1
 80054b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054ba:	f7fb f8ad 	bl	8000618 <__aeabi_dmul>
 80054be:	4632      	mov	r2, r6
 80054c0:	463b      	mov	r3, r7
 80054c2:	f7fa fef1 	bl	80002a8 <__aeabi_dsub>
 80054c6:	4602      	mov	r2, r0
 80054c8:	460b      	mov	r3, r1
 80054ca:	4606      	mov	r6, r0
 80054cc:	460f      	mov	r7, r1
 80054ce:	4640      	mov	r0, r8
 80054d0:	4649      	mov	r1, r9
 80054d2:	f7fa fee9 	bl	80002a8 <__aeabi_dsub>
 80054d6:	9a05      	ldr	r2, [sp, #20]
 80054d8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b31      	cmp	r3, #49	@ 0x31
 80054e0:	dc20      	bgt.n	8005524 <__ieee754_rem_pio2+0x274>
 80054e2:	e9c4 0100 	strd	r0, r1, [r4]
 80054e6:	46c2      	mov	sl, r8
 80054e8:	46cb      	mov	fp, r9
 80054ea:	e9d4 8900 	ldrd	r8, r9, [r4]
 80054ee:	4650      	mov	r0, sl
 80054f0:	4642      	mov	r2, r8
 80054f2:	464b      	mov	r3, r9
 80054f4:	4659      	mov	r1, fp
 80054f6:	f7fa fed7 	bl	80002a8 <__aeabi_dsub>
 80054fa:	463b      	mov	r3, r7
 80054fc:	4632      	mov	r2, r6
 80054fe:	f7fa fed3 	bl	80002a8 <__aeabi_dsub>
 8005502:	9b04      	ldr	r3, [sp, #16]
 8005504:	2b00      	cmp	r3, #0
 8005506:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800550a:	f6bf af0e 	bge.w	800532a <__ieee754_rem_pio2+0x7a>
 800550e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8005512:	6063      	str	r3, [r4, #4]
 8005514:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005518:	f8c4 8000 	str.w	r8, [r4]
 800551c:	60a0      	str	r0, [r4, #8]
 800551e:	60e3      	str	r3, [r4, #12]
 8005520:	426d      	negs	r5, r5
 8005522:	e702      	b.n	800532a <__ieee754_rem_pio2+0x7a>
 8005524:	a326      	add	r3, pc, #152	@ (adr r3, 80055c0 <__ieee754_rem_pio2+0x310>)
 8005526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800552e:	f7fb f873 	bl	8000618 <__aeabi_dmul>
 8005532:	4606      	mov	r6, r0
 8005534:	460f      	mov	r7, r1
 8005536:	4602      	mov	r2, r0
 8005538:	460b      	mov	r3, r1
 800553a:	4640      	mov	r0, r8
 800553c:	4649      	mov	r1, r9
 800553e:	f7fa feb3 	bl	80002a8 <__aeabi_dsub>
 8005542:	4602      	mov	r2, r0
 8005544:	460b      	mov	r3, r1
 8005546:	4682      	mov	sl, r0
 8005548:	468b      	mov	fp, r1
 800554a:	4640      	mov	r0, r8
 800554c:	4649      	mov	r1, r9
 800554e:	f7fa feab 	bl	80002a8 <__aeabi_dsub>
 8005552:	4632      	mov	r2, r6
 8005554:	463b      	mov	r3, r7
 8005556:	f7fa fea7 	bl	80002a8 <__aeabi_dsub>
 800555a:	a31b      	add	r3, pc, #108	@ (adr r3, 80055c8 <__ieee754_rem_pio2+0x318>)
 800555c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005560:	4606      	mov	r6, r0
 8005562:	460f      	mov	r7, r1
 8005564:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005568:	f7fb f856 	bl	8000618 <__aeabi_dmul>
 800556c:	4632      	mov	r2, r6
 800556e:	463b      	mov	r3, r7
 8005570:	f7fa fe9a 	bl	80002a8 <__aeabi_dsub>
 8005574:	4606      	mov	r6, r0
 8005576:	460f      	mov	r7, r1
 8005578:	e764      	b.n	8005444 <__ieee754_rem_pio2+0x194>
 800557a:	4b1b      	ldr	r3, [pc, #108]	@ (80055e8 <__ieee754_rem_pio2+0x338>)
 800557c:	4598      	cmp	r8, r3
 800557e:	d935      	bls.n	80055ec <__ieee754_rem_pio2+0x33c>
 8005580:	4632      	mov	r2, r6
 8005582:	463b      	mov	r3, r7
 8005584:	4630      	mov	r0, r6
 8005586:	4639      	mov	r1, r7
 8005588:	f7fa fe8e 	bl	80002a8 <__aeabi_dsub>
 800558c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005590:	e9c4 0100 	strd	r0, r1, [r4]
 8005594:	e69e      	b.n	80052d4 <__ieee754_rem_pio2+0x24>
 8005596:	bf00      	nop
 8005598:	54400000 	.word	0x54400000
 800559c:	3ff921fb 	.word	0x3ff921fb
 80055a0:	1a626331 	.word	0x1a626331
 80055a4:	3dd0b461 	.word	0x3dd0b461
 80055a8:	1a600000 	.word	0x1a600000
 80055ac:	3dd0b461 	.word	0x3dd0b461
 80055b0:	2e037073 	.word	0x2e037073
 80055b4:	3ba3198a 	.word	0x3ba3198a
 80055b8:	6dc9c883 	.word	0x6dc9c883
 80055bc:	3fe45f30 	.word	0x3fe45f30
 80055c0:	2e000000 	.word	0x2e000000
 80055c4:	3ba3198a 	.word	0x3ba3198a
 80055c8:	252049c1 	.word	0x252049c1
 80055cc:	397b839a 	.word	0x397b839a
 80055d0:	3fe921fb 	.word	0x3fe921fb
 80055d4:	4002d97b 	.word	0x4002d97b
 80055d8:	3ff921fb 	.word	0x3ff921fb
 80055dc:	413921fb 	.word	0x413921fb
 80055e0:	3fe00000 	.word	0x3fe00000
 80055e4:	08009068 	.word	0x08009068
 80055e8:	7fefffff 	.word	0x7fefffff
 80055ec:	ea4f 5528 	mov.w	r5, r8, asr #20
 80055f0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80055f4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80055f8:	4630      	mov	r0, r6
 80055fa:	460f      	mov	r7, r1
 80055fc:	f7fb fabc 	bl	8000b78 <__aeabi_d2iz>
 8005600:	f7fa ffa0 	bl	8000544 <__aeabi_i2d>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	4630      	mov	r0, r6
 800560a:	4639      	mov	r1, r7
 800560c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005610:	f7fa fe4a 	bl	80002a8 <__aeabi_dsub>
 8005614:	4b22      	ldr	r3, [pc, #136]	@ (80056a0 <__ieee754_rem_pio2+0x3f0>)
 8005616:	2200      	movs	r2, #0
 8005618:	f7fa fffe 	bl	8000618 <__aeabi_dmul>
 800561c:	460f      	mov	r7, r1
 800561e:	4606      	mov	r6, r0
 8005620:	f7fb faaa 	bl	8000b78 <__aeabi_d2iz>
 8005624:	f7fa ff8e 	bl	8000544 <__aeabi_i2d>
 8005628:	4602      	mov	r2, r0
 800562a:	460b      	mov	r3, r1
 800562c:	4630      	mov	r0, r6
 800562e:	4639      	mov	r1, r7
 8005630:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005634:	f7fa fe38 	bl	80002a8 <__aeabi_dsub>
 8005638:	4b19      	ldr	r3, [pc, #100]	@ (80056a0 <__ieee754_rem_pio2+0x3f0>)
 800563a:	2200      	movs	r2, #0
 800563c:	f7fa ffec 	bl	8000618 <__aeabi_dmul>
 8005640:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8005644:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8005648:	f04f 0803 	mov.w	r8, #3
 800564c:	2600      	movs	r6, #0
 800564e:	2700      	movs	r7, #0
 8005650:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8005654:	4632      	mov	r2, r6
 8005656:	463b      	mov	r3, r7
 8005658:	46c2      	mov	sl, r8
 800565a:	f108 38ff 	add.w	r8, r8, #4294967295
 800565e:	f7fb fa43 	bl	8000ae8 <__aeabi_dcmpeq>
 8005662:	2800      	cmp	r0, #0
 8005664:	d1f4      	bne.n	8005650 <__ieee754_rem_pio2+0x3a0>
 8005666:	4b0f      	ldr	r3, [pc, #60]	@ (80056a4 <__ieee754_rem_pio2+0x3f4>)
 8005668:	9301      	str	r3, [sp, #4]
 800566a:	2302      	movs	r3, #2
 800566c:	9300      	str	r3, [sp, #0]
 800566e:	462a      	mov	r2, r5
 8005670:	4653      	mov	r3, sl
 8005672:	4621      	mov	r1, r4
 8005674:	a806      	add	r0, sp, #24
 8005676:	f000 f81f 	bl	80056b8 <__kernel_rem_pio2>
 800567a:	9b04      	ldr	r3, [sp, #16]
 800567c:	2b00      	cmp	r3, #0
 800567e:	4605      	mov	r5, r0
 8005680:	f6bf ae53 	bge.w	800532a <__ieee754_rem_pio2+0x7a>
 8005684:	e9d4 2100 	ldrd	r2, r1, [r4]
 8005688:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800568c:	e9c4 2300 	strd	r2, r3, [r4]
 8005690:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8005694:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005698:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800569c:	e740      	b.n	8005520 <__ieee754_rem_pio2+0x270>
 800569e:	bf00      	nop
 80056a0:	41700000 	.word	0x41700000
 80056a4:	080090e8 	.word	0x080090e8

080056a8 <fabs>:
 80056a8:	ec51 0b10 	vmov	r0, r1, d0
 80056ac:	4602      	mov	r2, r0
 80056ae:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80056b2:	ec43 2b10 	vmov	d0, r2, r3
 80056b6:	4770      	bx	lr

080056b8 <__kernel_rem_pio2>:
 80056b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056bc:	ed2d 8b02 	vpush	{d8}
 80056c0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80056c4:	f112 0f14 	cmn.w	r2, #20
 80056c8:	9306      	str	r3, [sp, #24]
 80056ca:	9104      	str	r1, [sp, #16]
 80056cc:	4bbe      	ldr	r3, [pc, #760]	@ (80059c8 <__kernel_rem_pio2+0x310>)
 80056ce:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80056d0:	9008      	str	r0, [sp, #32]
 80056d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80056d6:	9300      	str	r3, [sp, #0]
 80056d8:	9b06      	ldr	r3, [sp, #24]
 80056da:	f103 33ff 	add.w	r3, r3, #4294967295
 80056de:	bfa8      	it	ge
 80056e0:	1ed4      	subge	r4, r2, #3
 80056e2:	9305      	str	r3, [sp, #20]
 80056e4:	bfb2      	itee	lt
 80056e6:	2400      	movlt	r4, #0
 80056e8:	2318      	movge	r3, #24
 80056ea:	fb94 f4f3 	sdivge	r4, r4, r3
 80056ee:	f06f 0317 	mvn.w	r3, #23
 80056f2:	fb04 3303 	mla	r3, r4, r3, r3
 80056f6:	eb03 0b02 	add.w	fp, r3, r2
 80056fa:	9b00      	ldr	r3, [sp, #0]
 80056fc:	9a05      	ldr	r2, [sp, #20]
 80056fe:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 80059b8 <__kernel_rem_pio2+0x300>
 8005702:	eb03 0802 	add.w	r8, r3, r2
 8005706:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8005708:	1aa7      	subs	r7, r4, r2
 800570a:	ae20      	add	r6, sp, #128	@ 0x80
 800570c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005710:	2500      	movs	r5, #0
 8005712:	4545      	cmp	r5, r8
 8005714:	dd13      	ble.n	800573e <__kernel_rem_pio2+0x86>
 8005716:	9b06      	ldr	r3, [sp, #24]
 8005718:	aa20      	add	r2, sp, #128	@ 0x80
 800571a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800571e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8005722:	f04f 0800 	mov.w	r8, #0
 8005726:	9b00      	ldr	r3, [sp, #0]
 8005728:	4598      	cmp	r8, r3
 800572a:	dc31      	bgt.n	8005790 <__kernel_rem_pio2+0xd8>
 800572c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 80059b8 <__kernel_rem_pio2+0x300>
 8005730:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005734:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005738:	462f      	mov	r7, r5
 800573a:	2600      	movs	r6, #0
 800573c:	e01b      	b.n	8005776 <__kernel_rem_pio2+0xbe>
 800573e:	42ef      	cmn	r7, r5
 8005740:	d407      	bmi.n	8005752 <__kernel_rem_pio2+0x9a>
 8005742:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005746:	f7fa fefd 	bl	8000544 <__aeabi_i2d>
 800574a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800574e:	3501      	adds	r5, #1
 8005750:	e7df      	b.n	8005712 <__kernel_rem_pio2+0x5a>
 8005752:	ec51 0b18 	vmov	r0, r1, d8
 8005756:	e7f8      	b.n	800574a <__kernel_rem_pio2+0x92>
 8005758:	e9d7 2300 	ldrd	r2, r3, [r7]
 800575c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005760:	f7fa ff5a 	bl	8000618 <__aeabi_dmul>
 8005764:	4602      	mov	r2, r0
 8005766:	460b      	mov	r3, r1
 8005768:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800576c:	f7fa fd9e 	bl	80002ac <__adddf3>
 8005770:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005774:	3601      	adds	r6, #1
 8005776:	9b05      	ldr	r3, [sp, #20]
 8005778:	429e      	cmp	r6, r3
 800577a:	f1a7 0708 	sub.w	r7, r7, #8
 800577e:	ddeb      	ble.n	8005758 <__kernel_rem_pio2+0xa0>
 8005780:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005784:	f108 0801 	add.w	r8, r8, #1
 8005788:	ecaa 7b02 	vstmia	sl!, {d7}
 800578c:	3508      	adds	r5, #8
 800578e:	e7ca      	b.n	8005726 <__kernel_rem_pio2+0x6e>
 8005790:	9b00      	ldr	r3, [sp, #0]
 8005792:	f8dd 8000 	ldr.w	r8, [sp]
 8005796:	aa0c      	add	r2, sp, #48	@ 0x30
 8005798:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800579c:	930a      	str	r3, [sp, #40]	@ 0x28
 800579e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80057a0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80057a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80057a6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80057aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057ac:	ab98      	add	r3, sp, #608	@ 0x260
 80057ae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80057b2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80057b6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80057ba:	ac0c      	add	r4, sp, #48	@ 0x30
 80057bc:	ab70      	add	r3, sp, #448	@ 0x1c0
 80057be:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80057c2:	46a1      	mov	r9, r4
 80057c4:	46c2      	mov	sl, r8
 80057c6:	f1ba 0f00 	cmp.w	sl, #0
 80057ca:	f1a5 0508 	sub.w	r5, r5, #8
 80057ce:	dc77      	bgt.n	80058c0 <__kernel_rem_pio2+0x208>
 80057d0:	4658      	mov	r0, fp
 80057d2:	ed9d 0b02 	vldr	d0, [sp, #8]
 80057d6:	f000 fac7 	bl	8005d68 <scalbn>
 80057da:	ec57 6b10 	vmov	r6, r7, d0
 80057de:	2200      	movs	r2, #0
 80057e0:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80057e4:	4630      	mov	r0, r6
 80057e6:	4639      	mov	r1, r7
 80057e8:	f7fa ff16 	bl	8000618 <__aeabi_dmul>
 80057ec:	ec41 0b10 	vmov	d0, r0, r1
 80057f0:	f000 fb3a 	bl	8005e68 <floor>
 80057f4:	4b75      	ldr	r3, [pc, #468]	@ (80059cc <__kernel_rem_pio2+0x314>)
 80057f6:	ec51 0b10 	vmov	r0, r1, d0
 80057fa:	2200      	movs	r2, #0
 80057fc:	f7fa ff0c 	bl	8000618 <__aeabi_dmul>
 8005800:	4602      	mov	r2, r0
 8005802:	460b      	mov	r3, r1
 8005804:	4630      	mov	r0, r6
 8005806:	4639      	mov	r1, r7
 8005808:	f7fa fd4e 	bl	80002a8 <__aeabi_dsub>
 800580c:	460f      	mov	r7, r1
 800580e:	4606      	mov	r6, r0
 8005810:	f7fb f9b2 	bl	8000b78 <__aeabi_d2iz>
 8005814:	9002      	str	r0, [sp, #8]
 8005816:	f7fa fe95 	bl	8000544 <__aeabi_i2d>
 800581a:	4602      	mov	r2, r0
 800581c:	460b      	mov	r3, r1
 800581e:	4630      	mov	r0, r6
 8005820:	4639      	mov	r1, r7
 8005822:	f7fa fd41 	bl	80002a8 <__aeabi_dsub>
 8005826:	f1bb 0f00 	cmp.w	fp, #0
 800582a:	4606      	mov	r6, r0
 800582c:	460f      	mov	r7, r1
 800582e:	dd6c      	ble.n	800590a <__kernel_rem_pio2+0x252>
 8005830:	f108 31ff 	add.w	r1, r8, #4294967295
 8005834:	ab0c      	add	r3, sp, #48	@ 0x30
 8005836:	9d02      	ldr	r5, [sp, #8]
 8005838:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800583c:	f1cb 0018 	rsb	r0, fp, #24
 8005840:	fa43 f200 	asr.w	r2, r3, r0
 8005844:	4415      	add	r5, r2
 8005846:	4082      	lsls	r2, r0
 8005848:	1a9b      	subs	r3, r3, r2
 800584a:	aa0c      	add	r2, sp, #48	@ 0x30
 800584c:	9502      	str	r5, [sp, #8]
 800584e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8005852:	f1cb 0217 	rsb	r2, fp, #23
 8005856:	fa43 f902 	asr.w	r9, r3, r2
 800585a:	f1b9 0f00 	cmp.w	r9, #0
 800585e:	dd64      	ble.n	800592a <__kernel_rem_pio2+0x272>
 8005860:	9b02      	ldr	r3, [sp, #8]
 8005862:	2200      	movs	r2, #0
 8005864:	3301      	adds	r3, #1
 8005866:	9302      	str	r3, [sp, #8]
 8005868:	4615      	mov	r5, r2
 800586a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800586e:	4590      	cmp	r8, r2
 8005870:	f300 80b8 	bgt.w	80059e4 <__kernel_rem_pio2+0x32c>
 8005874:	f1bb 0f00 	cmp.w	fp, #0
 8005878:	dd07      	ble.n	800588a <__kernel_rem_pio2+0x1d2>
 800587a:	f1bb 0f01 	cmp.w	fp, #1
 800587e:	f000 80bf 	beq.w	8005a00 <__kernel_rem_pio2+0x348>
 8005882:	f1bb 0f02 	cmp.w	fp, #2
 8005886:	f000 80c6 	beq.w	8005a16 <__kernel_rem_pio2+0x35e>
 800588a:	f1b9 0f02 	cmp.w	r9, #2
 800588e:	d14c      	bne.n	800592a <__kernel_rem_pio2+0x272>
 8005890:	4632      	mov	r2, r6
 8005892:	463b      	mov	r3, r7
 8005894:	494e      	ldr	r1, [pc, #312]	@ (80059d0 <__kernel_rem_pio2+0x318>)
 8005896:	2000      	movs	r0, #0
 8005898:	f7fa fd06 	bl	80002a8 <__aeabi_dsub>
 800589c:	4606      	mov	r6, r0
 800589e:	460f      	mov	r7, r1
 80058a0:	2d00      	cmp	r5, #0
 80058a2:	d042      	beq.n	800592a <__kernel_rem_pio2+0x272>
 80058a4:	4658      	mov	r0, fp
 80058a6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 80059c0 <__kernel_rem_pio2+0x308>
 80058aa:	f000 fa5d 	bl	8005d68 <scalbn>
 80058ae:	4630      	mov	r0, r6
 80058b0:	4639      	mov	r1, r7
 80058b2:	ec53 2b10 	vmov	r2, r3, d0
 80058b6:	f7fa fcf7 	bl	80002a8 <__aeabi_dsub>
 80058ba:	4606      	mov	r6, r0
 80058bc:	460f      	mov	r7, r1
 80058be:	e034      	b.n	800592a <__kernel_rem_pio2+0x272>
 80058c0:	4b44      	ldr	r3, [pc, #272]	@ (80059d4 <__kernel_rem_pio2+0x31c>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058c8:	f7fa fea6 	bl	8000618 <__aeabi_dmul>
 80058cc:	f7fb f954 	bl	8000b78 <__aeabi_d2iz>
 80058d0:	f7fa fe38 	bl	8000544 <__aeabi_i2d>
 80058d4:	4b40      	ldr	r3, [pc, #256]	@ (80059d8 <__kernel_rem_pio2+0x320>)
 80058d6:	2200      	movs	r2, #0
 80058d8:	4606      	mov	r6, r0
 80058da:	460f      	mov	r7, r1
 80058dc:	f7fa fe9c 	bl	8000618 <__aeabi_dmul>
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058e8:	f7fa fcde 	bl	80002a8 <__aeabi_dsub>
 80058ec:	f7fb f944 	bl	8000b78 <__aeabi_d2iz>
 80058f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80058f4:	f849 0b04 	str.w	r0, [r9], #4
 80058f8:	4639      	mov	r1, r7
 80058fa:	4630      	mov	r0, r6
 80058fc:	f7fa fcd6 	bl	80002ac <__adddf3>
 8005900:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005904:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005908:	e75d      	b.n	80057c6 <__kernel_rem_pio2+0x10e>
 800590a:	d107      	bne.n	800591c <__kernel_rem_pio2+0x264>
 800590c:	f108 33ff 	add.w	r3, r8, #4294967295
 8005910:	aa0c      	add	r2, sp, #48	@ 0x30
 8005912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005916:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800591a:	e79e      	b.n	800585a <__kernel_rem_pio2+0x1a2>
 800591c:	4b2f      	ldr	r3, [pc, #188]	@ (80059dc <__kernel_rem_pio2+0x324>)
 800591e:	2200      	movs	r2, #0
 8005920:	f7fb f900 	bl	8000b24 <__aeabi_dcmpge>
 8005924:	2800      	cmp	r0, #0
 8005926:	d143      	bne.n	80059b0 <__kernel_rem_pio2+0x2f8>
 8005928:	4681      	mov	r9, r0
 800592a:	2200      	movs	r2, #0
 800592c:	2300      	movs	r3, #0
 800592e:	4630      	mov	r0, r6
 8005930:	4639      	mov	r1, r7
 8005932:	f7fb f8d9 	bl	8000ae8 <__aeabi_dcmpeq>
 8005936:	2800      	cmp	r0, #0
 8005938:	f000 80bf 	beq.w	8005aba <__kernel_rem_pio2+0x402>
 800593c:	f108 33ff 	add.w	r3, r8, #4294967295
 8005940:	2200      	movs	r2, #0
 8005942:	9900      	ldr	r1, [sp, #0]
 8005944:	428b      	cmp	r3, r1
 8005946:	da6e      	bge.n	8005a26 <__kernel_rem_pio2+0x36e>
 8005948:	2a00      	cmp	r2, #0
 800594a:	f000 8089 	beq.w	8005a60 <__kernel_rem_pio2+0x3a8>
 800594e:	f108 38ff 	add.w	r8, r8, #4294967295
 8005952:	ab0c      	add	r3, sp, #48	@ 0x30
 8005954:	f1ab 0b18 	sub.w	fp, fp, #24
 8005958:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d0f6      	beq.n	800594e <__kernel_rem_pio2+0x296>
 8005960:	4658      	mov	r0, fp
 8005962:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 80059c0 <__kernel_rem_pio2+0x308>
 8005966:	f000 f9ff 	bl	8005d68 <scalbn>
 800596a:	f108 0301 	add.w	r3, r8, #1
 800596e:	00da      	lsls	r2, r3, #3
 8005970:	9205      	str	r2, [sp, #20]
 8005972:	ec55 4b10 	vmov	r4, r5, d0
 8005976:	aa70      	add	r2, sp, #448	@ 0x1c0
 8005978:	f8df b058 	ldr.w	fp, [pc, #88]	@ 80059d4 <__kernel_rem_pio2+0x31c>
 800597c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8005980:	4646      	mov	r6, r8
 8005982:	f04f 0a00 	mov.w	sl, #0
 8005986:	2e00      	cmp	r6, #0
 8005988:	f280 80cf 	bge.w	8005b2a <__kernel_rem_pio2+0x472>
 800598c:	4644      	mov	r4, r8
 800598e:	2c00      	cmp	r4, #0
 8005990:	f2c0 80fd 	blt.w	8005b8e <__kernel_rem_pio2+0x4d6>
 8005994:	4b12      	ldr	r3, [pc, #72]	@ (80059e0 <__kernel_rem_pio2+0x328>)
 8005996:	461f      	mov	r7, r3
 8005998:	ab70      	add	r3, sp, #448	@ 0x1c0
 800599a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800599e:	9306      	str	r3, [sp, #24]
 80059a0:	f04f 0a00 	mov.w	sl, #0
 80059a4:	f04f 0b00 	mov.w	fp, #0
 80059a8:	2600      	movs	r6, #0
 80059aa:	eba8 0504 	sub.w	r5, r8, r4
 80059ae:	e0e2      	b.n	8005b76 <__kernel_rem_pio2+0x4be>
 80059b0:	f04f 0902 	mov.w	r9, #2
 80059b4:	e754      	b.n	8005860 <__kernel_rem_pio2+0x1a8>
 80059b6:	bf00      	nop
	...
 80059c4:	3ff00000 	.word	0x3ff00000
 80059c8:	08009230 	.word	0x08009230
 80059cc:	40200000 	.word	0x40200000
 80059d0:	3ff00000 	.word	0x3ff00000
 80059d4:	3e700000 	.word	0x3e700000
 80059d8:	41700000 	.word	0x41700000
 80059dc:	3fe00000 	.word	0x3fe00000
 80059e0:	080091f0 	.word	0x080091f0
 80059e4:	f854 3b04 	ldr.w	r3, [r4], #4
 80059e8:	b945      	cbnz	r5, 80059fc <__kernel_rem_pio2+0x344>
 80059ea:	b123      	cbz	r3, 80059f6 <__kernel_rem_pio2+0x33e>
 80059ec:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80059f0:	f844 3c04 	str.w	r3, [r4, #-4]
 80059f4:	2301      	movs	r3, #1
 80059f6:	3201      	adds	r2, #1
 80059f8:	461d      	mov	r5, r3
 80059fa:	e738      	b.n	800586e <__kernel_rem_pio2+0x1b6>
 80059fc:	1acb      	subs	r3, r1, r3
 80059fe:	e7f7      	b.n	80059f0 <__kernel_rem_pio2+0x338>
 8005a00:	f108 32ff 	add.w	r2, r8, #4294967295
 8005a04:	ab0c      	add	r3, sp, #48	@ 0x30
 8005a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a0a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005a0e:	a90c      	add	r1, sp, #48	@ 0x30
 8005a10:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005a14:	e739      	b.n	800588a <__kernel_rem_pio2+0x1d2>
 8005a16:	f108 32ff 	add.w	r2, r8, #4294967295
 8005a1a:	ab0c      	add	r3, sp, #48	@ 0x30
 8005a1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a20:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005a24:	e7f3      	b.n	8005a0e <__kernel_rem_pio2+0x356>
 8005a26:	a90c      	add	r1, sp, #48	@ 0x30
 8005a28:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	430a      	orrs	r2, r1
 8005a30:	e787      	b.n	8005942 <__kernel_rem_pio2+0x28a>
 8005a32:	3401      	adds	r4, #1
 8005a34:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005a38:	2a00      	cmp	r2, #0
 8005a3a:	d0fa      	beq.n	8005a32 <__kernel_rem_pio2+0x37a>
 8005a3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a3e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005a42:	eb0d 0503 	add.w	r5, sp, r3
 8005a46:	9b06      	ldr	r3, [sp, #24]
 8005a48:	aa20      	add	r2, sp, #128	@ 0x80
 8005a4a:	4443      	add	r3, r8
 8005a4c:	f108 0701 	add.w	r7, r8, #1
 8005a50:	3d98      	subs	r5, #152	@ 0x98
 8005a52:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8005a56:	4444      	add	r4, r8
 8005a58:	42bc      	cmp	r4, r7
 8005a5a:	da04      	bge.n	8005a66 <__kernel_rem_pio2+0x3ae>
 8005a5c:	46a0      	mov	r8, r4
 8005a5e:	e6a2      	b.n	80057a6 <__kernel_rem_pio2+0xee>
 8005a60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a62:	2401      	movs	r4, #1
 8005a64:	e7e6      	b.n	8005a34 <__kernel_rem_pio2+0x37c>
 8005a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a68:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005a6c:	f7fa fd6a 	bl	8000544 <__aeabi_i2d>
 8005a70:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8005d38 <__kernel_rem_pio2+0x680>
 8005a74:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005a78:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005a7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a80:	46b2      	mov	sl, r6
 8005a82:	f04f 0800 	mov.w	r8, #0
 8005a86:	9b05      	ldr	r3, [sp, #20]
 8005a88:	4598      	cmp	r8, r3
 8005a8a:	dd05      	ble.n	8005a98 <__kernel_rem_pio2+0x3e0>
 8005a8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005a90:	3701      	adds	r7, #1
 8005a92:	eca5 7b02 	vstmia	r5!, {d7}
 8005a96:	e7df      	b.n	8005a58 <__kernel_rem_pio2+0x3a0>
 8005a98:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8005a9c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005aa0:	f7fa fdba 	bl	8000618 <__aeabi_dmul>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aac:	f7fa fbfe 	bl	80002ac <__adddf3>
 8005ab0:	f108 0801 	add.w	r8, r8, #1
 8005ab4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ab8:	e7e5      	b.n	8005a86 <__kernel_rem_pio2+0x3ce>
 8005aba:	f1cb 0000 	rsb	r0, fp, #0
 8005abe:	ec47 6b10 	vmov	d0, r6, r7
 8005ac2:	f000 f951 	bl	8005d68 <scalbn>
 8005ac6:	ec55 4b10 	vmov	r4, r5, d0
 8005aca:	4b9d      	ldr	r3, [pc, #628]	@ (8005d40 <__kernel_rem_pio2+0x688>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	4620      	mov	r0, r4
 8005ad0:	4629      	mov	r1, r5
 8005ad2:	f7fb f827 	bl	8000b24 <__aeabi_dcmpge>
 8005ad6:	b300      	cbz	r0, 8005b1a <__kernel_rem_pio2+0x462>
 8005ad8:	4b9a      	ldr	r3, [pc, #616]	@ (8005d44 <__kernel_rem_pio2+0x68c>)
 8005ada:	2200      	movs	r2, #0
 8005adc:	4620      	mov	r0, r4
 8005ade:	4629      	mov	r1, r5
 8005ae0:	f7fa fd9a 	bl	8000618 <__aeabi_dmul>
 8005ae4:	f7fb f848 	bl	8000b78 <__aeabi_d2iz>
 8005ae8:	4606      	mov	r6, r0
 8005aea:	f7fa fd2b 	bl	8000544 <__aeabi_i2d>
 8005aee:	4b94      	ldr	r3, [pc, #592]	@ (8005d40 <__kernel_rem_pio2+0x688>)
 8005af0:	2200      	movs	r2, #0
 8005af2:	f7fa fd91 	bl	8000618 <__aeabi_dmul>
 8005af6:	460b      	mov	r3, r1
 8005af8:	4602      	mov	r2, r0
 8005afa:	4629      	mov	r1, r5
 8005afc:	4620      	mov	r0, r4
 8005afe:	f7fa fbd3 	bl	80002a8 <__aeabi_dsub>
 8005b02:	f7fb f839 	bl	8000b78 <__aeabi_d2iz>
 8005b06:	ab0c      	add	r3, sp, #48	@ 0x30
 8005b08:	f10b 0b18 	add.w	fp, fp, #24
 8005b0c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8005b10:	f108 0801 	add.w	r8, r8, #1
 8005b14:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8005b18:	e722      	b.n	8005960 <__kernel_rem_pio2+0x2a8>
 8005b1a:	4620      	mov	r0, r4
 8005b1c:	4629      	mov	r1, r5
 8005b1e:	f7fb f82b 	bl	8000b78 <__aeabi_d2iz>
 8005b22:	ab0c      	add	r3, sp, #48	@ 0x30
 8005b24:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8005b28:	e71a      	b.n	8005960 <__kernel_rem_pio2+0x2a8>
 8005b2a:	ab0c      	add	r3, sp, #48	@ 0x30
 8005b2c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005b30:	f7fa fd08 	bl	8000544 <__aeabi_i2d>
 8005b34:	4622      	mov	r2, r4
 8005b36:	462b      	mov	r3, r5
 8005b38:	f7fa fd6e 	bl	8000618 <__aeabi_dmul>
 8005b3c:	4652      	mov	r2, sl
 8005b3e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8005b42:	465b      	mov	r3, fp
 8005b44:	4620      	mov	r0, r4
 8005b46:	4629      	mov	r1, r5
 8005b48:	f7fa fd66 	bl	8000618 <__aeabi_dmul>
 8005b4c:	3e01      	subs	r6, #1
 8005b4e:	4604      	mov	r4, r0
 8005b50:	460d      	mov	r5, r1
 8005b52:	e718      	b.n	8005986 <__kernel_rem_pio2+0x2ce>
 8005b54:	9906      	ldr	r1, [sp, #24]
 8005b56:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005b5a:	9106      	str	r1, [sp, #24]
 8005b5c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8005b60:	f7fa fd5a 	bl	8000618 <__aeabi_dmul>
 8005b64:	4602      	mov	r2, r0
 8005b66:	460b      	mov	r3, r1
 8005b68:	4650      	mov	r0, sl
 8005b6a:	4659      	mov	r1, fp
 8005b6c:	f7fa fb9e 	bl	80002ac <__adddf3>
 8005b70:	3601      	adds	r6, #1
 8005b72:	4682      	mov	sl, r0
 8005b74:	468b      	mov	fp, r1
 8005b76:	9b00      	ldr	r3, [sp, #0]
 8005b78:	429e      	cmp	r6, r3
 8005b7a:	dc01      	bgt.n	8005b80 <__kernel_rem_pio2+0x4c8>
 8005b7c:	42b5      	cmp	r5, r6
 8005b7e:	dae9      	bge.n	8005b54 <__kernel_rem_pio2+0x49c>
 8005b80:	ab48      	add	r3, sp, #288	@ 0x120
 8005b82:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005b86:	e9c5 ab00 	strd	sl, fp, [r5]
 8005b8a:	3c01      	subs	r4, #1
 8005b8c:	e6ff      	b.n	800598e <__kernel_rem_pio2+0x2d6>
 8005b8e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	dc0b      	bgt.n	8005bac <__kernel_rem_pio2+0x4f4>
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	dc39      	bgt.n	8005c0c <__kernel_rem_pio2+0x554>
 8005b98:	d05d      	beq.n	8005c56 <__kernel_rem_pio2+0x59e>
 8005b9a:	9b02      	ldr	r3, [sp, #8]
 8005b9c:	f003 0007 	and.w	r0, r3, #7
 8005ba0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8005ba4:	ecbd 8b02 	vpop	{d8}
 8005ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bac:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8005bae:	2b03      	cmp	r3, #3
 8005bb0:	d1f3      	bne.n	8005b9a <__kernel_rem_pio2+0x4e2>
 8005bb2:	9b05      	ldr	r3, [sp, #20]
 8005bb4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005bb8:	eb0d 0403 	add.w	r4, sp, r3
 8005bbc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8005bc0:	4625      	mov	r5, r4
 8005bc2:	46c2      	mov	sl, r8
 8005bc4:	f1ba 0f00 	cmp.w	sl, #0
 8005bc8:	f1a5 0508 	sub.w	r5, r5, #8
 8005bcc:	dc6b      	bgt.n	8005ca6 <__kernel_rem_pio2+0x5ee>
 8005bce:	4645      	mov	r5, r8
 8005bd0:	2d01      	cmp	r5, #1
 8005bd2:	f1a4 0408 	sub.w	r4, r4, #8
 8005bd6:	f300 8087 	bgt.w	8005ce8 <__kernel_rem_pio2+0x630>
 8005bda:	9c05      	ldr	r4, [sp, #20]
 8005bdc:	ab48      	add	r3, sp, #288	@ 0x120
 8005bde:	441c      	add	r4, r3
 8005be0:	2000      	movs	r0, #0
 8005be2:	2100      	movs	r1, #0
 8005be4:	f1b8 0f01 	cmp.w	r8, #1
 8005be8:	f300 809c 	bgt.w	8005d24 <__kernel_rem_pio2+0x66c>
 8005bec:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8005bf0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8005bf4:	f1b9 0f00 	cmp.w	r9, #0
 8005bf8:	f040 80a6 	bne.w	8005d48 <__kernel_rem_pio2+0x690>
 8005bfc:	9b04      	ldr	r3, [sp, #16]
 8005bfe:	e9c3 7800 	strd	r7, r8, [r3]
 8005c02:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005c06:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005c0a:	e7c6      	b.n	8005b9a <__kernel_rem_pio2+0x4e2>
 8005c0c:	9d05      	ldr	r5, [sp, #20]
 8005c0e:	ab48      	add	r3, sp, #288	@ 0x120
 8005c10:	441d      	add	r5, r3
 8005c12:	4644      	mov	r4, r8
 8005c14:	2000      	movs	r0, #0
 8005c16:	2100      	movs	r1, #0
 8005c18:	2c00      	cmp	r4, #0
 8005c1a:	da35      	bge.n	8005c88 <__kernel_rem_pio2+0x5d0>
 8005c1c:	f1b9 0f00 	cmp.w	r9, #0
 8005c20:	d038      	beq.n	8005c94 <__kernel_rem_pio2+0x5dc>
 8005c22:	4602      	mov	r2, r0
 8005c24:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005c28:	9c04      	ldr	r4, [sp, #16]
 8005c2a:	e9c4 2300 	strd	r2, r3, [r4]
 8005c2e:	4602      	mov	r2, r0
 8005c30:	460b      	mov	r3, r1
 8005c32:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8005c36:	f7fa fb37 	bl	80002a8 <__aeabi_dsub>
 8005c3a:	ad4a      	add	r5, sp, #296	@ 0x128
 8005c3c:	2401      	movs	r4, #1
 8005c3e:	45a0      	cmp	r8, r4
 8005c40:	da2b      	bge.n	8005c9a <__kernel_rem_pio2+0x5e2>
 8005c42:	f1b9 0f00 	cmp.w	r9, #0
 8005c46:	d002      	beq.n	8005c4e <__kernel_rem_pio2+0x596>
 8005c48:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	9b04      	ldr	r3, [sp, #16]
 8005c50:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005c54:	e7a1      	b.n	8005b9a <__kernel_rem_pio2+0x4e2>
 8005c56:	9c05      	ldr	r4, [sp, #20]
 8005c58:	ab48      	add	r3, sp, #288	@ 0x120
 8005c5a:	441c      	add	r4, r3
 8005c5c:	2000      	movs	r0, #0
 8005c5e:	2100      	movs	r1, #0
 8005c60:	f1b8 0f00 	cmp.w	r8, #0
 8005c64:	da09      	bge.n	8005c7a <__kernel_rem_pio2+0x5c2>
 8005c66:	f1b9 0f00 	cmp.w	r9, #0
 8005c6a:	d002      	beq.n	8005c72 <__kernel_rem_pio2+0x5ba>
 8005c6c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005c70:	4619      	mov	r1, r3
 8005c72:	9b04      	ldr	r3, [sp, #16]
 8005c74:	e9c3 0100 	strd	r0, r1, [r3]
 8005c78:	e78f      	b.n	8005b9a <__kernel_rem_pio2+0x4e2>
 8005c7a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005c7e:	f7fa fb15 	bl	80002ac <__adddf3>
 8005c82:	f108 38ff 	add.w	r8, r8, #4294967295
 8005c86:	e7eb      	b.n	8005c60 <__kernel_rem_pio2+0x5a8>
 8005c88:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005c8c:	f7fa fb0e 	bl	80002ac <__adddf3>
 8005c90:	3c01      	subs	r4, #1
 8005c92:	e7c1      	b.n	8005c18 <__kernel_rem_pio2+0x560>
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	e7c6      	b.n	8005c28 <__kernel_rem_pio2+0x570>
 8005c9a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8005c9e:	f7fa fb05 	bl	80002ac <__adddf3>
 8005ca2:	3401      	adds	r4, #1
 8005ca4:	e7cb      	b.n	8005c3e <__kernel_rem_pio2+0x586>
 8005ca6:	ed95 7b00 	vldr	d7, [r5]
 8005caa:	ed8d 7b00 	vstr	d7, [sp]
 8005cae:	ed95 7b02 	vldr	d7, [r5, #8]
 8005cb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cb6:	ec53 2b17 	vmov	r2, r3, d7
 8005cba:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005cbe:	f7fa faf5 	bl	80002ac <__adddf3>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	4606      	mov	r6, r0
 8005cc8:	460f      	mov	r7, r1
 8005cca:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cce:	f7fa faeb 	bl	80002a8 <__aeabi_dsub>
 8005cd2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005cd6:	f7fa fae9 	bl	80002ac <__adddf3>
 8005cda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cde:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8005ce2:	e9c5 6700 	strd	r6, r7, [r5]
 8005ce6:	e76d      	b.n	8005bc4 <__kernel_rem_pio2+0x50c>
 8005ce8:	ed94 7b00 	vldr	d7, [r4]
 8005cec:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8005cf0:	ec51 0b17 	vmov	r0, r1, d7
 8005cf4:	4652      	mov	r2, sl
 8005cf6:	465b      	mov	r3, fp
 8005cf8:	ed8d 7b00 	vstr	d7, [sp]
 8005cfc:	f7fa fad6 	bl	80002ac <__adddf3>
 8005d00:	4602      	mov	r2, r0
 8005d02:	460b      	mov	r3, r1
 8005d04:	4606      	mov	r6, r0
 8005d06:	460f      	mov	r7, r1
 8005d08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d0c:	f7fa facc 	bl	80002a8 <__aeabi_dsub>
 8005d10:	4652      	mov	r2, sl
 8005d12:	465b      	mov	r3, fp
 8005d14:	f7fa faca 	bl	80002ac <__adddf3>
 8005d18:	3d01      	subs	r5, #1
 8005d1a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005d1e:	e9c4 6700 	strd	r6, r7, [r4]
 8005d22:	e755      	b.n	8005bd0 <__kernel_rem_pio2+0x518>
 8005d24:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005d28:	f7fa fac0 	bl	80002ac <__adddf3>
 8005d2c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d30:	e758      	b.n	8005be4 <__kernel_rem_pio2+0x52c>
 8005d32:	bf00      	nop
 8005d34:	f3af 8000 	nop.w
	...
 8005d40:	41700000 	.word	0x41700000
 8005d44:	3e700000 	.word	0x3e700000
 8005d48:	9b04      	ldr	r3, [sp, #16]
 8005d4a:	9a04      	ldr	r2, [sp, #16]
 8005d4c:	601f      	str	r7, [r3, #0]
 8005d4e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8005d52:	605c      	str	r4, [r3, #4]
 8005d54:	609d      	str	r5, [r3, #8]
 8005d56:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005d5a:	60d3      	str	r3, [r2, #12]
 8005d5c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005d60:	6110      	str	r0, [r2, #16]
 8005d62:	6153      	str	r3, [r2, #20]
 8005d64:	e719      	b.n	8005b9a <__kernel_rem_pio2+0x4e2>
 8005d66:	bf00      	nop

08005d68 <scalbn>:
 8005d68:	b570      	push	{r4, r5, r6, lr}
 8005d6a:	ec55 4b10 	vmov	r4, r5, d0
 8005d6e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8005d72:	4606      	mov	r6, r0
 8005d74:	462b      	mov	r3, r5
 8005d76:	b991      	cbnz	r1, 8005d9e <scalbn+0x36>
 8005d78:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005d7c:	4323      	orrs	r3, r4
 8005d7e:	d03d      	beq.n	8005dfc <scalbn+0x94>
 8005d80:	4b35      	ldr	r3, [pc, #212]	@ (8005e58 <scalbn+0xf0>)
 8005d82:	4620      	mov	r0, r4
 8005d84:	4629      	mov	r1, r5
 8005d86:	2200      	movs	r2, #0
 8005d88:	f7fa fc46 	bl	8000618 <__aeabi_dmul>
 8005d8c:	4b33      	ldr	r3, [pc, #204]	@ (8005e5c <scalbn+0xf4>)
 8005d8e:	429e      	cmp	r6, r3
 8005d90:	4604      	mov	r4, r0
 8005d92:	460d      	mov	r5, r1
 8005d94:	da0f      	bge.n	8005db6 <scalbn+0x4e>
 8005d96:	a328      	add	r3, pc, #160	@ (adr r3, 8005e38 <scalbn+0xd0>)
 8005d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9c:	e01e      	b.n	8005ddc <scalbn+0x74>
 8005d9e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005da2:	4291      	cmp	r1, r2
 8005da4:	d10b      	bne.n	8005dbe <scalbn+0x56>
 8005da6:	4622      	mov	r2, r4
 8005da8:	4620      	mov	r0, r4
 8005daa:	4629      	mov	r1, r5
 8005dac:	f7fa fa7e 	bl	80002ac <__adddf3>
 8005db0:	4604      	mov	r4, r0
 8005db2:	460d      	mov	r5, r1
 8005db4:	e022      	b.n	8005dfc <scalbn+0x94>
 8005db6:	460b      	mov	r3, r1
 8005db8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005dbc:	3936      	subs	r1, #54	@ 0x36
 8005dbe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005dc2:	4296      	cmp	r6, r2
 8005dc4:	dd0d      	ble.n	8005de2 <scalbn+0x7a>
 8005dc6:	2d00      	cmp	r5, #0
 8005dc8:	a11d      	add	r1, pc, #116	@ (adr r1, 8005e40 <scalbn+0xd8>)
 8005dca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005dce:	da02      	bge.n	8005dd6 <scalbn+0x6e>
 8005dd0:	a11d      	add	r1, pc, #116	@ (adr r1, 8005e48 <scalbn+0xe0>)
 8005dd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005dd6:	a31a      	add	r3, pc, #104	@ (adr r3, 8005e40 <scalbn+0xd8>)
 8005dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ddc:	f7fa fc1c 	bl	8000618 <__aeabi_dmul>
 8005de0:	e7e6      	b.n	8005db0 <scalbn+0x48>
 8005de2:	1872      	adds	r2, r6, r1
 8005de4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8005de8:	428a      	cmp	r2, r1
 8005dea:	dcec      	bgt.n	8005dc6 <scalbn+0x5e>
 8005dec:	2a00      	cmp	r2, #0
 8005dee:	dd08      	ble.n	8005e02 <scalbn+0x9a>
 8005df0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005df4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005df8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005dfc:	ec45 4b10 	vmov	d0, r4, r5
 8005e00:	bd70      	pop	{r4, r5, r6, pc}
 8005e02:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8005e06:	da08      	bge.n	8005e1a <scalbn+0xb2>
 8005e08:	2d00      	cmp	r5, #0
 8005e0a:	a10b      	add	r1, pc, #44	@ (adr r1, 8005e38 <scalbn+0xd0>)
 8005e0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e10:	dac1      	bge.n	8005d96 <scalbn+0x2e>
 8005e12:	a10f      	add	r1, pc, #60	@ (adr r1, 8005e50 <scalbn+0xe8>)
 8005e14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e18:	e7bd      	b.n	8005d96 <scalbn+0x2e>
 8005e1a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005e1e:	3236      	adds	r2, #54	@ 0x36
 8005e20:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005e24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005e28:	4620      	mov	r0, r4
 8005e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e60 <scalbn+0xf8>)
 8005e2c:	4629      	mov	r1, r5
 8005e2e:	2200      	movs	r2, #0
 8005e30:	e7d4      	b.n	8005ddc <scalbn+0x74>
 8005e32:	bf00      	nop
 8005e34:	f3af 8000 	nop.w
 8005e38:	c2f8f359 	.word	0xc2f8f359
 8005e3c:	01a56e1f 	.word	0x01a56e1f
 8005e40:	8800759c 	.word	0x8800759c
 8005e44:	7e37e43c 	.word	0x7e37e43c
 8005e48:	8800759c 	.word	0x8800759c
 8005e4c:	fe37e43c 	.word	0xfe37e43c
 8005e50:	c2f8f359 	.word	0xc2f8f359
 8005e54:	81a56e1f 	.word	0x81a56e1f
 8005e58:	43500000 	.word	0x43500000
 8005e5c:	ffff3cb0 	.word	0xffff3cb0
 8005e60:	3c900000 	.word	0x3c900000
 8005e64:	00000000 	.word	0x00000000

08005e68 <floor>:
 8005e68:	ec51 0b10 	vmov	r0, r1, d0
 8005e6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e74:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8005e78:	2e13      	cmp	r6, #19
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	4605      	mov	r5, r0
 8005e7e:	4680      	mov	r8, r0
 8005e80:	dc34      	bgt.n	8005eec <floor+0x84>
 8005e82:	2e00      	cmp	r6, #0
 8005e84:	da17      	bge.n	8005eb6 <floor+0x4e>
 8005e86:	a332      	add	r3, pc, #200	@ (adr r3, 8005f50 <floor+0xe8>)
 8005e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8c:	f7fa fa0e 	bl	80002ac <__adddf3>
 8005e90:	2200      	movs	r2, #0
 8005e92:	2300      	movs	r3, #0
 8005e94:	f7fa fe50 	bl	8000b38 <__aeabi_dcmpgt>
 8005e98:	b150      	cbz	r0, 8005eb0 <floor+0x48>
 8005e9a:	2c00      	cmp	r4, #0
 8005e9c:	da55      	bge.n	8005f4a <floor+0xe2>
 8005e9e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005ea2:	432c      	orrs	r4, r5
 8005ea4:	2500      	movs	r5, #0
 8005ea6:	42ac      	cmp	r4, r5
 8005ea8:	4c2b      	ldr	r4, [pc, #172]	@ (8005f58 <floor+0xf0>)
 8005eaa:	bf08      	it	eq
 8005eac:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8005eb0:	4621      	mov	r1, r4
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	e023      	b.n	8005efe <floor+0x96>
 8005eb6:	4f29      	ldr	r7, [pc, #164]	@ (8005f5c <floor+0xf4>)
 8005eb8:	4137      	asrs	r7, r6
 8005eba:	ea01 0307 	and.w	r3, r1, r7
 8005ebe:	4303      	orrs	r3, r0
 8005ec0:	d01d      	beq.n	8005efe <floor+0x96>
 8005ec2:	a323      	add	r3, pc, #140	@ (adr r3, 8005f50 <floor+0xe8>)
 8005ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec8:	f7fa f9f0 	bl	80002ac <__adddf3>
 8005ecc:	2200      	movs	r2, #0
 8005ece:	2300      	movs	r3, #0
 8005ed0:	f7fa fe32 	bl	8000b38 <__aeabi_dcmpgt>
 8005ed4:	2800      	cmp	r0, #0
 8005ed6:	d0eb      	beq.n	8005eb0 <floor+0x48>
 8005ed8:	2c00      	cmp	r4, #0
 8005eda:	bfbe      	ittt	lt
 8005edc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8005ee0:	4133      	asrlt	r3, r6
 8005ee2:	18e4      	addlt	r4, r4, r3
 8005ee4:	ea24 0407 	bic.w	r4, r4, r7
 8005ee8:	2500      	movs	r5, #0
 8005eea:	e7e1      	b.n	8005eb0 <floor+0x48>
 8005eec:	2e33      	cmp	r6, #51	@ 0x33
 8005eee:	dd0a      	ble.n	8005f06 <floor+0x9e>
 8005ef0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8005ef4:	d103      	bne.n	8005efe <floor+0x96>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	460b      	mov	r3, r1
 8005efa:	f7fa f9d7 	bl	80002ac <__adddf3>
 8005efe:	ec41 0b10 	vmov	d0, r0, r1
 8005f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f06:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8005f0a:	f04f 37ff 	mov.w	r7, #4294967295
 8005f0e:	40df      	lsrs	r7, r3
 8005f10:	4207      	tst	r7, r0
 8005f12:	d0f4      	beq.n	8005efe <floor+0x96>
 8005f14:	a30e      	add	r3, pc, #56	@ (adr r3, 8005f50 <floor+0xe8>)
 8005f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1a:	f7fa f9c7 	bl	80002ac <__adddf3>
 8005f1e:	2200      	movs	r2, #0
 8005f20:	2300      	movs	r3, #0
 8005f22:	f7fa fe09 	bl	8000b38 <__aeabi_dcmpgt>
 8005f26:	2800      	cmp	r0, #0
 8005f28:	d0c2      	beq.n	8005eb0 <floor+0x48>
 8005f2a:	2c00      	cmp	r4, #0
 8005f2c:	da0a      	bge.n	8005f44 <floor+0xdc>
 8005f2e:	2e14      	cmp	r6, #20
 8005f30:	d101      	bne.n	8005f36 <floor+0xce>
 8005f32:	3401      	adds	r4, #1
 8005f34:	e006      	b.n	8005f44 <floor+0xdc>
 8005f36:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	40b3      	lsls	r3, r6
 8005f3e:	441d      	add	r5, r3
 8005f40:	4545      	cmp	r5, r8
 8005f42:	d3f6      	bcc.n	8005f32 <floor+0xca>
 8005f44:	ea25 0507 	bic.w	r5, r5, r7
 8005f48:	e7b2      	b.n	8005eb0 <floor+0x48>
 8005f4a:	2500      	movs	r5, #0
 8005f4c:	462c      	mov	r4, r5
 8005f4e:	e7af      	b.n	8005eb0 <floor+0x48>
 8005f50:	8800759c 	.word	0x8800759c
 8005f54:	7e37e43c 	.word	0x7e37e43c
 8005f58:	bff00000 	.word	0xbff00000
 8005f5c:	000fffff 	.word	0x000fffff

08005f60 <malloc>:
 8005f60:	4b02      	ldr	r3, [pc, #8]	@ (8005f6c <malloc+0xc>)
 8005f62:	4601      	mov	r1, r0
 8005f64:	6818      	ldr	r0, [r3, #0]
 8005f66:	f000 b825 	b.w	8005fb4 <_malloc_r>
 8005f6a:	bf00      	nop
 8005f6c:	200006b0 	.word	0x200006b0

08005f70 <sbrk_aligned>:
 8005f70:	b570      	push	{r4, r5, r6, lr}
 8005f72:	4e0f      	ldr	r6, [pc, #60]	@ (8005fb0 <sbrk_aligned+0x40>)
 8005f74:	460c      	mov	r4, r1
 8005f76:	6831      	ldr	r1, [r6, #0]
 8005f78:	4605      	mov	r5, r0
 8005f7a:	b911      	cbnz	r1, 8005f82 <sbrk_aligned+0x12>
 8005f7c:	f000 ffaa 	bl	8006ed4 <_sbrk_r>
 8005f80:	6030      	str	r0, [r6, #0]
 8005f82:	4621      	mov	r1, r4
 8005f84:	4628      	mov	r0, r5
 8005f86:	f000 ffa5 	bl	8006ed4 <_sbrk_r>
 8005f8a:	1c43      	adds	r3, r0, #1
 8005f8c:	d103      	bne.n	8005f96 <sbrk_aligned+0x26>
 8005f8e:	f04f 34ff 	mov.w	r4, #4294967295
 8005f92:	4620      	mov	r0, r4
 8005f94:	bd70      	pop	{r4, r5, r6, pc}
 8005f96:	1cc4      	adds	r4, r0, #3
 8005f98:	f024 0403 	bic.w	r4, r4, #3
 8005f9c:	42a0      	cmp	r0, r4
 8005f9e:	d0f8      	beq.n	8005f92 <sbrk_aligned+0x22>
 8005fa0:	1a21      	subs	r1, r4, r0
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	f000 ff96 	bl	8006ed4 <_sbrk_r>
 8005fa8:	3001      	adds	r0, #1
 8005faa:	d1f2      	bne.n	8005f92 <sbrk_aligned+0x22>
 8005fac:	e7ef      	b.n	8005f8e <sbrk_aligned+0x1e>
 8005fae:	bf00      	nop
 8005fb0:	200009e0 	.word	0x200009e0

08005fb4 <_malloc_r>:
 8005fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fb8:	1ccd      	adds	r5, r1, #3
 8005fba:	f025 0503 	bic.w	r5, r5, #3
 8005fbe:	3508      	adds	r5, #8
 8005fc0:	2d0c      	cmp	r5, #12
 8005fc2:	bf38      	it	cc
 8005fc4:	250c      	movcc	r5, #12
 8005fc6:	2d00      	cmp	r5, #0
 8005fc8:	4606      	mov	r6, r0
 8005fca:	db01      	blt.n	8005fd0 <_malloc_r+0x1c>
 8005fcc:	42a9      	cmp	r1, r5
 8005fce:	d904      	bls.n	8005fda <_malloc_r+0x26>
 8005fd0:	230c      	movs	r3, #12
 8005fd2:	6033      	str	r3, [r6, #0]
 8005fd4:	2000      	movs	r0, #0
 8005fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80060b0 <_malloc_r+0xfc>
 8005fde:	f000 f869 	bl	80060b4 <__malloc_lock>
 8005fe2:	f8d8 3000 	ldr.w	r3, [r8]
 8005fe6:	461c      	mov	r4, r3
 8005fe8:	bb44      	cbnz	r4, 800603c <_malloc_r+0x88>
 8005fea:	4629      	mov	r1, r5
 8005fec:	4630      	mov	r0, r6
 8005fee:	f7ff ffbf 	bl	8005f70 <sbrk_aligned>
 8005ff2:	1c43      	adds	r3, r0, #1
 8005ff4:	4604      	mov	r4, r0
 8005ff6:	d158      	bne.n	80060aa <_malloc_r+0xf6>
 8005ff8:	f8d8 4000 	ldr.w	r4, [r8]
 8005ffc:	4627      	mov	r7, r4
 8005ffe:	2f00      	cmp	r7, #0
 8006000:	d143      	bne.n	800608a <_malloc_r+0xd6>
 8006002:	2c00      	cmp	r4, #0
 8006004:	d04b      	beq.n	800609e <_malloc_r+0xea>
 8006006:	6823      	ldr	r3, [r4, #0]
 8006008:	4639      	mov	r1, r7
 800600a:	4630      	mov	r0, r6
 800600c:	eb04 0903 	add.w	r9, r4, r3
 8006010:	f000 ff60 	bl	8006ed4 <_sbrk_r>
 8006014:	4581      	cmp	r9, r0
 8006016:	d142      	bne.n	800609e <_malloc_r+0xea>
 8006018:	6821      	ldr	r1, [r4, #0]
 800601a:	1a6d      	subs	r5, r5, r1
 800601c:	4629      	mov	r1, r5
 800601e:	4630      	mov	r0, r6
 8006020:	f7ff ffa6 	bl	8005f70 <sbrk_aligned>
 8006024:	3001      	adds	r0, #1
 8006026:	d03a      	beq.n	800609e <_malloc_r+0xea>
 8006028:	6823      	ldr	r3, [r4, #0]
 800602a:	442b      	add	r3, r5
 800602c:	6023      	str	r3, [r4, #0]
 800602e:	f8d8 3000 	ldr.w	r3, [r8]
 8006032:	685a      	ldr	r2, [r3, #4]
 8006034:	bb62      	cbnz	r2, 8006090 <_malloc_r+0xdc>
 8006036:	f8c8 7000 	str.w	r7, [r8]
 800603a:	e00f      	b.n	800605c <_malloc_r+0xa8>
 800603c:	6822      	ldr	r2, [r4, #0]
 800603e:	1b52      	subs	r2, r2, r5
 8006040:	d420      	bmi.n	8006084 <_malloc_r+0xd0>
 8006042:	2a0b      	cmp	r2, #11
 8006044:	d917      	bls.n	8006076 <_malloc_r+0xc2>
 8006046:	1961      	adds	r1, r4, r5
 8006048:	42a3      	cmp	r3, r4
 800604a:	6025      	str	r5, [r4, #0]
 800604c:	bf18      	it	ne
 800604e:	6059      	strne	r1, [r3, #4]
 8006050:	6863      	ldr	r3, [r4, #4]
 8006052:	bf08      	it	eq
 8006054:	f8c8 1000 	streq.w	r1, [r8]
 8006058:	5162      	str	r2, [r4, r5]
 800605a:	604b      	str	r3, [r1, #4]
 800605c:	4630      	mov	r0, r6
 800605e:	f000 f82f 	bl	80060c0 <__malloc_unlock>
 8006062:	f104 000b 	add.w	r0, r4, #11
 8006066:	1d23      	adds	r3, r4, #4
 8006068:	f020 0007 	bic.w	r0, r0, #7
 800606c:	1ac2      	subs	r2, r0, r3
 800606e:	bf1c      	itt	ne
 8006070:	1a1b      	subne	r3, r3, r0
 8006072:	50a3      	strne	r3, [r4, r2]
 8006074:	e7af      	b.n	8005fd6 <_malloc_r+0x22>
 8006076:	6862      	ldr	r2, [r4, #4]
 8006078:	42a3      	cmp	r3, r4
 800607a:	bf0c      	ite	eq
 800607c:	f8c8 2000 	streq.w	r2, [r8]
 8006080:	605a      	strne	r2, [r3, #4]
 8006082:	e7eb      	b.n	800605c <_malloc_r+0xa8>
 8006084:	4623      	mov	r3, r4
 8006086:	6864      	ldr	r4, [r4, #4]
 8006088:	e7ae      	b.n	8005fe8 <_malloc_r+0x34>
 800608a:	463c      	mov	r4, r7
 800608c:	687f      	ldr	r7, [r7, #4]
 800608e:	e7b6      	b.n	8005ffe <_malloc_r+0x4a>
 8006090:	461a      	mov	r2, r3
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	42a3      	cmp	r3, r4
 8006096:	d1fb      	bne.n	8006090 <_malloc_r+0xdc>
 8006098:	2300      	movs	r3, #0
 800609a:	6053      	str	r3, [r2, #4]
 800609c:	e7de      	b.n	800605c <_malloc_r+0xa8>
 800609e:	230c      	movs	r3, #12
 80060a0:	6033      	str	r3, [r6, #0]
 80060a2:	4630      	mov	r0, r6
 80060a4:	f000 f80c 	bl	80060c0 <__malloc_unlock>
 80060a8:	e794      	b.n	8005fd4 <_malloc_r+0x20>
 80060aa:	6005      	str	r5, [r0, #0]
 80060ac:	e7d6      	b.n	800605c <_malloc_r+0xa8>
 80060ae:	bf00      	nop
 80060b0:	200009e4 	.word	0x200009e4

080060b4 <__malloc_lock>:
 80060b4:	4801      	ldr	r0, [pc, #4]	@ (80060bc <__malloc_lock+0x8>)
 80060b6:	f000 bf5a 	b.w	8006f6e <__retarget_lock_acquire_recursive>
 80060ba:	bf00      	nop
 80060bc:	20000b28 	.word	0x20000b28

080060c0 <__malloc_unlock>:
 80060c0:	4801      	ldr	r0, [pc, #4]	@ (80060c8 <__malloc_unlock+0x8>)
 80060c2:	f000 bf55 	b.w	8006f70 <__retarget_lock_release_recursive>
 80060c6:	bf00      	nop
 80060c8:	20000b28 	.word	0x20000b28

080060cc <_realloc_r>:
 80060cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060d0:	4680      	mov	r8, r0
 80060d2:	4615      	mov	r5, r2
 80060d4:	460c      	mov	r4, r1
 80060d6:	b921      	cbnz	r1, 80060e2 <_realloc_r+0x16>
 80060d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060dc:	4611      	mov	r1, r2
 80060de:	f7ff bf69 	b.w	8005fb4 <_malloc_r>
 80060e2:	b92a      	cbnz	r2, 80060f0 <_realloc_r+0x24>
 80060e4:	f001 fda0 	bl	8007c28 <_free_r>
 80060e8:	2400      	movs	r4, #0
 80060ea:	4620      	mov	r0, r4
 80060ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060f0:	f002 f966 	bl	80083c0 <_malloc_usable_size_r>
 80060f4:	4285      	cmp	r5, r0
 80060f6:	4606      	mov	r6, r0
 80060f8:	d802      	bhi.n	8006100 <_realloc_r+0x34>
 80060fa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80060fe:	d8f4      	bhi.n	80060ea <_realloc_r+0x1e>
 8006100:	4629      	mov	r1, r5
 8006102:	4640      	mov	r0, r8
 8006104:	f7ff ff56 	bl	8005fb4 <_malloc_r>
 8006108:	4607      	mov	r7, r0
 800610a:	2800      	cmp	r0, #0
 800610c:	d0ec      	beq.n	80060e8 <_realloc_r+0x1c>
 800610e:	42b5      	cmp	r5, r6
 8006110:	462a      	mov	r2, r5
 8006112:	4621      	mov	r1, r4
 8006114:	bf28      	it	cs
 8006116:	4632      	movcs	r2, r6
 8006118:	f000 ff2b 	bl	8006f72 <memcpy>
 800611c:	4621      	mov	r1, r4
 800611e:	4640      	mov	r0, r8
 8006120:	f001 fd82 	bl	8007c28 <_free_r>
 8006124:	463c      	mov	r4, r7
 8006126:	e7e0      	b.n	80060ea <_realloc_r+0x1e>

08006128 <__cvt>:
 8006128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800612c:	ec57 6b10 	vmov	r6, r7, d0
 8006130:	2f00      	cmp	r7, #0
 8006132:	460c      	mov	r4, r1
 8006134:	4619      	mov	r1, r3
 8006136:	463b      	mov	r3, r7
 8006138:	bfbb      	ittet	lt
 800613a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800613e:	461f      	movlt	r7, r3
 8006140:	2300      	movge	r3, #0
 8006142:	232d      	movlt	r3, #45	@ 0x2d
 8006144:	700b      	strb	r3, [r1, #0]
 8006146:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006148:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800614c:	4691      	mov	r9, r2
 800614e:	f023 0820 	bic.w	r8, r3, #32
 8006152:	bfbc      	itt	lt
 8006154:	4632      	movlt	r2, r6
 8006156:	4616      	movlt	r6, r2
 8006158:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800615c:	d005      	beq.n	800616a <__cvt+0x42>
 800615e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006162:	d100      	bne.n	8006166 <__cvt+0x3e>
 8006164:	3401      	adds	r4, #1
 8006166:	2102      	movs	r1, #2
 8006168:	e000      	b.n	800616c <__cvt+0x44>
 800616a:	2103      	movs	r1, #3
 800616c:	ab03      	add	r3, sp, #12
 800616e:	9301      	str	r3, [sp, #4]
 8006170:	ab02      	add	r3, sp, #8
 8006172:	9300      	str	r3, [sp, #0]
 8006174:	ec47 6b10 	vmov	d0, r6, r7
 8006178:	4653      	mov	r3, sl
 800617a:	4622      	mov	r2, r4
 800617c:	f000 ff90 	bl	80070a0 <_dtoa_r>
 8006180:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006184:	4605      	mov	r5, r0
 8006186:	d119      	bne.n	80061bc <__cvt+0x94>
 8006188:	f019 0f01 	tst.w	r9, #1
 800618c:	d00e      	beq.n	80061ac <__cvt+0x84>
 800618e:	eb00 0904 	add.w	r9, r0, r4
 8006192:	2200      	movs	r2, #0
 8006194:	2300      	movs	r3, #0
 8006196:	4630      	mov	r0, r6
 8006198:	4639      	mov	r1, r7
 800619a:	f7fa fca5 	bl	8000ae8 <__aeabi_dcmpeq>
 800619e:	b108      	cbz	r0, 80061a4 <__cvt+0x7c>
 80061a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80061a4:	2230      	movs	r2, #48	@ 0x30
 80061a6:	9b03      	ldr	r3, [sp, #12]
 80061a8:	454b      	cmp	r3, r9
 80061aa:	d31e      	bcc.n	80061ea <__cvt+0xc2>
 80061ac:	9b03      	ldr	r3, [sp, #12]
 80061ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80061b0:	1b5b      	subs	r3, r3, r5
 80061b2:	4628      	mov	r0, r5
 80061b4:	6013      	str	r3, [r2, #0]
 80061b6:	b004      	add	sp, #16
 80061b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80061c0:	eb00 0904 	add.w	r9, r0, r4
 80061c4:	d1e5      	bne.n	8006192 <__cvt+0x6a>
 80061c6:	7803      	ldrb	r3, [r0, #0]
 80061c8:	2b30      	cmp	r3, #48	@ 0x30
 80061ca:	d10a      	bne.n	80061e2 <__cvt+0xba>
 80061cc:	2200      	movs	r2, #0
 80061ce:	2300      	movs	r3, #0
 80061d0:	4630      	mov	r0, r6
 80061d2:	4639      	mov	r1, r7
 80061d4:	f7fa fc88 	bl	8000ae8 <__aeabi_dcmpeq>
 80061d8:	b918      	cbnz	r0, 80061e2 <__cvt+0xba>
 80061da:	f1c4 0401 	rsb	r4, r4, #1
 80061de:	f8ca 4000 	str.w	r4, [sl]
 80061e2:	f8da 3000 	ldr.w	r3, [sl]
 80061e6:	4499      	add	r9, r3
 80061e8:	e7d3      	b.n	8006192 <__cvt+0x6a>
 80061ea:	1c59      	adds	r1, r3, #1
 80061ec:	9103      	str	r1, [sp, #12]
 80061ee:	701a      	strb	r2, [r3, #0]
 80061f0:	e7d9      	b.n	80061a6 <__cvt+0x7e>

080061f2 <__exponent>:
 80061f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061f4:	2900      	cmp	r1, #0
 80061f6:	bfba      	itte	lt
 80061f8:	4249      	neglt	r1, r1
 80061fa:	232d      	movlt	r3, #45	@ 0x2d
 80061fc:	232b      	movge	r3, #43	@ 0x2b
 80061fe:	2909      	cmp	r1, #9
 8006200:	7002      	strb	r2, [r0, #0]
 8006202:	7043      	strb	r3, [r0, #1]
 8006204:	dd29      	ble.n	800625a <__exponent+0x68>
 8006206:	f10d 0307 	add.w	r3, sp, #7
 800620a:	461d      	mov	r5, r3
 800620c:	270a      	movs	r7, #10
 800620e:	461a      	mov	r2, r3
 8006210:	fbb1 f6f7 	udiv	r6, r1, r7
 8006214:	fb07 1416 	mls	r4, r7, r6, r1
 8006218:	3430      	adds	r4, #48	@ 0x30
 800621a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800621e:	460c      	mov	r4, r1
 8006220:	2c63      	cmp	r4, #99	@ 0x63
 8006222:	f103 33ff 	add.w	r3, r3, #4294967295
 8006226:	4631      	mov	r1, r6
 8006228:	dcf1      	bgt.n	800620e <__exponent+0x1c>
 800622a:	3130      	adds	r1, #48	@ 0x30
 800622c:	1e94      	subs	r4, r2, #2
 800622e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006232:	1c41      	adds	r1, r0, #1
 8006234:	4623      	mov	r3, r4
 8006236:	42ab      	cmp	r3, r5
 8006238:	d30a      	bcc.n	8006250 <__exponent+0x5e>
 800623a:	f10d 0309 	add.w	r3, sp, #9
 800623e:	1a9b      	subs	r3, r3, r2
 8006240:	42ac      	cmp	r4, r5
 8006242:	bf88      	it	hi
 8006244:	2300      	movhi	r3, #0
 8006246:	3302      	adds	r3, #2
 8006248:	4403      	add	r3, r0
 800624a:	1a18      	subs	r0, r3, r0
 800624c:	b003      	add	sp, #12
 800624e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006250:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006254:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006258:	e7ed      	b.n	8006236 <__exponent+0x44>
 800625a:	2330      	movs	r3, #48	@ 0x30
 800625c:	3130      	adds	r1, #48	@ 0x30
 800625e:	7083      	strb	r3, [r0, #2]
 8006260:	70c1      	strb	r1, [r0, #3]
 8006262:	1d03      	adds	r3, r0, #4
 8006264:	e7f1      	b.n	800624a <__exponent+0x58>
	...

08006268 <_printf_float>:
 8006268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800626c:	b08d      	sub	sp, #52	@ 0x34
 800626e:	460c      	mov	r4, r1
 8006270:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006274:	4616      	mov	r6, r2
 8006276:	461f      	mov	r7, r3
 8006278:	4605      	mov	r5, r0
 800627a:	f000 fdf3 	bl	8006e64 <_localeconv_r>
 800627e:	6803      	ldr	r3, [r0, #0]
 8006280:	9304      	str	r3, [sp, #16]
 8006282:	4618      	mov	r0, r3
 8006284:	f7fa f804 	bl	8000290 <strlen>
 8006288:	2300      	movs	r3, #0
 800628a:	930a      	str	r3, [sp, #40]	@ 0x28
 800628c:	f8d8 3000 	ldr.w	r3, [r8]
 8006290:	9005      	str	r0, [sp, #20]
 8006292:	3307      	adds	r3, #7
 8006294:	f023 0307 	bic.w	r3, r3, #7
 8006298:	f103 0208 	add.w	r2, r3, #8
 800629c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80062a0:	f8d4 b000 	ldr.w	fp, [r4]
 80062a4:	f8c8 2000 	str.w	r2, [r8]
 80062a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80062ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80062b0:	9307      	str	r3, [sp, #28]
 80062b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80062b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80062ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062be:	4b9c      	ldr	r3, [pc, #624]	@ (8006530 <_printf_float+0x2c8>)
 80062c0:	f04f 32ff 	mov.w	r2, #4294967295
 80062c4:	f7fa fc42 	bl	8000b4c <__aeabi_dcmpun>
 80062c8:	bb70      	cbnz	r0, 8006328 <_printf_float+0xc0>
 80062ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062ce:	4b98      	ldr	r3, [pc, #608]	@ (8006530 <_printf_float+0x2c8>)
 80062d0:	f04f 32ff 	mov.w	r2, #4294967295
 80062d4:	f7fa fc1c 	bl	8000b10 <__aeabi_dcmple>
 80062d8:	bb30      	cbnz	r0, 8006328 <_printf_float+0xc0>
 80062da:	2200      	movs	r2, #0
 80062dc:	2300      	movs	r3, #0
 80062de:	4640      	mov	r0, r8
 80062e0:	4649      	mov	r1, r9
 80062e2:	f7fa fc0b 	bl	8000afc <__aeabi_dcmplt>
 80062e6:	b110      	cbz	r0, 80062ee <_printf_float+0x86>
 80062e8:	232d      	movs	r3, #45	@ 0x2d
 80062ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062ee:	4a91      	ldr	r2, [pc, #580]	@ (8006534 <_printf_float+0x2cc>)
 80062f0:	4b91      	ldr	r3, [pc, #580]	@ (8006538 <_printf_float+0x2d0>)
 80062f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80062f6:	bf94      	ite	ls
 80062f8:	4690      	movls	r8, r2
 80062fa:	4698      	movhi	r8, r3
 80062fc:	2303      	movs	r3, #3
 80062fe:	6123      	str	r3, [r4, #16]
 8006300:	f02b 0304 	bic.w	r3, fp, #4
 8006304:	6023      	str	r3, [r4, #0]
 8006306:	f04f 0900 	mov.w	r9, #0
 800630a:	9700      	str	r7, [sp, #0]
 800630c:	4633      	mov	r3, r6
 800630e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006310:	4621      	mov	r1, r4
 8006312:	4628      	mov	r0, r5
 8006314:	f000 f9d2 	bl	80066bc <_printf_common>
 8006318:	3001      	adds	r0, #1
 800631a:	f040 808d 	bne.w	8006438 <_printf_float+0x1d0>
 800631e:	f04f 30ff 	mov.w	r0, #4294967295
 8006322:	b00d      	add	sp, #52	@ 0x34
 8006324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006328:	4642      	mov	r2, r8
 800632a:	464b      	mov	r3, r9
 800632c:	4640      	mov	r0, r8
 800632e:	4649      	mov	r1, r9
 8006330:	f7fa fc0c 	bl	8000b4c <__aeabi_dcmpun>
 8006334:	b140      	cbz	r0, 8006348 <_printf_float+0xe0>
 8006336:	464b      	mov	r3, r9
 8006338:	2b00      	cmp	r3, #0
 800633a:	bfbc      	itt	lt
 800633c:	232d      	movlt	r3, #45	@ 0x2d
 800633e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006342:	4a7e      	ldr	r2, [pc, #504]	@ (800653c <_printf_float+0x2d4>)
 8006344:	4b7e      	ldr	r3, [pc, #504]	@ (8006540 <_printf_float+0x2d8>)
 8006346:	e7d4      	b.n	80062f2 <_printf_float+0x8a>
 8006348:	6863      	ldr	r3, [r4, #4]
 800634a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800634e:	9206      	str	r2, [sp, #24]
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	d13b      	bne.n	80063cc <_printf_float+0x164>
 8006354:	2306      	movs	r3, #6
 8006356:	6063      	str	r3, [r4, #4]
 8006358:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800635c:	2300      	movs	r3, #0
 800635e:	6022      	str	r2, [r4, #0]
 8006360:	9303      	str	r3, [sp, #12]
 8006362:	ab0a      	add	r3, sp, #40	@ 0x28
 8006364:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006368:	ab09      	add	r3, sp, #36	@ 0x24
 800636a:	9300      	str	r3, [sp, #0]
 800636c:	6861      	ldr	r1, [r4, #4]
 800636e:	ec49 8b10 	vmov	d0, r8, r9
 8006372:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006376:	4628      	mov	r0, r5
 8006378:	f7ff fed6 	bl	8006128 <__cvt>
 800637c:	9b06      	ldr	r3, [sp, #24]
 800637e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006380:	2b47      	cmp	r3, #71	@ 0x47
 8006382:	4680      	mov	r8, r0
 8006384:	d129      	bne.n	80063da <_printf_float+0x172>
 8006386:	1cc8      	adds	r0, r1, #3
 8006388:	db02      	blt.n	8006390 <_printf_float+0x128>
 800638a:	6863      	ldr	r3, [r4, #4]
 800638c:	4299      	cmp	r1, r3
 800638e:	dd41      	ble.n	8006414 <_printf_float+0x1ac>
 8006390:	f1aa 0a02 	sub.w	sl, sl, #2
 8006394:	fa5f fa8a 	uxtb.w	sl, sl
 8006398:	3901      	subs	r1, #1
 800639a:	4652      	mov	r2, sl
 800639c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80063a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80063a2:	f7ff ff26 	bl	80061f2 <__exponent>
 80063a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80063a8:	1813      	adds	r3, r2, r0
 80063aa:	2a01      	cmp	r2, #1
 80063ac:	4681      	mov	r9, r0
 80063ae:	6123      	str	r3, [r4, #16]
 80063b0:	dc02      	bgt.n	80063b8 <_printf_float+0x150>
 80063b2:	6822      	ldr	r2, [r4, #0]
 80063b4:	07d2      	lsls	r2, r2, #31
 80063b6:	d501      	bpl.n	80063bc <_printf_float+0x154>
 80063b8:	3301      	adds	r3, #1
 80063ba:	6123      	str	r3, [r4, #16]
 80063bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d0a2      	beq.n	800630a <_printf_float+0xa2>
 80063c4:	232d      	movs	r3, #45	@ 0x2d
 80063c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063ca:	e79e      	b.n	800630a <_printf_float+0xa2>
 80063cc:	9a06      	ldr	r2, [sp, #24]
 80063ce:	2a47      	cmp	r2, #71	@ 0x47
 80063d0:	d1c2      	bne.n	8006358 <_printf_float+0xf0>
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d1c0      	bne.n	8006358 <_printf_float+0xf0>
 80063d6:	2301      	movs	r3, #1
 80063d8:	e7bd      	b.n	8006356 <_printf_float+0xee>
 80063da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80063de:	d9db      	bls.n	8006398 <_printf_float+0x130>
 80063e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80063e4:	d118      	bne.n	8006418 <_printf_float+0x1b0>
 80063e6:	2900      	cmp	r1, #0
 80063e8:	6863      	ldr	r3, [r4, #4]
 80063ea:	dd0b      	ble.n	8006404 <_printf_float+0x19c>
 80063ec:	6121      	str	r1, [r4, #16]
 80063ee:	b913      	cbnz	r3, 80063f6 <_printf_float+0x18e>
 80063f0:	6822      	ldr	r2, [r4, #0]
 80063f2:	07d0      	lsls	r0, r2, #31
 80063f4:	d502      	bpl.n	80063fc <_printf_float+0x194>
 80063f6:	3301      	adds	r3, #1
 80063f8:	440b      	add	r3, r1
 80063fa:	6123      	str	r3, [r4, #16]
 80063fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80063fe:	f04f 0900 	mov.w	r9, #0
 8006402:	e7db      	b.n	80063bc <_printf_float+0x154>
 8006404:	b913      	cbnz	r3, 800640c <_printf_float+0x1a4>
 8006406:	6822      	ldr	r2, [r4, #0]
 8006408:	07d2      	lsls	r2, r2, #31
 800640a:	d501      	bpl.n	8006410 <_printf_float+0x1a8>
 800640c:	3302      	adds	r3, #2
 800640e:	e7f4      	b.n	80063fa <_printf_float+0x192>
 8006410:	2301      	movs	r3, #1
 8006412:	e7f2      	b.n	80063fa <_printf_float+0x192>
 8006414:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006418:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800641a:	4299      	cmp	r1, r3
 800641c:	db05      	blt.n	800642a <_printf_float+0x1c2>
 800641e:	6823      	ldr	r3, [r4, #0]
 8006420:	6121      	str	r1, [r4, #16]
 8006422:	07d8      	lsls	r0, r3, #31
 8006424:	d5ea      	bpl.n	80063fc <_printf_float+0x194>
 8006426:	1c4b      	adds	r3, r1, #1
 8006428:	e7e7      	b.n	80063fa <_printf_float+0x192>
 800642a:	2900      	cmp	r1, #0
 800642c:	bfd4      	ite	le
 800642e:	f1c1 0202 	rsble	r2, r1, #2
 8006432:	2201      	movgt	r2, #1
 8006434:	4413      	add	r3, r2
 8006436:	e7e0      	b.n	80063fa <_printf_float+0x192>
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	055a      	lsls	r2, r3, #21
 800643c:	d407      	bmi.n	800644e <_printf_float+0x1e6>
 800643e:	6923      	ldr	r3, [r4, #16]
 8006440:	4642      	mov	r2, r8
 8006442:	4631      	mov	r1, r6
 8006444:	4628      	mov	r0, r5
 8006446:	47b8      	blx	r7
 8006448:	3001      	adds	r0, #1
 800644a:	d12b      	bne.n	80064a4 <_printf_float+0x23c>
 800644c:	e767      	b.n	800631e <_printf_float+0xb6>
 800644e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006452:	f240 80dd 	bls.w	8006610 <_printf_float+0x3a8>
 8006456:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800645a:	2200      	movs	r2, #0
 800645c:	2300      	movs	r3, #0
 800645e:	f7fa fb43 	bl	8000ae8 <__aeabi_dcmpeq>
 8006462:	2800      	cmp	r0, #0
 8006464:	d033      	beq.n	80064ce <_printf_float+0x266>
 8006466:	4a37      	ldr	r2, [pc, #220]	@ (8006544 <_printf_float+0x2dc>)
 8006468:	2301      	movs	r3, #1
 800646a:	4631      	mov	r1, r6
 800646c:	4628      	mov	r0, r5
 800646e:	47b8      	blx	r7
 8006470:	3001      	adds	r0, #1
 8006472:	f43f af54 	beq.w	800631e <_printf_float+0xb6>
 8006476:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800647a:	4543      	cmp	r3, r8
 800647c:	db02      	blt.n	8006484 <_printf_float+0x21c>
 800647e:	6823      	ldr	r3, [r4, #0]
 8006480:	07d8      	lsls	r0, r3, #31
 8006482:	d50f      	bpl.n	80064a4 <_printf_float+0x23c>
 8006484:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006488:	4631      	mov	r1, r6
 800648a:	4628      	mov	r0, r5
 800648c:	47b8      	blx	r7
 800648e:	3001      	adds	r0, #1
 8006490:	f43f af45 	beq.w	800631e <_printf_float+0xb6>
 8006494:	f04f 0900 	mov.w	r9, #0
 8006498:	f108 38ff 	add.w	r8, r8, #4294967295
 800649c:	f104 0a1a 	add.w	sl, r4, #26
 80064a0:	45c8      	cmp	r8, r9
 80064a2:	dc09      	bgt.n	80064b8 <_printf_float+0x250>
 80064a4:	6823      	ldr	r3, [r4, #0]
 80064a6:	079b      	lsls	r3, r3, #30
 80064a8:	f100 8103 	bmi.w	80066b2 <_printf_float+0x44a>
 80064ac:	68e0      	ldr	r0, [r4, #12]
 80064ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064b0:	4298      	cmp	r0, r3
 80064b2:	bfb8      	it	lt
 80064b4:	4618      	movlt	r0, r3
 80064b6:	e734      	b.n	8006322 <_printf_float+0xba>
 80064b8:	2301      	movs	r3, #1
 80064ba:	4652      	mov	r2, sl
 80064bc:	4631      	mov	r1, r6
 80064be:	4628      	mov	r0, r5
 80064c0:	47b8      	blx	r7
 80064c2:	3001      	adds	r0, #1
 80064c4:	f43f af2b 	beq.w	800631e <_printf_float+0xb6>
 80064c8:	f109 0901 	add.w	r9, r9, #1
 80064cc:	e7e8      	b.n	80064a0 <_printf_float+0x238>
 80064ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	dc39      	bgt.n	8006548 <_printf_float+0x2e0>
 80064d4:	4a1b      	ldr	r2, [pc, #108]	@ (8006544 <_printf_float+0x2dc>)
 80064d6:	2301      	movs	r3, #1
 80064d8:	4631      	mov	r1, r6
 80064da:	4628      	mov	r0, r5
 80064dc:	47b8      	blx	r7
 80064de:	3001      	adds	r0, #1
 80064e0:	f43f af1d 	beq.w	800631e <_printf_float+0xb6>
 80064e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80064e8:	ea59 0303 	orrs.w	r3, r9, r3
 80064ec:	d102      	bne.n	80064f4 <_printf_float+0x28c>
 80064ee:	6823      	ldr	r3, [r4, #0]
 80064f0:	07d9      	lsls	r1, r3, #31
 80064f2:	d5d7      	bpl.n	80064a4 <_printf_float+0x23c>
 80064f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064f8:	4631      	mov	r1, r6
 80064fa:	4628      	mov	r0, r5
 80064fc:	47b8      	blx	r7
 80064fe:	3001      	adds	r0, #1
 8006500:	f43f af0d 	beq.w	800631e <_printf_float+0xb6>
 8006504:	f04f 0a00 	mov.w	sl, #0
 8006508:	f104 0b1a 	add.w	fp, r4, #26
 800650c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800650e:	425b      	negs	r3, r3
 8006510:	4553      	cmp	r3, sl
 8006512:	dc01      	bgt.n	8006518 <_printf_float+0x2b0>
 8006514:	464b      	mov	r3, r9
 8006516:	e793      	b.n	8006440 <_printf_float+0x1d8>
 8006518:	2301      	movs	r3, #1
 800651a:	465a      	mov	r2, fp
 800651c:	4631      	mov	r1, r6
 800651e:	4628      	mov	r0, r5
 8006520:	47b8      	blx	r7
 8006522:	3001      	adds	r0, #1
 8006524:	f43f aefb 	beq.w	800631e <_printf_float+0xb6>
 8006528:	f10a 0a01 	add.w	sl, sl, #1
 800652c:	e7ee      	b.n	800650c <_printf_float+0x2a4>
 800652e:	bf00      	nop
 8006530:	7fefffff 	.word	0x7fefffff
 8006534:	08009240 	.word	0x08009240
 8006538:	08009244 	.word	0x08009244
 800653c:	08009248 	.word	0x08009248
 8006540:	0800924c 	.word	0x0800924c
 8006544:	08009250 	.word	0x08009250
 8006548:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800654a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800654e:	4553      	cmp	r3, sl
 8006550:	bfa8      	it	ge
 8006552:	4653      	movge	r3, sl
 8006554:	2b00      	cmp	r3, #0
 8006556:	4699      	mov	r9, r3
 8006558:	dc36      	bgt.n	80065c8 <_printf_float+0x360>
 800655a:	f04f 0b00 	mov.w	fp, #0
 800655e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006562:	f104 021a 	add.w	r2, r4, #26
 8006566:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006568:	9306      	str	r3, [sp, #24]
 800656a:	eba3 0309 	sub.w	r3, r3, r9
 800656e:	455b      	cmp	r3, fp
 8006570:	dc31      	bgt.n	80065d6 <_printf_float+0x36e>
 8006572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006574:	459a      	cmp	sl, r3
 8006576:	dc3a      	bgt.n	80065ee <_printf_float+0x386>
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	07da      	lsls	r2, r3, #31
 800657c:	d437      	bmi.n	80065ee <_printf_float+0x386>
 800657e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006580:	ebaa 0903 	sub.w	r9, sl, r3
 8006584:	9b06      	ldr	r3, [sp, #24]
 8006586:	ebaa 0303 	sub.w	r3, sl, r3
 800658a:	4599      	cmp	r9, r3
 800658c:	bfa8      	it	ge
 800658e:	4699      	movge	r9, r3
 8006590:	f1b9 0f00 	cmp.w	r9, #0
 8006594:	dc33      	bgt.n	80065fe <_printf_float+0x396>
 8006596:	f04f 0800 	mov.w	r8, #0
 800659a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800659e:	f104 0b1a 	add.w	fp, r4, #26
 80065a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065a4:	ebaa 0303 	sub.w	r3, sl, r3
 80065a8:	eba3 0309 	sub.w	r3, r3, r9
 80065ac:	4543      	cmp	r3, r8
 80065ae:	f77f af79 	ble.w	80064a4 <_printf_float+0x23c>
 80065b2:	2301      	movs	r3, #1
 80065b4:	465a      	mov	r2, fp
 80065b6:	4631      	mov	r1, r6
 80065b8:	4628      	mov	r0, r5
 80065ba:	47b8      	blx	r7
 80065bc:	3001      	adds	r0, #1
 80065be:	f43f aeae 	beq.w	800631e <_printf_float+0xb6>
 80065c2:	f108 0801 	add.w	r8, r8, #1
 80065c6:	e7ec      	b.n	80065a2 <_printf_float+0x33a>
 80065c8:	4642      	mov	r2, r8
 80065ca:	4631      	mov	r1, r6
 80065cc:	4628      	mov	r0, r5
 80065ce:	47b8      	blx	r7
 80065d0:	3001      	adds	r0, #1
 80065d2:	d1c2      	bne.n	800655a <_printf_float+0x2f2>
 80065d4:	e6a3      	b.n	800631e <_printf_float+0xb6>
 80065d6:	2301      	movs	r3, #1
 80065d8:	4631      	mov	r1, r6
 80065da:	4628      	mov	r0, r5
 80065dc:	9206      	str	r2, [sp, #24]
 80065de:	47b8      	blx	r7
 80065e0:	3001      	adds	r0, #1
 80065e2:	f43f ae9c 	beq.w	800631e <_printf_float+0xb6>
 80065e6:	9a06      	ldr	r2, [sp, #24]
 80065e8:	f10b 0b01 	add.w	fp, fp, #1
 80065ec:	e7bb      	b.n	8006566 <_printf_float+0x2fe>
 80065ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065f2:	4631      	mov	r1, r6
 80065f4:	4628      	mov	r0, r5
 80065f6:	47b8      	blx	r7
 80065f8:	3001      	adds	r0, #1
 80065fa:	d1c0      	bne.n	800657e <_printf_float+0x316>
 80065fc:	e68f      	b.n	800631e <_printf_float+0xb6>
 80065fe:	9a06      	ldr	r2, [sp, #24]
 8006600:	464b      	mov	r3, r9
 8006602:	4442      	add	r2, r8
 8006604:	4631      	mov	r1, r6
 8006606:	4628      	mov	r0, r5
 8006608:	47b8      	blx	r7
 800660a:	3001      	adds	r0, #1
 800660c:	d1c3      	bne.n	8006596 <_printf_float+0x32e>
 800660e:	e686      	b.n	800631e <_printf_float+0xb6>
 8006610:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006614:	f1ba 0f01 	cmp.w	sl, #1
 8006618:	dc01      	bgt.n	800661e <_printf_float+0x3b6>
 800661a:	07db      	lsls	r3, r3, #31
 800661c:	d536      	bpl.n	800668c <_printf_float+0x424>
 800661e:	2301      	movs	r3, #1
 8006620:	4642      	mov	r2, r8
 8006622:	4631      	mov	r1, r6
 8006624:	4628      	mov	r0, r5
 8006626:	47b8      	blx	r7
 8006628:	3001      	adds	r0, #1
 800662a:	f43f ae78 	beq.w	800631e <_printf_float+0xb6>
 800662e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006632:	4631      	mov	r1, r6
 8006634:	4628      	mov	r0, r5
 8006636:	47b8      	blx	r7
 8006638:	3001      	adds	r0, #1
 800663a:	f43f ae70 	beq.w	800631e <_printf_float+0xb6>
 800663e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006642:	2200      	movs	r2, #0
 8006644:	2300      	movs	r3, #0
 8006646:	f10a 3aff 	add.w	sl, sl, #4294967295
 800664a:	f7fa fa4d 	bl	8000ae8 <__aeabi_dcmpeq>
 800664e:	b9c0      	cbnz	r0, 8006682 <_printf_float+0x41a>
 8006650:	4653      	mov	r3, sl
 8006652:	f108 0201 	add.w	r2, r8, #1
 8006656:	4631      	mov	r1, r6
 8006658:	4628      	mov	r0, r5
 800665a:	47b8      	blx	r7
 800665c:	3001      	adds	r0, #1
 800665e:	d10c      	bne.n	800667a <_printf_float+0x412>
 8006660:	e65d      	b.n	800631e <_printf_float+0xb6>
 8006662:	2301      	movs	r3, #1
 8006664:	465a      	mov	r2, fp
 8006666:	4631      	mov	r1, r6
 8006668:	4628      	mov	r0, r5
 800666a:	47b8      	blx	r7
 800666c:	3001      	adds	r0, #1
 800666e:	f43f ae56 	beq.w	800631e <_printf_float+0xb6>
 8006672:	f108 0801 	add.w	r8, r8, #1
 8006676:	45d0      	cmp	r8, sl
 8006678:	dbf3      	blt.n	8006662 <_printf_float+0x3fa>
 800667a:	464b      	mov	r3, r9
 800667c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006680:	e6df      	b.n	8006442 <_printf_float+0x1da>
 8006682:	f04f 0800 	mov.w	r8, #0
 8006686:	f104 0b1a 	add.w	fp, r4, #26
 800668a:	e7f4      	b.n	8006676 <_printf_float+0x40e>
 800668c:	2301      	movs	r3, #1
 800668e:	4642      	mov	r2, r8
 8006690:	e7e1      	b.n	8006656 <_printf_float+0x3ee>
 8006692:	2301      	movs	r3, #1
 8006694:	464a      	mov	r2, r9
 8006696:	4631      	mov	r1, r6
 8006698:	4628      	mov	r0, r5
 800669a:	47b8      	blx	r7
 800669c:	3001      	adds	r0, #1
 800669e:	f43f ae3e 	beq.w	800631e <_printf_float+0xb6>
 80066a2:	f108 0801 	add.w	r8, r8, #1
 80066a6:	68e3      	ldr	r3, [r4, #12]
 80066a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80066aa:	1a5b      	subs	r3, r3, r1
 80066ac:	4543      	cmp	r3, r8
 80066ae:	dcf0      	bgt.n	8006692 <_printf_float+0x42a>
 80066b0:	e6fc      	b.n	80064ac <_printf_float+0x244>
 80066b2:	f04f 0800 	mov.w	r8, #0
 80066b6:	f104 0919 	add.w	r9, r4, #25
 80066ba:	e7f4      	b.n	80066a6 <_printf_float+0x43e>

080066bc <_printf_common>:
 80066bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066c0:	4616      	mov	r6, r2
 80066c2:	4698      	mov	r8, r3
 80066c4:	688a      	ldr	r2, [r1, #8]
 80066c6:	690b      	ldr	r3, [r1, #16]
 80066c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066cc:	4293      	cmp	r3, r2
 80066ce:	bfb8      	it	lt
 80066d0:	4613      	movlt	r3, r2
 80066d2:	6033      	str	r3, [r6, #0]
 80066d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80066d8:	4607      	mov	r7, r0
 80066da:	460c      	mov	r4, r1
 80066dc:	b10a      	cbz	r2, 80066e2 <_printf_common+0x26>
 80066de:	3301      	adds	r3, #1
 80066e0:	6033      	str	r3, [r6, #0]
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	0699      	lsls	r1, r3, #26
 80066e6:	bf42      	ittt	mi
 80066e8:	6833      	ldrmi	r3, [r6, #0]
 80066ea:	3302      	addmi	r3, #2
 80066ec:	6033      	strmi	r3, [r6, #0]
 80066ee:	6825      	ldr	r5, [r4, #0]
 80066f0:	f015 0506 	ands.w	r5, r5, #6
 80066f4:	d106      	bne.n	8006704 <_printf_common+0x48>
 80066f6:	f104 0a19 	add.w	sl, r4, #25
 80066fa:	68e3      	ldr	r3, [r4, #12]
 80066fc:	6832      	ldr	r2, [r6, #0]
 80066fe:	1a9b      	subs	r3, r3, r2
 8006700:	42ab      	cmp	r3, r5
 8006702:	dc26      	bgt.n	8006752 <_printf_common+0x96>
 8006704:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006708:	6822      	ldr	r2, [r4, #0]
 800670a:	3b00      	subs	r3, #0
 800670c:	bf18      	it	ne
 800670e:	2301      	movne	r3, #1
 8006710:	0692      	lsls	r2, r2, #26
 8006712:	d42b      	bmi.n	800676c <_printf_common+0xb0>
 8006714:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006718:	4641      	mov	r1, r8
 800671a:	4638      	mov	r0, r7
 800671c:	47c8      	blx	r9
 800671e:	3001      	adds	r0, #1
 8006720:	d01e      	beq.n	8006760 <_printf_common+0xa4>
 8006722:	6823      	ldr	r3, [r4, #0]
 8006724:	6922      	ldr	r2, [r4, #16]
 8006726:	f003 0306 	and.w	r3, r3, #6
 800672a:	2b04      	cmp	r3, #4
 800672c:	bf02      	ittt	eq
 800672e:	68e5      	ldreq	r5, [r4, #12]
 8006730:	6833      	ldreq	r3, [r6, #0]
 8006732:	1aed      	subeq	r5, r5, r3
 8006734:	68a3      	ldr	r3, [r4, #8]
 8006736:	bf0c      	ite	eq
 8006738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800673c:	2500      	movne	r5, #0
 800673e:	4293      	cmp	r3, r2
 8006740:	bfc4      	itt	gt
 8006742:	1a9b      	subgt	r3, r3, r2
 8006744:	18ed      	addgt	r5, r5, r3
 8006746:	2600      	movs	r6, #0
 8006748:	341a      	adds	r4, #26
 800674a:	42b5      	cmp	r5, r6
 800674c:	d11a      	bne.n	8006784 <_printf_common+0xc8>
 800674e:	2000      	movs	r0, #0
 8006750:	e008      	b.n	8006764 <_printf_common+0xa8>
 8006752:	2301      	movs	r3, #1
 8006754:	4652      	mov	r2, sl
 8006756:	4641      	mov	r1, r8
 8006758:	4638      	mov	r0, r7
 800675a:	47c8      	blx	r9
 800675c:	3001      	adds	r0, #1
 800675e:	d103      	bne.n	8006768 <_printf_common+0xac>
 8006760:	f04f 30ff 	mov.w	r0, #4294967295
 8006764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006768:	3501      	adds	r5, #1
 800676a:	e7c6      	b.n	80066fa <_printf_common+0x3e>
 800676c:	18e1      	adds	r1, r4, r3
 800676e:	1c5a      	adds	r2, r3, #1
 8006770:	2030      	movs	r0, #48	@ 0x30
 8006772:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006776:	4422      	add	r2, r4
 8006778:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800677c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006780:	3302      	adds	r3, #2
 8006782:	e7c7      	b.n	8006714 <_printf_common+0x58>
 8006784:	2301      	movs	r3, #1
 8006786:	4622      	mov	r2, r4
 8006788:	4641      	mov	r1, r8
 800678a:	4638      	mov	r0, r7
 800678c:	47c8      	blx	r9
 800678e:	3001      	adds	r0, #1
 8006790:	d0e6      	beq.n	8006760 <_printf_common+0xa4>
 8006792:	3601      	adds	r6, #1
 8006794:	e7d9      	b.n	800674a <_printf_common+0x8e>
	...

08006798 <_printf_i>:
 8006798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800679c:	7e0f      	ldrb	r7, [r1, #24]
 800679e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80067a0:	2f78      	cmp	r7, #120	@ 0x78
 80067a2:	4691      	mov	r9, r2
 80067a4:	4680      	mov	r8, r0
 80067a6:	460c      	mov	r4, r1
 80067a8:	469a      	mov	sl, r3
 80067aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067ae:	d807      	bhi.n	80067c0 <_printf_i+0x28>
 80067b0:	2f62      	cmp	r7, #98	@ 0x62
 80067b2:	d80a      	bhi.n	80067ca <_printf_i+0x32>
 80067b4:	2f00      	cmp	r7, #0
 80067b6:	f000 80d2 	beq.w	800695e <_printf_i+0x1c6>
 80067ba:	2f58      	cmp	r7, #88	@ 0x58
 80067bc:	f000 80b9 	beq.w	8006932 <_printf_i+0x19a>
 80067c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80067c8:	e03a      	b.n	8006840 <_printf_i+0xa8>
 80067ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80067ce:	2b15      	cmp	r3, #21
 80067d0:	d8f6      	bhi.n	80067c0 <_printf_i+0x28>
 80067d2:	a101      	add	r1, pc, #4	@ (adr r1, 80067d8 <_printf_i+0x40>)
 80067d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067d8:	08006831 	.word	0x08006831
 80067dc:	08006845 	.word	0x08006845
 80067e0:	080067c1 	.word	0x080067c1
 80067e4:	080067c1 	.word	0x080067c1
 80067e8:	080067c1 	.word	0x080067c1
 80067ec:	080067c1 	.word	0x080067c1
 80067f0:	08006845 	.word	0x08006845
 80067f4:	080067c1 	.word	0x080067c1
 80067f8:	080067c1 	.word	0x080067c1
 80067fc:	080067c1 	.word	0x080067c1
 8006800:	080067c1 	.word	0x080067c1
 8006804:	08006945 	.word	0x08006945
 8006808:	0800686f 	.word	0x0800686f
 800680c:	080068ff 	.word	0x080068ff
 8006810:	080067c1 	.word	0x080067c1
 8006814:	080067c1 	.word	0x080067c1
 8006818:	08006967 	.word	0x08006967
 800681c:	080067c1 	.word	0x080067c1
 8006820:	0800686f 	.word	0x0800686f
 8006824:	080067c1 	.word	0x080067c1
 8006828:	080067c1 	.word	0x080067c1
 800682c:	08006907 	.word	0x08006907
 8006830:	6833      	ldr	r3, [r6, #0]
 8006832:	1d1a      	adds	r2, r3, #4
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	6032      	str	r2, [r6, #0]
 8006838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800683c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006840:	2301      	movs	r3, #1
 8006842:	e09d      	b.n	8006980 <_printf_i+0x1e8>
 8006844:	6833      	ldr	r3, [r6, #0]
 8006846:	6820      	ldr	r0, [r4, #0]
 8006848:	1d19      	adds	r1, r3, #4
 800684a:	6031      	str	r1, [r6, #0]
 800684c:	0606      	lsls	r6, r0, #24
 800684e:	d501      	bpl.n	8006854 <_printf_i+0xbc>
 8006850:	681d      	ldr	r5, [r3, #0]
 8006852:	e003      	b.n	800685c <_printf_i+0xc4>
 8006854:	0645      	lsls	r5, r0, #25
 8006856:	d5fb      	bpl.n	8006850 <_printf_i+0xb8>
 8006858:	f9b3 5000 	ldrsh.w	r5, [r3]
 800685c:	2d00      	cmp	r5, #0
 800685e:	da03      	bge.n	8006868 <_printf_i+0xd0>
 8006860:	232d      	movs	r3, #45	@ 0x2d
 8006862:	426d      	negs	r5, r5
 8006864:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006868:	4859      	ldr	r0, [pc, #356]	@ (80069d0 <_printf_i+0x238>)
 800686a:	230a      	movs	r3, #10
 800686c:	e011      	b.n	8006892 <_printf_i+0xfa>
 800686e:	6821      	ldr	r1, [r4, #0]
 8006870:	6833      	ldr	r3, [r6, #0]
 8006872:	0608      	lsls	r0, r1, #24
 8006874:	f853 5b04 	ldr.w	r5, [r3], #4
 8006878:	d402      	bmi.n	8006880 <_printf_i+0xe8>
 800687a:	0649      	lsls	r1, r1, #25
 800687c:	bf48      	it	mi
 800687e:	b2ad      	uxthmi	r5, r5
 8006880:	2f6f      	cmp	r7, #111	@ 0x6f
 8006882:	4853      	ldr	r0, [pc, #332]	@ (80069d0 <_printf_i+0x238>)
 8006884:	6033      	str	r3, [r6, #0]
 8006886:	bf14      	ite	ne
 8006888:	230a      	movne	r3, #10
 800688a:	2308      	moveq	r3, #8
 800688c:	2100      	movs	r1, #0
 800688e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006892:	6866      	ldr	r6, [r4, #4]
 8006894:	60a6      	str	r6, [r4, #8]
 8006896:	2e00      	cmp	r6, #0
 8006898:	bfa2      	ittt	ge
 800689a:	6821      	ldrge	r1, [r4, #0]
 800689c:	f021 0104 	bicge.w	r1, r1, #4
 80068a0:	6021      	strge	r1, [r4, #0]
 80068a2:	b90d      	cbnz	r5, 80068a8 <_printf_i+0x110>
 80068a4:	2e00      	cmp	r6, #0
 80068a6:	d04b      	beq.n	8006940 <_printf_i+0x1a8>
 80068a8:	4616      	mov	r6, r2
 80068aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80068ae:	fb03 5711 	mls	r7, r3, r1, r5
 80068b2:	5dc7      	ldrb	r7, [r0, r7]
 80068b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068b8:	462f      	mov	r7, r5
 80068ba:	42bb      	cmp	r3, r7
 80068bc:	460d      	mov	r5, r1
 80068be:	d9f4      	bls.n	80068aa <_printf_i+0x112>
 80068c0:	2b08      	cmp	r3, #8
 80068c2:	d10b      	bne.n	80068dc <_printf_i+0x144>
 80068c4:	6823      	ldr	r3, [r4, #0]
 80068c6:	07df      	lsls	r7, r3, #31
 80068c8:	d508      	bpl.n	80068dc <_printf_i+0x144>
 80068ca:	6923      	ldr	r3, [r4, #16]
 80068cc:	6861      	ldr	r1, [r4, #4]
 80068ce:	4299      	cmp	r1, r3
 80068d0:	bfde      	ittt	le
 80068d2:	2330      	movle	r3, #48	@ 0x30
 80068d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80068d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80068dc:	1b92      	subs	r2, r2, r6
 80068de:	6122      	str	r2, [r4, #16]
 80068e0:	f8cd a000 	str.w	sl, [sp]
 80068e4:	464b      	mov	r3, r9
 80068e6:	aa03      	add	r2, sp, #12
 80068e8:	4621      	mov	r1, r4
 80068ea:	4640      	mov	r0, r8
 80068ec:	f7ff fee6 	bl	80066bc <_printf_common>
 80068f0:	3001      	adds	r0, #1
 80068f2:	d14a      	bne.n	800698a <_printf_i+0x1f2>
 80068f4:	f04f 30ff 	mov.w	r0, #4294967295
 80068f8:	b004      	add	sp, #16
 80068fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068fe:	6823      	ldr	r3, [r4, #0]
 8006900:	f043 0320 	orr.w	r3, r3, #32
 8006904:	6023      	str	r3, [r4, #0]
 8006906:	4833      	ldr	r0, [pc, #204]	@ (80069d4 <_printf_i+0x23c>)
 8006908:	2778      	movs	r7, #120	@ 0x78
 800690a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800690e:	6823      	ldr	r3, [r4, #0]
 8006910:	6831      	ldr	r1, [r6, #0]
 8006912:	061f      	lsls	r7, r3, #24
 8006914:	f851 5b04 	ldr.w	r5, [r1], #4
 8006918:	d402      	bmi.n	8006920 <_printf_i+0x188>
 800691a:	065f      	lsls	r7, r3, #25
 800691c:	bf48      	it	mi
 800691e:	b2ad      	uxthmi	r5, r5
 8006920:	6031      	str	r1, [r6, #0]
 8006922:	07d9      	lsls	r1, r3, #31
 8006924:	bf44      	itt	mi
 8006926:	f043 0320 	orrmi.w	r3, r3, #32
 800692a:	6023      	strmi	r3, [r4, #0]
 800692c:	b11d      	cbz	r5, 8006936 <_printf_i+0x19e>
 800692e:	2310      	movs	r3, #16
 8006930:	e7ac      	b.n	800688c <_printf_i+0xf4>
 8006932:	4827      	ldr	r0, [pc, #156]	@ (80069d0 <_printf_i+0x238>)
 8006934:	e7e9      	b.n	800690a <_printf_i+0x172>
 8006936:	6823      	ldr	r3, [r4, #0]
 8006938:	f023 0320 	bic.w	r3, r3, #32
 800693c:	6023      	str	r3, [r4, #0]
 800693e:	e7f6      	b.n	800692e <_printf_i+0x196>
 8006940:	4616      	mov	r6, r2
 8006942:	e7bd      	b.n	80068c0 <_printf_i+0x128>
 8006944:	6833      	ldr	r3, [r6, #0]
 8006946:	6825      	ldr	r5, [r4, #0]
 8006948:	6961      	ldr	r1, [r4, #20]
 800694a:	1d18      	adds	r0, r3, #4
 800694c:	6030      	str	r0, [r6, #0]
 800694e:	062e      	lsls	r6, r5, #24
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	d501      	bpl.n	8006958 <_printf_i+0x1c0>
 8006954:	6019      	str	r1, [r3, #0]
 8006956:	e002      	b.n	800695e <_printf_i+0x1c6>
 8006958:	0668      	lsls	r0, r5, #25
 800695a:	d5fb      	bpl.n	8006954 <_printf_i+0x1bc>
 800695c:	8019      	strh	r1, [r3, #0]
 800695e:	2300      	movs	r3, #0
 8006960:	6123      	str	r3, [r4, #16]
 8006962:	4616      	mov	r6, r2
 8006964:	e7bc      	b.n	80068e0 <_printf_i+0x148>
 8006966:	6833      	ldr	r3, [r6, #0]
 8006968:	1d1a      	adds	r2, r3, #4
 800696a:	6032      	str	r2, [r6, #0]
 800696c:	681e      	ldr	r6, [r3, #0]
 800696e:	6862      	ldr	r2, [r4, #4]
 8006970:	2100      	movs	r1, #0
 8006972:	4630      	mov	r0, r6
 8006974:	f7f9 fc3c 	bl	80001f0 <memchr>
 8006978:	b108      	cbz	r0, 800697e <_printf_i+0x1e6>
 800697a:	1b80      	subs	r0, r0, r6
 800697c:	6060      	str	r0, [r4, #4]
 800697e:	6863      	ldr	r3, [r4, #4]
 8006980:	6123      	str	r3, [r4, #16]
 8006982:	2300      	movs	r3, #0
 8006984:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006988:	e7aa      	b.n	80068e0 <_printf_i+0x148>
 800698a:	6923      	ldr	r3, [r4, #16]
 800698c:	4632      	mov	r2, r6
 800698e:	4649      	mov	r1, r9
 8006990:	4640      	mov	r0, r8
 8006992:	47d0      	blx	sl
 8006994:	3001      	adds	r0, #1
 8006996:	d0ad      	beq.n	80068f4 <_printf_i+0x15c>
 8006998:	6823      	ldr	r3, [r4, #0]
 800699a:	079b      	lsls	r3, r3, #30
 800699c:	d413      	bmi.n	80069c6 <_printf_i+0x22e>
 800699e:	68e0      	ldr	r0, [r4, #12]
 80069a0:	9b03      	ldr	r3, [sp, #12]
 80069a2:	4298      	cmp	r0, r3
 80069a4:	bfb8      	it	lt
 80069a6:	4618      	movlt	r0, r3
 80069a8:	e7a6      	b.n	80068f8 <_printf_i+0x160>
 80069aa:	2301      	movs	r3, #1
 80069ac:	4632      	mov	r2, r6
 80069ae:	4649      	mov	r1, r9
 80069b0:	4640      	mov	r0, r8
 80069b2:	47d0      	blx	sl
 80069b4:	3001      	adds	r0, #1
 80069b6:	d09d      	beq.n	80068f4 <_printf_i+0x15c>
 80069b8:	3501      	adds	r5, #1
 80069ba:	68e3      	ldr	r3, [r4, #12]
 80069bc:	9903      	ldr	r1, [sp, #12]
 80069be:	1a5b      	subs	r3, r3, r1
 80069c0:	42ab      	cmp	r3, r5
 80069c2:	dcf2      	bgt.n	80069aa <_printf_i+0x212>
 80069c4:	e7eb      	b.n	800699e <_printf_i+0x206>
 80069c6:	2500      	movs	r5, #0
 80069c8:	f104 0619 	add.w	r6, r4, #25
 80069cc:	e7f5      	b.n	80069ba <_printf_i+0x222>
 80069ce:	bf00      	nop
 80069d0:	08009252 	.word	0x08009252
 80069d4:	08009263 	.word	0x08009263

080069d8 <std>:
 80069d8:	2300      	movs	r3, #0
 80069da:	b510      	push	{r4, lr}
 80069dc:	4604      	mov	r4, r0
 80069de:	e9c0 3300 	strd	r3, r3, [r0]
 80069e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80069e6:	6083      	str	r3, [r0, #8]
 80069e8:	8181      	strh	r1, [r0, #12]
 80069ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80069ec:	81c2      	strh	r2, [r0, #14]
 80069ee:	6183      	str	r3, [r0, #24]
 80069f0:	4619      	mov	r1, r3
 80069f2:	2208      	movs	r2, #8
 80069f4:	305c      	adds	r0, #92	@ 0x5c
 80069f6:	f000 fa2d 	bl	8006e54 <memset>
 80069fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006a30 <std+0x58>)
 80069fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80069fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006a34 <std+0x5c>)
 8006a00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006a02:	4b0d      	ldr	r3, [pc, #52]	@ (8006a38 <std+0x60>)
 8006a04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006a06:	4b0d      	ldr	r3, [pc, #52]	@ (8006a3c <std+0x64>)
 8006a08:	6323      	str	r3, [r4, #48]	@ 0x30
 8006a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a40 <std+0x68>)
 8006a0c:	6224      	str	r4, [r4, #32]
 8006a0e:	429c      	cmp	r4, r3
 8006a10:	d006      	beq.n	8006a20 <std+0x48>
 8006a12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006a16:	4294      	cmp	r4, r2
 8006a18:	d002      	beq.n	8006a20 <std+0x48>
 8006a1a:	33d0      	adds	r3, #208	@ 0xd0
 8006a1c:	429c      	cmp	r4, r3
 8006a1e:	d105      	bne.n	8006a2c <std+0x54>
 8006a20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a28:	f000 baa0 	b.w	8006f6c <__retarget_lock_init_recursive>
 8006a2c:	bd10      	pop	{r4, pc}
 8006a2e:	bf00      	nop
 8006a30:	08006ca5 	.word	0x08006ca5
 8006a34:	08006cc7 	.word	0x08006cc7
 8006a38:	08006cff 	.word	0x08006cff
 8006a3c:	08006d23 	.word	0x08006d23
 8006a40:	200009e8 	.word	0x200009e8

08006a44 <stdio_exit_handler>:
 8006a44:	4a02      	ldr	r2, [pc, #8]	@ (8006a50 <stdio_exit_handler+0xc>)
 8006a46:	4903      	ldr	r1, [pc, #12]	@ (8006a54 <stdio_exit_handler+0x10>)
 8006a48:	4803      	ldr	r0, [pc, #12]	@ (8006a58 <stdio_exit_handler+0x14>)
 8006a4a:	f000 b869 	b.w	8006b20 <_fwalk_sglue>
 8006a4e:	bf00      	nop
 8006a50:	200006a4 	.word	0x200006a4
 8006a54:	08008a0d 	.word	0x08008a0d
 8006a58:	200006b4 	.word	0x200006b4

08006a5c <cleanup_stdio>:
 8006a5c:	6841      	ldr	r1, [r0, #4]
 8006a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8006a90 <cleanup_stdio+0x34>)
 8006a60:	4299      	cmp	r1, r3
 8006a62:	b510      	push	{r4, lr}
 8006a64:	4604      	mov	r4, r0
 8006a66:	d001      	beq.n	8006a6c <cleanup_stdio+0x10>
 8006a68:	f001 ffd0 	bl	8008a0c <_fflush_r>
 8006a6c:	68a1      	ldr	r1, [r4, #8]
 8006a6e:	4b09      	ldr	r3, [pc, #36]	@ (8006a94 <cleanup_stdio+0x38>)
 8006a70:	4299      	cmp	r1, r3
 8006a72:	d002      	beq.n	8006a7a <cleanup_stdio+0x1e>
 8006a74:	4620      	mov	r0, r4
 8006a76:	f001 ffc9 	bl	8008a0c <_fflush_r>
 8006a7a:	68e1      	ldr	r1, [r4, #12]
 8006a7c:	4b06      	ldr	r3, [pc, #24]	@ (8006a98 <cleanup_stdio+0x3c>)
 8006a7e:	4299      	cmp	r1, r3
 8006a80:	d004      	beq.n	8006a8c <cleanup_stdio+0x30>
 8006a82:	4620      	mov	r0, r4
 8006a84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a88:	f001 bfc0 	b.w	8008a0c <_fflush_r>
 8006a8c:	bd10      	pop	{r4, pc}
 8006a8e:	bf00      	nop
 8006a90:	200009e8 	.word	0x200009e8
 8006a94:	20000a50 	.word	0x20000a50
 8006a98:	20000ab8 	.word	0x20000ab8

08006a9c <global_stdio_init.part.0>:
 8006a9c:	b510      	push	{r4, lr}
 8006a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8006acc <global_stdio_init.part.0+0x30>)
 8006aa0:	4c0b      	ldr	r4, [pc, #44]	@ (8006ad0 <global_stdio_init.part.0+0x34>)
 8006aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8006ad4 <global_stdio_init.part.0+0x38>)
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	4620      	mov	r0, r4
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2104      	movs	r1, #4
 8006aac:	f7ff ff94 	bl	80069d8 <std>
 8006ab0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	2109      	movs	r1, #9
 8006ab8:	f7ff ff8e 	bl	80069d8 <std>
 8006abc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006ac0:	2202      	movs	r2, #2
 8006ac2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ac6:	2112      	movs	r1, #18
 8006ac8:	f7ff bf86 	b.w	80069d8 <std>
 8006acc:	20000b20 	.word	0x20000b20
 8006ad0:	200009e8 	.word	0x200009e8
 8006ad4:	08006a45 	.word	0x08006a45

08006ad8 <__sfp_lock_acquire>:
 8006ad8:	4801      	ldr	r0, [pc, #4]	@ (8006ae0 <__sfp_lock_acquire+0x8>)
 8006ada:	f000 ba48 	b.w	8006f6e <__retarget_lock_acquire_recursive>
 8006ade:	bf00      	nop
 8006ae0:	20000b29 	.word	0x20000b29

08006ae4 <__sfp_lock_release>:
 8006ae4:	4801      	ldr	r0, [pc, #4]	@ (8006aec <__sfp_lock_release+0x8>)
 8006ae6:	f000 ba43 	b.w	8006f70 <__retarget_lock_release_recursive>
 8006aea:	bf00      	nop
 8006aec:	20000b29 	.word	0x20000b29

08006af0 <__sinit>:
 8006af0:	b510      	push	{r4, lr}
 8006af2:	4604      	mov	r4, r0
 8006af4:	f7ff fff0 	bl	8006ad8 <__sfp_lock_acquire>
 8006af8:	6a23      	ldr	r3, [r4, #32]
 8006afa:	b11b      	cbz	r3, 8006b04 <__sinit+0x14>
 8006afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b00:	f7ff bff0 	b.w	8006ae4 <__sfp_lock_release>
 8006b04:	4b04      	ldr	r3, [pc, #16]	@ (8006b18 <__sinit+0x28>)
 8006b06:	6223      	str	r3, [r4, #32]
 8006b08:	4b04      	ldr	r3, [pc, #16]	@ (8006b1c <__sinit+0x2c>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d1f5      	bne.n	8006afc <__sinit+0xc>
 8006b10:	f7ff ffc4 	bl	8006a9c <global_stdio_init.part.0>
 8006b14:	e7f2      	b.n	8006afc <__sinit+0xc>
 8006b16:	bf00      	nop
 8006b18:	08006a5d 	.word	0x08006a5d
 8006b1c:	20000b20 	.word	0x20000b20

08006b20 <_fwalk_sglue>:
 8006b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b24:	4607      	mov	r7, r0
 8006b26:	4688      	mov	r8, r1
 8006b28:	4614      	mov	r4, r2
 8006b2a:	2600      	movs	r6, #0
 8006b2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b30:	f1b9 0901 	subs.w	r9, r9, #1
 8006b34:	d505      	bpl.n	8006b42 <_fwalk_sglue+0x22>
 8006b36:	6824      	ldr	r4, [r4, #0]
 8006b38:	2c00      	cmp	r4, #0
 8006b3a:	d1f7      	bne.n	8006b2c <_fwalk_sglue+0xc>
 8006b3c:	4630      	mov	r0, r6
 8006b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b42:	89ab      	ldrh	r3, [r5, #12]
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d907      	bls.n	8006b58 <_fwalk_sglue+0x38>
 8006b48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	d003      	beq.n	8006b58 <_fwalk_sglue+0x38>
 8006b50:	4629      	mov	r1, r5
 8006b52:	4638      	mov	r0, r7
 8006b54:	47c0      	blx	r8
 8006b56:	4306      	orrs	r6, r0
 8006b58:	3568      	adds	r5, #104	@ 0x68
 8006b5a:	e7e9      	b.n	8006b30 <_fwalk_sglue+0x10>

08006b5c <iprintf>:
 8006b5c:	b40f      	push	{r0, r1, r2, r3}
 8006b5e:	b507      	push	{r0, r1, r2, lr}
 8006b60:	4906      	ldr	r1, [pc, #24]	@ (8006b7c <iprintf+0x20>)
 8006b62:	ab04      	add	r3, sp, #16
 8006b64:	6808      	ldr	r0, [r1, #0]
 8006b66:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b6a:	6881      	ldr	r1, [r0, #8]
 8006b6c:	9301      	str	r3, [sp, #4]
 8006b6e:	f001 fdb1 	bl	80086d4 <_vfiprintf_r>
 8006b72:	b003      	add	sp, #12
 8006b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b78:	b004      	add	sp, #16
 8006b7a:	4770      	bx	lr
 8006b7c:	200006b0 	.word	0x200006b0

08006b80 <_puts_r>:
 8006b80:	6a03      	ldr	r3, [r0, #32]
 8006b82:	b570      	push	{r4, r5, r6, lr}
 8006b84:	6884      	ldr	r4, [r0, #8]
 8006b86:	4605      	mov	r5, r0
 8006b88:	460e      	mov	r6, r1
 8006b8a:	b90b      	cbnz	r3, 8006b90 <_puts_r+0x10>
 8006b8c:	f7ff ffb0 	bl	8006af0 <__sinit>
 8006b90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b92:	07db      	lsls	r3, r3, #31
 8006b94:	d405      	bmi.n	8006ba2 <_puts_r+0x22>
 8006b96:	89a3      	ldrh	r3, [r4, #12]
 8006b98:	0598      	lsls	r0, r3, #22
 8006b9a:	d402      	bmi.n	8006ba2 <_puts_r+0x22>
 8006b9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b9e:	f000 f9e6 	bl	8006f6e <__retarget_lock_acquire_recursive>
 8006ba2:	89a3      	ldrh	r3, [r4, #12]
 8006ba4:	0719      	lsls	r1, r3, #28
 8006ba6:	d502      	bpl.n	8006bae <_puts_r+0x2e>
 8006ba8:	6923      	ldr	r3, [r4, #16]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d135      	bne.n	8006c1a <_puts_r+0x9a>
 8006bae:	4621      	mov	r1, r4
 8006bb0:	4628      	mov	r0, r5
 8006bb2:	f000 f8f9 	bl	8006da8 <__swsetup_r>
 8006bb6:	b380      	cbz	r0, 8006c1a <_puts_r+0x9a>
 8006bb8:	f04f 35ff 	mov.w	r5, #4294967295
 8006bbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bbe:	07da      	lsls	r2, r3, #31
 8006bc0:	d405      	bmi.n	8006bce <_puts_r+0x4e>
 8006bc2:	89a3      	ldrh	r3, [r4, #12]
 8006bc4:	059b      	lsls	r3, r3, #22
 8006bc6:	d402      	bmi.n	8006bce <_puts_r+0x4e>
 8006bc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bca:	f000 f9d1 	bl	8006f70 <__retarget_lock_release_recursive>
 8006bce:	4628      	mov	r0, r5
 8006bd0:	bd70      	pop	{r4, r5, r6, pc}
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	da04      	bge.n	8006be0 <_puts_r+0x60>
 8006bd6:	69a2      	ldr	r2, [r4, #24]
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	dc17      	bgt.n	8006c0c <_puts_r+0x8c>
 8006bdc:	290a      	cmp	r1, #10
 8006bde:	d015      	beq.n	8006c0c <_puts_r+0x8c>
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	1c5a      	adds	r2, r3, #1
 8006be4:	6022      	str	r2, [r4, #0]
 8006be6:	7019      	strb	r1, [r3, #0]
 8006be8:	68a3      	ldr	r3, [r4, #8]
 8006bea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	60a3      	str	r3, [r4, #8]
 8006bf2:	2900      	cmp	r1, #0
 8006bf4:	d1ed      	bne.n	8006bd2 <_puts_r+0x52>
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	da11      	bge.n	8006c1e <_puts_r+0x9e>
 8006bfa:	4622      	mov	r2, r4
 8006bfc:	210a      	movs	r1, #10
 8006bfe:	4628      	mov	r0, r5
 8006c00:	f000 f893 	bl	8006d2a <__swbuf_r>
 8006c04:	3001      	adds	r0, #1
 8006c06:	d0d7      	beq.n	8006bb8 <_puts_r+0x38>
 8006c08:	250a      	movs	r5, #10
 8006c0a:	e7d7      	b.n	8006bbc <_puts_r+0x3c>
 8006c0c:	4622      	mov	r2, r4
 8006c0e:	4628      	mov	r0, r5
 8006c10:	f000 f88b 	bl	8006d2a <__swbuf_r>
 8006c14:	3001      	adds	r0, #1
 8006c16:	d1e7      	bne.n	8006be8 <_puts_r+0x68>
 8006c18:	e7ce      	b.n	8006bb8 <_puts_r+0x38>
 8006c1a:	3e01      	subs	r6, #1
 8006c1c:	e7e4      	b.n	8006be8 <_puts_r+0x68>
 8006c1e:	6823      	ldr	r3, [r4, #0]
 8006c20:	1c5a      	adds	r2, r3, #1
 8006c22:	6022      	str	r2, [r4, #0]
 8006c24:	220a      	movs	r2, #10
 8006c26:	701a      	strb	r2, [r3, #0]
 8006c28:	e7ee      	b.n	8006c08 <_puts_r+0x88>
	...

08006c2c <puts>:
 8006c2c:	4b02      	ldr	r3, [pc, #8]	@ (8006c38 <puts+0xc>)
 8006c2e:	4601      	mov	r1, r0
 8006c30:	6818      	ldr	r0, [r3, #0]
 8006c32:	f7ff bfa5 	b.w	8006b80 <_puts_r>
 8006c36:	bf00      	nop
 8006c38:	200006b0 	.word	0x200006b0

08006c3c <sniprintf>:
 8006c3c:	b40c      	push	{r2, r3}
 8006c3e:	b530      	push	{r4, r5, lr}
 8006c40:	4b17      	ldr	r3, [pc, #92]	@ (8006ca0 <sniprintf+0x64>)
 8006c42:	1e0c      	subs	r4, r1, #0
 8006c44:	681d      	ldr	r5, [r3, #0]
 8006c46:	b09d      	sub	sp, #116	@ 0x74
 8006c48:	da08      	bge.n	8006c5c <sniprintf+0x20>
 8006c4a:	238b      	movs	r3, #139	@ 0x8b
 8006c4c:	602b      	str	r3, [r5, #0]
 8006c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c52:	b01d      	add	sp, #116	@ 0x74
 8006c54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c58:	b002      	add	sp, #8
 8006c5a:	4770      	bx	lr
 8006c5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006c60:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006c64:	bf14      	ite	ne
 8006c66:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006c6a:	4623      	moveq	r3, r4
 8006c6c:	9304      	str	r3, [sp, #16]
 8006c6e:	9307      	str	r3, [sp, #28]
 8006c70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006c74:	9002      	str	r0, [sp, #8]
 8006c76:	9006      	str	r0, [sp, #24]
 8006c78:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006c7c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006c7e:	ab21      	add	r3, sp, #132	@ 0x84
 8006c80:	a902      	add	r1, sp, #8
 8006c82:	4628      	mov	r0, r5
 8006c84:	9301      	str	r3, [sp, #4]
 8006c86:	f001 fbff 	bl	8008488 <_svfiprintf_r>
 8006c8a:	1c43      	adds	r3, r0, #1
 8006c8c:	bfbc      	itt	lt
 8006c8e:	238b      	movlt	r3, #139	@ 0x8b
 8006c90:	602b      	strlt	r3, [r5, #0]
 8006c92:	2c00      	cmp	r4, #0
 8006c94:	d0dd      	beq.n	8006c52 <sniprintf+0x16>
 8006c96:	9b02      	ldr	r3, [sp, #8]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	701a      	strb	r2, [r3, #0]
 8006c9c:	e7d9      	b.n	8006c52 <sniprintf+0x16>
 8006c9e:	bf00      	nop
 8006ca0:	200006b0 	.word	0x200006b0

08006ca4 <__sread>:
 8006ca4:	b510      	push	{r4, lr}
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cac:	f000 f900 	bl	8006eb0 <_read_r>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	bfab      	itete	ge
 8006cb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006cb6:	89a3      	ldrhlt	r3, [r4, #12]
 8006cb8:	181b      	addge	r3, r3, r0
 8006cba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006cbe:	bfac      	ite	ge
 8006cc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006cc2:	81a3      	strhlt	r3, [r4, #12]
 8006cc4:	bd10      	pop	{r4, pc}

08006cc6 <__swrite>:
 8006cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cca:	461f      	mov	r7, r3
 8006ccc:	898b      	ldrh	r3, [r1, #12]
 8006cce:	05db      	lsls	r3, r3, #23
 8006cd0:	4605      	mov	r5, r0
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	4616      	mov	r6, r2
 8006cd6:	d505      	bpl.n	8006ce4 <__swrite+0x1e>
 8006cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cdc:	2302      	movs	r3, #2
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f000 f8d4 	bl	8006e8c <_lseek_r>
 8006ce4:	89a3      	ldrh	r3, [r4, #12]
 8006ce6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006cee:	81a3      	strh	r3, [r4, #12]
 8006cf0:	4632      	mov	r2, r6
 8006cf2:	463b      	mov	r3, r7
 8006cf4:	4628      	mov	r0, r5
 8006cf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cfa:	f000 b8fb 	b.w	8006ef4 <_write_r>

08006cfe <__sseek>:
 8006cfe:	b510      	push	{r4, lr}
 8006d00:	460c      	mov	r4, r1
 8006d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d06:	f000 f8c1 	bl	8006e8c <_lseek_r>
 8006d0a:	1c43      	adds	r3, r0, #1
 8006d0c:	89a3      	ldrh	r3, [r4, #12]
 8006d0e:	bf15      	itete	ne
 8006d10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006d12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006d16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006d1a:	81a3      	strheq	r3, [r4, #12]
 8006d1c:	bf18      	it	ne
 8006d1e:	81a3      	strhne	r3, [r4, #12]
 8006d20:	bd10      	pop	{r4, pc}

08006d22 <__sclose>:
 8006d22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d26:	f000 b8a1 	b.w	8006e6c <_close_r>

08006d2a <__swbuf_r>:
 8006d2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d2c:	460e      	mov	r6, r1
 8006d2e:	4614      	mov	r4, r2
 8006d30:	4605      	mov	r5, r0
 8006d32:	b118      	cbz	r0, 8006d3c <__swbuf_r+0x12>
 8006d34:	6a03      	ldr	r3, [r0, #32]
 8006d36:	b90b      	cbnz	r3, 8006d3c <__swbuf_r+0x12>
 8006d38:	f7ff feda 	bl	8006af0 <__sinit>
 8006d3c:	69a3      	ldr	r3, [r4, #24]
 8006d3e:	60a3      	str	r3, [r4, #8]
 8006d40:	89a3      	ldrh	r3, [r4, #12]
 8006d42:	071a      	lsls	r2, r3, #28
 8006d44:	d501      	bpl.n	8006d4a <__swbuf_r+0x20>
 8006d46:	6923      	ldr	r3, [r4, #16]
 8006d48:	b943      	cbnz	r3, 8006d5c <__swbuf_r+0x32>
 8006d4a:	4621      	mov	r1, r4
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	f000 f82b 	bl	8006da8 <__swsetup_r>
 8006d52:	b118      	cbz	r0, 8006d5c <__swbuf_r+0x32>
 8006d54:	f04f 37ff 	mov.w	r7, #4294967295
 8006d58:	4638      	mov	r0, r7
 8006d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d5c:	6823      	ldr	r3, [r4, #0]
 8006d5e:	6922      	ldr	r2, [r4, #16]
 8006d60:	1a98      	subs	r0, r3, r2
 8006d62:	6963      	ldr	r3, [r4, #20]
 8006d64:	b2f6      	uxtb	r6, r6
 8006d66:	4283      	cmp	r3, r0
 8006d68:	4637      	mov	r7, r6
 8006d6a:	dc05      	bgt.n	8006d78 <__swbuf_r+0x4e>
 8006d6c:	4621      	mov	r1, r4
 8006d6e:	4628      	mov	r0, r5
 8006d70:	f001 fe4c 	bl	8008a0c <_fflush_r>
 8006d74:	2800      	cmp	r0, #0
 8006d76:	d1ed      	bne.n	8006d54 <__swbuf_r+0x2a>
 8006d78:	68a3      	ldr	r3, [r4, #8]
 8006d7a:	3b01      	subs	r3, #1
 8006d7c:	60a3      	str	r3, [r4, #8]
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	1c5a      	adds	r2, r3, #1
 8006d82:	6022      	str	r2, [r4, #0]
 8006d84:	701e      	strb	r6, [r3, #0]
 8006d86:	6962      	ldr	r2, [r4, #20]
 8006d88:	1c43      	adds	r3, r0, #1
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d004      	beq.n	8006d98 <__swbuf_r+0x6e>
 8006d8e:	89a3      	ldrh	r3, [r4, #12]
 8006d90:	07db      	lsls	r3, r3, #31
 8006d92:	d5e1      	bpl.n	8006d58 <__swbuf_r+0x2e>
 8006d94:	2e0a      	cmp	r6, #10
 8006d96:	d1df      	bne.n	8006d58 <__swbuf_r+0x2e>
 8006d98:	4621      	mov	r1, r4
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	f001 fe36 	bl	8008a0c <_fflush_r>
 8006da0:	2800      	cmp	r0, #0
 8006da2:	d0d9      	beq.n	8006d58 <__swbuf_r+0x2e>
 8006da4:	e7d6      	b.n	8006d54 <__swbuf_r+0x2a>
	...

08006da8 <__swsetup_r>:
 8006da8:	b538      	push	{r3, r4, r5, lr}
 8006daa:	4b29      	ldr	r3, [pc, #164]	@ (8006e50 <__swsetup_r+0xa8>)
 8006dac:	4605      	mov	r5, r0
 8006dae:	6818      	ldr	r0, [r3, #0]
 8006db0:	460c      	mov	r4, r1
 8006db2:	b118      	cbz	r0, 8006dbc <__swsetup_r+0x14>
 8006db4:	6a03      	ldr	r3, [r0, #32]
 8006db6:	b90b      	cbnz	r3, 8006dbc <__swsetup_r+0x14>
 8006db8:	f7ff fe9a 	bl	8006af0 <__sinit>
 8006dbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dc0:	0719      	lsls	r1, r3, #28
 8006dc2:	d422      	bmi.n	8006e0a <__swsetup_r+0x62>
 8006dc4:	06da      	lsls	r2, r3, #27
 8006dc6:	d407      	bmi.n	8006dd8 <__swsetup_r+0x30>
 8006dc8:	2209      	movs	r2, #9
 8006dca:	602a      	str	r2, [r5, #0]
 8006dcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dd0:	81a3      	strh	r3, [r4, #12]
 8006dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd6:	e033      	b.n	8006e40 <__swsetup_r+0x98>
 8006dd8:	0758      	lsls	r0, r3, #29
 8006dda:	d512      	bpl.n	8006e02 <__swsetup_r+0x5a>
 8006ddc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006dde:	b141      	cbz	r1, 8006df2 <__swsetup_r+0x4a>
 8006de0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006de4:	4299      	cmp	r1, r3
 8006de6:	d002      	beq.n	8006dee <__swsetup_r+0x46>
 8006de8:	4628      	mov	r0, r5
 8006dea:	f000 ff1d 	bl	8007c28 <_free_r>
 8006dee:	2300      	movs	r3, #0
 8006df0:	6363      	str	r3, [r4, #52]	@ 0x34
 8006df2:	89a3      	ldrh	r3, [r4, #12]
 8006df4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006df8:	81a3      	strh	r3, [r4, #12]
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	6063      	str	r3, [r4, #4]
 8006dfe:	6923      	ldr	r3, [r4, #16]
 8006e00:	6023      	str	r3, [r4, #0]
 8006e02:	89a3      	ldrh	r3, [r4, #12]
 8006e04:	f043 0308 	orr.w	r3, r3, #8
 8006e08:	81a3      	strh	r3, [r4, #12]
 8006e0a:	6923      	ldr	r3, [r4, #16]
 8006e0c:	b94b      	cbnz	r3, 8006e22 <__swsetup_r+0x7a>
 8006e0e:	89a3      	ldrh	r3, [r4, #12]
 8006e10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006e14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e18:	d003      	beq.n	8006e22 <__swsetup_r+0x7a>
 8006e1a:	4621      	mov	r1, r4
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	f001 fe43 	bl	8008aa8 <__smakebuf_r>
 8006e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e26:	f013 0201 	ands.w	r2, r3, #1
 8006e2a:	d00a      	beq.n	8006e42 <__swsetup_r+0x9a>
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	60a2      	str	r2, [r4, #8]
 8006e30:	6962      	ldr	r2, [r4, #20]
 8006e32:	4252      	negs	r2, r2
 8006e34:	61a2      	str	r2, [r4, #24]
 8006e36:	6922      	ldr	r2, [r4, #16]
 8006e38:	b942      	cbnz	r2, 8006e4c <__swsetup_r+0xa4>
 8006e3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006e3e:	d1c5      	bne.n	8006dcc <__swsetup_r+0x24>
 8006e40:	bd38      	pop	{r3, r4, r5, pc}
 8006e42:	0799      	lsls	r1, r3, #30
 8006e44:	bf58      	it	pl
 8006e46:	6962      	ldrpl	r2, [r4, #20]
 8006e48:	60a2      	str	r2, [r4, #8]
 8006e4a:	e7f4      	b.n	8006e36 <__swsetup_r+0x8e>
 8006e4c:	2000      	movs	r0, #0
 8006e4e:	e7f7      	b.n	8006e40 <__swsetup_r+0x98>
 8006e50:	200006b0 	.word	0x200006b0

08006e54 <memset>:
 8006e54:	4402      	add	r2, r0
 8006e56:	4603      	mov	r3, r0
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d100      	bne.n	8006e5e <memset+0xa>
 8006e5c:	4770      	bx	lr
 8006e5e:	f803 1b01 	strb.w	r1, [r3], #1
 8006e62:	e7f9      	b.n	8006e58 <memset+0x4>

08006e64 <_localeconv_r>:
 8006e64:	4800      	ldr	r0, [pc, #0]	@ (8006e68 <_localeconv_r+0x4>)
 8006e66:	4770      	bx	lr
 8006e68:	200007f0 	.word	0x200007f0

08006e6c <_close_r>:
 8006e6c:	b538      	push	{r3, r4, r5, lr}
 8006e6e:	4d06      	ldr	r5, [pc, #24]	@ (8006e88 <_close_r+0x1c>)
 8006e70:	2300      	movs	r3, #0
 8006e72:	4604      	mov	r4, r0
 8006e74:	4608      	mov	r0, r1
 8006e76:	602b      	str	r3, [r5, #0]
 8006e78:	f7fa fa39 	bl	80012ee <_close>
 8006e7c:	1c43      	adds	r3, r0, #1
 8006e7e:	d102      	bne.n	8006e86 <_close_r+0x1a>
 8006e80:	682b      	ldr	r3, [r5, #0]
 8006e82:	b103      	cbz	r3, 8006e86 <_close_r+0x1a>
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	bd38      	pop	{r3, r4, r5, pc}
 8006e88:	20000b24 	.word	0x20000b24

08006e8c <_lseek_r>:
 8006e8c:	b538      	push	{r3, r4, r5, lr}
 8006e8e:	4d07      	ldr	r5, [pc, #28]	@ (8006eac <_lseek_r+0x20>)
 8006e90:	4604      	mov	r4, r0
 8006e92:	4608      	mov	r0, r1
 8006e94:	4611      	mov	r1, r2
 8006e96:	2200      	movs	r2, #0
 8006e98:	602a      	str	r2, [r5, #0]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	f7fa fa4e 	bl	800133c <_lseek>
 8006ea0:	1c43      	adds	r3, r0, #1
 8006ea2:	d102      	bne.n	8006eaa <_lseek_r+0x1e>
 8006ea4:	682b      	ldr	r3, [r5, #0]
 8006ea6:	b103      	cbz	r3, 8006eaa <_lseek_r+0x1e>
 8006ea8:	6023      	str	r3, [r4, #0]
 8006eaa:	bd38      	pop	{r3, r4, r5, pc}
 8006eac:	20000b24 	.word	0x20000b24

08006eb0 <_read_r>:
 8006eb0:	b538      	push	{r3, r4, r5, lr}
 8006eb2:	4d07      	ldr	r5, [pc, #28]	@ (8006ed0 <_read_r+0x20>)
 8006eb4:	4604      	mov	r4, r0
 8006eb6:	4608      	mov	r0, r1
 8006eb8:	4611      	mov	r1, r2
 8006eba:	2200      	movs	r2, #0
 8006ebc:	602a      	str	r2, [r5, #0]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	f7fa f9dc 	bl	800127c <_read>
 8006ec4:	1c43      	adds	r3, r0, #1
 8006ec6:	d102      	bne.n	8006ece <_read_r+0x1e>
 8006ec8:	682b      	ldr	r3, [r5, #0]
 8006eca:	b103      	cbz	r3, 8006ece <_read_r+0x1e>
 8006ecc:	6023      	str	r3, [r4, #0]
 8006ece:	bd38      	pop	{r3, r4, r5, pc}
 8006ed0:	20000b24 	.word	0x20000b24

08006ed4 <_sbrk_r>:
 8006ed4:	b538      	push	{r3, r4, r5, lr}
 8006ed6:	4d06      	ldr	r5, [pc, #24]	@ (8006ef0 <_sbrk_r+0x1c>)
 8006ed8:	2300      	movs	r3, #0
 8006eda:	4604      	mov	r4, r0
 8006edc:	4608      	mov	r0, r1
 8006ede:	602b      	str	r3, [r5, #0]
 8006ee0:	f7fa fa3a 	bl	8001358 <_sbrk>
 8006ee4:	1c43      	adds	r3, r0, #1
 8006ee6:	d102      	bne.n	8006eee <_sbrk_r+0x1a>
 8006ee8:	682b      	ldr	r3, [r5, #0]
 8006eea:	b103      	cbz	r3, 8006eee <_sbrk_r+0x1a>
 8006eec:	6023      	str	r3, [r4, #0]
 8006eee:	bd38      	pop	{r3, r4, r5, pc}
 8006ef0:	20000b24 	.word	0x20000b24

08006ef4 <_write_r>:
 8006ef4:	b538      	push	{r3, r4, r5, lr}
 8006ef6:	4d07      	ldr	r5, [pc, #28]	@ (8006f14 <_write_r+0x20>)
 8006ef8:	4604      	mov	r4, r0
 8006efa:	4608      	mov	r0, r1
 8006efc:	4611      	mov	r1, r2
 8006efe:	2200      	movs	r2, #0
 8006f00:	602a      	str	r2, [r5, #0]
 8006f02:	461a      	mov	r2, r3
 8006f04:	f7fa f9d7 	bl	80012b6 <_write>
 8006f08:	1c43      	adds	r3, r0, #1
 8006f0a:	d102      	bne.n	8006f12 <_write_r+0x1e>
 8006f0c:	682b      	ldr	r3, [r5, #0]
 8006f0e:	b103      	cbz	r3, 8006f12 <_write_r+0x1e>
 8006f10:	6023      	str	r3, [r4, #0]
 8006f12:	bd38      	pop	{r3, r4, r5, pc}
 8006f14:	20000b24 	.word	0x20000b24

08006f18 <__errno>:
 8006f18:	4b01      	ldr	r3, [pc, #4]	@ (8006f20 <__errno+0x8>)
 8006f1a:	6818      	ldr	r0, [r3, #0]
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	200006b0 	.word	0x200006b0

08006f24 <__libc_init_array>:
 8006f24:	b570      	push	{r4, r5, r6, lr}
 8006f26:	4d0d      	ldr	r5, [pc, #52]	@ (8006f5c <__libc_init_array+0x38>)
 8006f28:	4c0d      	ldr	r4, [pc, #52]	@ (8006f60 <__libc_init_array+0x3c>)
 8006f2a:	1b64      	subs	r4, r4, r5
 8006f2c:	10a4      	asrs	r4, r4, #2
 8006f2e:	2600      	movs	r6, #0
 8006f30:	42a6      	cmp	r6, r4
 8006f32:	d109      	bne.n	8006f48 <__libc_init_array+0x24>
 8006f34:	4d0b      	ldr	r5, [pc, #44]	@ (8006f64 <__libc_init_array+0x40>)
 8006f36:	4c0c      	ldr	r4, [pc, #48]	@ (8006f68 <__libc_init_array+0x44>)
 8006f38:	f001 fede 	bl	8008cf8 <_init>
 8006f3c:	1b64      	subs	r4, r4, r5
 8006f3e:	10a4      	asrs	r4, r4, #2
 8006f40:	2600      	movs	r6, #0
 8006f42:	42a6      	cmp	r6, r4
 8006f44:	d105      	bne.n	8006f52 <__libc_init_array+0x2e>
 8006f46:	bd70      	pop	{r4, r5, r6, pc}
 8006f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f4c:	4798      	blx	r3
 8006f4e:	3601      	adds	r6, #1
 8006f50:	e7ee      	b.n	8006f30 <__libc_init_array+0xc>
 8006f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f56:	4798      	blx	r3
 8006f58:	3601      	adds	r6, #1
 8006f5a:	e7f2      	b.n	8006f42 <__libc_init_array+0x1e>
 8006f5c:	080095b8 	.word	0x080095b8
 8006f60:	080095b8 	.word	0x080095b8
 8006f64:	080095b8 	.word	0x080095b8
 8006f68:	080095bc 	.word	0x080095bc

08006f6c <__retarget_lock_init_recursive>:
 8006f6c:	4770      	bx	lr

08006f6e <__retarget_lock_acquire_recursive>:
 8006f6e:	4770      	bx	lr

08006f70 <__retarget_lock_release_recursive>:
 8006f70:	4770      	bx	lr

08006f72 <memcpy>:
 8006f72:	440a      	add	r2, r1
 8006f74:	4291      	cmp	r1, r2
 8006f76:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f7a:	d100      	bne.n	8006f7e <memcpy+0xc>
 8006f7c:	4770      	bx	lr
 8006f7e:	b510      	push	{r4, lr}
 8006f80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f88:	4291      	cmp	r1, r2
 8006f8a:	d1f9      	bne.n	8006f80 <memcpy+0xe>
 8006f8c:	bd10      	pop	{r4, pc}

08006f8e <quorem>:
 8006f8e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f92:	6903      	ldr	r3, [r0, #16]
 8006f94:	690c      	ldr	r4, [r1, #16]
 8006f96:	42a3      	cmp	r3, r4
 8006f98:	4607      	mov	r7, r0
 8006f9a:	db7e      	blt.n	800709a <quorem+0x10c>
 8006f9c:	3c01      	subs	r4, #1
 8006f9e:	f101 0814 	add.w	r8, r1, #20
 8006fa2:	00a3      	lsls	r3, r4, #2
 8006fa4:	f100 0514 	add.w	r5, r0, #20
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fae:	9301      	str	r3, [sp, #4]
 8006fb0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fc0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fc4:	d32e      	bcc.n	8007024 <quorem+0x96>
 8006fc6:	f04f 0a00 	mov.w	sl, #0
 8006fca:	46c4      	mov	ip, r8
 8006fcc:	46ae      	mov	lr, r5
 8006fce:	46d3      	mov	fp, sl
 8006fd0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006fd4:	b298      	uxth	r0, r3
 8006fd6:	fb06 a000 	mla	r0, r6, r0, sl
 8006fda:	0c02      	lsrs	r2, r0, #16
 8006fdc:	0c1b      	lsrs	r3, r3, #16
 8006fde:	fb06 2303 	mla	r3, r6, r3, r2
 8006fe2:	f8de 2000 	ldr.w	r2, [lr]
 8006fe6:	b280      	uxth	r0, r0
 8006fe8:	b292      	uxth	r2, r2
 8006fea:	1a12      	subs	r2, r2, r0
 8006fec:	445a      	add	r2, fp
 8006fee:	f8de 0000 	ldr.w	r0, [lr]
 8006ff2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006ffc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007000:	b292      	uxth	r2, r2
 8007002:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007006:	45e1      	cmp	r9, ip
 8007008:	f84e 2b04 	str.w	r2, [lr], #4
 800700c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007010:	d2de      	bcs.n	8006fd0 <quorem+0x42>
 8007012:	9b00      	ldr	r3, [sp, #0]
 8007014:	58eb      	ldr	r3, [r5, r3]
 8007016:	b92b      	cbnz	r3, 8007024 <quorem+0x96>
 8007018:	9b01      	ldr	r3, [sp, #4]
 800701a:	3b04      	subs	r3, #4
 800701c:	429d      	cmp	r5, r3
 800701e:	461a      	mov	r2, r3
 8007020:	d32f      	bcc.n	8007082 <quorem+0xf4>
 8007022:	613c      	str	r4, [r7, #16]
 8007024:	4638      	mov	r0, r7
 8007026:	f001 f8c3 	bl	80081b0 <__mcmp>
 800702a:	2800      	cmp	r0, #0
 800702c:	db25      	blt.n	800707a <quorem+0xec>
 800702e:	4629      	mov	r1, r5
 8007030:	2000      	movs	r0, #0
 8007032:	f858 2b04 	ldr.w	r2, [r8], #4
 8007036:	f8d1 c000 	ldr.w	ip, [r1]
 800703a:	fa1f fe82 	uxth.w	lr, r2
 800703e:	fa1f f38c 	uxth.w	r3, ip
 8007042:	eba3 030e 	sub.w	r3, r3, lr
 8007046:	4403      	add	r3, r0
 8007048:	0c12      	lsrs	r2, r2, #16
 800704a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800704e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007052:	b29b      	uxth	r3, r3
 8007054:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007058:	45c1      	cmp	r9, r8
 800705a:	f841 3b04 	str.w	r3, [r1], #4
 800705e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007062:	d2e6      	bcs.n	8007032 <quorem+0xa4>
 8007064:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007068:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800706c:	b922      	cbnz	r2, 8007078 <quorem+0xea>
 800706e:	3b04      	subs	r3, #4
 8007070:	429d      	cmp	r5, r3
 8007072:	461a      	mov	r2, r3
 8007074:	d30b      	bcc.n	800708e <quorem+0x100>
 8007076:	613c      	str	r4, [r7, #16]
 8007078:	3601      	adds	r6, #1
 800707a:	4630      	mov	r0, r6
 800707c:	b003      	add	sp, #12
 800707e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007082:	6812      	ldr	r2, [r2, #0]
 8007084:	3b04      	subs	r3, #4
 8007086:	2a00      	cmp	r2, #0
 8007088:	d1cb      	bne.n	8007022 <quorem+0x94>
 800708a:	3c01      	subs	r4, #1
 800708c:	e7c6      	b.n	800701c <quorem+0x8e>
 800708e:	6812      	ldr	r2, [r2, #0]
 8007090:	3b04      	subs	r3, #4
 8007092:	2a00      	cmp	r2, #0
 8007094:	d1ef      	bne.n	8007076 <quorem+0xe8>
 8007096:	3c01      	subs	r4, #1
 8007098:	e7ea      	b.n	8007070 <quorem+0xe2>
 800709a:	2000      	movs	r0, #0
 800709c:	e7ee      	b.n	800707c <quorem+0xee>
	...

080070a0 <_dtoa_r>:
 80070a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070a4:	69c7      	ldr	r7, [r0, #28]
 80070a6:	b099      	sub	sp, #100	@ 0x64
 80070a8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80070ac:	ec55 4b10 	vmov	r4, r5, d0
 80070b0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80070b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80070b4:	4683      	mov	fp, r0
 80070b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80070b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070ba:	b97f      	cbnz	r7, 80070dc <_dtoa_r+0x3c>
 80070bc:	2010      	movs	r0, #16
 80070be:	f7fe ff4f 	bl	8005f60 <malloc>
 80070c2:	4602      	mov	r2, r0
 80070c4:	f8cb 001c 	str.w	r0, [fp, #28]
 80070c8:	b920      	cbnz	r0, 80070d4 <_dtoa_r+0x34>
 80070ca:	4ba7      	ldr	r3, [pc, #668]	@ (8007368 <_dtoa_r+0x2c8>)
 80070cc:	21ef      	movs	r1, #239	@ 0xef
 80070ce:	48a7      	ldr	r0, [pc, #668]	@ (800736c <_dtoa_r+0x2cc>)
 80070d0:	f001 fd62 	bl	8008b98 <__assert_func>
 80070d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80070d8:	6007      	str	r7, [r0, #0]
 80070da:	60c7      	str	r7, [r0, #12]
 80070dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80070e0:	6819      	ldr	r1, [r3, #0]
 80070e2:	b159      	cbz	r1, 80070fc <_dtoa_r+0x5c>
 80070e4:	685a      	ldr	r2, [r3, #4]
 80070e6:	604a      	str	r2, [r1, #4]
 80070e8:	2301      	movs	r3, #1
 80070ea:	4093      	lsls	r3, r2
 80070ec:	608b      	str	r3, [r1, #8]
 80070ee:	4658      	mov	r0, fp
 80070f0:	f000 fe24 	bl	8007d3c <_Bfree>
 80070f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80070f8:	2200      	movs	r2, #0
 80070fa:	601a      	str	r2, [r3, #0]
 80070fc:	1e2b      	subs	r3, r5, #0
 80070fe:	bfb9      	ittee	lt
 8007100:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007104:	9303      	strlt	r3, [sp, #12]
 8007106:	2300      	movge	r3, #0
 8007108:	6033      	strge	r3, [r6, #0]
 800710a:	9f03      	ldr	r7, [sp, #12]
 800710c:	4b98      	ldr	r3, [pc, #608]	@ (8007370 <_dtoa_r+0x2d0>)
 800710e:	bfbc      	itt	lt
 8007110:	2201      	movlt	r2, #1
 8007112:	6032      	strlt	r2, [r6, #0]
 8007114:	43bb      	bics	r3, r7
 8007116:	d112      	bne.n	800713e <_dtoa_r+0x9e>
 8007118:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800711a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800711e:	6013      	str	r3, [r2, #0]
 8007120:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007124:	4323      	orrs	r3, r4
 8007126:	f000 854d 	beq.w	8007bc4 <_dtoa_r+0xb24>
 800712a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800712c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007384 <_dtoa_r+0x2e4>
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 854f 	beq.w	8007bd4 <_dtoa_r+0xb34>
 8007136:	f10a 0303 	add.w	r3, sl, #3
 800713a:	f000 bd49 	b.w	8007bd0 <_dtoa_r+0xb30>
 800713e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007142:	2200      	movs	r2, #0
 8007144:	ec51 0b17 	vmov	r0, r1, d7
 8007148:	2300      	movs	r3, #0
 800714a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800714e:	f7f9 fccb 	bl	8000ae8 <__aeabi_dcmpeq>
 8007152:	4680      	mov	r8, r0
 8007154:	b158      	cbz	r0, 800716e <_dtoa_r+0xce>
 8007156:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007158:	2301      	movs	r3, #1
 800715a:	6013      	str	r3, [r2, #0]
 800715c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800715e:	b113      	cbz	r3, 8007166 <_dtoa_r+0xc6>
 8007160:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007162:	4b84      	ldr	r3, [pc, #528]	@ (8007374 <_dtoa_r+0x2d4>)
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007388 <_dtoa_r+0x2e8>
 800716a:	f000 bd33 	b.w	8007bd4 <_dtoa_r+0xb34>
 800716e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007172:	aa16      	add	r2, sp, #88	@ 0x58
 8007174:	a917      	add	r1, sp, #92	@ 0x5c
 8007176:	4658      	mov	r0, fp
 8007178:	f001 f8ca 	bl	8008310 <__d2b>
 800717c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007180:	4681      	mov	r9, r0
 8007182:	2e00      	cmp	r6, #0
 8007184:	d077      	beq.n	8007276 <_dtoa_r+0x1d6>
 8007186:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007188:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800718c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007190:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007194:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007198:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800719c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80071a0:	4619      	mov	r1, r3
 80071a2:	2200      	movs	r2, #0
 80071a4:	4b74      	ldr	r3, [pc, #464]	@ (8007378 <_dtoa_r+0x2d8>)
 80071a6:	f7f9 f87f 	bl	80002a8 <__aeabi_dsub>
 80071aa:	a369      	add	r3, pc, #420	@ (adr r3, 8007350 <_dtoa_r+0x2b0>)
 80071ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b0:	f7f9 fa32 	bl	8000618 <__aeabi_dmul>
 80071b4:	a368      	add	r3, pc, #416	@ (adr r3, 8007358 <_dtoa_r+0x2b8>)
 80071b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ba:	f7f9 f877 	bl	80002ac <__adddf3>
 80071be:	4604      	mov	r4, r0
 80071c0:	4630      	mov	r0, r6
 80071c2:	460d      	mov	r5, r1
 80071c4:	f7f9 f9be 	bl	8000544 <__aeabi_i2d>
 80071c8:	a365      	add	r3, pc, #404	@ (adr r3, 8007360 <_dtoa_r+0x2c0>)
 80071ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ce:	f7f9 fa23 	bl	8000618 <__aeabi_dmul>
 80071d2:	4602      	mov	r2, r0
 80071d4:	460b      	mov	r3, r1
 80071d6:	4620      	mov	r0, r4
 80071d8:	4629      	mov	r1, r5
 80071da:	f7f9 f867 	bl	80002ac <__adddf3>
 80071de:	4604      	mov	r4, r0
 80071e0:	460d      	mov	r5, r1
 80071e2:	f7f9 fcc9 	bl	8000b78 <__aeabi_d2iz>
 80071e6:	2200      	movs	r2, #0
 80071e8:	4607      	mov	r7, r0
 80071ea:	2300      	movs	r3, #0
 80071ec:	4620      	mov	r0, r4
 80071ee:	4629      	mov	r1, r5
 80071f0:	f7f9 fc84 	bl	8000afc <__aeabi_dcmplt>
 80071f4:	b140      	cbz	r0, 8007208 <_dtoa_r+0x168>
 80071f6:	4638      	mov	r0, r7
 80071f8:	f7f9 f9a4 	bl	8000544 <__aeabi_i2d>
 80071fc:	4622      	mov	r2, r4
 80071fe:	462b      	mov	r3, r5
 8007200:	f7f9 fc72 	bl	8000ae8 <__aeabi_dcmpeq>
 8007204:	b900      	cbnz	r0, 8007208 <_dtoa_r+0x168>
 8007206:	3f01      	subs	r7, #1
 8007208:	2f16      	cmp	r7, #22
 800720a:	d851      	bhi.n	80072b0 <_dtoa_r+0x210>
 800720c:	4b5b      	ldr	r3, [pc, #364]	@ (800737c <_dtoa_r+0x2dc>)
 800720e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007216:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800721a:	f7f9 fc6f 	bl	8000afc <__aeabi_dcmplt>
 800721e:	2800      	cmp	r0, #0
 8007220:	d048      	beq.n	80072b4 <_dtoa_r+0x214>
 8007222:	3f01      	subs	r7, #1
 8007224:	2300      	movs	r3, #0
 8007226:	9312      	str	r3, [sp, #72]	@ 0x48
 8007228:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800722a:	1b9b      	subs	r3, r3, r6
 800722c:	1e5a      	subs	r2, r3, #1
 800722e:	bf44      	itt	mi
 8007230:	f1c3 0801 	rsbmi	r8, r3, #1
 8007234:	2300      	movmi	r3, #0
 8007236:	9208      	str	r2, [sp, #32]
 8007238:	bf54      	ite	pl
 800723a:	f04f 0800 	movpl.w	r8, #0
 800723e:	9308      	strmi	r3, [sp, #32]
 8007240:	2f00      	cmp	r7, #0
 8007242:	db39      	blt.n	80072b8 <_dtoa_r+0x218>
 8007244:	9b08      	ldr	r3, [sp, #32]
 8007246:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007248:	443b      	add	r3, r7
 800724a:	9308      	str	r3, [sp, #32]
 800724c:	2300      	movs	r3, #0
 800724e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007250:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007252:	2b09      	cmp	r3, #9
 8007254:	d864      	bhi.n	8007320 <_dtoa_r+0x280>
 8007256:	2b05      	cmp	r3, #5
 8007258:	bfc4      	itt	gt
 800725a:	3b04      	subgt	r3, #4
 800725c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800725e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007260:	f1a3 0302 	sub.w	r3, r3, #2
 8007264:	bfcc      	ite	gt
 8007266:	2400      	movgt	r4, #0
 8007268:	2401      	movle	r4, #1
 800726a:	2b03      	cmp	r3, #3
 800726c:	d863      	bhi.n	8007336 <_dtoa_r+0x296>
 800726e:	e8df f003 	tbb	[pc, r3]
 8007272:	372a      	.short	0x372a
 8007274:	5535      	.short	0x5535
 8007276:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800727a:	441e      	add	r6, r3
 800727c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007280:	2b20      	cmp	r3, #32
 8007282:	bfc1      	itttt	gt
 8007284:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007288:	409f      	lslgt	r7, r3
 800728a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800728e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007292:	bfd6      	itet	le
 8007294:	f1c3 0320 	rsble	r3, r3, #32
 8007298:	ea47 0003 	orrgt.w	r0, r7, r3
 800729c:	fa04 f003 	lslle.w	r0, r4, r3
 80072a0:	f7f9 f940 	bl	8000524 <__aeabi_ui2d>
 80072a4:	2201      	movs	r2, #1
 80072a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80072aa:	3e01      	subs	r6, #1
 80072ac:	9214      	str	r2, [sp, #80]	@ 0x50
 80072ae:	e777      	b.n	80071a0 <_dtoa_r+0x100>
 80072b0:	2301      	movs	r3, #1
 80072b2:	e7b8      	b.n	8007226 <_dtoa_r+0x186>
 80072b4:	9012      	str	r0, [sp, #72]	@ 0x48
 80072b6:	e7b7      	b.n	8007228 <_dtoa_r+0x188>
 80072b8:	427b      	negs	r3, r7
 80072ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80072bc:	2300      	movs	r3, #0
 80072be:	eba8 0807 	sub.w	r8, r8, r7
 80072c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80072c4:	e7c4      	b.n	8007250 <_dtoa_r+0x1b0>
 80072c6:	2300      	movs	r3, #0
 80072c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	dc35      	bgt.n	800733c <_dtoa_r+0x29c>
 80072d0:	2301      	movs	r3, #1
 80072d2:	9300      	str	r3, [sp, #0]
 80072d4:	9307      	str	r3, [sp, #28]
 80072d6:	461a      	mov	r2, r3
 80072d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80072da:	e00b      	b.n	80072f4 <_dtoa_r+0x254>
 80072dc:	2301      	movs	r3, #1
 80072de:	e7f3      	b.n	80072c8 <_dtoa_r+0x228>
 80072e0:	2300      	movs	r3, #0
 80072e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072e6:	18fb      	adds	r3, r7, r3
 80072e8:	9300      	str	r3, [sp, #0]
 80072ea:	3301      	adds	r3, #1
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	9307      	str	r3, [sp, #28]
 80072f0:	bfb8      	it	lt
 80072f2:	2301      	movlt	r3, #1
 80072f4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80072f8:	2100      	movs	r1, #0
 80072fa:	2204      	movs	r2, #4
 80072fc:	f102 0514 	add.w	r5, r2, #20
 8007300:	429d      	cmp	r5, r3
 8007302:	d91f      	bls.n	8007344 <_dtoa_r+0x2a4>
 8007304:	6041      	str	r1, [r0, #4]
 8007306:	4658      	mov	r0, fp
 8007308:	f000 fcd8 	bl	8007cbc <_Balloc>
 800730c:	4682      	mov	sl, r0
 800730e:	2800      	cmp	r0, #0
 8007310:	d13c      	bne.n	800738c <_dtoa_r+0x2ec>
 8007312:	4b1b      	ldr	r3, [pc, #108]	@ (8007380 <_dtoa_r+0x2e0>)
 8007314:	4602      	mov	r2, r0
 8007316:	f240 11af 	movw	r1, #431	@ 0x1af
 800731a:	e6d8      	b.n	80070ce <_dtoa_r+0x2e>
 800731c:	2301      	movs	r3, #1
 800731e:	e7e0      	b.n	80072e2 <_dtoa_r+0x242>
 8007320:	2401      	movs	r4, #1
 8007322:	2300      	movs	r3, #0
 8007324:	9309      	str	r3, [sp, #36]	@ 0x24
 8007326:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007328:	f04f 33ff 	mov.w	r3, #4294967295
 800732c:	9300      	str	r3, [sp, #0]
 800732e:	9307      	str	r3, [sp, #28]
 8007330:	2200      	movs	r2, #0
 8007332:	2312      	movs	r3, #18
 8007334:	e7d0      	b.n	80072d8 <_dtoa_r+0x238>
 8007336:	2301      	movs	r3, #1
 8007338:	930b      	str	r3, [sp, #44]	@ 0x2c
 800733a:	e7f5      	b.n	8007328 <_dtoa_r+0x288>
 800733c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800733e:	9300      	str	r3, [sp, #0]
 8007340:	9307      	str	r3, [sp, #28]
 8007342:	e7d7      	b.n	80072f4 <_dtoa_r+0x254>
 8007344:	3101      	adds	r1, #1
 8007346:	0052      	lsls	r2, r2, #1
 8007348:	e7d8      	b.n	80072fc <_dtoa_r+0x25c>
 800734a:	bf00      	nop
 800734c:	f3af 8000 	nop.w
 8007350:	636f4361 	.word	0x636f4361
 8007354:	3fd287a7 	.word	0x3fd287a7
 8007358:	8b60c8b3 	.word	0x8b60c8b3
 800735c:	3fc68a28 	.word	0x3fc68a28
 8007360:	509f79fb 	.word	0x509f79fb
 8007364:	3fd34413 	.word	0x3fd34413
 8007368:	08009281 	.word	0x08009281
 800736c:	08009298 	.word	0x08009298
 8007370:	7ff00000 	.word	0x7ff00000
 8007374:	08009251 	.word	0x08009251
 8007378:	3ff80000 	.word	0x3ff80000
 800737c:	08009390 	.word	0x08009390
 8007380:	080092f0 	.word	0x080092f0
 8007384:	0800927d 	.word	0x0800927d
 8007388:	08009250 	.word	0x08009250
 800738c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007390:	6018      	str	r0, [r3, #0]
 8007392:	9b07      	ldr	r3, [sp, #28]
 8007394:	2b0e      	cmp	r3, #14
 8007396:	f200 80a4 	bhi.w	80074e2 <_dtoa_r+0x442>
 800739a:	2c00      	cmp	r4, #0
 800739c:	f000 80a1 	beq.w	80074e2 <_dtoa_r+0x442>
 80073a0:	2f00      	cmp	r7, #0
 80073a2:	dd33      	ble.n	800740c <_dtoa_r+0x36c>
 80073a4:	4bad      	ldr	r3, [pc, #692]	@ (800765c <_dtoa_r+0x5bc>)
 80073a6:	f007 020f 	and.w	r2, r7, #15
 80073aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073ae:	ed93 7b00 	vldr	d7, [r3]
 80073b2:	05f8      	lsls	r0, r7, #23
 80073b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80073b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80073bc:	d516      	bpl.n	80073ec <_dtoa_r+0x34c>
 80073be:	4ba8      	ldr	r3, [pc, #672]	@ (8007660 <_dtoa_r+0x5c0>)
 80073c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073c8:	f7f9 fa50 	bl	800086c <__aeabi_ddiv>
 80073cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073d0:	f004 040f 	and.w	r4, r4, #15
 80073d4:	2603      	movs	r6, #3
 80073d6:	4da2      	ldr	r5, [pc, #648]	@ (8007660 <_dtoa_r+0x5c0>)
 80073d8:	b954      	cbnz	r4, 80073f0 <_dtoa_r+0x350>
 80073da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073e2:	f7f9 fa43 	bl	800086c <__aeabi_ddiv>
 80073e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073ea:	e028      	b.n	800743e <_dtoa_r+0x39e>
 80073ec:	2602      	movs	r6, #2
 80073ee:	e7f2      	b.n	80073d6 <_dtoa_r+0x336>
 80073f0:	07e1      	lsls	r1, r4, #31
 80073f2:	d508      	bpl.n	8007406 <_dtoa_r+0x366>
 80073f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073fc:	f7f9 f90c 	bl	8000618 <__aeabi_dmul>
 8007400:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007404:	3601      	adds	r6, #1
 8007406:	1064      	asrs	r4, r4, #1
 8007408:	3508      	adds	r5, #8
 800740a:	e7e5      	b.n	80073d8 <_dtoa_r+0x338>
 800740c:	f000 80d2 	beq.w	80075b4 <_dtoa_r+0x514>
 8007410:	427c      	negs	r4, r7
 8007412:	4b92      	ldr	r3, [pc, #584]	@ (800765c <_dtoa_r+0x5bc>)
 8007414:	4d92      	ldr	r5, [pc, #584]	@ (8007660 <_dtoa_r+0x5c0>)
 8007416:	f004 020f 	and.w	r2, r4, #15
 800741a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800741e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007422:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007426:	f7f9 f8f7 	bl	8000618 <__aeabi_dmul>
 800742a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800742e:	1124      	asrs	r4, r4, #4
 8007430:	2300      	movs	r3, #0
 8007432:	2602      	movs	r6, #2
 8007434:	2c00      	cmp	r4, #0
 8007436:	f040 80b2 	bne.w	800759e <_dtoa_r+0x4fe>
 800743a:	2b00      	cmp	r3, #0
 800743c:	d1d3      	bne.n	80073e6 <_dtoa_r+0x346>
 800743e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007440:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007444:	2b00      	cmp	r3, #0
 8007446:	f000 80b7 	beq.w	80075b8 <_dtoa_r+0x518>
 800744a:	4b86      	ldr	r3, [pc, #536]	@ (8007664 <_dtoa_r+0x5c4>)
 800744c:	2200      	movs	r2, #0
 800744e:	4620      	mov	r0, r4
 8007450:	4629      	mov	r1, r5
 8007452:	f7f9 fb53 	bl	8000afc <__aeabi_dcmplt>
 8007456:	2800      	cmp	r0, #0
 8007458:	f000 80ae 	beq.w	80075b8 <_dtoa_r+0x518>
 800745c:	9b07      	ldr	r3, [sp, #28]
 800745e:	2b00      	cmp	r3, #0
 8007460:	f000 80aa 	beq.w	80075b8 <_dtoa_r+0x518>
 8007464:	9b00      	ldr	r3, [sp, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	dd37      	ble.n	80074da <_dtoa_r+0x43a>
 800746a:	1e7b      	subs	r3, r7, #1
 800746c:	9304      	str	r3, [sp, #16]
 800746e:	4620      	mov	r0, r4
 8007470:	4b7d      	ldr	r3, [pc, #500]	@ (8007668 <_dtoa_r+0x5c8>)
 8007472:	2200      	movs	r2, #0
 8007474:	4629      	mov	r1, r5
 8007476:	f7f9 f8cf 	bl	8000618 <__aeabi_dmul>
 800747a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800747e:	9c00      	ldr	r4, [sp, #0]
 8007480:	3601      	adds	r6, #1
 8007482:	4630      	mov	r0, r6
 8007484:	f7f9 f85e 	bl	8000544 <__aeabi_i2d>
 8007488:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800748c:	f7f9 f8c4 	bl	8000618 <__aeabi_dmul>
 8007490:	4b76      	ldr	r3, [pc, #472]	@ (800766c <_dtoa_r+0x5cc>)
 8007492:	2200      	movs	r2, #0
 8007494:	f7f8 ff0a 	bl	80002ac <__adddf3>
 8007498:	4605      	mov	r5, r0
 800749a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800749e:	2c00      	cmp	r4, #0
 80074a0:	f040 808d 	bne.w	80075be <_dtoa_r+0x51e>
 80074a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074a8:	4b71      	ldr	r3, [pc, #452]	@ (8007670 <_dtoa_r+0x5d0>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	f7f8 fefc 	bl	80002a8 <__aeabi_dsub>
 80074b0:	4602      	mov	r2, r0
 80074b2:	460b      	mov	r3, r1
 80074b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80074b8:	462a      	mov	r2, r5
 80074ba:	4633      	mov	r3, r6
 80074bc:	f7f9 fb3c 	bl	8000b38 <__aeabi_dcmpgt>
 80074c0:	2800      	cmp	r0, #0
 80074c2:	f040 828b 	bne.w	80079dc <_dtoa_r+0x93c>
 80074c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074ca:	462a      	mov	r2, r5
 80074cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80074d0:	f7f9 fb14 	bl	8000afc <__aeabi_dcmplt>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	f040 8128 	bne.w	800772a <_dtoa_r+0x68a>
 80074da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80074de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80074e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	f2c0 815a 	blt.w	800779e <_dtoa_r+0x6fe>
 80074ea:	2f0e      	cmp	r7, #14
 80074ec:	f300 8157 	bgt.w	800779e <_dtoa_r+0x6fe>
 80074f0:	4b5a      	ldr	r3, [pc, #360]	@ (800765c <_dtoa_r+0x5bc>)
 80074f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074f6:	ed93 7b00 	vldr	d7, [r3]
 80074fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	ed8d 7b00 	vstr	d7, [sp]
 8007502:	da03      	bge.n	800750c <_dtoa_r+0x46c>
 8007504:	9b07      	ldr	r3, [sp, #28]
 8007506:	2b00      	cmp	r3, #0
 8007508:	f340 8101 	ble.w	800770e <_dtoa_r+0x66e>
 800750c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007510:	4656      	mov	r6, sl
 8007512:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007516:	4620      	mov	r0, r4
 8007518:	4629      	mov	r1, r5
 800751a:	f7f9 f9a7 	bl	800086c <__aeabi_ddiv>
 800751e:	f7f9 fb2b 	bl	8000b78 <__aeabi_d2iz>
 8007522:	4680      	mov	r8, r0
 8007524:	f7f9 f80e 	bl	8000544 <__aeabi_i2d>
 8007528:	e9dd 2300 	ldrd	r2, r3, [sp]
 800752c:	f7f9 f874 	bl	8000618 <__aeabi_dmul>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	4620      	mov	r0, r4
 8007536:	4629      	mov	r1, r5
 8007538:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800753c:	f7f8 feb4 	bl	80002a8 <__aeabi_dsub>
 8007540:	f806 4b01 	strb.w	r4, [r6], #1
 8007544:	9d07      	ldr	r5, [sp, #28]
 8007546:	eba6 040a 	sub.w	r4, r6, sl
 800754a:	42a5      	cmp	r5, r4
 800754c:	4602      	mov	r2, r0
 800754e:	460b      	mov	r3, r1
 8007550:	f040 8117 	bne.w	8007782 <_dtoa_r+0x6e2>
 8007554:	f7f8 feaa 	bl	80002ac <__adddf3>
 8007558:	e9dd 2300 	ldrd	r2, r3, [sp]
 800755c:	4604      	mov	r4, r0
 800755e:	460d      	mov	r5, r1
 8007560:	f7f9 faea 	bl	8000b38 <__aeabi_dcmpgt>
 8007564:	2800      	cmp	r0, #0
 8007566:	f040 80f9 	bne.w	800775c <_dtoa_r+0x6bc>
 800756a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800756e:	4620      	mov	r0, r4
 8007570:	4629      	mov	r1, r5
 8007572:	f7f9 fab9 	bl	8000ae8 <__aeabi_dcmpeq>
 8007576:	b118      	cbz	r0, 8007580 <_dtoa_r+0x4e0>
 8007578:	f018 0f01 	tst.w	r8, #1
 800757c:	f040 80ee 	bne.w	800775c <_dtoa_r+0x6bc>
 8007580:	4649      	mov	r1, r9
 8007582:	4658      	mov	r0, fp
 8007584:	f000 fbda 	bl	8007d3c <_Bfree>
 8007588:	2300      	movs	r3, #0
 800758a:	7033      	strb	r3, [r6, #0]
 800758c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800758e:	3701      	adds	r7, #1
 8007590:	601f      	str	r7, [r3, #0]
 8007592:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007594:	2b00      	cmp	r3, #0
 8007596:	f000 831d 	beq.w	8007bd4 <_dtoa_r+0xb34>
 800759a:	601e      	str	r6, [r3, #0]
 800759c:	e31a      	b.n	8007bd4 <_dtoa_r+0xb34>
 800759e:	07e2      	lsls	r2, r4, #31
 80075a0:	d505      	bpl.n	80075ae <_dtoa_r+0x50e>
 80075a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075a6:	f7f9 f837 	bl	8000618 <__aeabi_dmul>
 80075aa:	3601      	adds	r6, #1
 80075ac:	2301      	movs	r3, #1
 80075ae:	1064      	asrs	r4, r4, #1
 80075b0:	3508      	adds	r5, #8
 80075b2:	e73f      	b.n	8007434 <_dtoa_r+0x394>
 80075b4:	2602      	movs	r6, #2
 80075b6:	e742      	b.n	800743e <_dtoa_r+0x39e>
 80075b8:	9c07      	ldr	r4, [sp, #28]
 80075ba:	9704      	str	r7, [sp, #16]
 80075bc:	e761      	b.n	8007482 <_dtoa_r+0x3e2>
 80075be:	4b27      	ldr	r3, [pc, #156]	@ (800765c <_dtoa_r+0x5bc>)
 80075c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80075c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80075c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075ca:	4454      	add	r4, sl
 80075cc:	2900      	cmp	r1, #0
 80075ce:	d053      	beq.n	8007678 <_dtoa_r+0x5d8>
 80075d0:	4928      	ldr	r1, [pc, #160]	@ (8007674 <_dtoa_r+0x5d4>)
 80075d2:	2000      	movs	r0, #0
 80075d4:	f7f9 f94a 	bl	800086c <__aeabi_ddiv>
 80075d8:	4633      	mov	r3, r6
 80075da:	462a      	mov	r2, r5
 80075dc:	f7f8 fe64 	bl	80002a8 <__aeabi_dsub>
 80075e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80075e4:	4656      	mov	r6, sl
 80075e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075ea:	f7f9 fac5 	bl	8000b78 <__aeabi_d2iz>
 80075ee:	4605      	mov	r5, r0
 80075f0:	f7f8 ffa8 	bl	8000544 <__aeabi_i2d>
 80075f4:	4602      	mov	r2, r0
 80075f6:	460b      	mov	r3, r1
 80075f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075fc:	f7f8 fe54 	bl	80002a8 <__aeabi_dsub>
 8007600:	3530      	adds	r5, #48	@ 0x30
 8007602:	4602      	mov	r2, r0
 8007604:	460b      	mov	r3, r1
 8007606:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800760a:	f806 5b01 	strb.w	r5, [r6], #1
 800760e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007612:	f7f9 fa73 	bl	8000afc <__aeabi_dcmplt>
 8007616:	2800      	cmp	r0, #0
 8007618:	d171      	bne.n	80076fe <_dtoa_r+0x65e>
 800761a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800761e:	4911      	ldr	r1, [pc, #68]	@ (8007664 <_dtoa_r+0x5c4>)
 8007620:	2000      	movs	r0, #0
 8007622:	f7f8 fe41 	bl	80002a8 <__aeabi_dsub>
 8007626:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800762a:	f7f9 fa67 	bl	8000afc <__aeabi_dcmplt>
 800762e:	2800      	cmp	r0, #0
 8007630:	f040 8095 	bne.w	800775e <_dtoa_r+0x6be>
 8007634:	42a6      	cmp	r6, r4
 8007636:	f43f af50 	beq.w	80074da <_dtoa_r+0x43a>
 800763a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800763e:	4b0a      	ldr	r3, [pc, #40]	@ (8007668 <_dtoa_r+0x5c8>)
 8007640:	2200      	movs	r2, #0
 8007642:	f7f8 ffe9 	bl	8000618 <__aeabi_dmul>
 8007646:	4b08      	ldr	r3, [pc, #32]	@ (8007668 <_dtoa_r+0x5c8>)
 8007648:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800764c:	2200      	movs	r2, #0
 800764e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007652:	f7f8 ffe1 	bl	8000618 <__aeabi_dmul>
 8007656:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800765a:	e7c4      	b.n	80075e6 <_dtoa_r+0x546>
 800765c:	08009390 	.word	0x08009390
 8007660:	08009368 	.word	0x08009368
 8007664:	3ff00000 	.word	0x3ff00000
 8007668:	40240000 	.word	0x40240000
 800766c:	401c0000 	.word	0x401c0000
 8007670:	40140000 	.word	0x40140000
 8007674:	3fe00000 	.word	0x3fe00000
 8007678:	4631      	mov	r1, r6
 800767a:	4628      	mov	r0, r5
 800767c:	f7f8 ffcc 	bl	8000618 <__aeabi_dmul>
 8007680:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007684:	9415      	str	r4, [sp, #84]	@ 0x54
 8007686:	4656      	mov	r6, sl
 8007688:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800768c:	f7f9 fa74 	bl	8000b78 <__aeabi_d2iz>
 8007690:	4605      	mov	r5, r0
 8007692:	f7f8 ff57 	bl	8000544 <__aeabi_i2d>
 8007696:	4602      	mov	r2, r0
 8007698:	460b      	mov	r3, r1
 800769a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800769e:	f7f8 fe03 	bl	80002a8 <__aeabi_dsub>
 80076a2:	3530      	adds	r5, #48	@ 0x30
 80076a4:	f806 5b01 	strb.w	r5, [r6], #1
 80076a8:	4602      	mov	r2, r0
 80076aa:	460b      	mov	r3, r1
 80076ac:	42a6      	cmp	r6, r4
 80076ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80076b2:	f04f 0200 	mov.w	r2, #0
 80076b6:	d124      	bne.n	8007702 <_dtoa_r+0x662>
 80076b8:	4bac      	ldr	r3, [pc, #688]	@ (800796c <_dtoa_r+0x8cc>)
 80076ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80076be:	f7f8 fdf5 	bl	80002ac <__adddf3>
 80076c2:	4602      	mov	r2, r0
 80076c4:	460b      	mov	r3, r1
 80076c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076ca:	f7f9 fa35 	bl	8000b38 <__aeabi_dcmpgt>
 80076ce:	2800      	cmp	r0, #0
 80076d0:	d145      	bne.n	800775e <_dtoa_r+0x6be>
 80076d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076d6:	49a5      	ldr	r1, [pc, #660]	@ (800796c <_dtoa_r+0x8cc>)
 80076d8:	2000      	movs	r0, #0
 80076da:	f7f8 fde5 	bl	80002a8 <__aeabi_dsub>
 80076de:	4602      	mov	r2, r0
 80076e0:	460b      	mov	r3, r1
 80076e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076e6:	f7f9 fa09 	bl	8000afc <__aeabi_dcmplt>
 80076ea:	2800      	cmp	r0, #0
 80076ec:	f43f aef5 	beq.w	80074da <_dtoa_r+0x43a>
 80076f0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80076f2:	1e73      	subs	r3, r6, #1
 80076f4:	9315      	str	r3, [sp, #84]	@ 0x54
 80076f6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80076fa:	2b30      	cmp	r3, #48	@ 0x30
 80076fc:	d0f8      	beq.n	80076f0 <_dtoa_r+0x650>
 80076fe:	9f04      	ldr	r7, [sp, #16]
 8007700:	e73e      	b.n	8007580 <_dtoa_r+0x4e0>
 8007702:	4b9b      	ldr	r3, [pc, #620]	@ (8007970 <_dtoa_r+0x8d0>)
 8007704:	f7f8 ff88 	bl	8000618 <__aeabi_dmul>
 8007708:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800770c:	e7bc      	b.n	8007688 <_dtoa_r+0x5e8>
 800770e:	d10c      	bne.n	800772a <_dtoa_r+0x68a>
 8007710:	4b98      	ldr	r3, [pc, #608]	@ (8007974 <_dtoa_r+0x8d4>)
 8007712:	2200      	movs	r2, #0
 8007714:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007718:	f7f8 ff7e 	bl	8000618 <__aeabi_dmul>
 800771c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007720:	f7f9 fa00 	bl	8000b24 <__aeabi_dcmpge>
 8007724:	2800      	cmp	r0, #0
 8007726:	f000 8157 	beq.w	80079d8 <_dtoa_r+0x938>
 800772a:	2400      	movs	r4, #0
 800772c:	4625      	mov	r5, r4
 800772e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007730:	43db      	mvns	r3, r3
 8007732:	9304      	str	r3, [sp, #16]
 8007734:	4656      	mov	r6, sl
 8007736:	2700      	movs	r7, #0
 8007738:	4621      	mov	r1, r4
 800773a:	4658      	mov	r0, fp
 800773c:	f000 fafe 	bl	8007d3c <_Bfree>
 8007740:	2d00      	cmp	r5, #0
 8007742:	d0dc      	beq.n	80076fe <_dtoa_r+0x65e>
 8007744:	b12f      	cbz	r7, 8007752 <_dtoa_r+0x6b2>
 8007746:	42af      	cmp	r7, r5
 8007748:	d003      	beq.n	8007752 <_dtoa_r+0x6b2>
 800774a:	4639      	mov	r1, r7
 800774c:	4658      	mov	r0, fp
 800774e:	f000 faf5 	bl	8007d3c <_Bfree>
 8007752:	4629      	mov	r1, r5
 8007754:	4658      	mov	r0, fp
 8007756:	f000 faf1 	bl	8007d3c <_Bfree>
 800775a:	e7d0      	b.n	80076fe <_dtoa_r+0x65e>
 800775c:	9704      	str	r7, [sp, #16]
 800775e:	4633      	mov	r3, r6
 8007760:	461e      	mov	r6, r3
 8007762:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007766:	2a39      	cmp	r2, #57	@ 0x39
 8007768:	d107      	bne.n	800777a <_dtoa_r+0x6da>
 800776a:	459a      	cmp	sl, r3
 800776c:	d1f8      	bne.n	8007760 <_dtoa_r+0x6c0>
 800776e:	9a04      	ldr	r2, [sp, #16]
 8007770:	3201      	adds	r2, #1
 8007772:	9204      	str	r2, [sp, #16]
 8007774:	2230      	movs	r2, #48	@ 0x30
 8007776:	f88a 2000 	strb.w	r2, [sl]
 800777a:	781a      	ldrb	r2, [r3, #0]
 800777c:	3201      	adds	r2, #1
 800777e:	701a      	strb	r2, [r3, #0]
 8007780:	e7bd      	b.n	80076fe <_dtoa_r+0x65e>
 8007782:	4b7b      	ldr	r3, [pc, #492]	@ (8007970 <_dtoa_r+0x8d0>)
 8007784:	2200      	movs	r2, #0
 8007786:	f7f8 ff47 	bl	8000618 <__aeabi_dmul>
 800778a:	2200      	movs	r2, #0
 800778c:	2300      	movs	r3, #0
 800778e:	4604      	mov	r4, r0
 8007790:	460d      	mov	r5, r1
 8007792:	f7f9 f9a9 	bl	8000ae8 <__aeabi_dcmpeq>
 8007796:	2800      	cmp	r0, #0
 8007798:	f43f aebb 	beq.w	8007512 <_dtoa_r+0x472>
 800779c:	e6f0      	b.n	8007580 <_dtoa_r+0x4e0>
 800779e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80077a0:	2a00      	cmp	r2, #0
 80077a2:	f000 80db 	beq.w	800795c <_dtoa_r+0x8bc>
 80077a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077a8:	2a01      	cmp	r2, #1
 80077aa:	f300 80bf 	bgt.w	800792c <_dtoa_r+0x88c>
 80077ae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80077b0:	2a00      	cmp	r2, #0
 80077b2:	f000 80b7 	beq.w	8007924 <_dtoa_r+0x884>
 80077b6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80077ba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80077bc:	4646      	mov	r6, r8
 80077be:	9a08      	ldr	r2, [sp, #32]
 80077c0:	2101      	movs	r1, #1
 80077c2:	441a      	add	r2, r3
 80077c4:	4658      	mov	r0, fp
 80077c6:	4498      	add	r8, r3
 80077c8:	9208      	str	r2, [sp, #32]
 80077ca:	f000 fb6b 	bl	8007ea4 <__i2b>
 80077ce:	4605      	mov	r5, r0
 80077d0:	b15e      	cbz	r6, 80077ea <_dtoa_r+0x74a>
 80077d2:	9b08      	ldr	r3, [sp, #32]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	dd08      	ble.n	80077ea <_dtoa_r+0x74a>
 80077d8:	42b3      	cmp	r3, r6
 80077da:	9a08      	ldr	r2, [sp, #32]
 80077dc:	bfa8      	it	ge
 80077de:	4633      	movge	r3, r6
 80077e0:	eba8 0803 	sub.w	r8, r8, r3
 80077e4:	1af6      	subs	r6, r6, r3
 80077e6:	1ad3      	subs	r3, r2, r3
 80077e8:	9308      	str	r3, [sp, #32]
 80077ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077ec:	b1f3      	cbz	r3, 800782c <_dtoa_r+0x78c>
 80077ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	f000 80b7 	beq.w	8007964 <_dtoa_r+0x8c4>
 80077f6:	b18c      	cbz	r4, 800781c <_dtoa_r+0x77c>
 80077f8:	4629      	mov	r1, r5
 80077fa:	4622      	mov	r2, r4
 80077fc:	4658      	mov	r0, fp
 80077fe:	f000 fc11 	bl	8008024 <__pow5mult>
 8007802:	464a      	mov	r2, r9
 8007804:	4601      	mov	r1, r0
 8007806:	4605      	mov	r5, r0
 8007808:	4658      	mov	r0, fp
 800780a:	f000 fb61 	bl	8007ed0 <__multiply>
 800780e:	4649      	mov	r1, r9
 8007810:	9004      	str	r0, [sp, #16]
 8007812:	4658      	mov	r0, fp
 8007814:	f000 fa92 	bl	8007d3c <_Bfree>
 8007818:	9b04      	ldr	r3, [sp, #16]
 800781a:	4699      	mov	r9, r3
 800781c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800781e:	1b1a      	subs	r2, r3, r4
 8007820:	d004      	beq.n	800782c <_dtoa_r+0x78c>
 8007822:	4649      	mov	r1, r9
 8007824:	4658      	mov	r0, fp
 8007826:	f000 fbfd 	bl	8008024 <__pow5mult>
 800782a:	4681      	mov	r9, r0
 800782c:	2101      	movs	r1, #1
 800782e:	4658      	mov	r0, fp
 8007830:	f000 fb38 	bl	8007ea4 <__i2b>
 8007834:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007836:	4604      	mov	r4, r0
 8007838:	2b00      	cmp	r3, #0
 800783a:	f000 81cf 	beq.w	8007bdc <_dtoa_r+0xb3c>
 800783e:	461a      	mov	r2, r3
 8007840:	4601      	mov	r1, r0
 8007842:	4658      	mov	r0, fp
 8007844:	f000 fbee 	bl	8008024 <__pow5mult>
 8007848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800784a:	2b01      	cmp	r3, #1
 800784c:	4604      	mov	r4, r0
 800784e:	f300 8095 	bgt.w	800797c <_dtoa_r+0x8dc>
 8007852:	9b02      	ldr	r3, [sp, #8]
 8007854:	2b00      	cmp	r3, #0
 8007856:	f040 8087 	bne.w	8007968 <_dtoa_r+0x8c8>
 800785a:	9b03      	ldr	r3, [sp, #12]
 800785c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007860:	2b00      	cmp	r3, #0
 8007862:	f040 8089 	bne.w	8007978 <_dtoa_r+0x8d8>
 8007866:	9b03      	ldr	r3, [sp, #12]
 8007868:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800786c:	0d1b      	lsrs	r3, r3, #20
 800786e:	051b      	lsls	r3, r3, #20
 8007870:	b12b      	cbz	r3, 800787e <_dtoa_r+0x7de>
 8007872:	9b08      	ldr	r3, [sp, #32]
 8007874:	3301      	adds	r3, #1
 8007876:	9308      	str	r3, [sp, #32]
 8007878:	f108 0801 	add.w	r8, r8, #1
 800787c:	2301      	movs	r3, #1
 800787e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007880:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007882:	2b00      	cmp	r3, #0
 8007884:	f000 81b0 	beq.w	8007be8 <_dtoa_r+0xb48>
 8007888:	6923      	ldr	r3, [r4, #16]
 800788a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800788e:	6918      	ldr	r0, [r3, #16]
 8007890:	f000 fabc 	bl	8007e0c <__hi0bits>
 8007894:	f1c0 0020 	rsb	r0, r0, #32
 8007898:	9b08      	ldr	r3, [sp, #32]
 800789a:	4418      	add	r0, r3
 800789c:	f010 001f 	ands.w	r0, r0, #31
 80078a0:	d077      	beq.n	8007992 <_dtoa_r+0x8f2>
 80078a2:	f1c0 0320 	rsb	r3, r0, #32
 80078a6:	2b04      	cmp	r3, #4
 80078a8:	dd6b      	ble.n	8007982 <_dtoa_r+0x8e2>
 80078aa:	9b08      	ldr	r3, [sp, #32]
 80078ac:	f1c0 001c 	rsb	r0, r0, #28
 80078b0:	4403      	add	r3, r0
 80078b2:	4480      	add	r8, r0
 80078b4:	4406      	add	r6, r0
 80078b6:	9308      	str	r3, [sp, #32]
 80078b8:	f1b8 0f00 	cmp.w	r8, #0
 80078bc:	dd05      	ble.n	80078ca <_dtoa_r+0x82a>
 80078be:	4649      	mov	r1, r9
 80078c0:	4642      	mov	r2, r8
 80078c2:	4658      	mov	r0, fp
 80078c4:	f000 fc08 	bl	80080d8 <__lshift>
 80078c8:	4681      	mov	r9, r0
 80078ca:	9b08      	ldr	r3, [sp, #32]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	dd05      	ble.n	80078dc <_dtoa_r+0x83c>
 80078d0:	4621      	mov	r1, r4
 80078d2:	461a      	mov	r2, r3
 80078d4:	4658      	mov	r0, fp
 80078d6:	f000 fbff 	bl	80080d8 <__lshift>
 80078da:	4604      	mov	r4, r0
 80078dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d059      	beq.n	8007996 <_dtoa_r+0x8f6>
 80078e2:	4621      	mov	r1, r4
 80078e4:	4648      	mov	r0, r9
 80078e6:	f000 fc63 	bl	80081b0 <__mcmp>
 80078ea:	2800      	cmp	r0, #0
 80078ec:	da53      	bge.n	8007996 <_dtoa_r+0x8f6>
 80078ee:	1e7b      	subs	r3, r7, #1
 80078f0:	9304      	str	r3, [sp, #16]
 80078f2:	4649      	mov	r1, r9
 80078f4:	2300      	movs	r3, #0
 80078f6:	220a      	movs	r2, #10
 80078f8:	4658      	mov	r0, fp
 80078fa:	f000 fa41 	bl	8007d80 <__multadd>
 80078fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007900:	4681      	mov	r9, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	f000 8172 	beq.w	8007bec <_dtoa_r+0xb4c>
 8007908:	2300      	movs	r3, #0
 800790a:	4629      	mov	r1, r5
 800790c:	220a      	movs	r2, #10
 800790e:	4658      	mov	r0, fp
 8007910:	f000 fa36 	bl	8007d80 <__multadd>
 8007914:	9b00      	ldr	r3, [sp, #0]
 8007916:	2b00      	cmp	r3, #0
 8007918:	4605      	mov	r5, r0
 800791a:	dc67      	bgt.n	80079ec <_dtoa_r+0x94c>
 800791c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800791e:	2b02      	cmp	r3, #2
 8007920:	dc41      	bgt.n	80079a6 <_dtoa_r+0x906>
 8007922:	e063      	b.n	80079ec <_dtoa_r+0x94c>
 8007924:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007926:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800792a:	e746      	b.n	80077ba <_dtoa_r+0x71a>
 800792c:	9b07      	ldr	r3, [sp, #28]
 800792e:	1e5c      	subs	r4, r3, #1
 8007930:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007932:	42a3      	cmp	r3, r4
 8007934:	bfbf      	itttt	lt
 8007936:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007938:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800793a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800793c:	1ae3      	sublt	r3, r4, r3
 800793e:	bfb4      	ite	lt
 8007940:	18d2      	addlt	r2, r2, r3
 8007942:	1b1c      	subge	r4, r3, r4
 8007944:	9b07      	ldr	r3, [sp, #28]
 8007946:	bfbc      	itt	lt
 8007948:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800794a:	2400      	movlt	r4, #0
 800794c:	2b00      	cmp	r3, #0
 800794e:	bfb5      	itete	lt
 8007950:	eba8 0603 	sublt.w	r6, r8, r3
 8007954:	9b07      	ldrge	r3, [sp, #28]
 8007956:	2300      	movlt	r3, #0
 8007958:	4646      	movge	r6, r8
 800795a:	e730      	b.n	80077be <_dtoa_r+0x71e>
 800795c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800795e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007960:	4646      	mov	r6, r8
 8007962:	e735      	b.n	80077d0 <_dtoa_r+0x730>
 8007964:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007966:	e75c      	b.n	8007822 <_dtoa_r+0x782>
 8007968:	2300      	movs	r3, #0
 800796a:	e788      	b.n	800787e <_dtoa_r+0x7de>
 800796c:	3fe00000 	.word	0x3fe00000
 8007970:	40240000 	.word	0x40240000
 8007974:	40140000 	.word	0x40140000
 8007978:	9b02      	ldr	r3, [sp, #8]
 800797a:	e780      	b.n	800787e <_dtoa_r+0x7de>
 800797c:	2300      	movs	r3, #0
 800797e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007980:	e782      	b.n	8007888 <_dtoa_r+0x7e8>
 8007982:	d099      	beq.n	80078b8 <_dtoa_r+0x818>
 8007984:	9a08      	ldr	r2, [sp, #32]
 8007986:	331c      	adds	r3, #28
 8007988:	441a      	add	r2, r3
 800798a:	4498      	add	r8, r3
 800798c:	441e      	add	r6, r3
 800798e:	9208      	str	r2, [sp, #32]
 8007990:	e792      	b.n	80078b8 <_dtoa_r+0x818>
 8007992:	4603      	mov	r3, r0
 8007994:	e7f6      	b.n	8007984 <_dtoa_r+0x8e4>
 8007996:	9b07      	ldr	r3, [sp, #28]
 8007998:	9704      	str	r7, [sp, #16]
 800799a:	2b00      	cmp	r3, #0
 800799c:	dc20      	bgt.n	80079e0 <_dtoa_r+0x940>
 800799e:	9300      	str	r3, [sp, #0]
 80079a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079a2:	2b02      	cmp	r3, #2
 80079a4:	dd1e      	ble.n	80079e4 <_dtoa_r+0x944>
 80079a6:	9b00      	ldr	r3, [sp, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f47f aec0 	bne.w	800772e <_dtoa_r+0x68e>
 80079ae:	4621      	mov	r1, r4
 80079b0:	2205      	movs	r2, #5
 80079b2:	4658      	mov	r0, fp
 80079b4:	f000 f9e4 	bl	8007d80 <__multadd>
 80079b8:	4601      	mov	r1, r0
 80079ba:	4604      	mov	r4, r0
 80079bc:	4648      	mov	r0, r9
 80079be:	f000 fbf7 	bl	80081b0 <__mcmp>
 80079c2:	2800      	cmp	r0, #0
 80079c4:	f77f aeb3 	ble.w	800772e <_dtoa_r+0x68e>
 80079c8:	4656      	mov	r6, sl
 80079ca:	2331      	movs	r3, #49	@ 0x31
 80079cc:	f806 3b01 	strb.w	r3, [r6], #1
 80079d0:	9b04      	ldr	r3, [sp, #16]
 80079d2:	3301      	adds	r3, #1
 80079d4:	9304      	str	r3, [sp, #16]
 80079d6:	e6ae      	b.n	8007736 <_dtoa_r+0x696>
 80079d8:	9c07      	ldr	r4, [sp, #28]
 80079da:	9704      	str	r7, [sp, #16]
 80079dc:	4625      	mov	r5, r4
 80079de:	e7f3      	b.n	80079c8 <_dtoa_r+0x928>
 80079e0:	9b07      	ldr	r3, [sp, #28]
 80079e2:	9300      	str	r3, [sp, #0]
 80079e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	f000 8104 	beq.w	8007bf4 <_dtoa_r+0xb54>
 80079ec:	2e00      	cmp	r6, #0
 80079ee:	dd05      	ble.n	80079fc <_dtoa_r+0x95c>
 80079f0:	4629      	mov	r1, r5
 80079f2:	4632      	mov	r2, r6
 80079f4:	4658      	mov	r0, fp
 80079f6:	f000 fb6f 	bl	80080d8 <__lshift>
 80079fa:	4605      	mov	r5, r0
 80079fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d05a      	beq.n	8007ab8 <_dtoa_r+0xa18>
 8007a02:	6869      	ldr	r1, [r5, #4]
 8007a04:	4658      	mov	r0, fp
 8007a06:	f000 f959 	bl	8007cbc <_Balloc>
 8007a0a:	4606      	mov	r6, r0
 8007a0c:	b928      	cbnz	r0, 8007a1a <_dtoa_r+0x97a>
 8007a0e:	4b84      	ldr	r3, [pc, #528]	@ (8007c20 <_dtoa_r+0xb80>)
 8007a10:	4602      	mov	r2, r0
 8007a12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007a16:	f7ff bb5a 	b.w	80070ce <_dtoa_r+0x2e>
 8007a1a:	692a      	ldr	r2, [r5, #16]
 8007a1c:	3202      	adds	r2, #2
 8007a1e:	0092      	lsls	r2, r2, #2
 8007a20:	f105 010c 	add.w	r1, r5, #12
 8007a24:	300c      	adds	r0, #12
 8007a26:	f7ff faa4 	bl	8006f72 <memcpy>
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	4631      	mov	r1, r6
 8007a2e:	4658      	mov	r0, fp
 8007a30:	f000 fb52 	bl	80080d8 <__lshift>
 8007a34:	f10a 0301 	add.w	r3, sl, #1
 8007a38:	9307      	str	r3, [sp, #28]
 8007a3a:	9b00      	ldr	r3, [sp, #0]
 8007a3c:	4453      	add	r3, sl
 8007a3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a40:	9b02      	ldr	r3, [sp, #8]
 8007a42:	f003 0301 	and.w	r3, r3, #1
 8007a46:	462f      	mov	r7, r5
 8007a48:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a4a:	4605      	mov	r5, r0
 8007a4c:	9b07      	ldr	r3, [sp, #28]
 8007a4e:	4621      	mov	r1, r4
 8007a50:	3b01      	subs	r3, #1
 8007a52:	4648      	mov	r0, r9
 8007a54:	9300      	str	r3, [sp, #0]
 8007a56:	f7ff fa9a 	bl	8006f8e <quorem>
 8007a5a:	4639      	mov	r1, r7
 8007a5c:	9002      	str	r0, [sp, #8]
 8007a5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007a62:	4648      	mov	r0, r9
 8007a64:	f000 fba4 	bl	80081b0 <__mcmp>
 8007a68:	462a      	mov	r2, r5
 8007a6a:	9008      	str	r0, [sp, #32]
 8007a6c:	4621      	mov	r1, r4
 8007a6e:	4658      	mov	r0, fp
 8007a70:	f000 fbba 	bl	80081e8 <__mdiff>
 8007a74:	68c2      	ldr	r2, [r0, #12]
 8007a76:	4606      	mov	r6, r0
 8007a78:	bb02      	cbnz	r2, 8007abc <_dtoa_r+0xa1c>
 8007a7a:	4601      	mov	r1, r0
 8007a7c:	4648      	mov	r0, r9
 8007a7e:	f000 fb97 	bl	80081b0 <__mcmp>
 8007a82:	4602      	mov	r2, r0
 8007a84:	4631      	mov	r1, r6
 8007a86:	4658      	mov	r0, fp
 8007a88:	920e      	str	r2, [sp, #56]	@ 0x38
 8007a8a:	f000 f957 	bl	8007d3c <_Bfree>
 8007a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a92:	9e07      	ldr	r6, [sp, #28]
 8007a94:	ea43 0102 	orr.w	r1, r3, r2
 8007a98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a9a:	4319      	orrs	r1, r3
 8007a9c:	d110      	bne.n	8007ac0 <_dtoa_r+0xa20>
 8007a9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007aa2:	d029      	beq.n	8007af8 <_dtoa_r+0xa58>
 8007aa4:	9b08      	ldr	r3, [sp, #32]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	dd02      	ble.n	8007ab0 <_dtoa_r+0xa10>
 8007aaa:	9b02      	ldr	r3, [sp, #8]
 8007aac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007ab0:	9b00      	ldr	r3, [sp, #0]
 8007ab2:	f883 8000 	strb.w	r8, [r3]
 8007ab6:	e63f      	b.n	8007738 <_dtoa_r+0x698>
 8007ab8:	4628      	mov	r0, r5
 8007aba:	e7bb      	b.n	8007a34 <_dtoa_r+0x994>
 8007abc:	2201      	movs	r2, #1
 8007abe:	e7e1      	b.n	8007a84 <_dtoa_r+0x9e4>
 8007ac0:	9b08      	ldr	r3, [sp, #32]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	db04      	blt.n	8007ad0 <_dtoa_r+0xa30>
 8007ac6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ac8:	430b      	orrs	r3, r1
 8007aca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007acc:	430b      	orrs	r3, r1
 8007ace:	d120      	bne.n	8007b12 <_dtoa_r+0xa72>
 8007ad0:	2a00      	cmp	r2, #0
 8007ad2:	dded      	ble.n	8007ab0 <_dtoa_r+0xa10>
 8007ad4:	4649      	mov	r1, r9
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	4658      	mov	r0, fp
 8007ada:	f000 fafd 	bl	80080d8 <__lshift>
 8007ade:	4621      	mov	r1, r4
 8007ae0:	4681      	mov	r9, r0
 8007ae2:	f000 fb65 	bl	80081b0 <__mcmp>
 8007ae6:	2800      	cmp	r0, #0
 8007ae8:	dc03      	bgt.n	8007af2 <_dtoa_r+0xa52>
 8007aea:	d1e1      	bne.n	8007ab0 <_dtoa_r+0xa10>
 8007aec:	f018 0f01 	tst.w	r8, #1
 8007af0:	d0de      	beq.n	8007ab0 <_dtoa_r+0xa10>
 8007af2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007af6:	d1d8      	bne.n	8007aaa <_dtoa_r+0xa0a>
 8007af8:	9a00      	ldr	r2, [sp, #0]
 8007afa:	2339      	movs	r3, #57	@ 0x39
 8007afc:	7013      	strb	r3, [r2, #0]
 8007afe:	4633      	mov	r3, r6
 8007b00:	461e      	mov	r6, r3
 8007b02:	3b01      	subs	r3, #1
 8007b04:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007b08:	2a39      	cmp	r2, #57	@ 0x39
 8007b0a:	d052      	beq.n	8007bb2 <_dtoa_r+0xb12>
 8007b0c:	3201      	adds	r2, #1
 8007b0e:	701a      	strb	r2, [r3, #0]
 8007b10:	e612      	b.n	8007738 <_dtoa_r+0x698>
 8007b12:	2a00      	cmp	r2, #0
 8007b14:	dd07      	ble.n	8007b26 <_dtoa_r+0xa86>
 8007b16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007b1a:	d0ed      	beq.n	8007af8 <_dtoa_r+0xa58>
 8007b1c:	9a00      	ldr	r2, [sp, #0]
 8007b1e:	f108 0301 	add.w	r3, r8, #1
 8007b22:	7013      	strb	r3, [r2, #0]
 8007b24:	e608      	b.n	8007738 <_dtoa_r+0x698>
 8007b26:	9b07      	ldr	r3, [sp, #28]
 8007b28:	9a07      	ldr	r2, [sp, #28]
 8007b2a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007b2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d028      	beq.n	8007b86 <_dtoa_r+0xae6>
 8007b34:	4649      	mov	r1, r9
 8007b36:	2300      	movs	r3, #0
 8007b38:	220a      	movs	r2, #10
 8007b3a:	4658      	mov	r0, fp
 8007b3c:	f000 f920 	bl	8007d80 <__multadd>
 8007b40:	42af      	cmp	r7, r5
 8007b42:	4681      	mov	r9, r0
 8007b44:	f04f 0300 	mov.w	r3, #0
 8007b48:	f04f 020a 	mov.w	r2, #10
 8007b4c:	4639      	mov	r1, r7
 8007b4e:	4658      	mov	r0, fp
 8007b50:	d107      	bne.n	8007b62 <_dtoa_r+0xac2>
 8007b52:	f000 f915 	bl	8007d80 <__multadd>
 8007b56:	4607      	mov	r7, r0
 8007b58:	4605      	mov	r5, r0
 8007b5a:	9b07      	ldr	r3, [sp, #28]
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	9307      	str	r3, [sp, #28]
 8007b60:	e774      	b.n	8007a4c <_dtoa_r+0x9ac>
 8007b62:	f000 f90d 	bl	8007d80 <__multadd>
 8007b66:	4629      	mov	r1, r5
 8007b68:	4607      	mov	r7, r0
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	220a      	movs	r2, #10
 8007b6e:	4658      	mov	r0, fp
 8007b70:	f000 f906 	bl	8007d80 <__multadd>
 8007b74:	4605      	mov	r5, r0
 8007b76:	e7f0      	b.n	8007b5a <_dtoa_r+0xaba>
 8007b78:	9b00      	ldr	r3, [sp, #0]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	bfcc      	ite	gt
 8007b7e:	461e      	movgt	r6, r3
 8007b80:	2601      	movle	r6, #1
 8007b82:	4456      	add	r6, sl
 8007b84:	2700      	movs	r7, #0
 8007b86:	4649      	mov	r1, r9
 8007b88:	2201      	movs	r2, #1
 8007b8a:	4658      	mov	r0, fp
 8007b8c:	f000 faa4 	bl	80080d8 <__lshift>
 8007b90:	4621      	mov	r1, r4
 8007b92:	4681      	mov	r9, r0
 8007b94:	f000 fb0c 	bl	80081b0 <__mcmp>
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	dcb0      	bgt.n	8007afe <_dtoa_r+0xa5e>
 8007b9c:	d102      	bne.n	8007ba4 <_dtoa_r+0xb04>
 8007b9e:	f018 0f01 	tst.w	r8, #1
 8007ba2:	d1ac      	bne.n	8007afe <_dtoa_r+0xa5e>
 8007ba4:	4633      	mov	r3, r6
 8007ba6:	461e      	mov	r6, r3
 8007ba8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bac:	2a30      	cmp	r2, #48	@ 0x30
 8007bae:	d0fa      	beq.n	8007ba6 <_dtoa_r+0xb06>
 8007bb0:	e5c2      	b.n	8007738 <_dtoa_r+0x698>
 8007bb2:	459a      	cmp	sl, r3
 8007bb4:	d1a4      	bne.n	8007b00 <_dtoa_r+0xa60>
 8007bb6:	9b04      	ldr	r3, [sp, #16]
 8007bb8:	3301      	adds	r3, #1
 8007bba:	9304      	str	r3, [sp, #16]
 8007bbc:	2331      	movs	r3, #49	@ 0x31
 8007bbe:	f88a 3000 	strb.w	r3, [sl]
 8007bc2:	e5b9      	b.n	8007738 <_dtoa_r+0x698>
 8007bc4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007bc6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007c24 <_dtoa_r+0xb84>
 8007bca:	b11b      	cbz	r3, 8007bd4 <_dtoa_r+0xb34>
 8007bcc:	f10a 0308 	add.w	r3, sl, #8
 8007bd0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007bd2:	6013      	str	r3, [r2, #0]
 8007bd4:	4650      	mov	r0, sl
 8007bd6:	b019      	add	sp, #100	@ 0x64
 8007bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	f77f ae37 	ble.w	8007852 <_dtoa_r+0x7b2>
 8007be4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007be6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007be8:	2001      	movs	r0, #1
 8007bea:	e655      	b.n	8007898 <_dtoa_r+0x7f8>
 8007bec:	9b00      	ldr	r3, [sp, #0]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	f77f aed6 	ble.w	80079a0 <_dtoa_r+0x900>
 8007bf4:	4656      	mov	r6, sl
 8007bf6:	4621      	mov	r1, r4
 8007bf8:	4648      	mov	r0, r9
 8007bfa:	f7ff f9c8 	bl	8006f8e <quorem>
 8007bfe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007c02:	f806 8b01 	strb.w	r8, [r6], #1
 8007c06:	9b00      	ldr	r3, [sp, #0]
 8007c08:	eba6 020a 	sub.w	r2, r6, sl
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	ddb3      	ble.n	8007b78 <_dtoa_r+0xad8>
 8007c10:	4649      	mov	r1, r9
 8007c12:	2300      	movs	r3, #0
 8007c14:	220a      	movs	r2, #10
 8007c16:	4658      	mov	r0, fp
 8007c18:	f000 f8b2 	bl	8007d80 <__multadd>
 8007c1c:	4681      	mov	r9, r0
 8007c1e:	e7ea      	b.n	8007bf6 <_dtoa_r+0xb56>
 8007c20:	080092f0 	.word	0x080092f0
 8007c24:	08009274 	.word	0x08009274

08007c28 <_free_r>:
 8007c28:	b538      	push	{r3, r4, r5, lr}
 8007c2a:	4605      	mov	r5, r0
 8007c2c:	2900      	cmp	r1, #0
 8007c2e:	d041      	beq.n	8007cb4 <_free_r+0x8c>
 8007c30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c34:	1f0c      	subs	r4, r1, #4
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	bfb8      	it	lt
 8007c3a:	18e4      	addlt	r4, r4, r3
 8007c3c:	f7fe fa3a 	bl	80060b4 <__malloc_lock>
 8007c40:	4a1d      	ldr	r2, [pc, #116]	@ (8007cb8 <_free_r+0x90>)
 8007c42:	6813      	ldr	r3, [r2, #0]
 8007c44:	b933      	cbnz	r3, 8007c54 <_free_r+0x2c>
 8007c46:	6063      	str	r3, [r4, #4]
 8007c48:	6014      	str	r4, [r2, #0]
 8007c4a:	4628      	mov	r0, r5
 8007c4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c50:	f7fe ba36 	b.w	80060c0 <__malloc_unlock>
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	d908      	bls.n	8007c6a <_free_r+0x42>
 8007c58:	6820      	ldr	r0, [r4, #0]
 8007c5a:	1821      	adds	r1, r4, r0
 8007c5c:	428b      	cmp	r3, r1
 8007c5e:	bf01      	itttt	eq
 8007c60:	6819      	ldreq	r1, [r3, #0]
 8007c62:	685b      	ldreq	r3, [r3, #4]
 8007c64:	1809      	addeq	r1, r1, r0
 8007c66:	6021      	streq	r1, [r4, #0]
 8007c68:	e7ed      	b.n	8007c46 <_free_r+0x1e>
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	b10b      	cbz	r3, 8007c74 <_free_r+0x4c>
 8007c70:	42a3      	cmp	r3, r4
 8007c72:	d9fa      	bls.n	8007c6a <_free_r+0x42>
 8007c74:	6811      	ldr	r1, [r2, #0]
 8007c76:	1850      	adds	r0, r2, r1
 8007c78:	42a0      	cmp	r0, r4
 8007c7a:	d10b      	bne.n	8007c94 <_free_r+0x6c>
 8007c7c:	6820      	ldr	r0, [r4, #0]
 8007c7e:	4401      	add	r1, r0
 8007c80:	1850      	adds	r0, r2, r1
 8007c82:	4283      	cmp	r3, r0
 8007c84:	6011      	str	r1, [r2, #0]
 8007c86:	d1e0      	bne.n	8007c4a <_free_r+0x22>
 8007c88:	6818      	ldr	r0, [r3, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	6053      	str	r3, [r2, #4]
 8007c8e:	4408      	add	r0, r1
 8007c90:	6010      	str	r0, [r2, #0]
 8007c92:	e7da      	b.n	8007c4a <_free_r+0x22>
 8007c94:	d902      	bls.n	8007c9c <_free_r+0x74>
 8007c96:	230c      	movs	r3, #12
 8007c98:	602b      	str	r3, [r5, #0]
 8007c9a:	e7d6      	b.n	8007c4a <_free_r+0x22>
 8007c9c:	6820      	ldr	r0, [r4, #0]
 8007c9e:	1821      	adds	r1, r4, r0
 8007ca0:	428b      	cmp	r3, r1
 8007ca2:	bf04      	itt	eq
 8007ca4:	6819      	ldreq	r1, [r3, #0]
 8007ca6:	685b      	ldreq	r3, [r3, #4]
 8007ca8:	6063      	str	r3, [r4, #4]
 8007caa:	bf04      	itt	eq
 8007cac:	1809      	addeq	r1, r1, r0
 8007cae:	6021      	streq	r1, [r4, #0]
 8007cb0:	6054      	str	r4, [r2, #4]
 8007cb2:	e7ca      	b.n	8007c4a <_free_r+0x22>
 8007cb4:	bd38      	pop	{r3, r4, r5, pc}
 8007cb6:	bf00      	nop
 8007cb8:	200009e4 	.word	0x200009e4

08007cbc <_Balloc>:
 8007cbc:	b570      	push	{r4, r5, r6, lr}
 8007cbe:	69c6      	ldr	r6, [r0, #28]
 8007cc0:	4604      	mov	r4, r0
 8007cc2:	460d      	mov	r5, r1
 8007cc4:	b976      	cbnz	r6, 8007ce4 <_Balloc+0x28>
 8007cc6:	2010      	movs	r0, #16
 8007cc8:	f7fe f94a 	bl	8005f60 <malloc>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	61e0      	str	r0, [r4, #28]
 8007cd0:	b920      	cbnz	r0, 8007cdc <_Balloc+0x20>
 8007cd2:	4b18      	ldr	r3, [pc, #96]	@ (8007d34 <_Balloc+0x78>)
 8007cd4:	4818      	ldr	r0, [pc, #96]	@ (8007d38 <_Balloc+0x7c>)
 8007cd6:	216b      	movs	r1, #107	@ 0x6b
 8007cd8:	f000 ff5e 	bl	8008b98 <__assert_func>
 8007cdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ce0:	6006      	str	r6, [r0, #0]
 8007ce2:	60c6      	str	r6, [r0, #12]
 8007ce4:	69e6      	ldr	r6, [r4, #28]
 8007ce6:	68f3      	ldr	r3, [r6, #12]
 8007ce8:	b183      	cbz	r3, 8007d0c <_Balloc+0x50>
 8007cea:	69e3      	ldr	r3, [r4, #28]
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007cf2:	b9b8      	cbnz	r0, 8007d24 <_Balloc+0x68>
 8007cf4:	2101      	movs	r1, #1
 8007cf6:	fa01 f605 	lsl.w	r6, r1, r5
 8007cfa:	1d72      	adds	r2, r6, #5
 8007cfc:	0092      	lsls	r2, r2, #2
 8007cfe:	4620      	mov	r0, r4
 8007d00:	f000 ff68 	bl	8008bd4 <_calloc_r>
 8007d04:	b160      	cbz	r0, 8007d20 <_Balloc+0x64>
 8007d06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d0a:	e00e      	b.n	8007d2a <_Balloc+0x6e>
 8007d0c:	2221      	movs	r2, #33	@ 0x21
 8007d0e:	2104      	movs	r1, #4
 8007d10:	4620      	mov	r0, r4
 8007d12:	f000 ff5f 	bl	8008bd4 <_calloc_r>
 8007d16:	69e3      	ldr	r3, [r4, #28]
 8007d18:	60f0      	str	r0, [r6, #12]
 8007d1a:	68db      	ldr	r3, [r3, #12]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d1e4      	bne.n	8007cea <_Balloc+0x2e>
 8007d20:	2000      	movs	r0, #0
 8007d22:	bd70      	pop	{r4, r5, r6, pc}
 8007d24:	6802      	ldr	r2, [r0, #0]
 8007d26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d30:	e7f7      	b.n	8007d22 <_Balloc+0x66>
 8007d32:	bf00      	nop
 8007d34:	08009281 	.word	0x08009281
 8007d38:	08009301 	.word	0x08009301

08007d3c <_Bfree>:
 8007d3c:	b570      	push	{r4, r5, r6, lr}
 8007d3e:	69c6      	ldr	r6, [r0, #28]
 8007d40:	4605      	mov	r5, r0
 8007d42:	460c      	mov	r4, r1
 8007d44:	b976      	cbnz	r6, 8007d64 <_Bfree+0x28>
 8007d46:	2010      	movs	r0, #16
 8007d48:	f7fe f90a 	bl	8005f60 <malloc>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	61e8      	str	r0, [r5, #28]
 8007d50:	b920      	cbnz	r0, 8007d5c <_Bfree+0x20>
 8007d52:	4b09      	ldr	r3, [pc, #36]	@ (8007d78 <_Bfree+0x3c>)
 8007d54:	4809      	ldr	r0, [pc, #36]	@ (8007d7c <_Bfree+0x40>)
 8007d56:	218f      	movs	r1, #143	@ 0x8f
 8007d58:	f000 ff1e 	bl	8008b98 <__assert_func>
 8007d5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d60:	6006      	str	r6, [r0, #0]
 8007d62:	60c6      	str	r6, [r0, #12]
 8007d64:	b13c      	cbz	r4, 8007d76 <_Bfree+0x3a>
 8007d66:	69eb      	ldr	r3, [r5, #28]
 8007d68:	6862      	ldr	r2, [r4, #4]
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d70:	6021      	str	r1, [r4, #0]
 8007d72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d76:	bd70      	pop	{r4, r5, r6, pc}
 8007d78:	08009281 	.word	0x08009281
 8007d7c:	08009301 	.word	0x08009301

08007d80 <__multadd>:
 8007d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d84:	690d      	ldr	r5, [r1, #16]
 8007d86:	4607      	mov	r7, r0
 8007d88:	460c      	mov	r4, r1
 8007d8a:	461e      	mov	r6, r3
 8007d8c:	f101 0c14 	add.w	ip, r1, #20
 8007d90:	2000      	movs	r0, #0
 8007d92:	f8dc 3000 	ldr.w	r3, [ip]
 8007d96:	b299      	uxth	r1, r3
 8007d98:	fb02 6101 	mla	r1, r2, r1, r6
 8007d9c:	0c1e      	lsrs	r6, r3, #16
 8007d9e:	0c0b      	lsrs	r3, r1, #16
 8007da0:	fb02 3306 	mla	r3, r2, r6, r3
 8007da4:	b289      	uxth	r1, r1
 8007da6:	3001      	adds	r0, #1
 8007da8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007dac:	4285      	cmp	r5, r0
 8007dae:	f84c 1b04 	str.w	r1, [ip], #4
 8007db2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007db6:	dcec      	bgt.n	8007d92 <__multadd+0x12>
 8007db8:	b30e      	cbz	r6, 8007dfe <__multadd+0x7e>
 8007dba:	68a3      	ldr	r3, [r4, #8]
 8007dbc:	42ab      	cmp	r3, r5
 8007dbe:	dc19      	bgt.n	8007df4 <__multadd+0x74>
 8007dc0:	6861      	ldr	r1, [r4, #4]
 8007dc2:	4638      	mov	r0, r7
 8007dc4:	3101      	adds	r1, #1
 8007dc6:	f7ff ff79 	bl	8007cbc <_Balloc>
 8007dca:	4680      	mov	r8, r0
 8007dcc:	b928      	cbnz	r0, 8007dda <__multadd+0x5a>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8007e04 <__multadd+0x84>)
 8007dd2:	480d      	ldr	r0, [pc, #52]	@ (8007e08 <__multadd+0x88>)
 8007dd4:	21ba      	movs	r1, #186	@ 0xba
 8007dd6:	f000 fedf 	bl	8008b98 <__assert_func>
 8007dda:	6922      	ldr	r2, [r4, #16]
 8007ddc:	3202      	adds	r2, #2
 8007dde:	f104 010c 	add.w	r1, r4, #12
 8007de2:	0092      	lsls	r2, r2, #2
 8007de4:	300c      	adds	r0, #12
 8007de6:	f7ff f8c4 	bl	8006f72 <memcpy>
 8007dea:	4621      	mov	r1, r4
 8007dec:	4638      	mov	r0, r7
 8007dee:	f7ff ffa5 	bl	8007d3c <_Bfree>
 8007df2:	4644      	mov	r4, r8
 8007df4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007df8:	3501      	adds	r5, #1
 8007dfa:	615e      	str	r6, [r3, #20]
 8007dfc:	6125      	str	r5, [r4, #16]
 8007dfe:	4620      	mov	r0, r4
 8007e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e04:	080092f0 	.word	0x080092f0
 8007e08:	08009301 	.word	0x08009301

08007e0c <__hi0bits>:
 8007e0c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007e10:	4603      	mov	r3, r0
 8007e12:	bf36      	itet	cc
 8007e14:	0403      	lslcc	r3, r0, #16
 8007e16:	2000      	movcs	r0, #0
 8007e18:	2010      	movcc	r0, #16
 8007e1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e1e:	bf3c      	itt	cc
 8007e20:	021b      	lslcc	r3, r3, #8
 8007e22:	3008      	addcc	r0, #8
 8007e24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e28:	bf3c      	itt	cc
 8007e2a:	011b      	lslcc	r3, r3, #4
 8007e2c:	3004      	addcc	r0, #4
 8007e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e32:	bf3c      	itt	cc
 8007e34:	009b      	lslcc	r3, r3, #2
 8007e36:	3002      	addcc	r0, #2
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	db05      	blt.n	8007e48 <__hi0bits+0x3c>
 8007e3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007e40:	f100 0001 	add.w	r0, r0, #1
 8007e44:	bf08      	it	eq
 8007e46:	2020      	moveq	r0, #32
 8007e48:	4770      	bx	lr

08007e4a <__lo0bits>:
 8007e4a:	6803      	ldr	r3, [r0, #0]
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	f013 0007 	ands.w	r0, r3, #7
 8007e52:	d00b      	beq.n	8007e6c <__lo0bits+0x22>
 8007e54:	07d9      	lsls	r1, r3, #31
 8007e56:	d421      	bmi.n	8007e9c <__lo0bits+0x52>
 8007e58:	0798      	lsls	r0, r3, #30
 8007e5a:	bf49      	itett	mi
 8007e5c:	085b      	lsrmi	r3, r3, #1
 8007e5e:	089b      	lsrpl	r3, r3, #2
 8007e60:	2001      	movmi	r0, #1
 8007e62:	6013      	strmi	r3, [r2, #0]
 8007e64:	bf5c      	itt	pl
 8007e66:	6013      	strpl	r3, [r2, #0]
 8007e68:	2002      	movpl	r0, #2
 8007e6a:	4770      	bx	lr
 8007e6c:	b299      	uxth	r1, r3
 8007e6e:	b909      	cbnz	r1, 8007e74 <__lo0bits+0x2a>
 8007e70:	0c1b      	lsrs	r3, r3, #16
 8007e72:	2010      	movs	r0, #16
 8007e74:	b2d9      	uxtb	r1, r3
 8007e76:	b909      	cbnz	r1, 8007e7c <__lo0bits+0x32>
 8007e78:	3008      	adds	r0, #8
 8007e7a:	0a1b      	lsrs	r3, r3, #8
 8007e7c:	0719      	lsls	r1, r3, #28
 8007e7e:	bf04      	itt	eq
 8007e80:	091b      	lsreq	r3, r3, #4
 8007e82:	3004      	addeq	r0, #4
 8007e84:	0799      	lsls	r1, r3, #30
 8007e86:	bf04      	itt	eq
 8007e88:	089b      	lsreq	r3, r3, #2
 8007e8a:	3002      	addeq	r0, #2
 8007e8c:	07d9      	lsls	r1, r3, #31
 8007e8e:	d403      	bmi.n	8007e98 <__lo0bits+0x4e>
 8007e90:	085b      	lsrs	r3, r3, #1
 8007e92:	f100 0001 	add.w	r0, r0, #1
 8007e96:	d003      	beq.n	8007ea0 <__lo0bits+0x56>
 8007e98:	6013      	str	r3, [r2, #0]
 8007e9a:	4770      	bx	lr
 8007e9c:	2000      	movs	r0, #0
 8007e9e:	4770      	bx	lr
 8007ea0:	2020      	movs	r0, #32
 8007ea2:	4770      	bx	lr

08007ea4 <__i2b>:
 8007ea4:	b510      	push	{r4, lr}
 8007ea6:	460c      	mov	r4, r1
 8007ea8:	2101      	movs	r1, #1
 8007eaa:	f7ff ff07 	bl	8007cbc <_Balloc>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	b928      	cbnz	r0, 8007ebe <__i2b+0x1a>
 8007eb2:	4b05      	ldr	r3, [pc, #20]	@ (8007ec8 <__i2b+0x24>)
 8007eb4:	4805      	ldr	r0, [pc, #20]	@ (8007ecc <__i2b+0x28>)
 8007eb6:	f240 1145 	movw	r1, #325	@ 0x145
 8007eba:	f000 fe6d 	bl	8008b98 <__assert_func>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	6144      	str	r4, [r0, #20]
 8007ec2:	6103      	str	r3, [r0, #16]
 8007ec4:	bd10      	pop	{r4, pc}
 8007ec6:	bf00      	nop
 8007ec8:	080092f0 	.word	0x080092f0
 8007ecc:	08009301 	.word	0x08009301

08007ed0 <__multiply>:
 8007ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed4:	4614      	mov	r4, r2
 8007ed6:	690a      	ldr	r2, [r1, #16]
 8007ed8:	6923      	ldr	r3, [r4, #16]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	bfa8      	it	ge
 8007ede:	4623      	movge	r3, r4
 8007ee0:	460f      	mov	r7, r1
 8007ee2:	bfa4      	itt	ge
 8007ee4:	460c      	movge	r4, r1
 8007ee6:	461f      	movge	r7, r3
 8007ee8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007eec:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007ef0:	68a3      	ldr	r3, [r4, #8]
 8007ef2:	6861      	ldr	r1, [r4, #4]
 8007ef4:	eb0a 0609 	add.w	r6, sl, r9
 8007ef8:	42b3      	cmp	r3, r6
 8007efa:	b085      	sub	sp, #20
 8007efc:	bfb8      	it	lt
 8007efe:	3101      	addlt	r1, #1
 8007f00:	f7ff fedc 	bl	8007cbc <_Balloc>
 8007f04:	b930      	cbnz	r0, 8007f14 <__multiply+0x44>
 8007f06:	4602      	mov	r2, r0
 8007f08:	4b44      	ldr	r3, [pc, #272]	@ (800801c <__multiply+0x14c>)
 8007f0a:	4845      	ldr	r0, [pc, #276]	@ (8008020 <__multiply+0x150>)
 8007f0c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007f10:	f000 fe42 	bl	8008b98 <__assert_func>
 8007f14:	f100 0514 	add.w	r5, r0, #20
 8007f18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f1c:	462b      	mov	r3, r5
 8007f1e:	2200      	movs	r2, #0
 8007f20:	4543      	cmp	r3, r8
 8007f22:	d321      	bcc.n	8007f68 <__multiply+0x98>
 8007f24:	f107 0114 	add.w	r1, r7, #20
 8007f28:	f104 0214 	add.w	r2, r4, #20
 8007f2c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007f30:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007f34:	9302      	str	r3, [sp, #8]
 8007f36:	1b13      	subs	r3, r2, r4
 8007f38:	3b15      	subs	r3, #21
 8007f3a:	f023 0303 	bic.w	r3, r3, #3
 8007f3e:	3304      	adds	r3, #4
 8007f40:	f104 0715 	add.w	r7, r4, #21
 8007f44:	42ba      	cmp	r2, r7
 8007f46:	bf38      	it	cc
 8007f48:	2304      	movcc	r3, #4
 8007f4a:	9301      	str	r3, [sp, #4]
 8007f4c:	9b02      	ldr	r3, [sp, #8]
 8007f4e:	9103      	str	r1, [sp, #12]
 8007f50:	428b      	cmp	r3, r1
 8007f52:	d80c      	bhi.n	8007f6e <__multiply+0x9e>
 8007f54:	2e00      	cmp	r6, #0
 8007f56:	dd03      	ble.n	8007f60 <__multiply+0x90>
 8007f58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d05b      	beq.n	8008018 <__multiply+0x148>
 8007f60:	6106      	str	r6, [r0, #16]
 8007f62:	b005      	add	sp, #20
 8007f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f68:	f843 2b04 	str.w	r2, [r3], #4
 8007f6c:	e7d8      	b.n	8007f20 <__multiply+0x50>
 8007f6e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007f72:	f1ba 0f00 	cmp.w	sl, #0
 8007f76:	d024      	beq.n	8007fc2 <__multiply+0xf2>
 8007f78:	f104 0e14 	add.w	lr, r4, #20
 8007f7c:	46a9      	mov	r9, r5
 8007f7e:	f04f 0c00 	mov.w	ip, #0
 8007f82:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007f86:	f8d9 3000 	ldr.w	r3, [r9]
 8007f8a:	fa1f fb87 	uxth.w	fp, r7
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	fb0a 330b 	mla	r3, sl, fp, r3
 8007f94:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007f98:	f8d9 7000 	ldr.w	r7, [r9]
 8007f9c:	4463      	add	r3, ip
 8007f9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007fa2:	fb0a c70b 	mla	r7, sl, fp, ip
 8007fa6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007fb0:	4572      	cmp	r2, lr
 8007fb2:	f849 3b04 	str.w	r3, [r9], #4
 8007fb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007fba:	d8e2      	bhi.n	8007f82 <__multiply+0xb2>
 8007fbc:	9b01      	ldr	r3, [sp, #4]
 8007fbe:	f845 c003 	str.w	ip, [r5, r3]
 8007fc2:	9b03      	ldr	r3, [sp, #12]
 8007fc4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007fc8:	3104      	adds	r1, #4
 8007fca:	f1b9 0f00 	cmp.w	r9, #0
 8007fce:	d021      	beq.n	8008014 <__multiply+0x144>
 8007fd0:	682b      	ldr	r3, [r5, #0]
 8007fd2:	f104 0c14 	add.w	ip, r4, #20
 8007fd6:	46ae      	mov	lr, r5
 8007fd8:	f04f 0a00 	mov.w	sl, #0
 8007fdc:	f8bc b000 	ldrh.w	fp, [ip]
 8007fe0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007fe4:	fb09 770b 	mla	r7, r9, fp, r7
 8007fe8:	4457      	add	r7, sl
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007ff0:	f84e 3b04 	str.w	r3, [lr], #4
 8007ff4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007ff8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ffc:	f8be 3000 	ldrh.w	r3, [lr]
 8008000:	fb09 330a 	mla	r3, r9, sl, r3
 8008004:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008008:	4562      	cmp	r2, ip
 800800a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800800e:	d8e5      	bhi.n	8007fdc <__multiply+0x10c>
 8008010:	9f01      	ldr	r7, [sp, #4]
 8008012:	51eb      	str	r3, [r5, r7]
 8008014:	3504      	adds	r5, #4
 8008016:	e799      	b.n	8007f4c <__multiply+0x7c>
 8008018:	3e01      	subs	r6, #1
 800801a:	e79b      	b.n	8007f54 <__multiply+0x84>
 800801c:	080092f0 	.word	0x080092f0
 8008020:	08009301 	.word	0x08009301

08008024 <__pow5mult>:
 8008024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008028:	4615      	mov	r5, r2
 800802a:	f012 0203 	ands.w	r2, r2, #3
 800802e:	4607      	mov	r7, r0
 8008030:	460e      	mov	r6, r1
 8008032:	d007      	beq.n	8008044 <__pow5mult+0x20>
 8008034:	4c25      	ldr	r4, [pc, #148]	@ (80080cc <__pow5mult+0xa8>)
 8008036:	3a01      	subs	r2, #1
 8008038:	2300      	movs	r3, #0
 800803a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800803e:	f7ff fe9f 	bl	8007d80 <__multadd>
 8008042:	4606      	mov	r6, r0
 8008044:	10ad      	asrs	r5, r5, #2
 8008046:	d03d      	beq.n	80080c4 <__pow5mult+0xa0>
 8008048:	69fc      	ldr	r4, [r7, #28]
 800804a:	b97c      	cbnz	r4, 800806c <__pow5mult+0x48>
 800804c:	2010      	movs	r0, #16
 800804e:	f7fd ff87 	bl	8005f60 <malloc>
 8008052:	4602      	mov	r2, r0
 8008054:	61f8      	str	r0, [r7, #28]
 8008056:	b928      	cbnz	r0, 8008064 <__pow5mult+0x40>
 8008058:	4b1d      	ldr	r3, [pc, #116]	@ (80080d0 <__pow5mult+0xac>)
 800805a:	481e      	ldr	r0, [pc, #120]	@ (80080d4 <__pow5mult+0xb0>)
 800805c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008060:	f000 fd9a 	bl	8008b98 <__assert_func>
 8008064:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008068:	6004      	str	r4, [r0, #0]
 800806a:	60c4      	str	r4, [r0, #12]
 800806c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008070:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008074:	b94c      	cbnz	r4, 800808a <__pow5mult+0x66>
 8008076:	f240 2171 	movw	r1, #625	@ 0x271
 800807a:	4638      	mov	r0, r7
 800807c:	f7ff ff12 	bl	8007ea4 <__i2b>
 8008080:	2300      	movs	r3, #0
 8008082:	f8c8 0008 	str.w	r0, [r8, #8]
 8008086:	4604      	mov	r4, r0
 8008088:	6003      	str	r3, [r0, #0]
 800808a:	f04f 0900 	mov.w	r9, #0
 800808e:	07eb      	lsls	r3, r5, #31
 8008090:	d50a      	bpl.n	80080a8 <__pow5mult+0x84>
 8008092:	4631      	mov	r1, r6
 8008094:	4622      	mov	r2, r4
 8008096:	4638      	mov	r0, r7
 8008098:	f7ff ff1a 	bl	8007ed0 <__multiply>
 800809c:	4631      	mov	r1, r6
 800809e:	4680      	mov	r8, r0
 80080a0:	4638      	mov	r0, r7
 80080a2:	f7ff fe4b 	bl	8007d3c <_Bfree>
 80080a6:	4646      	mov	r6, r8
 80080a8:	106d      	asrs	r5, r5, #1
 80080aa:	d00b      	beq.n	80080c4 <__pow5mult+0xa0>
 80080ac:	6820      	ldr	r0, [r4, #0]
 80080ae:	b938      	cbnz	r0, 80080c0 <__pow5mult+0x9c>
 80080b0:	4622      	mov	r2, r4
 80080b2:	4621      	mov	r1, r4
 80080b4:	4638      	mov	r0, r7
 80080b6:	f7ff ff0b 	bl	8007ed0 <__multiply>
 80080ba:	6020      	str	r0, [r4, #0]
 80080bc:	f8c0 9000 	str.w	r9, [r0]
 80080c0:	4604      	mov	r4, r0
 80080c2:	e7e4      	b.n	800808e <__pow5mult+0x6a>
 80080c4:	4630      	mov	r0, r6
 80080c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080ca:	bf00      	nop
 80080cc:	0800935c 	.word	0x0800935c
 80080d0:	08009281 	.word	0x08009281
 80080d4:	08009301 	.word	0x08009301

080080d8 <__lshift>:
 80080d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080dc:	460c      	mov	r4, r1
 80080de:	6849      	ldr	r1, [r1, #4]
 80080e0:	6923      	ldr	r3, [r4, #16]
 80080e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080e6:	68a3      	ldr	r3, [r4, #8]
 80080e8:	4607      	mov	r7, r0
 80080ea:	4691      	mov	r9, r2
 80080ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080f0:	f108 0601 	add.w	r6, r8, #1
 80080f4:	42b3      	cmp	r3, r6
 80080f6:	db0b      	blt.n	8008110 <__lshift+0x38>
 80080f8:	4638      	mov	r0, r7
 80080fa:	f7ff fddf 	bl	8007cbc <_Balloc>
 80080fe:	4605      	mov	r5, r0
 8008100:	b948      	cbnz	r0, 8008116 <__lshift+0x3e>
 8008102:	4602      	mov	r2, r0
 8008104:	4b28      	ldr	r3, [pc, #160]	@ (80081a8 <__lshift+0xd0>)
 8008106:	4829      	ldr	r0, [pc, #164]	@ (80081ac <__lshift+0xd4>)
 8008108:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800810c:	f000 fd44 	bl	8008b98 <__assert_func>
 8008110:	3101      	adds	r1, #1
 8008112:	005b      	lsls	r3, r3, #1
 8008114:	e7ee      	b.n	80080f4 <__lshift+0x1c>
 8008116:	2300      	movs	r3, #0
 8008118:	f100 0114 	add.w	r1, r0, #20
 800811c:	f100 0210 	add.w	r2, r0, #16
 8008120:	4618      	mov	r0, r3
 8008122:	4553      	cmp	r3, sl
 8008124:	db33      	blt.n	800818e <__lshift+0xb6>
 8008126:	6920      	ldr	r0, [r4, #16]
 8008128:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800812c:	f104 0314 	add.w	r3, r4, #20
 8008130:	f019 091f 	ands.w	r9, r9, #31
 8008134:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008138:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800813c:	d02b      	beq.n	8008196 <__lshift+0xbe>
 800813e:	f1c9 0e20 	rsb	lr, r9, #32
 8008142:	468a      	mov	sl, r1
 8008144:	2200      	movs	r2, #0
 8008146:	6818      	ldr	r0, [r3, #0]
 8008148:	fa00 f009 	lsl.w	r0, r0, r9
 800814c:	4310      	orrs	r0, r2
 800814e:	f84a 0b04 	str.w	r0, [sl], #4
 8008152:	f853 2b04 	ldr.w	r2, [r3], #4
 8008156:	459c      	cmp	ip, r3
 8008158:	fa22 f20e 	lsr.w	r2, r2, lr
 800815c:	d8f3      	bhi.n	8008146 <__lshift+0x6e>
 800815e:	ebac 0304 	sub.w	r3, ip, r4
 8008162:	3b15      	subs	r3, #21
 8008164:	f023 0303 	bic.w	r3, r3, #3
 8008168:	3304      	adds	r3, #4
 800816a:	f104 0015 	add.w	r0, r4, #21
 800816e:	4584      	cmp	ip, r0
 8008170:	bf38      	it	cc
 8008172:	2304      	movcc	r3, #4
 8008174:	50ca      	str	r2, [r1, r3]
 8008176:	b10a      	cbz	r2, 800817c <__lshift+0xa4>
 8008178:	f108 0602 	add.w	r6, r8, #2
 800817c:	3e01      	subs	r6, #1
 800817e:	4638      	mov	r0, r7
 8008180:	612e      	str	r6, [r5, #16]
 8008182:	4621      	mov	r1, r4
 8008184:	f7ff fdda 	bl	8007d3c <_Bfree>
 8008188:	4628      	mov	r0, r5
 800818a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800818e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008192:	3301      	adds	r3, #1
 8008194:	e7c5      	b.n	8008122 <__lshift+0x4a>
 8008196:	3904      	subs	r1, #4
 8008198:	f853 2b04 	ldr.w	r2, [r3], #4
 800819c:	f841 2f04 	str.w	r2, [r1, #4]!
 80081a0:	459c      	cmp	ip, r3
 80081a2:	d8f9      	bhi.n	8008198 <__lshift+0xc0>
 80081a4:	e7ea      	b.n	800817c <__lshift+0xa4>
 80081a6:	bf00      	nop
 80081a8:	080092f0 	.word	0x080092f0
 80081ac:	08009301 	.word	0x08009301

080081b0 <__mcmp>:
 80081b0:	690a      	ldr	r2, [r1, #16]
 80081b2:	4603      	mov	r3, r0
 80081b4:	6900      	ldr	r0, [r0, #16]
 80081b6:	1a80      	subs	r0, r0, r2
 80081b8:	b530      	push	{r4, r5, lr}
 80081ba:	d10e      	bne.n	80081da <__mcmp+0x2a>
 80081bc:	3314      	adds	r3, #20
 80081be:	3114      	adds	r1, #20
 80081c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80081c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80081c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80081cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80081d0:	4295      	cmp	r5, r2
 80081d2:	d003      	beq.n	80081dc <__mcmp+0x2c>
 80081d4:	d205      	bcs.n	80081e2 <__mcmp+0x32>
 80081d6:	f04f 30ff 	mov.w	r0, #4294967295
 80081da:	bd30      	pop	{r4, r5, pc}
 80081dc:	42a3      	cmp	r3, r4
 80081de:	d3f3      	bcc.n	80081c8 <__mcmp+0x18>
 80081e0:	e7fb      	b.n	80081da <__mcmp+0x2a>
 80081e2:	2001      	movs	r0, #1
 80081e4:	e7f9      	b.n	80081da <__mcmp+0x2a>
	...

080081e8 <__mdiff>:
 80081e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ec:	4689      	mov	r9, r1
 80081ee:	4606      	mov	r6, r0
 80081f0:	4611      	mov	r1, r2
 80081f2:	4648      	mov	r0, r9
 80081f4:	4614      	mov	r4, r2
 80081f6:	f7ff ffdb 	bl	80081b0 <__mcmp>
 80081fa:	1e05      	subs	r5, r0, #0
 80081fc:	d112      	bne.n	8008224 <__mdiff+0x3c>
 80081fe:	4629      	mov	r1, r5
 8008200:	4630      	mov	r0, r6
 8008202:	f7ff fd5b 	bl	8007cbc <_Balloc>
 8008206:	4602      	mov	r2, r0
 8008208:	b928      	cbnz	r0, 8008216 <__mdiff+0x2e>
 800820a:	4b3f      	ldr	r3, [pc, #252]	@ (8008308 <__mdiff+0x120>)
 800820c:	f240 2137 	movw	r1, #567	@ 0x237
 8008210:	483e      	ldr	r0, [pc, #248]	@ (800830c <__mdiff+0x124>)
 8008212:	f000 fcc1 	bl	8008b98 <__assert_func>
 8008216:	2301      	movs	r3, #1
 8008218:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800821c:	4610      	mov	r0, r2
 800821e:	b003      	add	sp, #12
 8008220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008224:	bfbc      	itt	lt
 8008226:	464b      	movlt	r3, r9
 8008228:	46a1      	movlt	r9, r4
 800822a:	4630      	mov	r0, r6
 800822c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008230:	bfba      	itte	lt
 8008232:	461c      	movlt	r4, r3
 8008234:	2501      	movlt	r5, #1
 8008236:	2500      	movge	r5, #0
 8008238:	f7ff fd40 	bl	8007cbc <_Balloc>
 800823c:	4602      	mov	r2, r0
 800823e:	b918      	cbnz	r0, 8008248 <__mdiff+0x60>
 8008240:	4b31      	ldr	r3, [pc, #196]	@ (8008308 <__mdiff+0x120>)
 8008242:	f240 2145 	movw	r1, #581	@ 0x245
 8008246:	e7e3      	b.n	8008210 <__mdiff+0x28>
 8008248:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800824c:	6926      	ldr	r6, [r4, #16]
 800824e:	60c5      	str	r5, [r0, #12]
 8008250:	f109 0310 	add.w	r3, r9, #16
 8008254:	f109 0514 	add.w	r5, r9, #20
 8008258:	f104 0e14 	add.w	lr, r4, #20
 800825c:	f100 0b14 	add.w	fp, r0, #20
 8008260:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008264:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008268:	9301      	str	r3, [sp, #4]
 800826a:	46d9      	mov	r9, fp
 800826c:	f04f 0c00 	mov.w	ip, #0
 8008270:	9b01      	ldr	r3, [sp, #4]
 8008272:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008276:	f853 af04 	ldr.w	sl, [r3, #4]!
 800827a:	9301      	str	r3, [sp, #4]
 800827c:	fa1f f38a 	uxth.w	r3, sl
 8008280:	4619      	mov	r1, r3
 8008282:	b283      	uxth	r3, r0
 8008284:	1acb      	subs	r3, r1, r3
 8008286:	0c00      	lsrs	r0, r0, #16
 8008288:	4463      	add	r3, ip
 800828a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800828e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008292:	b29b      	uxth	r3, r3
 8008294:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008298:	4576      	cmp	r6, lr
 800829a:	f849 3b04 	str.w	r3, [r9], #4
 800829e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082a2:	d8e5      	bhi.n	8008270 <__mdiff+0x88>
 80082a4:	1b33      	subs	r3, r6, r4
 80082a6:	3b15      	subs	r3, #21
 80082a8:	f023 0303 	bic.w	r3, r3, #3
 80082ac:	3415      	adds	r4, #21
 80082ae:	3304      	adds	r3, #4
 80082b0:	42a6      	cmp	r6, r4
 80082b2:	bf38      	it	cc
 80082b4:	2304      	movcc	r3, #4
 80082b6:	441d      	add	r5, r3
 80082b8:	445b      	add	r3, fp
 80082ba:	461e      	mov	r6, r3
 80082bc:	462c      	mov	r4, r5
 80082be:	4544      	cmp	r4, r8
 80082c0:	d30e      	bcc.n	80082e0 <__mdiff+0xf8>
 80082c2:	f108 0103 	add.w	r1, r8, #3
 80082c6:	1b49      	subs	r1, r1, r5
 80082c8:	f021 0103 	bic.w	r1, r1, #3
 80082cc:	3d03      	subs	r5, #3
 80082ce:	45a8      	cmp	r8, r5
 80082d0:	bf38      	it	cc
 80082d2:	2100      	movcc	r1, #0
 80082d4:	440b      	add	r3, r1
 80082d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80082da:	b191      	cbz	r1, 8008302 <__mdiff+0x11a>
 80082dc:	6117      	str	r7, [r2, #16]
 80082de:	e79d      	b.n	800821c <__mdiff+0x34>
 80082e0:	f854 1b04 	ldr.w	r1, [r4], #4
 80082e4:	46e6      	mov	lr, ip
 80082e6:	0c08      	lsrs	r0, r1, #16
 80082e8:	fa1c fc81 	uxtah	ip, ip, r1
 80082ec:	4471      	add	r1, lr
 80082ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80082f2:	b289      	uxth	r1, r1
 80082f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80082f8:	f846 1b04 	str.w	r1, [r6], #4
 80082fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008300:	e7dd      	b.n	80082be <__mdiff+0xd6>
 8008302:	3f01      	subs	r7, #1
 8008304:	e7e7      	b.n	80082d6 <__mdiff+0xee>
 8008306:	bf00      	nop
 8008308:	080092f0 	.word	0x080092f0
 800830c:	08009301 	.word	0x08009301

08008310 <__d2b>:
 8008310:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008314:	460f      	mov	r7, r1
 8008316:	2101      	movs	r1, #1
 8008318:	ec59 8b10 	vmov	r8, r9, d0
 800831c:	4616      	mov	r6, r2
 800831e:	f7ff fccd 	bl	8007cbc <_Balloc>
 8008322:	4604      	mov	r4, r0
 8008324:	b930      	cbnz	r0, 8008334 <__d2b+0x24>
 8008326:	4602      	mov	r2, r0
 8008328:	4b23      	ldr	r3, [pc, #140]	@ (80083b8 <__d2b+0xa8>)
 800832a:	4824      	ldr	r0, [pc, #144]	@ (80083bc <__d2b+0xac>)
 800832c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008330:	f000 fc32 	bl	8008b98 <__assert_func>
 8008334:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008338:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800833c:	b10d      	cbz	r5, 8008342 <__d2b+0x32>
 800833e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008342:	9301      	str	r3, [sp, #4]
 8008344:	f1b8 0300 	subs.w	r3, r8, #0
 8008348:	d023      	beq.n	8008392 <__d2b+0x82>
 800834a:	4668      	mov	r0, sp
 800834c:	9300      	str	r3, [sp, #0]
 800834e:	f7ff fd7c 	bl	8007e4a <__lo0bits>
 8008352:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008356:	b1d0      	cbz	r0, 800838e <__d2b+0x7e>
 8008358:	f1c0 0320 	rsb	r3, r0, #32
 800835c:	fa02 f303 	lsl.w	r3, r2, r3
 8008360:	430b      	orrs	r3, r1
 8008362:	40c2      	lsrs	r2, r0
 8008364:	6163      	str	r3, [r4, #20]
 8008366:	9201      	str	r2, [sp, #4]
 8008368:	9b01      	ldr	r3, [sp, #4]
 800836a:	61a3      	str	r3, [r4, #24]
 800836c:	2b00      	cmp	r3, #0
 800836e:	bf0c      	ite	eq
 8008370:	2201      	moveq	r2, #1
 8008372:	2202      	movne	r2, #2
 8008374:	6122      	str	r2, [r4, #16]
 8008376:	b1a5      	cbz	r5, 80083a2 <__d2b+0x92>
 8008378:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800837c:	4405      	add	r5, r0
 800837e:	603d      	str	r5, [r7, #0]
 8008380:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008384:	6030      	str	r0, [r6, #0]
 8008386:	4620      	mov	r0, r4
 8008388:	b003      	add	sp, #12
 800838a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800838e:	6161      	str	r1, [r4, #20]
 8008390:	e7ea      	b.n	8008368 <__d2b+0x58>
 8008392:	a801      	add	r0, sp, #4
 8008394:	f7ff fd59 	bl	8007e4a <__lo0bits>
 8008398:	9b01      	ldr	r3, [sp, #4]
 800839a:	6163      	str	r3, [r4, #20]
 800839c:	3020      	adds	r0, #32
 800839e:	2201      	movs	r2, #1
 80083a0:	e7e8      	b.n	8008374 <__d2b+0x64>
 80083a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80083aa:	6038      	str	r0, [r7, #0]
 80083ac:	6918      	ldr	r0, [r3, #16]
 80083ae:	f7ff fd2d 	bl	8007e0c <__hi0bits>
 80083b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083b6:	e7e5      	b.n	8008384 <__d2b+0x74>
 80083b8:	080092f0 	.word	0x080092f0
 80083bc:	08009301 	.word	0x08009301

080083c0 <_malloc_usable_size_r>:
 80083c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083c4:	1f18      	subs	r0, r3, #4
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	bfbc      	itt	lt
 80083ca:	580b      	ldrlt	r3, [r1, r0]
 80083cc:	18c0      	addlt	r0, r0, r3
 80083ce:	4770      	bx	lr

080083d0 <__ssputs_r>:
 80083d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083d4:	688e      	ldr	r6, [r1, #8]
 80083d6:	461f      	mov	r7, r3
 80083d8:	42be      	cmp	r6, r7
 80083da:	680b      	ldr	r3, [r1, #0]
 80083dc:	4682      	mov	sl, r0
 80083de:	460c      	mov	r4, r1
 80083e0:	4690      	mov	r8, r2
 80083e2:	d82d      	bhi.n	8008440 <__ssputs_r+0x70>
 80083e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80083e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80083ec:	d026      	beq.n	800843c <__ssputs_r+0x6c>
 80083ee:	6965      	ldr	r5, [r4, #20]
 80083f0:	6909      	ldr	r1, [r1, #16]
 80083f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083f6:	eba3 0901 	sub.w	r9, r3, r1
 80083fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083fe:	1c7b      	adds	r3, r7, #1
 8008400:	444b      	add	r3, r9
 8008402:	106d      	asrs	r5, r5, #1
 8008404:	429d      	cmp	r5, r3
 8008406:	bf38      	it	cc
 8008408:	461d      	movcc	r5, r3
 800840a:	0553      	lsls	r3, r2, #21
 800840c:	d527      	bpl.n	800845e <__ssputs_r+0x8e>
 800840e:	4629      	mov	r1, r5
 8008410:	f7fd fdd0 	bl	8005fb4 <_malloc_r>
 8008414:	4606      	mov	r6, r0
 8008416:	b360      	cbz	r0, 8008472 <__ssputs_r+0xa2>
 8008418:	6921      	ldr	r1, [r4, #16]
 800841a:	464a      	mov	r2, r9
 800841c:	f7fe fda9 	bl	8006f72 <memcpy>
 8008420:	89a3      	ldrh	r3, [r4, #12]
 8008422:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800842a:	81a3      	strh	r3, [r4, #12]
 800842c:	6126      	str	r6, [r4, #16]
 800842e:	6165      	str	r5, [r4, #20]
 8008430:	444e      	add	r6, r9
 8008432:	eba5 0509 	sub.w	r5, r5, r9
 8008436:	6026      	str	r6, [r4, #0]
 8008438:	60a5      	str	r5, [r4, #8]
 800843a:	463e      	mov	r6, r7
 800843c:	42be      	cmp	r6, r7
 800843e:	d900      	bls.n	8008442 <__ssputs_r+0x72>
 8008440:	463e      	mov	r6, r7
 8008442:	6820      	ldr	r0, [r4, #0]
 8008444:	4632      	mov	r2, r6
 8008446:	4641      	mov	r1, r8
 8008448:	f000 fb6a 	bl	8008b20 <memmove>
 800844c:	68a3      	ldr	r3, [r4, #8]
 800844e:	1b9b      	subs	r3, r3, r6
 8008450:	60a3      	str	r3, [r4, #8]
 8008452:	6823      	ldr	r3, [r4, #0]
 8008454:	4433      	add	r3, r6
 8008456:	6023      	str	r3, [r4, #0]
 8008458:	2000      	movs	r0, #0
 800845a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845e:	462a      	mov	r2, r5
 8008460:	f7fd fe34 	bl	80060cc <_realloc_r>
 8008464:	4606      	mov	r6, r0
 8008466:	2800      	cmp	r0, #0
 8008468:	d1e0      	bne.n	800842c <__ssputs_r+0x5c>
 800846a:	6921      	ldr	r1, [r4, #16]
 800846c:	4650      	mov	r0, sl
 800846e:	f7ff fbdb 	bl	8007c28 <_free_r>
 8008472:	230c      	movs	r3, #12
 8008474:	f8ca 3000 	str.w	r3, [sl]
 8008478:	89a3      	ldrh	r3, [r4, #12]
 800847a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800847e:	81a3      	strh	r3, [r4, #12]
 8008480:	f04f 30ff 	mov.w	r0, #4294967295
 8008484:	e7e9      	b.n	800845a <__ssputs_r+0x8a>
	...

08008488 <_svfiprintf_r>:
 8008488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848c:	4698      	mov	r8, r3
 800848e:	898b      	ldrh	r3, [r1, #12]
 8008490:	061b      	lsls	r3, r3, #24
 8008492:	b09d      	sub	sp, #116	@ 0x74
 8008494:	4607      	mov	r7, r0
 8008496:	460d      	mov	r5, r1
 8008498:	4614      	mov	r4, r2
 800849a:	d510      	bpl.n	80084be <_svfiprintf_r+0x36>
 800849c:	690b      	ldr	r3, [r1, #16]
 800849e:	b973      	cbnz	r3, 80084be <_svfiprintf_r+0x36>
 80084a0:	2140      	movs	r1, #64	@ 0x40
 80084a2:	f7fd fd87 	bl	8005fb4 <_malloc_r>
 80084a6:	6028      	str	r0, [r5, #0]
 80084a8:	6128      	str	r0, [r5, #16]
 80084aa:	b930      	cbnz	r0, 80084ba <_svfiprintf_r+0x32>
 80084ac:	230c      	movs	r3, #12
 80084ae:	603b      	str	r3, [r7, #0]
 80084b0:	f04f 30ff 	mov.w	r0, #4294967295
 80084b4:	b01d      	add	sp, #116	@ 0x74
 80084b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ba:	2340      	movs	r3, #64	@ 0x40
 80084bc:	616b      	str	r3, [r5, #20]
 80084be:	2300      	movs	r3, #0
 80084c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80084c2:	2320      	movs	r3, #32
 80084c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80084cc:	2330      	movs	r3, #48	@ 0x30
 80084ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800866c <_svfiprintf_r+0x1e4>
 80084d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084d6:	f04f 0901 	mov.w	r9, #1
 80084da:	4623      	mov	r3, r4
 80084dc:	469a      	mov	sl, r3
 80084de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084e2:	b10a      	cbz	r2, 80084e8 <_svfiprintf_r+0x60>
 80084e4:	2a25      	cmp	r2, #37	@ 0x25
 80084e6:	d1f9      	bne.n	80084dc <_svfiprintf_r+0x54>
 80084e8:	ebba 0b04 	subs.w	fp, sl, r4
 80084ec:	d00b      	beq.n	8008506 <_svfiprintf_r+0x7e>
 80084ee:	465b      	mov	r3, fp
 80084f0:	4622      	mov	r2, r4
 80084f2:	4629      	mov	r1, r5
 80084f4:	4638      	mov	r0, r7
 80084f6:	f7ff ff6b 	bl	80083d0 <__ssputs_r>
 80084fa:	3001      	adds	r0, #1
 80084fc:	f000 80a7 	beq.w	800864e <_svfiprintf_r+0x1c6>
 8008500:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008502:	445a      	add	r2, fp
 8008504:	9209      	str	r2, [sp, #36]	@ 0x24
 8008506:	f89a 3000 	ldrb.w	r3, [sl]
 800850a:	2b00      	cmp	r3, #0
 800850c:	f000 809f 	beq.w	800864e <_svfiprintf_r+0x1c6>
 8008510:	2300      	movs	r3, #0
 8008512:	f04f 32ff 	mov.w	r2, #4294967295
 8008516:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800851a:	f10a 0a01 	add.w	sl, sl, #1
 800851e:	9304      	str	r3, [sp, #16]
 8008520:	9307      	str	r3, [sp, #28]
 8008522:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008526:	931a      	str	r3, [sp, #104]	@ 0x68
 8008528:	4654      	mov	r4, sl
 800852a:	2205      	movs	r2, #5
 800852c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008530:	484e      	ldr	r0, [pc, #312]	@ (800866c <_svfiprintf_r+0x1e4>)
 8008532:	f7f7 fe5d 	bl	80001f0 <memchr>
 8008536:	9a04      	ldr	r2, [sp, #16]
 8008538:	b9d8      	cbnz	r0, 8008572 <_svfiprintf_r+0xea>
 800853a:	06d0      	lsls	r0, r2, #27
 800853c:	bf44      	itt	mi
 800853e:	2320      	movmi	r3, #32
 8008540:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008544:	0711      	lsls	r1, r2, #28
 8008546:	bf44      	itt	mi
 8008548:	232b      	movmi	r3, #43	@ 0x2b
 800854a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800854e:	f89a 3000 	ldrb.w	r3, [sl]
 8008552:	2b2a      	cmp	r3, #42	@ 0x2a
 8008554:	d015      	beq.n	8008582 <_svfiprintf_r+0xfa>
 8008556:	9a07      	ldr	r2, [sp, #28]
 8008558:	4654      	mov	r4, sl
 800855a:	2000      	movs	r0, #0
 800855c:	f04f 0c0a 	mov.w	ip, #10
 8008560:	4621      	mov	r1, r4
 8008562:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008566:	3b30      	subs	r3, #48	@ 0x30
 8008568:	2b09      	cmp	r3, #9
 800856a:	d94b      	bls.n	8008604 <_svfiprintf_r+0x17c>
 800856c:	b1b0      	cbz	r0, 800859c <_svfiprintf_r+0x114>
 800856e:	9207      	str	r2, [sp, #28]
 8008570:	e014      	b.n	800859c <_svfiprintf_r+0x114>
 8008572:	eba0 0308 	sub.w	r3, r0, r8
 8008576:	fa09 f303 	lsl.w	r3, r9, r3
 800857a:	4313      	orrs	r3, r2
 800857c:	9304      	str	r3, [sp, #16]
 800857e:	46a2      	mov	sl, r4
 8008580:	e7d2      	b.n	8008528 <_svfiprintf_r+0xa0>
 8008582:	9b03      	ldr	r3, [sp, #12]
 8008584:	1d19      	adds	r1, r3, #4
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	9103      	str	r1, [sp, #12]
 800858a:	2b00      	cmp	r3, #0
 800858c:	bfbb      	ittet	lt
 800858e:	425b      	neglt	r3, r3
 8008590:	f042 0202 	orrlt.w	r2, r2, #2
 8008594:	9307      	strge	r3, [sp, #28]
 8008596:	9307      	strlt	r3, [sp, #28]
 8008598:	bfb8      	it	lt
 800859a:	9204      	strlt	r2, [sp, #16]
 800859c:	7823      	ldrb	r3, [r4, #0]
 800859e:	2b2e      	cmp	r3, #46	@ 0x2e
 80085a0:	d10a      	bne.n	80085b8 <_svfiprintf_r+0x130>
 80085a2:	7863      	ldrb	r3, [r4, #1]
 80085a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80085a6:	d132      	bne.n	800860e <_svfiprintf_r+0x186>
 80085a8:	9b03      	ldr	r3, [sp, #12]
 80085aa:	1d1a      	adds	r2, r3, #4
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	9203      	str	r2, [sp, #12]
 80085b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085b4:	3402      	adds	r4, #2
 80085b6:	9305      	str	r3, [sp, #20]
 80085b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800867c <_svfiprintf_r+0x1f4>
 80085bc:	7821      	ldrb	r1, [r4, #0]
 80085be:	2203      	movs	r2, #3
 80085c0:	4650      	mov	r0, sl
 80085c2:	f7f7 fe15 	bl	80001f0 <memchr>
 80085c6:	b138      	cbz	r0, 80085d8 <_svfiprintf_r+0x150>
 80085c8:	9b04      	ldr	r3, [sp, #16]
 80085ca:	eba0 000a 	sub.w	r0, r0, sl
 80085ce:	2240      	movs	r2, #64	@ 0x40
 80085d0:	4082      	lsls	r2, r0
 80085d2:	4313      	orrs	r3, r2
 80085d4:	3401      	adds	r4, #1
 80085d6:	9304      	str	r3, [sp, #16]
 80085d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085dc:	4824      	ldr	r0, [pc, #144]	@ (8008670 <_svfiprintf_r+0x1e8>)
 80085de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085e2:	2206      	movs	r2, #6
 80085e4:	f7f7 fe04 	bl	80001f0 <memchr>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	d036      	beq.n	800865a <_svfiprintf_r+0x1d2>
 80085ec:	4b21      	ldr	r3, [pc, #132]	@ (8008674 <_svfiprintf_r+0x1ec>)
 80085ee:	bb1b      	cbnz	r3, 8008638 <_svfiprintf_r+0x1b0>
 80085f0:	9b03      	ldr	r3, [sp, #12]
 80085f2:	3307      	adds	r3, #7
 80085f4:	f023 0307 	bic.w	r3, r3, #7
 80085f8:	3308      	adds	r3, #8
 80085fa:	9303      	str	r3, [sp, #12]
 80085fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085fe:	4433      	add	r3, r6
 8008600:	9309      	str	r3, [sp, #36]	@ 0x24
 8008602:	e76a      	b.n	80084da <_svfiprintf_r+0x52>
 8008604:	fb0c 3202 	mla	r2, ip, r2, r3
 8008608:	460c      	mov	r4, r1
 800860a:	2001      	movs	r0, #1
 800860c:	e7a8      	b.n	8008560 <_svfiprintf_r+0xd8>
 800860e:	2300      	movs	r3, #0
 8008610:	3401      	adds	r4, #1
 8008612:	9305      	str	r3, [sp, #20]
 8008614:	4619      	mov	r1, r3
 8008616:	f04f 0c0a 	mov.w	ip, #10
 800861a:	4620      	mov	r0, r4
 800861c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008620:	3a30      	subs	r2, #48	@ 0x30
 8008622:	2a09      	cmp	r2, #9
 8008624:	d903      	bls.n	800862e <_svfiprintf_r+0x1a6>
 8008626:	2b00      	cmp	r3, #0
 8008628:	d0c6      	beq.n	80085b8 <_svfiprintf_r+0x130>
 800862a:	9105      	str	r1, [sp, #20]
 800862c:	e7c4      	b.n	80085b8 <_svfiprintf_r+0x130>
 800862e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008632:	4604      	mov	r4, r0
 8008634:	2301      	movs	r3, #1
 8008636:	e7f0      	b.n	800861a <_svfiprintf_r+0x192>
 8008638:	ab03      	add	r3, sp, #12
 800863a:	9300      	str	r3, [sp, #0]
 800863c:	462a      	mov	r2, r5
 800863e:	4b0e      	ldr	r3, [pc, #56]	@ (8008678 <_svfiprintf_r+0x1f0>)
 8008640:	a904      	add	r1, sp, #16
 8008642:	4638      	mov	r0, r7
 8008644:	f7fd fe10 	bl	8006268 <_printf_float>
 8008648:	1c42      	adds	r2, r0, #1
 800864a:	4606      	mov	r6, r0
 800864c:	d1d6      	bne.n	80085fc <_svfiprintf_r+0x174>
 800864e:	89ab      	ldrh	r3, [r5, #12]
 8008650:	065b      	lsls	r3, r3, #25
 8008652:	f53f af2d 	bmi.w	80084b0 <_svfiprintf_r+0x28>
 8008656:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008658:	e72c      	b.n	80084b4 <_svfiprintf_r+0x2c>
 800865a:	ab03      	add	r3, sp, #12
 800865c:	9300      	str	r3, [sp, #0]
 800865e:	462a      	mov	r2, r5
 8008660:	4b05      	ldr	r3, [pc, #20]	@ (8008678 <_svfiprintf_r+0x1f0>)
 8008662:	a904      	add	r1, sp, #16
 8008664:	4638      	mov	r0, r7
 8008666:	f7fe f897 	bl	8006798 <_printf_i>
 800866a:	e7ed      	b.n	8008648 <_svfiprintf_r+0x1c0>
 800866c:	08009458 	.word	0x08009458
 8008670:	08009462 	.word	0x08009462
 8008674:	08006269 	.word	0x08006269
 8008678:	080083d1 	.word	0x080083d1
 800867c:	0800945e 	.word	0x0800945e

08008680 <__sfputc_r>:
 8008680:	6893      	ldr	r3, [r2, #8]
 8008682:	3b01      	subs	r3, #1
 8008684:	2b00      	cmp	r3, #0
 8008686:	b410      	push	{r4}
 8008688:	6093      	str	r3, [r2, #8]
 800868a:	da08      	bge.n	800869e <__sfputc_r+0x1e>
 800868c:	6994      	ldr	r4, [r2, #24]
 800868e:	42a3      	cmp	r3, r4
 8008690:	db01      	blt.n	8008696 <__sfputc_r+0x16>
 8008692:	290a      	cmp	r1, #10
 8008694:	d103      	bne.n	800869e <__sfputc_r+0x1e>
 8008696:	f85d 4b04 	ldr.w	r4, [sp], #4
 800869a:	f7fe bb46 	b.w	8006d2a <__swbuf_r>
 800869e:	6813      	ldr	r3, [r2, #0]
 80086a0:	1c58      	adds	r0, r3, #1
 80086a2:	6010      	str	r0, [r2, #0]
 80086a4:	7019      	strb	r1, [r3, #0]
 80086a6:	4608      	mov	r0, r1
 80086a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086ac:	4770      	bx	lr

080086ae <__sfputs_r>:
 80086ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086b0:	4606      	mov	r6, r0
 80086b2:	460f      	mov	r7, r1
 80086b4:	4614      	mov	r4, r2
 80086b6:	18d5      	adds	r5, r2, r3
 80086b8:	42ac      	cmp	r4, r5
 80086ba:	d101      	bne.n	80086c0 <__sfputs_r+0x12>
 80086bc:	2000      	movs	r0, #0
 80086be:	e007      	b.n	80086d0 <__sfputs_r+0x22>
 80086c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086c4:	463a      	mov	r2, r7
 80086c6:	4630      	mov	r0, r6
 80086c8:	f7ff ffda 	bl	8008680 <__sfputc_r>
 80086cc:	1c43      	adds	r3, r0, #1
 80086ce:	d1f3      	bne.n	80086b8 <__sfputs_r+0xa>
 80086d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080086d4 <_vfiprintf_r>:
 80086d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d8:	460d      	mov	r5, r1
 80086da:	b09d      	sub	sp, #116	@ 0x74
 80086dc:	4614      	mov	r4, r2
 80086de:	4698      	mov	r8, r3
 80086e0:	4606      	mov	r6, r0
 80086e2:	b118      	cbz	r0, 80086ec <_vfiprintf_r+0x18>
 80086e4:	6a03      	ldr	r3, [r0, #32]
 80086e6:	b90b      	cbnz	r3, 80086ec <_vfiprintf_r+0x18>
 80086e8:	f7fe fa02 	bl	8006af0 <__sinit>
 80086ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086ee:	07d9      	lsls	r1, r3, #31
 80086f0:	d405      	bmi.n	80086fe <_vfiprintf_r+0x2a>
 80086f2:	89ab      	ldrh	r3, [r5, #12]
 80086f4:	059a      	lsls	r2, r3, #22
 80086f6:	d402      	bmi.n	80086fe <_vfiprintf_r+0x2a>
 80086f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086fa:	f7fe fc38 	bl	8006f6e <__retarget_lock_acquire_recursive>
 80086fe:	89ab      	ldrh	r3, [r5, #12]
 8008700:	071b      	lsls	r3, r3, #28
 8008702:	d501      	bpl.n	8008708 <_vfiprintf_r+0x34>
 8008704:	692b      	ldr	r3, [r5, #16]
 8008706:	b99b      	cbnz	r3, 8008730 <_vfiprintf_r+0x5c>
 8008708:	4629      	mov	r1, r5
 800870a:	4630      	mov	r0, r6
 800870c:	f7fe fb4c 	bl	8006da8 <__swsetup_r>
 8008710:	b170      	cbz	r0, 8008730 <_vfiprintf_r+0x5c>
 8008712:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008714:	07dc      	lsls	r4, r3, #31
 8008716:	d504      	bpl.n	8008722 <_vfiprintf_r+0x4e>
 8008718:	f04f 30ff 	mov.w	r0, #4294967295
 800871c:	b01d      	add	sp, #116	@ 0x74
 800871e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008722:	89ab      	ldrh	r3, [r5, #12]
 8008724:	0598      	lsls	r0, r3, #22
 8008726:	d4f7      	bmi.n	8008718 <_vfiprintf_r+0x44>
 8008728:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800872a:	f7fe fc21 	bl	8006f70 <__retarget_lock_release_recursive>
 800872e:	e7f3      	b.n	8008718 <_vfiprintf_r+0x44>
 8008730:	2300      	movs	r3, #0
 8008732:	9309      	str	r3, [sp, #36]	@ 0x24
 8008734:	2320      	movs	r3, #32
 8008736:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800873a:	f8cd 800c 	str.w	r8, [sp, #12]
 800873e:	2330      	movs	r3, #48	@ 0x30
 8008740:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80088f0 <_vfiprintf_r+0x21c>
 8008744:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008748:	f04f 0901 	mov.w	r9, #1
 800874c:	4623      	mov	r3, r4
 800874e:	469a      	mov	sl, r3
 8008750:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008754:	b10a      	cbz	r2, 800875a <_vfiprintf_r+0x86>
 8008756:	2a25      	cmp	r2, #37	@ 0x25
 8008758:	d1f9      	bne.n	800874e <_vfiprintf_r+0x7a>
 800875a:	ebba 0b04 	subs.w	fp, sl, r4
 800875e:	d00b      	beq.n	8008778 <_vfiprintf_r+0xa4>
 8008760:	465b      	mov	r3, fp
 8008762:	4622      	mov	r2, r4
 8008764:	4629      	mov	r1, r5
 8008766:	4630      	mov	r0, r6
 8008768:	f7ff ffa1 	bl	80086ae <__sfputs_r>
 800876c:	3001      	adds	r0, #1
 800876e:	f000 80a7 	beq.w	80088c0 <_vfiprintf_r+0x1ec>
 8008772:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008774:	445a      	add	r2, fp
 8008776:	9209      	str	r2, [sp, #36]	@ 0x24
 8008778:	f89a 3000 	ldrb.w	r3, [sl]
 800877c:	2b00      	cmp	r3, #0
 800877e:	f000 809f 	beq.w	80088c0 <_vfiprintf_r+0x1ec>
 8008782:	2300      	movs	r3, #0
 8008784:	f04f 32ff 	mov.w	r2, #4294967295
 8008788:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800878c:	f10a 0a01 	add.w	sl, sl, #1
 8008790:	9304      	str	r3, [sp, #16]
 8008792:	9307      	str	r3, [sp, #28]
 8008794:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008798:	931a      	str	r3, [sp, #104]	@ 0x68
 800879a:	4654      	mov	r4, sl
 800879c:	2205      	movs	r2, #5
 800879e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087a2:	4853      	ldr	r0, [pc, #332]	@ (80088f0 <_vfiprintf_r+0x21c>)
 80087a4:	f7f7 fd24 	bl	80001f0 <memchr>
 80087a8:	9a04      	ldr	r2, [sp, #16]
 80087aa:	b9d8      	cbnz	r0, 80087e4 <_vfiprintf_r+0x110>
 80087ac:	06d1      	lsls	r1, r2, #27
 80087ae:	bf44      	itt	mi
 80087b0:	2320      	movmi	r3, #32
 80087b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087b6:	0713      	lsls	r3, r2, #28
 80087b8:	bf44      	itt	mi
 80087ba:	232b      	movmi	r3, #43	@ 0x2b
 80087bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087c0:	f89a 3000 	ldrb.w	r3, [sl]
 80087c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80087c6:	d015      	beq.n	80087f4 <_vfiprintf_r+0x120>
 80087c8:	9a07      	ldr	r2, [sp, #28]
 80087ca:	4654      	mov	r4, sl
 80087cc:	2000      	movs	r0, #0
 80087ce:	f04f 0c0a 	mov.w	ip, #10
 80087d2:	4621      	mov	r1, r4
 80087d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087d8:	3b30      	subs	r3, #48	@ 0x30
 80087da:	2b09      	cmp	r3, #9
 80087dc:	d94b      	bls.n	8008876 <_vfiprintf_r+0x1a2>
 80087de:	b1b0      	cbz	r0, 800880e <_vfiprintf_r+0x13a>
 80087e0:	9207      	str	r2, [sp, #28]
 80087e2:	e014      	b.n	800880e <_vfiprintf_r+0x13a>
 80087e4:	eba0 0308 	sub.w	r3, r0, r8
 80087e8:	fa09 f303 	lsl.w	r3, r9, r3
 80087ec:	4313      	orrs	r3, r2
 80087ee:	9304      	str	r3, [sp, #16]
 80087f0:	46a2      	mov	sl, r4
 80087f2:	e7d2      	b.n	800879a <_vfiprintf_r+0xc6>
 80087f4:	9b03      	ldr	r3, [sp, #12]
 80087f6:	1d19      	adds	r1, r3, #4
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	9103      	str	r1, [sp, #12]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	bfbb      	ittet	lt
 8008800:	425b      	neglt	r3, r3
 8008802:	f042 0202 	orrlt.w	r2, r2, #2
 8008806:	9307      	strge	r3, [sp, #28]
 8008808:	9307      	strlt	r3, [sp, #28]
 800880a:	bfb8      	it	lt
 800880c:	9204      	strlt	r2, [sp, #16]
 800880e:	7823      	ldrb	r3, [r4, #0]
 8008810:	2b2e      	cmp	r3, #46	@ 0x2e
 8008812:	d10a      	bne.n	800882a <_vfiprintf_r+0x156>
 8008814:	7863      	ldrb	r3, [r4, #1]
 8008816:	2b2a      	cmp	r3, #42	@ 0x2a
 8008818:	d132      	bne.n	8008880 <_vfiprintf_r+0x1ac>
 800881a:	9b03      	ldr	r3, [sp, #12]
 800881c:	1d1a      	adds	r2, r3, #4
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	9203      	str	r2, [sp, #12]
 8008822:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008826:	3402      	adds	r4, #2
 8008828:	9305      	str	r3, [sp, #20]
 800882a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008900 <_vfiprintf_r+0x22c>
 800882e:	7821      	ldrb	r1, [r4, #0]
 8008830:	2203      	movs	r2, #3
 8008832:	4650      	mov	r0, sl
 8008834:	f7f7 fcdc 	bl	80001f0 <memchr>
 8008838:	b138      	cbz	r0, 800884a <_vfiprintf_r+0x176>
 800883a:	9b04      	ldr	r3, [sp, #16]
 800883c:	eba0 000a 	sub.w	r0, r0, sl
 8008840:	2240      	movs	r2, #64	@ 0x40
 8008842:	4082      	lsls	r2, r0
 8008844:	4313      	orrs	r3, r2
 8008846:	3401      	adds	r4, #1
 8008848:	9304      	str	r3, [sp, #16]
 800884a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800884e:	4829      	ldr	r0, [pc, #164]	@ (80088f4 <_vfiprintf_r+0x220>)
 8008850:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008854:	2206      	movs	r2, #6
 8008856:	f7f7 fccb 	bl	80001f0 <memchr>
 800885a:	2800      	cmp	r0, #0
 800885c:	d03f      	beq.n	80088de <_vfiprintf_r+0x20a>
 800885e:	4b26      	ldr	r3, [pc, #152]	@ (80088f8 <_vfiprintf_r+0x224>)
 8008860:	bb1b      	cbnz	r3, 80088aa <_vfiprintf_r+0x1d6>
 8008862:	9b03      	ldr	r3, [sp, #12]
 8008864:	3307      	adds	r3, #7
 8008866:	f023 0307 	bic.w	r3, r3, #7
 800886a:	3308      	adds	r3, #8
 800886c:	9303      	str	r3, [sp, #12]
 800886e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008870:	443b      	add	r3, r7
 8008872:	9309      	str	r3, [sp, #36]	@ 0x24
 8008874:	e76a      	b.n	800874c <_vfiprintf_r+0x78>
 8008876:	fb0c 3202 	mla	r2, ip, r2, r3
 800887a:	460c      	mov	r4, r1
 800887c:	2001      	movs	r0, #1
 800887e:	e7a8      	b.n	80087d2 <_vfiprintf_r+0xfe>
 8008880:	2300      	movs	r3, #0
 8008882:	3401      	adds	r4, #1
 8008884:	9305      	str	r3, [sp, #20]
 8008886:	4619      	mov	r1, r3
 8008888:	f04f 0c0a 	mov.w	ip, #10
 800888c:	4620      	mov	r0, r4
 800888e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008892:	3a30      	subs	r2, #48	@ 0x30
 8008894:	2a09      	cmp	r2, #9
 8008896:	d903      	bls.n	80088a0 <_vfiprintf_r+0x1cc>
 8008898:	2b00      	cmp	r3, #0
 800889a:	d0c6      	beq.n	800882a <_vfiprintf_r+0x156>
 800889c:	9105      	str	r1, [sp, #20]
 800889e:	e7c4      	b.n	800882a <_vfiprintf_r+0x156>
 80088a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80088a4:	4604      	mov	r4, r0
 80088a6:	2301      	movs	r3, #1
 80088a8:	e7f0      	b.n	800888c <_vfiprintf_r+0x1b8>
 80088aa:	ab03      	add	r3, sp, #12
 80088ac:	9300      	str	r3, [sp, #0]
 80088ae:	462a      	mov	r2, r5
 80088b0:	4b12      	ldr	r3, [pc, #72]	@ (80088fc <_vfiprintf_r+0x228>)
 80088b2:	a904      	add	r1, sp, #16
 80088b4:	4630      	mov	r0, r6
 80088b6:	f7fd fcd7 	bl	8006268 <_printf_float>
 80088ba:	4607      	mov	r7, r0
 80088bc:	1c78      	adds	r0, r7, #1
 80088be:	d1d6      	bne.n	800886e <_vfiprintf_r+0x19a>
 80088c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088c2:	07d9      	lsls	r1, r3, #31
 80088c4:	d405      	bmi.n	80088d2 <_vfiprintf_r+0x1fe>
 80088c6:	89ab      	ldrh	r3, [r5, #12]
 80088c8:	059a      	lsls	r2, r3, #22
 80088ca:	d402      	bmi.n	80088d2 <_vfiprintf_r+0x1fe>
 80088cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088ce:	f7fe fb4f 	bl	8006f70 <__retarget_lock_release_recursive>
 80088d2:	89ab      	ldrh	r3, [r5, #12]
 80088d4:	065b      	lsls	r3, r3, #25
 80088d6:	f53f af1f 	bmi.w	8008718 <_vfiprintf_r+0x44>
 80088da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088dc:	e71e      	b.n	800871c <_vfiprintf_r+0x48>
 80088de:	ab03      	add	r3, sp, #12
 80088e0:	9300      	str	r3, [sp, #0]
 80088e2:	462a      	mov	r2, r5
 80088e4:	4b05      	ldr	r3, [pc, #20]	@ (80088fc <_vfiprintf_r+0x228>)
 80088e6:	a904      	add	r1, sp, #16
 80088e8:	4630      	mov	r0, r6
 80088ea:	f7fd ff55 	bl	8006798 <_printf_i>
 80088ee:	e7e4      	b.n	80088ba <_vfiprintf_r+0x1e6>
 80088f0:	08009458 	.word	0x08009458
 80088f4:	08009462 	.word	0x08009462
 80088f8:	08006269 	.word	0x08006269
 80088fc:	080086af 	.word	0x080086af
 8008900:	0800945e 	.word	0x0800945e

08008904 <__sflush_r>:
 8008904:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800890c:	0716      	lsls	r6, r2, #28
 800890e:	4605      	mov	r5, r0
 8008910:	460c      	mov	r4, r1
 8008912:	d454      	bmi.n	80089be <__sflush_r+0xba>
 8008914:	684b      	ldr	r3, [r1, #4]
 8008916:	2b00      	cmp	r3, #0
 8008918:	dc02      	bgt.n	8008920 <__sflush_r+0x1c>
 800891a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800891c:	2b00      	cmp	r3, #0
 800891e:	dd48      	ble.n	80089b2 <__sflush_r+0xae>
 8008920:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008922:	2e00      	cmp	r6, #0
 8008924:	d045      	beq.n	80089b2 <__sflush_r+0xae>
 8008926:	2300      	movs	r3, #0
 8008928:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800892c:	682f      	ldr	r7, [r5, #0]
 800892e:	6a21      	ldr	r1, [r4, #32]
 8008930:	602b      	str	r3, [r5, #0]
 8008932:	d030      	beq.n	8008996 <__sflush_r+0x92>
 8008934:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008936:	89a3      	ldrh	r3, [r4, #12]
 8008938:	0759      	lsls	r1, r3, #29
 800893a:	d505      	bpl.n	8008948 <__sflush_r+0x44>
 800893c:	6863      	ldr	r3, [r4, #4]
 800893e:	1ad2      	subs	r2, r2, r3
 8008940:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008942:	b10b      	cbz	r3, 8008948 <__sflush_r+0x44>
 8008944:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008946:	1ad2      	subs	r2, r2, r3
 8008948:	2300      	movs	r3, #0
 800894a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800894c:	6a21      	ldr	r1, [r4, #32]
 800894e:	4628      	mov	r0, r5
 8008950:	47b0      	blx	r6
 8008952:	1c43      	adds	r3, r0, #1
 8008954:	89a3      	ldrh	r3, [r4, #12]
 8008956:	d106      	bne.n	8008966 <__sflush_r+0x62>
 8008958:	6829      	ldr	r1, [r5, #0]
 800895a:	291d      	cmp	r1, #29
 800895c:	d82b      	bhi.n	80089b6 <__sflush_r+0xb2>
 800895e:	4a2a      	ldr	r2, [pc, #168]	@ (8008a08 <__sflush_r+0x104>)
 8008960:	410a      	asrs	r2, r1
 8008962:	07d6      	lsls	r6, r2, #31
 8008964:	d427      	bmi.n	80089b6 <__sflush_r+0xb2>
 8008966:	2200      	movs	r2, #0
 8008968:	6062      	str	r2, [r4, #4]
 800896a:	04d9      	lsls	r1, r3, #19
 800896c:	6922      	ldr	r2, [r4, #16]
 800896e:	6022      	str	r2, [r4, #0]
 8008970:	d504      	bpl.n	800897c <__sflush_r+0x78>
 8008972:	1c42      	adds	r2, r0, #1
 8008974:	d101      	bne.n	800897a <__sflush_r+0x76>
 8008976:	682b      	ldr	r3, [r5, #0]
 8008978:	b903      	cbnz	r3, 800897c <__sflush_r+0x78>
 800897a:	6560      	str	r0, [r4, #84]	@ 0x54
 800897c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800897e:	602f      	str	r7, [r5, #0]
 8008980:	b1b9      	cbz	r1, 80089b2 <__sflush_r+0xae>
 8008982:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008986:	4299      	cmp	r1, r3
 8008988:	d002      	beq.n	8008990 <__sflush_r+0x8c>
 800898a:	4628      	mov	r0, r5
 800898c:	f7ff f94c 	bl	8007c28 <_free_r>
 8008990:	2300      	movs	r3, #0
 8008992:	6363      	str	r3, [r4, #52]	@ 0x34
 8008994:	e00d      	b.n	80089b2 <__sflush_r+0xae>
 8008996:	2301      	movs	r3, #1
 8008998:	4628      	mov	r0, r5
 800899a:	47b0      	blx	r6
 800899c:	4602      	mov	r2, r0
 800899e:	1c50      	adds	r0, r2, #1
 80089a0:	d1c9      	bne.n	8008936 <__sflush_r+0x32>
 80089a2:	682b      	ldr	r3, [r5, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d0c6      	beq.n	8008936 <__sflush_r+0x32>
 80089a8:	2b1d      	cmp	r3, #29
 80089aa:	d001      	beq.n	80089b0 <__sflush_r+0xac>
 80089ac:	2b16      	cmp	r3, #22
 80089ae:	d11e      	bne.n	80089ee <__sflush_r+0xea>
 80089b0:	602f      	str	r7, [r5, #0]
 80089b2:	2000      	movs	r0, #0
 80089b4:	e022      	b.n	80089fc <__sflush_r+0xf8>
 80089b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089ba:	b21b      	sxth	r3, r3
 80089bc:	e01b      	b.n	80089f6 <__sflush_r+0xf2>
 80089be:	690f      	ldr	r7, [r1, #16]
 80089c0:	2f00      	cmp	r7, #0
 80089c2:	d0f6      	beq.n	80089b2 <__sflush_r+0xae>
 80089c4:	0793      	lsls	r3, r2, #30
 80089c6:	680e      	ldr	r6, [r1, #0]
 80089c8:	bf08      	it	eq
 80089ca:	694b      	ldreq	r3, [r1, #20]
 80089cc:	600f      	str	r7, [r1, #0]
 80089ce:	bf18      	it	ne
 80089d0:	2300      	movne	r3, #0
 80089d2:	eba6 0807 	sub.w	r8, r6, r7
 80089d6:	608b      	str	r3, [r1, #8]
 80089d8:	f1b8 0f00 	cmp.w	r8, #0
 80089dc:	dde9      	ble.n	80089b2 <__sflush_r+0xae>
 80089de:	6a21      	ldr	r1, [r4, #32]
 80089e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80089e2:	4643      	mov	r3, r8
 80089e4:	463a      	mov	r2, r7
 80089e6:	4628      	mov	r0, r5
 80089e8:	47b0      	blx	r6
 80089ea:	2800      	cmp	r0, #0
 80089ec:	dc08      	bgt.n	8008a00 <__sflush_r+0xfc>
 80089ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089f6:	81a3      	strh	r3, [r4, #12]
 80089f8:	f04f 30ff 	mov.w	r0, #4294967295
 80089fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a00:	4407      	add	r7, r0
 8008a02:	eba8 0800 	sub.w	r8, r8, r0
 8008a06:	e7e7      	b.n	80089d8 <__sflush_r+0xd4>
 8008a08:	dfbffffe 	.word	0xdfbffffe

08008a0c <_fflush_r>:
 8008a0c:	b538      	push	{r3, r4, r5, lr}
 8008a0e:	690b      	ldr	r3, [r1, #16]
 8008a10:	4605      	mov	r5, r0
 8008a12:	460c      	mov	r4, r1
 8008a14:	b913      	cbnz	r3, 8008a1c <_fflush_r+0x10>
 8008a16:	2500      	movs	r5, #0
 8008a18:	4628      	mov	r0, r5
 8008a1a:	bd38      	pop	{r3, r4, r5, pc}
 8008a1c:	b118      	cbz	r0, 8008a26 <_fflush_r+0x1a>
 8008a1e:	6a03      	ldr	r3, [r0, #32]
 8008a20:	b90b      	cbnz	r3, 8008a26 <_fflush_r+0x1a>
 8008a22:	f7fe f865 	bl	8006af0 <__sinit>
 8008a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d0f3      	beq.n	8008a16 <_fflush_r+0xa>
 8008a2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008a30:	07d0      	lsls	r0, r2, #31
 8008a32:	d404      	bmi.n	8008a3e <_fflush_r+0x32>
 8008a34:	0599      	lsls	r1, r3, #22
 8008a36:	d402      	bmi.n	8008a3e <_fflush_r+0x32>
 8008a38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a3a:	f7fe fa98 	bl	8006f6e <__retarget_lock_acquire_recursive>
 8008a3e:	4628      	mov	r0, r5
 8008a40:	4621      	mov	r1, r4
 8008a42:	f7ff ff5f 	bl	8008904 <__sflush_r>
 8008a46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a48:	07da      	lsls	r2, r3, #31
 8008a4a:	4605      	mov	r5, r0
 8008a4c:	d4e4      	bmi.n	8008a18 <_fflush_r+0xc>
 8008a4e:	89a3      	ldrh	r3, [r4, #12]
 8008a50:	059b      	lsls	r3, r3, #22
 8008a52:	d4e1      	bmi.n	8008a18 <_fflush_r+0xc>
 8008a54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a56:	f7fe fa8b 	bl	8006f70 <__retarget_lock_release_recursive>
 8008a5a:	e7dd      	b.n	8008a18 <_fflush_r+0xc>

08008a5c <__swhatbuf_r>:
 8008a5c:	b570      	push	{r4, r5, r6, lr}
 8008a5e:	460c      	mov	r4, r1
 8008a60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a64:	2900      	cmp	r1, #0
 8008a66:	b096      	sub	sp, #88	@ 0x58
 8008a68:	4615      	mov	r5, r2
 8008a6a:	461e      	mov	r6, r3
 8008a6c:	da0d      	bge.n	8008a8a <__swhatbuf_r+0x2e>
 8008a6e:	89a3      	ldrh	r3, [r4, #12]
 8008a70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a74:	f04f 0100 	mov.w	r1, #0
 8008a78:	bf14      	ite	ne
 8008a7a:	2340      	movne	r3, #64	@ 0x40
 8008a7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a80:	2000      	movs	r0, #0
 8008a82:	6031      	str	r1, [r6, #0]
 8008a84:	602b      	str	r3, [r5, #0]
 8008a86:	b016      	add	sp, #88	@ 0x58
 8008a88:	bd70      	pop	{r4, r5, r6, pc}
 8008a8a:	466a      	mov	r2, sp
 8008a8c:	f000 f862 	bl	8008b54 <_fstat_r>
 8008a90:	2800      	cmp	r0, #0
 8008a92:	dbec      	blt.n	8008a6e <__swhatbuf_r+0x12>
 8008a94:	9901      	ldr	r1, [sp, #4]
 8008a96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a9e:	4259      	negs	r1, r3
 8008aa0:	4159      	adcs	r1, r3
 8008aa2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008aa6:	e7eb      	b.n	8008a80 <__swhatbuf_r+0x24>

08008aa8 <__smakebuf_r>:
 8008aa8:	898b      	ldrh	r3, [r1, #12]
 8008aaa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008aac:	079d      	lsls	r5, r3, #30
 8008aae:	4606      	mov	r6, r0
 8008ab0:	460c      	mov	r4, r1
 8008ab2:	d507      	bpl.n	8008ac4 <__smakebuf_r+0x1c>
 8008ab4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008ab8:	6023      	str	r3, [r4, #0]
 8008aba:	6123      	str	r3, [r4, #16]
 8008abc:	2301      	movs	r3, #1
 8008abe:	6163      	str	r3, [r4, #20]
 8008ac0:	b003      	add	sp, #12
 8008ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ac4:	ab01      	add	r3, sp, #4
 8008ac6:	466a      	mov	r2, sp
 8008ac8:	f7ff ffc8 	bl	8008a5c <__swhatbuf_r>
 8008acc:	9f00      	ldr	r7, [sp, #0]
 8008ace:	4605      	mov	r5, r0
 8008ad0:	4639      	mov	r1, r7
 8008ad2:	4630      	mov	r0, r6
 8008ad4:	f7fd fa6e 	bl	8005fb4 <_malloc_r>
 8008ad8:	b948      	cbnz	r0, 8008aee <__smakebuf_r+0x46>
 8008ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ade:	059a      	lsls	r2, r3, #22
 8008ae0:	d4ee      	bmi.n	8008ac0 <__smakebuf_r+0x18>
 8008ae2:	f023 0303 	bic.w	r3, r3, #3
 8008ae6:	f043 0302 	orr.w	r3, r3, #2
 8008aea:	81a3      	strh	r3, [r4, #12]
 8008aec:	e7e2      	b.n	8008ab4 <__smakebuf_r+0xc>
 8008aee:	89a3      	ldrh	r3, [r4, #12]
 8008af0:	6020      	str	r0, [r4, #0]
 8008af2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008af6:	81a3      	strh	r3, [r4, #12]
 8008af8:	9b01      	ldr	r3, [sp, #4]
 8008afa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008afe:	b15b      	cbz	r3, 8008b18 <__smakebuf_r+0x70>
 8008b00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b04:	4630      	mov	r0, r6
 8008b06:	f000 f837 	bl	8008b78 <_isatty_r>
 8008b0a:	b128      	cbz	r0, 8008b18 <__smakebuf_r+0x70>
 8008b0c:	89a3      	ldrh	r3, [r4, #12]
 8008b0e:	f023 0303 	bic.w	r3, r3, #3
 8008b12:	f043 0301 	orr.w	r3, r3, #1
 8008b16:	81a3      	strh	r3, [r4, #12]
 8008b18:	89a3      	ldrh	r3, [r4, #12]
 8008b1a:	431d      	orrs	r5, r3
 8008b1c:	81a5      	strh	r5, [r4, #12]
 8008b1e:	e7cf      	b.n	8008ac0 <__smakebuf_r+0x18>

08008b20 <memmove>:
 8008b20:	4288      	cmp	r0, r1
 8008b22:	b510      	push	{r4, lr}
 8008b24:	eb01 0402 	add.w	r4, r1, r2
 8008b28:	d902      	bls.n	8008b30 <memmove+0x10>
 8008b2a:	4284      	cmp	r4, r0
 8008b2c:	4623      	mov	r3, r4
 8008b2e:	d807      	bhi.n	8008b40 <memmove+0x20>
 8008b30:	1e43      	subs	r3, r0, #1
 8008b32:	42a1      	cmp	r1, r4
 8008b34:	d008      	beq.n	8008b48 <memmove+0x28>
 8008b36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b3e:	e7f8      	b.n	8008b32 <memmove+0x12>
 8008b40:	4402      	add	r2, r0
 8008b42:	4601      	mov	r1, r0
 8008b44:	428a      	cmp	r2, r1
 8008b46:	d100      	bne.n	8008b4a <memmove+0x2a>
 8008b48:	bd10      	pop	{r4, pc}
 8008b4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b52:	e7f7      	b.n	8008b44 <memmove+0x24>

08008b54 <_fstat_r>:
 8008b54:	b538      	push	{r3, r4, r5, lr}
 8008b56:	4d07      	ldr	r5, [pc, #28]	@ (8008b74 <_fstat_r+0x20>)
 8008b58:	2300      	movs	r3, #0
 8008b5a:	4604      	mov	r4, r0
 8008b5c:	4608      	mov	r0, r1
 8008b5e:	4611      	mov	r1, r2
 8008b60:	602b      	str	r3, [r5, #0]
 8008b62:	f7f8 fbd0 	bl	8001306 <_fstat>
 8008b66:	1c43      	adds	r3, r0, #1
 8008b68:	d102      	bne.n	8008b70 <_fstat_r+0x1c>
 8008b6a:	682b      	ldr	r3, [r5, #0]
 8008b6c:	b103      	cbz	r3, 8008b70 <_fstat_r+0x1c>
 8008b6e:	6023      	str	r3, [r4, #0]
 8008b70:	bd38      	pop	{r3, r4, r5, pc}
 8008b72:	bf00      	nop
 8008b74:	20000b24 	.word	0x20000b24

08008b78 <_isatty_r>:
 8008b78:	b538      	push	{r3, r4, r5, lr}
 8008b7a:	4d06      	ldr	r5, [pc, #24]	@ (8008b94 <_isatty_r+0x1c>)
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	4604      	mov	r4, r0
 8008b80:	4608      	mov	r0, r1
 8008b82:	602b      	str	r3, [r5, #0]
 8008b84:	f7f8 fbcf 	bl	8001326 <_isatty>
 8008b88:	1c43      	adds	r3, r0, #1
 8008b8a:	d102      	bne.n	8008b92 <_isatty_r+0x1a>
 8008b8c:	682b      	ldr	r3, [r5, #0]
 8008b8e:	b103      	cbz	r3, 8008b92 <_isatty_r+0x1a>
 8008b90:	6023      	str	r3, [r4, #0]
 8008b92:	bd38      	pop	{r3, r4, r5, pc}
 8008b94:	20000b24 	.word	0x20000b24

08008b98 <__assert_func>:
 8008b98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b9a:	4614      	mov	r4, r2
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	4b09      	ldr	r3, [pc, #36]	@ (8008bc4 <__assert_func+0x2c>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4605      	mov	r5, r0
 8008ba4:	68d8      	ldr	r0, [r3, #12]
 8008ba6:	b954      	cbnz	r4, 8008bbe <__assert_func+0x26>
 8008ba8:	4b07      	ldr	r3, [pc, #28]	@ (8008bc8 <__assert_func+0x30>)
 8008baa:	461c      	mov	r4, r3
 8008bac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008bb0:	9100      	str	r1, [sp, #0]
 8008bb2:	462b      	mov	r3, r5
 8008bb4:	4905      	ldr	r1, [pc, #20]	@ (8008bcc <__assert_func+0x34>)
 8008bb6:	f000 f841 	bl	8008c3c <fiprintf>
 8008bba:	f000 f851 	bl	8008c60 <abort>
 8008bbe:	4b04      	ldr	r3, [pc, #16]	@ (8008bd0 <__assert_func+0x38>)
 8008bc0:	e7f4      	b.n	8008bac <__assert_func+0x14>
 8008bc2:	bf00      	nop
 8008bc4:	200006b0 	.word	0x200006b0
 8008bc8:	080094ae 	.word	0x080094ae
 8008bcc:	08009480 	.word	0x08009480
 8008bd0:	08009473 	.word	0x08009473

08008bd4 <_calloc_r>:
 8008bd4:	b570      	push	{r4, r5, r6, lr}
 8008bd6:	fba1 5402 	umull	r5, r4, r1, r2
 8008bda:	b93c      	cbnz	r4, 8008bec <_calloc_r+0x18>
 8008bdc:	4629      	mov	r1, r5
 8008bde:	f7fd f9e9 	bl	8005fb4 <_malloc_r>
 8008be2:	4606      	mov	r6, r0
 8008be4:	b928      	cbnz	r0, 8008bf2 <_calloc_r+0x1e>
 8008be6:	2600      	movs	r6, #0
 8008be8:	4630      	mov	r0, r6
 8008bea:	bd70      	pop	{r4, r5, r6, pc}
 8008bec:	220c      	movs	r2, #12
 8008bee:	6002      	str	r2, [r0, #0]
 8008bf0:	e7f9      	b.n	8008be6 <_calloc_r+0x12>
 8008bf2:	462a      	mov	r2, r5
 8008bf4:	4621      	mov	r1, r4
 8008bf6:	f7fe f92d 	bl	8006e54 <memset>
 8008bfa:	e7f5      	b.n	8008be8 <_calloc_r+0x14>

08008bfc <__ascii_mbtowc>:
 8008bfc:	b082      	sub	sp, #8
 8008bfe:	b901      	cbnz	r1, 8008c02 <__ascii_mbtowc+0x6>
 8008c00:	a901      	add	r1, sp, #4
 8008c02:	b142      	cbz	r2, 8008c16 <__ascii_mbtowc+0x1a>
 8008c04:	b14b      	cbz	r3, 8008c1a <__ascii_mbtowc+0x1e>
 8008c06:	7813      	ldrb	r3, [r2, #0]
 8008c08:	600b      	str	r3, [r1, #0]
 8008c0a:	7812      	ldrb	r2, [r2, #0]
 8008c0c:	1e10      	subs	r0, r2, #0
 8008c0e:	bf18      	it	ne
 8008c10:	2001      	movne	r0, #1
 8008c12:	b002      	add	sp, #8
 8008c14:	4770      	bx	lr
 8008c16:	4610      	mov	r0, r2
 8008c18:	e7fb      	b.n	8008c12 <__ascii_mbtowc+0x16>
 8008c1a:	f06f 0001 	mvn.w	r0, #1
 8008c1e:	e7f8      	b.n	8008c12 <__ascii_mbtowc+0x16>

08008c20 <__ascii_wctomb>:
 8008c20:	4603      	mov	r3, r0
 8008c22:	4608      	mov	r0, r1
 8008c24:	b141      	cbz	r1, 8008c38 <__ascii_wctomb+0x18>
 8008c26:	2aff      	cmp	r2, #255	@ 0xff
 8008c28:	d904      	bls.n	8008c34 <__ascii_wctomb+0x14>
 8008c2a:	228a      	movs	r2, #138	@ 0x8a
 8008c2c:	601a      	str	r2, [r3, #0]
 8008c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c32:	4770      	bx	lr
 8008c34:	700a      	strb	r2, [r1, #0]
 8008c36:	2001      	movs	r0, #1
 8008c38:	4770      	bx	lr
	...

08008c3c <fiprintf>:
 8008c3c:	b40e      	push	{r1, r2, r3}
 8008c3e:	b503      	push	{r0, r1, lr}
 8008c40:	4601      	mov	r1, r0
 8008c42:	ab03      	add	r3, sp, #12
 8008c44:	4805      	ldr	r0, [pc, #20]	@ (8008c5c <fiprintf+0x20>)
 8008c46:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c4a:	6800      	ldr	r0, [r0, #0]
 8008c4c:	9301      	str	r3, [sp, #4]
 8008c4e:	f7ff fd41 	bl	80086d4 <_vfiprintf_r>
 8008c52:	b002      	add	sp, #8
 8008c54:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c58:	b003      	add	sp, #12
 8008c5a:	4770      	bx	lr
 8008c5c:	200006b0 	.word	0x200006b0

08008c60 <abort>:
 8008c60:	b508      	push	{r3, lr}
 8008c62:	2006      	movs	r0, #6
 8008c64:	f000 f82c 	bl	8008cc0 <raise>
 8008c68:	2001      	movs	r0, #1
 8008c6a:	f7f8 fafc 	bl	8001266 <_exit>

08008c6e <_raise_r>:
 8008c6e:	291f      	cmp	r1, #31
 8008c70:	b538      	push	{r3, r4, r5, lr}
 8008c72:	4605      	mov	r5, r0
 8008c74:	460c      	mov	r4, r1
 8008c76:	d904      	bls.n	8008c82 <_raise_r+0x14>
 8008c78:	2316      	movs	r3, #22
 8008c7a:	6003      	str	r3, [r0, #0]
 8008c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c80:	bd38      	pop	{r3, r4, r5, pc}
 8008c82:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008c84:	b112      	cbz	r2, 8008c8c <_raise_r+0x1e>
 8008c86:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c8a:	b94b      	cbnz	r3, 8008ca0 <_raise_r+0x32>
 8008c8c:	4628      	mov	r0, r5
 8008c8e:	f000 f831 	bl	8008cf4 <_getpid_r>
 8008c92:	4622      	mov	r2, r4
 8008c94:	4601      	mov	r1, r0
 8008c96:	4628      	mov	r0, r5
 8008c98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c9c:	f000 b818 	b.w	8008cd0 <_kill_r>
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d00a      	beq.n	8008cba <_raise_r+0x4c>
 8008ca4:	1c59      	adds	r1, r3, #1
 8008ca6:	d103      	bne.n	8008cb0 <_raise_r+0x42>
 8008ca8:	2316      	movs	r3, #22
 8008caa:	6003      	str	r3, [r0, #0]
 8008cac:	2001      	movs	r0, #1
 8008cae:	e7e7      	b.n	8008c80 <_raise_r+0x12>
 8008cb0:	2100      	movs	r1, #0
 8008cb2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	4798      	blx	r3
 8008cba:	2000      	movs	r0, #0
 8008cbc:	e7e0      	b.n	8008c80 <_raise_r+0x12>
	...

08008cc0 <raise>:
 8008cc0:	4b02      	ldr	r3, [pc, #8]	@ (8008ccc <raise+0xc>)
 8008cc2:	4601      	mov	r1, r0
 8008cc4:	6818      	ldr	r0, [r3, #0]
 8008cc6:	f7ff bfd2 	b.w	8008c6e <_raise_r>
 8008cca:	bf00      	nop
 8008ccc:	200006b0 	.word	0x200006b0

08008cd0 <_kill_r>:
 8008cd0:	b538      	push	{r3, r4, r5, lr}
 8008cd2:	4d07      	ldr	r5, [pc, #28]	@ (8008cf0 <_kill_r+0x20>)
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	4608      	mov	r0, r1
 8008cda:	4611      	mov	r1, r2
 8008cdc:	602b      	str	r3, [r5, #0]
 8008cde:	f7f8 fab2 	bl	8001246 <_kill>
 8008ce2:	1c43      	adds	r3, r0, #1
 8008ce4:	d102      	bne.n	8008cec <_kill_r+0x1c>
 8008ce6:	682b      	ldr	r3, [r5, #0]
 8008ce8:	b103      	cbz	r3, 8008cec <_kill_r+0x1c>
 8008cea:	6023      	str	r3, [r4, #0]
 8008cec:	bd38      	pop	{r3, r4, r5, pc}
 8008cee:	bf00      	nop
 8008cf0:	20000b24 	.word	0x20000b24

08008cf4 <_getpid_r>:
 8008cf4:	f7f8 ba9f 	b.w	8001236 <_getpid>

08008cf8 <_init>:
 8008cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cfa:	bf00      	nop
 8008cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cfe:	bc08      	pop	{r3}
 8008d00:	469e      	mov	lr, r3
 8008d02:	4770      	bx	lr

08008d04 <_fini>:
 8008d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d06:	bf00      	nop
 8008d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d0a:	bc08      	pop	{r3}
 8008d0c:	469e      	mov	lr, r3
 8008d0e:	4770      	bx	lr
