INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab2/SR Latch/SR Latch.srcs/sim_1/new/SR_Latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_tb
