#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 13:52:08 2018
# Process ID: 4012
# Current directory: C:/Projects/2017/Arty_RGB_RTL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18124 C:\Projects\2017\Arty_RGB_RTL\Arty_RGB_RTL.xpr
# Log file: C:/Projects/2017/Arty_RGB_RTL/vivado.log
# Journal file: C:/Projects/2017/Arty_RGB_RTL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/2017/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arty_RGB_RTL_0 .
Exporting to file C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0_0, cache-ID = d0a0fcf6b7413802; cache size = 2.396 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_vio_0_0, cache-ID = 6878093d108417fa; cache size = 2.396 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_Arty_RGB_RTL_0_0, cache-ID = a47eae8d16b4379c; cache size = 2.396 MB.
[Sat Apr  7 13:52:39 2018] Launched synth_1...
Run output will be captured here: C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/runme.log
[Sat Apr  7 13:52:39 2018] Launched impl_1...
Run output will be captured here: C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 919.852 ; gain = 123.910
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr  7 13:57:38 2018] Launched impl_1...
Run output will be captured here: C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352A6BE9FA
set_property PROGRAM.FILE {C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
set_property PROBES.FILE {C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'design_1_i/vio_0' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE FF [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE FF [get_hw_probes design_1_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 00 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE FF [get_hw_probes design_1_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 00 [get_hw_probes design_1_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE FF [get_hw_probes design_1_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out3} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE FF [get_hw_probes design_1_i/vio_0_probe_out4 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out4} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE FF [get_hw_probes design_1_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE FF [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE FF [get_hw_probes design_1_i/vio_0_probe_out5 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out5} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 14:00:37 2018...
