{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 22:07:00 2021 " "Info: Processing started: Wed Apr 21 22:07:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst3~latch " "Warning: Node \"inst3~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8~latch " "Warning: Node \"inst8~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst9~latch " "Warning: Node \"inst9~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10~latch " "Warning: Node \"inst10~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst11~latch " "Warning: Node \"inst11~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst12~latch " "Warning: Node \"inst12~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst13~latch " "Warning: Node \"inst13~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst14~latch " "Warning: Node \"inst14~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 48 216 304 "CLK" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR0 " "Info: Assuming node \"PR0\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 72 240 160 "PR0" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR1 " "Info: Assuming node \"PR1\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 288 456 160 "PR1" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR2 " "Info: Assuming node \"PR2\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 512 680 160 "PR2" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR3 " "Info: Assuming node \"PR3\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 736 904 160 "PR3" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR4 " "Info: Assuming node \"PR4\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 968 1136 160 "PR4" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR5 " "Info: Assuming node \"PR5\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1200 1368 160 "PR5" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR6 " "Info: Assuming node \"PR6\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1424 1592 160 "PR6" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst13~latch " "Info: Detected ripple clock \"inst13~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst12~latch " "Info: Detected ripple clock \"inst12~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst11~latch " "Info: Detected ripple clock \"inst11~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10~latch " "Info: Detected ripple clock \"inst10~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst9~latch " "Info: Detected ripple clock \"inst9~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst8~latch " "Info: Detected ripple clock \"inst8~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3~latch " "Info: Detected ripple clock \"inst3~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13~head_lut " "Info: Detected gated clock \"inst13~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst13~_emulated " "Info: Detected ripple clock \"inst13~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12~head_lut " "Info: Detected gated clock \"inst12~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst12~_emulated " "Info: Detected ripple clock \"inst12~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11~head_lut " "Info: Detected gated clock \"inst11~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst11~_emulated " "Info: Detected ripple clock \"inst11~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst10~head_lut " "Info: Detected gated clock \"inst10~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10~_emulated " "Info: Detected ripple clock \"inst10~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst9~head_lut " "Info: Detected gated clock \"inst9~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst9~_emulated " "Info: Detected ripple clock \"inst9~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst8~head_lut " "Info: Detected gated clock \"inst8~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst8~_emulated " "Info: Detected ripple clock \"inst8~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3~head_lut " "Info: Detected gated clock \"inst3~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3~_emulated " "Info: Detected ripple clock \"inst3~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register inst11~_emulated register inst11~_emulated 274.05 MHz 3.649 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 274.05 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 3.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.410 ns + Longest register register " "Info: + Longest register to register delay is 3.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X14_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.322 ns) 1.749 ns inst11~head_lut 2 COMB LCCOMB_X3_Y14_N20 3 " "Info: 2: + IC(1.427 ns) + CELL(0.322 ns) = 1.749 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.178 ns) 3.314 ns inst11~data_lut 3 COMB LCCOMB_X14_Y14_N2 1 " "Info: 3: + IC(1.387 ns) + CELL(0.178 ns) = 3.314 ns; Loc. = LCCOMB_X14_Y14_N2; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.410 ns inst11~_emulated 4 REG LCFF_X14_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.410 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 17.48 % ) " "Info: Total cell delay = 0.596 ns ( 17.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 82.52 % ) " "Info: Total interconnect delay = 2.814 ns ( 82.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.427ns 1.387ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.396 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 13.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns CLK 1 CLK PIN_14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_14; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 48 216 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.879 ns) 2.858 ns inst3~_emulated 2 REG LCFF_X3_Y14_N9 1 " "Info: 2: + IC(1.055 ns) + CELL(0.879 ns) = 2.858 ns; Loc. = LCFF_X3_Y14_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.322 ns) 3.536 ns inst3~head_lut 3 COMB LCCOMB_X3_Y14_N10 3 " "Info: 3: + IC(0.356 ns) + CELL(0.322 ns) = 3.536 ns; Loc. = LCCOMB_X3_Y14_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 4.712 ns inst8~_emulated 4 REG LCFF_X3_Y14_N29 1 " "Info: 4: + IC(0.297 ns) + CELL(0.879 ns) = 4.712 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.178 ns) 5.242 ns inst8~head_lut 5 COMB LCCOMB_X3_Y14_N30 3 " "Info: 5: + IC(0.352 ns) + CELL(0.178 ns) = 5.242 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.879 ns) 6.567 ns inst9~_emulated 6 REG LCFF_X4_Y14_N9 1 " "Info: 6: + IC(0.446 ns) + CELL(0.879 ns) = 6.567 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.322 ns) 7.479 ns inst9~head_lut 7 COMB LCCOMB_X3_Y14_N24 3 " "Info: 7: + IC(0.590 ns) + CELL(0.322 ns) = 7.479 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 9.753 ns inst10~_emulated 8 REG LCFF_X14_Y14_N17 1 " "Info: 8: + IC(1.395 ns) + CELL(0.879 ns) = 9.753 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 11.432 ns inst10~head_lut 9 COMB LCCOMB_X3_Y14_N26 3 " "Info: 9: + IC(1.501 ns) + CELL(0.178 ns) = 11.432 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.602 ns) 13.396 ns inst11~_emulated 10 REG LCFF_X14_Y14_N3 1 " "Info: 10: + IC(1.362 ns) + CELL(0.602 ns) = 13.396 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.042 ns ( 45.10 % ) " "Info: Total cell delay = 6.042 ns ( 45.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.354 ns ( 54.90 % ) " "Info: Total interconnect delay = 7.354 ns ( 54.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.396 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.396 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.055ns 0.356ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.396 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 13.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns CLK 1 CLK PIN_14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_14; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 48 216 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.879 ns) 2.858 ns inst3~_emulated 2 REG LCFF_X3_Y14_N9 1 " "Info: 2: + IC(1.055 ns) + CELL(0.879 ns) = 2.858 ns; Loc. = LCFF_X3_Y14_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.322 ns) 3.536 ns inst3~head_lut 3 COMB LCCOMB_X3_Y14_N10 3 " "Info: 3: + IC(0.356 ns) + CELL(0.322 ns) = 3.536 ns; Loc. = LCCOMB_X3_Y14_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 4.712 ns inst8~_emulated 4 REG LCFF_X3_Y14_N29 1 " "Info: 4: + IC(0.297 ns) + CELL(0.879 ns) = 4.712 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.178 ns) 5.242 ns inst8~head_lut 5 COMB LCCOMB_X3_Y14_N30 3 " "Info: 5: + IC(0.352 ns) + CELL(0.178 ns) = 5.242 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.879 ns) 6.567 ns inst9~_emulated 6 REG LCFF_X4_Y14_N9 1 " "Info: 6: + IC(0.446 ns) + CELL(0.879 ns) = 6.567 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.322 ns) 7.479 ns inst9~head_lut 7 COMB LCCOMB_X3_Y14_N24 3 " "Info: 7: + IC(0.590 ns) + CELL(0.322 ns) = 7.479 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 9.753 ns inst10~_emulated 8 REG LCFF_X14_Y14_N17 1 " "Info: 8: + IC(1.395 ns) + CELL(0.879 ns) = 9.753 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 11.432 ns inst10~head_lut 9 COMB LCCOMB_X3_Y14_N26 3 " "Info: 9: + IC(1.501 ns) + CELL(0.178 ns) = 11.432 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.602 ns) 13.396 ns inst11~_emulated 10 REG LCFF_X14_Y14_N3 1 " "Info: 10: + IC(1.362 ns) + CELL(0.602 ns) = 13.396 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.042 ns ( 45.10 % ) " "Info: Total cell delay = 6.042 ns ( 45.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.354 ns ( 54.90 % ) " "Info: Total interconnect delay = 7.354 ns ( 54.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.396 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.396 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.055ns 0.356ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.396 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.396 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.055ns 0.356ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.396 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.055ns 0.356ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.427ns 1.387ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.396 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.396 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.055ns 0.356ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.396 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.055ns 0.356ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register inst14~_emulated register inst14~_emulated 53.39 MHz 18.731 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 53.39 MHz between source register \"inst14~_emulated\" and destination register \"inst14~_emulated\" (period= 18.731 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.099 ns + Longest register register " "Info: + Longest register to register delay is 1.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X13_Y12_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.178 ns) 0.531 ns inst14~head_lut 2 COMB LCCOMB_X13_Y12_N0 2 " "Info: 2: + IC(0.353 ns) + CELL(0.178 ns) = 0.531 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.003 ns inst14~data_lut 3 COMB LCCOMB_X13_Y12_N30 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.003 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.099 ns inst14~_emulated 4 REG LCFF_X13_Y12_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.099 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 41.13 % ) " "Info: Total cell delay = 0.452 ns ( 41.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.647 ns ( 58.87 % ) " "Info: Total interconnect delay = 0.647 ns ( 58.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.099 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.353ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.393 ns - Smallest " "Info: - Smallest clock skew is -17.393 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 4.098 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 4.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.516 ns) 3.215 ns inst13~head_lut 2 COMB LCCOMB_X13_Y12_N12 3 " "Info: 2: + IC(1.765 ns) + CELL(0.516 ns) = 3.215 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { CLR inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 4.098 ns inst14~_emulated 3 REG LCFF_X13_Y12_N31 1 " "Info: 3: + IC(0.281 ns) + CELL(0.602 ns) = 4.098 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 50.07 % ) " "Info: Total cell delay = 2.052 ns ( 50.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 49.93 % ) " "Info: Total interconnect delay = 2.046 ns ( 49.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.098 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.765ns 0.281ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 21.491 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 21.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.178 ns) 3.336 ns inst3~head_lut 2 COMB LCCOMB_X3_Y14_N10 3 " "Info: 2: + IC(2.224 ns) + CELL(0.178 ns) = 3.336 ns; Loc. = LCCOMB_X3_Y14_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 4.512 ns inst8~_emulated 3 REG LCFF_X3_Y14_N29 1 " "Info: 3: + IC(0.297 ns) + CELL(0.879 ns) = 4.512 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.178 ns) 5.042 ns inst8~head_lut 4 COMB LCCOMB_X3_Y14_N30 3 " "Info: 4: + IC(0.352 ns) + CELL(0.178 ns) = 5.042 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.879 ns) 6.367 ns inst9~_emulated 5 REG LCFF_X4_Y14_N9 1 " "Info: 5: + IC(0.446 ns) + CELL(0.879 ns) = 6.367 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.322 ns) 7.279 ns inst9~head_lut 6 COMB LCCOMB_X3_Y14_N24 3 " "Info: 6: + IC(0.590 ns) + CELL(0.322 ns) = 7.279 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 9.553 ns inst10~_emulated 7 REG LCFF_X14_Y14_N17 1 " "Info: 7: + IC(1.395 ns) + CELL(0.879 ns) = 9.553 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 11.232 ns inst10~head_lut 8 COMB LCCOMB_X3_Y14_N26 3 " "Info: 8: + IC(1.501 ns) + CELL(0.178 ns) = 11.232 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.879 ns) 13.473 ns inst11~_emulated 9 REG LCFF_X14_Y14_N3 1 " "Info: 9: + IC(1.362 ns) + CELL(0.879 ns) = 13.473 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.322 ns) 15.222 ns inst11~head_lut 10 COMB LCCOMB_X3_Y14_N20 3 " "Info: 10: + IC(1.427 ns) + CELL(0.322 ns) = 15.222 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.879 ns) 17.814 ns inst12~_emulated 11 REG LCFF_X13_Y10_N1 1 " "Info: 11: + IC(1.713 ns) + CELL(0.879 ns) = 17.814 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.178 ns) 18.915 ns inst12~head_lut 12 COMB LCCOMB_X13_Y12_N8 3 " "Info: 12: + IC(0.923 ns) + CELL(0.178 ns) = 18.915 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.879 ns) 20.072 ns inst13~_emulated 13 REG LCFF_X13_Y12_N3 1 " "Info: 13: + IC(0.278 ns) + CELL(0.879 ns) = 20.072 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.178 ns) 20.608 ns inst13~head_lut 14 COMB LCCOMB_X13_Y12_N12 3 " "Info: 14: + IC(0.358 ns) + CELL(0.178 ns) = 20.608 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 21.491 ns inst14~_emulated 15 REG LCFF_X13_Y12_N31 1 " "Info: 15: + IC(0.281 ns) + CELL(0.602 ns) = 21.491 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.344 ns ( 38.83 % ) " "Info: Total cell delay = 8.344 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.147 ns ( 61.17 % ) " "Info: Total interconnect delay = 13.147 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.491 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.491 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.224ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns 1.427ns 1.713ns 0.923ns 0.278ns 0.358ns 0.281ns } { 0.000ns 0.934ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.098 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.765ns 0.281ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.491 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.491 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.224ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns 1.427ns 1.713ns 0.923ns 0.278ns 0.358ns 0.281ns } { 0.000ns 0.934ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.099 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.353ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.098 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.765ns 0.281ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.491 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.491 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.224ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns 1.427ns 1.713ns 0.923ns 0.278ns 0.358ns 0.281ns } { 0.000ns 0.934ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR0 register inst11~_emulated register inst11~_emulated 274.05 MHz 3.649 ns Internal " "Info: Clock \"PR0\" has Internal fmax of 274.05 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 3.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.410 ns + Longest register register " "Info: + Longest register to register delay is 3.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X14_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.322 ns) 1.749 ns inst11~head_lut 2 COMB LCCOMB_X3_Y14_N20 3 " "Info: 2: + IC(1.427 ns) + CELL(0.322 ns) = 1.749 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.178 ns) 3.314 ns inst11~data_lut 3 COMB LCCOMB_X14_Y14_N2 1 " "Info: 3: + IC(1.387 ns) + CELL(0.178 ns) = 3.314 ns; Loc. = LCCOMB_X14_Y14_N2; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.410 ns inst11~_emulated 4 REG LCFF_X14_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.410 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 17.48 % ) " "Info: Total cell delay = 0.596 ns ( 17.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 82.52 % ) " "Info: Total interconnect delay = 2.814 ns ( 82.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.427ns 1.387ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR0 destination 12.725 ns + Shortest register " "Info: + Shortest clock path from clock \"PR0\" to destination register is 12.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR0 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'PR0'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR0 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 72 240 160 "PR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.521 ns) 2.865 ns inst3~head_lut 2 COMB LCCOMB_X3_Y14_N10 3 " "Info: 2: + IC(1.420 ns) + CELL(0.521 ns) = 2.865 ns; Loc. = LCCOMB_X3_Y14_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { PR0 inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 4.041 ns inst8~_emulated 3 REG LCFF_X3_Y14_N29 1 " "Info: 3: + IC(0.297 ns) + CELL(0.879 ns) = 4.041 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.178 ns) 4.571 ns inst8~head_lut 4 COMB LCCOMB_X3_Y14_N30 3 " "Info: 4: + IC(0.352 ns) + CELL(0.178 ns) = 4.571 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.879 ns) 5.896 ns inst9~_emulated 5 REG LCFF_X4_Y14_N9 1 " "Info: 5: + IC(0.446 ns) + CELL(0.879 ns) = 5.896 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.322 ns) 6.808 ns inst9~head_lut 6 COMB LCCOMB_X3_Y14_N24 3 " "Info: 6: + IC(0.590 ns) + CELL(0.322 ns) = 6.808 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 9.082 ns inst10~_emulated 7 REG LCFF_X14_Y14_N17 1 " "Info: 7: + IC(1.395 ns) + CELL(0.879 ns) = 9.082 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 10.761 ns inst10~head_lut 8 COMB LCCOMB_X3_Y14_N26 3 " "Info: 8: + IC(1.501 ns) + CELL(0.178 ns) = 10.761 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.602 ns) 12.725 ns inst11~_emulated 9 REG LCFF_X14_Y14_N3 1 " "Info: 9: + IC(1.362 ns) + CELL(0.602 ns) = 12.725 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.362 ns ( 42.14 % ) " "Info: Total cell delay = 5.362 ns ( 42.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.363 ns ( 57.86 % ) " "Info: Total interconnect delay = 7.363 ns ( 57.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.725 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.725 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.420ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR0 source 12.725 ns - Longest register " "Info: - Longest clock path from clock \"PR0\" to source register is 12.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR0 1 CLK PIN_12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_12; Fanout = 3; CLK Node = 'PR0'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR0 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 72 240 160 "PR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.521 ns) 2.865 ns inst3~head_lut 2 COMB LCCOMB_X3_Y14_N10 3 " "Info: 2: + IC(1.420 ns) + CELL(0.521 ns) = 2.865 ns; Loc. = LCCOMB_X3_Y14_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { PR0 inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 4.041 ns inst8~_emulated 3 REG LCFF_X3_Y14_N29 1 " "Info: 3: + IC(0.297 ns) + CELL(0.879 ns) = 4.041 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.178 ns) 4.571 ns inst8~head_lut 4 COMB LCCOMB_X3_Y14_N30 3 " "Info: 4: + IC(0.352 ns) + CELL(0.178 ns) = 4.571 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.879 ns) 5.896 ns inst9~_emulated 5 REG LCFF_X4_Y14_N9 1 " "Info: 5: + IC(0.446 ns) + CELL(0.879 ns) = 5.896 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.322 ns) 6.808 ns inst9~head_lut 6 COMB LCCOMB_X3_Y14_N24 3 " "Info: 6: + IC(0.590 ns) + CELL(0.322 ns) = 6.808 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 9.082 ns inst10~_emulated 7 REG LCFF_X14_Y14_N17 1 " "Info: 7: + IC(1.395 ns) + CELL(0.879 ns) = 9.082 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 10.761 ns inst10~head_lut 8 COMB LCCOMB_X3_Y14_N26 3 " "Info: 8: + IC(1.501 ns) + CELL(0.178 ns) = 10.761 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.602 ns) 12.725 ns inst11~_emulated 9 REG LCFF_X14_Y14_N3 1 " "Info: 9: + IC(1.362 ns) + CELL(0.602 ns) = 12.725 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.362 ns ( 42.14 % ) " "Info: Total cell delay = 5.362 ns ( 42.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.363 ns ( 57.86 % ) " "Info: Total interconnect delay = 7.363 ns ( 57.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.725 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.725 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.420ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.725 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.725 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.420ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.725 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.420ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.427ns 1.387ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.725 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.725 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.420ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.725 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.420ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR1 register inst11~_emulated register inst11~_emulated 274.05 MHz 3.649 ns Internal " "Info: Clock \"PR1\" has Internal fmax of 274.05 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 3.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.410 ns + Longest register register " "Info: + Longest register to register delay is 3.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X14_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.322 ns) 1.749 ns inst11~head_lut 2 COMB LCCOMB_X3_Y14_N20 3 " "Info: 2: + IC(1.427 ns) + CELL(0.322 ns) = 1.749 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.178 ns) 3.314 ns inst11~data_lut 3 COMB LCCOMB_X14_Y14_N2 1 " "Info: 3: + IC(1.387 ns) + CELL(0.178 ns) = 3.314 ns; Loc. = LCCOMB_X14_Y14_N2; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.410 ns inst11~_emulated 4 REG LCFF_X14_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.410 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 17.48 % ) " "Info: Total cell delay = 0.596 ns ( 17.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 82.52 % ) " "Info: Total interconnect delay = 2.814 ns ( 82.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.427ns 1.387ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR1 destination 10.478 ns + Shortest register " "Info: + Shortest clock path from clock \"PR1\" to destination register is 10.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR1 1 CLK PIN_15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 3; CLK Node = 'PR1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR1 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 288 456 160 "PR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.322 ns) 2.324 ns inst8~head_lut 2 COMB LCCOMB_X3_Y14_N30 3 " "Info: 2: + IC(1.078 ns) + CELL(0.322 ns) = 2.324 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { PR1 inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.879 ns) 3.649 ns inst9~_emulated 3 REG LCFF_X4_Y14_N9 1 " "Info: 3: + IC(0.446 ns) + CELL(0.879 ns) = 3.649 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.322 ns) 4.561 ns inst9~head_lut 4 COMB LCCOMB_X3_Y14_N24 3 " "Info: 4: + IC(0.590 ns) + CELL(0.322 ns) = 4.561 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 6.835 ns inst10~_emulated 5 REG LCFF_X14_Y14_N17 1 " "Info: 5: + IC(1.395 ns) + CELL(0.879 ns) = 6.835 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 8.514 ns inst10~head_lut 6 COMB LCCOMB_X3_Y14_N26 3 " "Info: 6: + IC(1.501 ns) + CELL(0.178 ns) = 8.514 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.602 ns) 10.478 ns inst11~_emulated 7 REG LCFF_X14_Y14_N3 1 " "Info: 7: + IC(1.362 ns) + CELL(0.602 ns) = 10.478 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.106 ns ( 39.19 % ) " "Info: Total cell delay = 4.106 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.372 ns ( 60.81 % ) " "Info: Total interconnect delay = 6.372 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.478 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.478 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.078ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR1 source 10.478 ns - Longest register " "Info: - Longest clock path from clock \"PR1\" to source register is 10.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR1 1 CLK PIN_15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 3; CLK Node = 'PR1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR1 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 288 456 160 "PR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.322 ns) 2.324 ns inst8~head_lut 2 COMB LCCOMB_X3_Y14_N30 3 " "Info: 2: + IC(1.078 ns) + CELL(0.322 ns) = 2.324 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { PR1 inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.879 ns) 3.649 ns inst9~_emulated 3 REG LCFF_X4_Y14_N9 1 " "Info: 3: + IC(0.446 ns) + CELL(0.879 ns) = 3.649 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.322 ns) 4.561 ns inst9~head_lut 4 COMB LCCOMB_X3_Y14_N24 3 " "Info: 4: + IC(0.590 ns) + CELL(0.322 ns) = 4.561 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 6.835 ns inst10~_emulated 5 REG LCFF_X14_Y14_N17 1 " "Info: 5: + IC(1.395 ns) + CELL(0.879 ns) = 6.835 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 8.514 ns inst10~head_lut 6 COMB LCCOMB_X3_Y14_N26 3 " "Info: 6: + IC(1.501 ns) + CELL(0.178 ns) = 8.514 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.602 ns) 10.478 ns inst11~_emulated 7 REG LCFF_X14_Y14_N3 1 " "Info: 7: + IC(1.362 ns) + CELL(0.602 ns) = 10.478 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.106 ns ( 39.19 % ) " "Info: Total cell delay = 4.106 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.372 ns ( 60.81 % ) " "Info: Total interconnect delay = 6.372 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.478 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.478 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.078ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.478 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.478 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.078ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.478 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.078ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.427ns 1.387ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.478 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.478 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.078ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.478 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.078ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR2 register inst11~_emulated register inst11~_emulated 274.05 MHz 3.649 ns Internal " "Info: Clock \"PR2\" has Internal fmax of 274.05 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 3.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.410 ns + Longest register register " "Info: + Longest register to register delay is 3.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X14_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.322 ns) 1.749 ns inst11~head_lut 2 COMB LCCOMB_X3_Y14_N20 3 " "Info: 2: + IC(1.427 ns) + CELL(0.322 ns) = 1.749 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.178 ns) 3.314 ns inst11~data_lut 3 COMB LCCOMB_X14_Y14_N2 1 " "Info: 3: + IC(1.387 ns) + CELL(0.178 ns) = 3.314 ns; Loc. = LCCOMB_X14_Y14_N2; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.410 ns inst11~_emulated 4 REG LCFF_X14_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.410 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 17.48 % ) " "Info: Total cell delay = 0.596 ns ( 17.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 82.52 % ) " "Info: Total interconnect delay = 2.814 ns ( 82.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.427ns 1.387ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR2 destination 8.793 ns + Shortest register " "Info: + Shortest clock path from clock \"PR2\" to destination register is 8.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR2 1 CLK PIN_13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_13; Fanout = 3; CLK Node = 'PR2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR2 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 512 680 160 "PR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.521 ns) 2.876 ns inst9~head_lut 2 COMB LCCOMB_X3_Y14_N24 3 " "Info: 2: + IC(1.431 ns) + CELL(0.521 ns) = 2.876 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { PR2 inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 5.150 ns inst10~_emulated 3 REG LCFF_X14_Y14_N17 1 " "Info: 3: + IC(1.395 ns) + CELL(0.879 ns) = 5.150 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 6.829 ns inst10~head_lut 4 COMB LCCOMB_X3_Y14_N26 3 " "Info: 4: + IC(1.501 ns) + CELL(0.178 ns) = 6.829 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.602 ns) 8.793 ns inst11~_emulated 5 REG LCFF_X14_Y14_N3 1 " "Info: 5: + IC(1.362 ns) + CELL(0.602 ns) = 8.793 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns ( 35.30 % ) " "Info: Total cell delay = 3.104 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.689 ns ( 64.70 % ) " "Info: Total interconnect delay = 5.689 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.793 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.793 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.431ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR2 source 8.793 ns - Longest register " "Info: - Longest clock path from clock \"PR2\" to source register is 8.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR2 1 CLK PIN_13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_13; Fanout = 3; CLK Node = 'PR2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR2 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 512 680 160 "PR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.521 ns) 2.876 ns inst9~head_lut 2 COMB LCCOMB_X3_Y14_N24 3 " "Info: 2: + IC(1.431 ns) + CELL(0.521 ns) = 2.876 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { PR2 inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 5.150 ns inst10~_emulated 3 REG LCFF_X14_Y14_N17 1 " "Info: 3: + IC(1.395 ns) + CELL(0.879 ns) = 5.150 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 6.829 ns inst10~head_lut 4 COMB LCCOMB_X3_Y14_N26 3 " "Info: 4: + IC(1.501 ns) + CELL(0.178 ns) = 6.829 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.602 ns) 8.793 ns inst11~_emulated 5 REG LCFF_X14_Y14_N3 1 " "Info: 5: + IC(1.362 ns) + CELL(0.602 ns) = 8.793 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns ( 35.30 % ) " "Info: Total cell delay = 3.104 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.689 ns ( 64.70 % ) " "Info: Total interconnect delay = 5.689 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.793 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.793 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.431ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.793 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.793 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.431ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.793 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.431ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.427ns 1.387ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.793 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.793 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.431ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.793 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.431ns 1.395ns 1.501ns 1.362ns } { 0.000ns 0.924ns 0.521ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR3 register inst11~_emulated register inst11~_emulated 274.05 MHz 3.649 ns Internal " "Info: Clock \"PR3\" has Internal fmax of 274.05 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 3.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.410 ns + Longest register register " "Info: + Longest register to register delay is 3.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X14_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.322 ns) 1.749 ns inst11~head_lut 2 COMB LCCOMB_X3_Y14_N20 3 " "Info: 2: + IC(1.427 ns) + CELL(0.322 ns) = 1.749 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.178 ns) 3.314 ns inst11~data_lut 3 COMB LCCOMB_X14_Y14_N2 1 " "Info: 3: + IC(1.387 ns) + CELL(0.178 ns) = 3.314 ns; Loc. = LCCOMB_X14_Y14_N2; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.410 ns inst11~_emulated 4 REG LCFF_X14_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.410 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 17.48 % ) " "Info: Total cell delay = 0.596 ns ( 17.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 82.52 % ) " "Info: Total interconnect delay = 2.814 ns ( 82.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.427ns 1.387ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR3 destination 4.656 ns + Shortest register " "Info: + Shortest clock path from clock \"PR3\" to destination register is 4.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns PR3 1 CLK PIN_6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_6; Fanout = 3; CLK Node = 'PR3'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR3 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 736 904 160 "PR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.322 ns) 2.692 ns inst10~head_lut 2 COMB LCCOMB_X3_Y14_N26 3 " "Info: 2: + IC(1.436 ns) + CELL(0.322 ns) = 2.692 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { PR3 inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.602 ns) 4.656 ns inst11~_emulated 3 REG LCFF_X14_Y14_N3 1 " "Info: 3: + IC(1.362 ns) + CELL(0.602 ns) = 4.656 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.858 ns ( 39.91 % ) " "Info: Total cell delay = 1.858 ns ( 39.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.798 ns ( 60.09 % ) " "Info: Total interconnect delay = 2.798 ns ( 60.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.436ns 1.362ns } { 0.000ns 0.934ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR3 source 4.656 ns - Longest register " "Info: - Longest clock path from clock \"PR3\" to source register is 4.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns PR3 1 CLK PIN_6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_6; Fanout = 3; CLK Node = 'PR3'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR3 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 736 904 160 "PR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.322 ns) 2.692 ns inst10~head_lut 2 COMB LCCOMB_X3_Y14_N26 3 " "Info: 2: + IC(1.436 ns) + CELL(0.322 ns) = 2.692 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { PR3 inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.602 ns) 4.656 ns inst11~_emulated 3 REG LCFF_X14_Y14_N3 1 " "Info: 3: + IC(1.362 ns) + CELL(0.602 ns) = 4.656 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.858 ns ( 39.91 % ) " "Info: Total cell delay = 1.858 ns ( 39.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.798 ns ( 60.09 % ) " "Info: Total interconnect delay = 2.798 ns ( 60.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.436ns 1.362ns } { 0.000ns 0.934ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.436ns 1.362ns } { 0.000ns 0.934ns 0.322ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.436ns 1.362ns } { 0.000ns 0.934ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 1.427ns 1.387ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.656 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.436ns 1.362ns } { 0.000ns 0.934ns 0.322ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.656 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.436ns 1.362ns } { 0.000ns 0.934ns 0.322ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PR4 register register inst12~_emulated inst12~_emulated 380.08 MHz Internal " "Info: Clock \"PR4\" Internal fmax is restricted to 380.08 MHz between source register \"inst12~_emulated\" and destination register \"inst12~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.259 ns + Longest register register " "Info: + Longest register to register delay is 2.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12~_emulated 1 REG LCFF_X13_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.178 ns) 1.101 ns inst12~head_lut 2 COMB LCCOMB_X13_Y12_N8 3 " "Info: 2: + IC(0.923 ns) + CELL(0.178 ns) = 1.101 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.178 ns) 2.163 ns inst12~data_lut 3 COMB LCCOMB_X13_Y10_N0 1 " "Info: 3: + IC(0.884 ns) + CELL(0.178 ns) = 2.163 ns; Loc. = LCCOMB_X13_Y10_N0; Fanout = 1; COMB Node = 'inst12~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { inst12~head_lut inst12~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.259 ns inst12~_emulated 4 REG LCFF_X13_Y10_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.259 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 20.01 % ) " "Info: Total cell delay = 0.452 ns ( 20.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.807 ns ( 79.99 % ) " "Info: Total interconnect delay = 1.807 ns ( 79.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.259 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.923ns 0.884ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR4 destination 4.899 ns + Shortest register " "Info: + Shortest clock path from clock \"PR4\" to destination register is 4.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns PR4 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'PR4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR4 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 968 1136 160 "PR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.178 ns) 2.584 ns inst11~head_lut 2 COMB LCCOMB_X3_Y14_N20 3 " "Info: 2: + IC(1.340 ns) + CELL(0.178 ns) = 2.584 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { PR4 inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.602 ns) 4.899 ns inst12~_emulated 3 REG LCFF_X13_Y10_N1 1 " "Info: 3: + IC(1.713 ns) + CELL(0.602 ns) = 4.899 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.846 ns ( 37.68 % ) " "Info: Total cell delay = 1.846 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.053 ns ( 62.32 % ) " "Info: Total interconnect delay = 3.053 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.340ns 1.713ns } { 0.000ns 1.066ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR4 source 4.899 ns - Longest register " "Info: - Longest clock path from clock \"PR4\" to source register is 4.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns PR4 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'PR4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR4 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 968 1136 160 "PR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.178 ns) 2.584 ns inst11~head_lut 2 COMB LCCOMB_X3_Y14_N20 3 " "Info: 2: + IC(1.340 ns) + CELL(0.178 ns) = 2.584 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { PR4 inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.602 ns) 4.899 ns inst12~_emulated 3 REG LCFF_X13_Y10_N1 1 " "Info: 3: + IC(1.713 ns) + CELL(0.602 ns) = 4.899 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.846 ns ( 37.68 % ) " "Info: Total cell delay = 1.846 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.053 ns ( 62.32 % ) " "Info: Total interconnect delay = 3.053 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.340ns 1.713ns } { 0.000ns 1.066ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.340ns 1.713ns } { 0.000ns 1.066ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.340ns 1.713ns } { 0.000ns 1.066ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.259 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.923ns 0.884ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.340ns 1.713ns } { 0.000ns 1.066ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.340ns 1.713ns } { 0.000ns 1.066ns 0.178ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst12~_emulated {} } {  } {  } "" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PR5 register register inst13~_emulated inst13~_emulated 380.08 MHz Internal " "Info: Clock \"PR5\" Internal fmax is restricted to 380.08 MHz between source register \"inst13~_emulated\" and destination register \"inst13~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.116 ns + Longest register register " "Info: + Longest register to register delay is 1.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst13~_emulated 1 REG LCFF_X13_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.178 ns) 0.536 ns inst13~head_lut 2 COMB LCCOMB_X13_Y12_N12 3 " "Info: 2: + IC(0.358 ns) + CELL(0.178 ns) = 0.536 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 1.020 ns inst13~data_lut 3 COMB LCCOMB_X13_Y12_N2 1 " "Info: 3: + IC(0.306 ns) + CELL(0.178 ns) = 1.020 ns; Loc. = LCCOMB_X13_Y12_N2; Fanout = 1; COMB Node = 'inst13~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { inst13~head_lut inst13~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.116 ns inst13~_emulated 4 REG LCFF_X13_Y12_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.116 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 40.50 % ) " "Info: Total cell delay = 0.452 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.664 ns ( 59.50 % ) " "Info: Total interconnect delay = 0.664 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { inst13~_emulated inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.116 ns" { inst13~_emulated {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.358ns 0.306ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR5 destination 3.737 ns + Shortest register " "Info: + Shortest clock path from clock \"PR5\" to destination register is 3.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns PR5 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'PR5'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR5 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1200 1368 160 "PR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.542 ns) 2.857 ns inst12~head_lut 2 COMB LCCOMB_X13_Y12_N8 3 " "Info: 2: + IC(1.259 ns) + CELL(0.542 ns) = 2.857 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { PR5 inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.602 ns) 3.737 ns inst13~_emulated 3 REG LCFF_X13_Y12_N3 1 " "Info: 3: + IC(0.278 ns) + CELL(0.602 ns) = 3.737 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 58.87 % ) " "Info: Total cell delay = 2.200 ns ( 58.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.537 ns ( 41.13 % ) " "Info: Total interconnect delay = 1.537 ns ( 41.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.737 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.737 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.259ns 0.278ns } { 0.000ns 1.056ns 0.542ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR5 source 3.737 ns - Longest register " "Info: - Longest clock path from clock \"PR5\" to source register is 3.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns PR5 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'PR5'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR5 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1200 1368 160 "PR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.542 ns) 2.857 ns inst12~head_lut 2 COMB LCCOMB_X13_Y12_N8 3 " "Info: 2: + IC(1.259 ns) + CELL(0.542 ns) = 2.857 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { PR5 inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.602 ns) 3.737 ns inst13~_emulated 3 REG LCFF_X13_Y12_N3 1 " "Info: 3: + IC(0.278 ns) + CELL(0.602 ns) = 3.737 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 58.87 % ) " "Info: Total cell delay = 2.200 ns ( 58.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.537 ns ( 41.13 % ) " "Info: Total interconnect delay = 1.537 ns ( 41.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.737 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.737 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.259ns 0.278ns } { 0.000ns 1.056ns 0.542ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.737 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.737 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.259ns 0.278ns } { 0.000ns 1.056ns 0.542ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.737 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.259ns 0.278ns } { 0.000ns 1.056ns 0.542ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { inst13~_emulated inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.116 ns" { inst13~_emulated {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.358ns 0.306ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.737 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.737 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.259ns 0.278ns } { 0.000ns 1.056ns 0.542ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.737 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.259ns 0.278ns } { 0.000ns 1.056ns 0.542ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst13~_emulated {} } {  } {  } "" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PR6 register register inst14~_emulated inst14~_emulated 380.08 MHz Internal " "Info: Clock \"PR6\" Internal fmax is restricted to 380.08 MHz between source register \"inst14~_emulated\" and destination register \"inst14~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.099 ns + Longest register register " "Info: + Longest register to register delay is 1.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X13_Y12_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.178 ns) 0.531 ns inst14~head_lut 2 COMB LCCOMB_X13_Y12_N0 2 " "Info: 2: + IC(0.353 ns) + CELL(0.178 ns) = 0.531 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.003 ns inst14~data_lut 3 COMB LCCOMB_X13_Y12_N30 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.003 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.099 ns inst14~_emulated 4 REG LCFF_X13_Y12_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.099 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 41.13 % ) " "Info: Total cell delay = 0.452 ns ( 41.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.647 ns ( 58.87 % ) " "Info: Total interconnect delay = 0.647 ns ( 58.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.099 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.353ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 destination 3.502 ns + Shortest register " "Info: + Shortest clock path from clock \"PR6\" to destination register is 3.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns PR6 1 CLK PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_27; Fanout = 3; CLK Node = 'PR6'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1424 1592 160 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.322 ns) 2.619 ns inst13~head_lut 2 COMB LCCOMB_X13_Y12_N12 3 " "Info: 2: + IC(1.241 ns) + CELL(0.322 ns) = 2.619 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 3.502 ns inst14~_emulated 3 REG LCFF_X13_Y12_N31 1 " "Info: 3: + IC(0.281 ns) + CELL(0.602 ns) = 3.502 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.980 ns ( 56.54 % ) " "Info: Total cell delay = 1.980 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.522 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.522 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.502 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.502 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.241ns 0.281ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 source 3.502 ns - Longest register " "Info: - Longest clock path from clock \"PR6\" to source register is 3.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns PR6 1 CLK PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_27; Fanout = 3; CLK Node = 'PR6'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1424 1592 160 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.322 ns) 2.619 ns inst13~head_lut 2 COMB LCCOMB_X13_Y12_N12 3 " "Info: 2: + IC(1.241 ns) + CELL(0.322 ns) = 2.619 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 3.502 ns inst14~_emulated 3 REG LCFF_X13_Y12_N31 1 " "Info: 3: + IC(0.281 ns) + CELL(0.602 ns) = 3.502 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.980 ns ( 56.54 % ) " "Info: Total cell delay = 1.980 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.522 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.522 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.502 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.502 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.241ns 0.281ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.502 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.502 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.241ns 0.281ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.502 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.241ns 0.281ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.099 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.353ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.502 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.502 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.241ns 0.281ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.502 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.241ns 0.281ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst14~_emulated {} } {  } {  } "" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst14~_emulated inst14~_emulated CLR 16.303 ns " "Info: Found hold time violation between source  pin or register \"inst14~_emulated\" and destination pin or register \"inst14~_emulated\" for clock \"CLR\" (Hold time is 16.303 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.393 ns + Largest " "Info: + Largest clock skew is 17.393 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 21.491 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 21.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.178 ns) 3.336 ns inst3~head_lut 2 COMB LCCOMB_X3_Y14_N10 3 " "Info: 2: + IC(2.224 ns) + CELL(0.178 ns) = 3.336 ns; Loc. = LCCOMB_X3_Y14_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 4.512 ns inst8~_emulated 3 REG LCFF_X3_Y14_N29 1 " "Info: 3: + IC(0.297 ns) + CELL(0.879 ns) = 4.512 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.178 ns) 5.042 ns inst8~head_lut 4 COMB LCCOMB_X3_Y14_N30 3 " "Info: 4: + IC(0.352 ns) + CELL(0.178 ns) = 5.042 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.879 ns) 6.367 ns inst9~_emulated 5 REG LCFF_X4_Y14_N9 1 " "Info: 5: + IC(0.446 ns) + CELL(0.879 ns) = 6.367 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.322 ns) 7.279 ns inst9~head_lut 6 COMB LCCOMB_X3_Y14_N24 3 " "Info: 6: + IC(0.590 ns) + CELL(0.322 ns) = 7.279 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 9.553 ns inst10~_emulated 7 REG LCFF_X14_Y14_N17 1 " "Info: 7: + IC(1.395 ns) + CELL(0.879 ns) = 9.553 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 11.232 ns inst10~head_lut 8 COMB LCCOMB_X3_Y14_N26 3 " "Info: 8: + IC(1.501 ns) + CELL(0.178 ns) = 11.232 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.879 ns) 13.473 ns inst11~_emulated 9 REG LCFF_X14_Y14_N3 1 " "Info: 9: + IC(1.362 ns) + CELL(0.879 ns) = 13.473 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.322 ns) 15.222 ns inst11~head_lut 10 COMB LCCOMB_X3_Y14_N20 3 " "Info: 10: + IC(1.427 ns) + CELL(0.322 ns) = 15.222 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.879 ns) 17.814 ns inst12~_emulated 11 REG LCFF_X13_Y10_N1 1 " "Info: 11: + IC(1.713 ns) + CELL(0.879 ns) = 17.814 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.178 ns) 18.915 ns inst12~head_lut 12 COMB LCCOMB_X13_Y12_N8 3 " "Info: 12: + IC(0.923 ns) + CELL(0.178 ns) = 18.915 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.879 ns) 20.072 ns inst13~_emulated 13 REG LCFF_X13_Y12_N3 1 " "Info: 13: + IC(0.278 ns) + CELL(0.879 ns) = 20.072 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.178 ns) 20.608 ns inst13~head_lut 14 COMB LCCOMB_X13_Y12_N12 3 " "Info: 14: + IC(0.358 ns) + CELL(0.178 ns) = 20.608 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 21.491 ns inst14~_emulated 15 REG LCFF_X13_Y12_N31 1 " "Info: 15: + IC(0.281 ns) + CELL(0.602 ns) = 21.491 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.344 ns ( 38.83 % ) " "Info: Total cell delay = 8.344 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.147 ns ( 61.17 % ) " "Info: Total interconnect delay = 13.147 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.491 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.491 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.224ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns 1.427ns 1.713ns 0.923ns 0.278ns 0.358ns 0.281ns } { 0.000ns 0.934ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 4.098 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 4.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.516 ns) 3.215 ns inst13~head_lut 2 COMB LCCOMB_X13_Y12_N12 3 " "Info: 2: + IC(1.765 ns) + CELL(0.516 ns) = 3.215 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { CLR inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 4.098 ns inst14~_emulated 3 REG LCFF_X13_Y12_N31 1 " "Info: 3: + IC(0.281 ns) + CELL(0.602 ns) = 4.098 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 50.07 % ) " "Info: Total cell delay = 2.052 ns ( 50.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 49.93 % ) " "Info: Total interconnect delay = 2.046 ns ( 49.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.098 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.765ns 0.281ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.491 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.491 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.224ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns 1.427ns 1.713ns 0.923ns 0.278ns 0.358ns 0.281ns } { 0.000ns 0.934ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.098 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.765ns 0.281ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.099 ns - Shortest register register " "Info: - Shortest register to register delay is 1.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X13_Y12_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.178 ns) 0.531 ns inst14~head_lut 2 COMB LCCOMB_X13_Y12_N0 2 " "Info: 2: + IC(0.353 ns) + CELL(0.178 ns) = 0.531 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.003 ns inst14~data_lut 3 COMB LCCOMB_X13_Y12_N30 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.003 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.099 ns inst14~_emulated 4 REG LCFF_X13_Y12_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.099 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 41.13 % ) " "Info: Total cell delay = 0.452 ns ( 41.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.647 ns ( 58.87 % ) " "Info: Total interconnect delay = 0.647 ns ( 58.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.099 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.353ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.491 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.491 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.224ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns 1.427ns 1.713ns 0.923ns 0.278ns 0.358ns 0.281ns } { 0.000ns 0.934ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.098 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.765ns 0.281ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.099 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.353ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst14~_emulated CLR PR6 4.717 ns register " "Info: tsu for register \"inst14~_emulated\" (data pin = \"CLR\", clock pin = \"PR6\") is 4.717 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.257 ns + Longest pin register " "Info: + Longest pin to register delay is 8.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.234 ns) + CELL(0.521 ns) 7.689 ns inst14~head_lut 2 COMB LCCOMB_X13_Y12_N0 2 " "Info: 2: + IC(6.234 ns) + CELL(0.521 ns) = 7.689 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.755 ns" { CLR inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.161 ns inst14~data_lut 3 COMB LCCOMB_X13_Y12_N30 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 8.161 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.257 ns inst14~_emulated 4 REG LCFF_X13_Y12_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.257 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.729 ns ( 20.94 % ) " "Info: Total cell delay = 1.729 ns ( 20.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.528 ns ( 79.06 % ) " "Info: Total interconnect delay = 6.528 ns ( 79.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { CLR inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.257 ns" { CLR {} CLR~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 6.234ns 0.294ns 0.000ns } { 0.000ns 0.934ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 destination 3.502 ns - Shortest register " "Info: - Shortest clock path from clock \"PR6\" to destination register is 3.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns PR6 1 CLK PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_27; Fanout = 3; CLK Node = 'PR6'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1424 1592 160 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.322 ns) 2.619 ns inst13~head_lut 2 COMB LCCOMB_X13_Y12_N12 3 " "Info: 2: + IC(1.241 ns) + CELL(0.322 ns) = 2.619 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 3.502 ns inst14~_emulated 3 REG LCFF_X13_Y12_N31 1 " "Info: 3: + IC(0.281 ns) + CELL(0.602 ns) = 3.502 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.980 ns ( 56.54 % ) " "Info: Total cell delay = 1.980 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.522 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.522 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.502 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.502 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.241ns 0.281ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { CLR inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.257 ns" { CLR {} CLR~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 6.234ns 0.294ns 0.000ns } { 0.000ns 0.934ns 0.521ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.502 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.502 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.241ns 0.281ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q7 inst14~_emulated 27.381 ns register " "Info: tco from clock \"CLK\" to destination pin \"q7\" through register \"inst14~_emulated\" is 27.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 21.691 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 21.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns CLK 1 CLK PIN_14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_14; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 48 216 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.879 ns) 2.858 ns inst3~_emulated 2 REG LCFF_X3_Y14_N9 1 " "Info: 2: + IC(1.055 ns) + CELL(0.879 ns) = 2.858 ns; Loc. = LCFF_X3_Y14_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.322 ns) 3.536 ns inst3~head_lut 3 COMB LCCOMB_X3_Y14_N10 3 " "Info: 3: + IC(0.356 ns) + CELL(0.322 ns) = 3.536 ns; Loc. = LCCOMB_X3_Y14_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 4.712 ns inst8~_emulated 4 REG LCFF_X3_Y14_N29 1 " "Info: 4: + IC(0.297 ns) + CELL(0.879 ns) = 4.712 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.178 ns) 5.242 ns inst8~head_lut 5 COMB LCCOMB_X3_Y14_N30 3 " "Info: 5: + IC(0.352 ns) + CELL(0.178 ns) = 5.242 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.879 ns) 6.567 ns inst9~_emulated 6 REG LCFF_X4_Y14_N9 1 " "Info: 6: + IC(0.446 ns) + CELL(0.879 ns) = 6.567 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.322 ns) 7.479 ns inst9~head_lut 7 COMB LCCOMB_X3_Y14_N24 3 " "Info: 7: + IC(0.590 ns) + CELL(0.322 ns) = 7.479 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 9.753 ns inst10~_emulated 8 REG LCFF_X14_Y14_N17 1 " "Info: 8: + IC(1.395 ns) + CELL(0.879 ns) = 9.753 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 11.432 ns inst10~head_lut 9 COMB LCCOMB_X3_Y14_N26 3 " "Info: 9: + IC(1.501 ns) + CELL(0.178 ns) = 11.432 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.879 ns) 13.673 ns inst11~_emulated 10 REG LCFF_X14_Y14_N3 1 " "Info: 10: + IC(1.362 ns) + CELL(0.879 ns) = 13.673 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.322 ns) 15.422 ns inst11~head_lut 11 COMB LCCOMB_X3_Y14_N20 3 " "Info: 11: + IC(1.427 ns) + CELL(0.322 ns) = 15.422 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.879 ns) 18.014 ns inst12~_emulated 12 REG LCFF_X13_Y10_N1 1 " "Info: 12: + IC(1.713 ns) + CELL(0.879 ns) = 18.014 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.178 ns) 19.115 ns inst12~head_lut 13 COMB LCCOMB_X13_Y12_N8 3 " "Info: 13: + IC(0.923 ns) + CELL(0.178 ns) = 19.115 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.879 ns) 20.272 ns inst13~_emulated 14 REG LCFF_X13_Y12_N3 1 " "Info: 14: + IC(0.278 ns) + CELL(0.879 ns) = 20.272 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.178 ns) 20.808 ns inst13~head_lut 15 COMB LCCOMB_X13_Y12_N12 3 " "Info: 15: + IC(0.358 ns) + CELL(0.178 ns) = 20.808 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 21.691 ns inst14~_emulated 16 REG LCFF_X13_Y12_N31 1 " "Info: 16: + IC(0.281 ns) + CELL(0.602 ns) = 21.691 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.357 ns ( 43.14 % ) " "Info: Total cell delay = 9.357 ns ( 43.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.334 ns ( 56.86 % ) " "Info: Total interconnect delay = 12.334 ns ( 56.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.691 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.691 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.055ns 0.356ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns 1.427ns 1.713ns 0.923ns 0.278ns 0.358ns 0.281ns } { 0.000ns 0.924ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.413 ns + Longest register pin " "Info: + Longest register to pin delay is 5.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X13_Y12_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.178 ns) 0.531 ns inst14~head_lut 2 COMB LCCOMB_X13_Y12_N0 2 " "Info: 2: + IC(0.353 ns) + CELL(0.178 ns) = 0.531 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(2.890 ns) 5.413 ns q7 3 PIN PIN_30 0 " "Info: 3: + IC(1.992 ns) + CELL(2.890 ns) = 5.413 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'q7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.882 ns" { inst14~head_lut q7 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 128 2152 2328 144 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.068 ns ( 56.68 % ) " "Info: Total cell delay = 3.068 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.345 ns ( 43.32 % ) " "Info: Total interconnect delay = 2.345 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { inst14~_emulated inst14~head_lut q7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.413 ns" { inst14~_emulated {} inst14~head_lut {} q7 {} } { 0.000ns 0.353ns 1.992ns } { 0.000ns 0.178ns 2.890ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.691 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.691 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.055ns 0.356ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns 1.427ns 1.713ns 0.923ns 0.278ns 0.358ns 0.281ns } { 0.000ns 0.924ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { inst14~_emulated inst14~head_lut q7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.413 ns" { inst14~_emulated {} inst14~head_lut {} q7 {} } { 0.000ns 0.353ns 1.992ns } { 0.000ns 0.178ns 2.890ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR q7 12.571 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"q7\" is 12.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.234 ns) + CELL(0.521 ns) 7.689 ns inst14~head_lut 2 COMB LCCOMB_X13_Y12_N0 2 " "Info: 2: + IC(6.234 ns) + CELL(0.521 ns) = 7.689 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.755 ns" { CLR inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(2.890 ns) 12.571 ns q7 3 PIN PIN_30 0 " "Info: 3: + IC(1.992 ns) + CELL(2.890 ns) = 12.571 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'q7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.882 ns" { inst14~head_lut q7 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 128 2152 2328 144 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.345 ns ( 34.56 % ) " "Info: Total cell delay = 4.345 ns ( 34.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.226 ns ( 65.44 % ) " "Info: Total interconnect delay = 8.226 ns ( 65.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.571 ns" { CLR inst14~head_lut q7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.571 ns" { CLR {} CLR~combout {} inst14~head_lut {} q7 {} } { 0.000ns 0.000ns 6.234ns 1.992ns } { 0.000ns 0.934ns 0.521ns 2.890ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst14~_emulated PR7 CLK 18.524 ns register " "Info: th for register \"inst14~_emulated\" (data pin = \"PR7\", clock pin = \"CLK\") is 18.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 21.691 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 21.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns CLK 1 CLK PIN_14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_14; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 48 216 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.879 ns) 2.858 ns inst3~_emulated 2 REG LCFF_X3_Y14_N9 1 " "Info: 2: + IC(1.055 ns) + CELL(0.879 ns) = 2.858 ns; Loc. = LCFF_X3_Y14_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.322 ns) 3.536 ns inst3~head_lut 3 COMB LCCOMB_X3_Y14_N10 3 " "Info: 3: + IC(0.356 ns) + CELL(0.322 ns) = 3.536 ns; Loc. = LCCOMB_X3_Y14_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 4.712 ns inst8~_emulated 4 REG LCFF_X3_Y14_N29 1 " "Info: 4: + IC(0.297 ns) + CELL(0.879 ns) = 4.712 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.178 ns) 5.242 ns inst8~head_lut 5 COMB LCCOMB_X3_Y14_N30 3 " "Info: 5: + IC(0.352 ns) + CELL(0.178 ns) = 5.242 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.879 ns) 6.567 ns inst9~_emulated 6 REG LCFF_X4_Y14_N9 1 " "Info: 6: + IC(0.446 ns) + CELL(0.879 ns) = 6.567 ns; Loc. = LCFF_X4_Y14_N9; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.322 ns) 7.479 ns inst9~head_lut 7 COMB LCCOMB_X3_Y14_N24 3 " "Info: 7: + IC(0.590 ns) + CELL(0.322 ns) = 7.479 ns; Loc. = LCCOMB_X3_Y14_N24; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.879 ns) 9.753 ns inst10~_emulated 8 REG LCFF_X14_Y14_N17 1 " "Info: 8: + IC(1.395 ns) + CELL(0.879 ns) = 9.753 ns; Loc. = LCFF_X14_Y14_N17; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.178 ns) 11.432 ns inst10~head_lut 9 COMB LCCOMB_X3_Y14_N26 3 " "Info: 9: + IC(1.501 ns) + CELL(0.178 ns) = 11.432 ns; Loc. = LCCOMB_X3_Y14_N26; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.879 ns) 13.673 ns inst11~_emulated 10 REG LCFF_X14_Y14_N3 1 " "Info: 10: + IC(1.362 ns) + CELL(0.879 ns) = 13.673 ns; Loc. = LCFF_X14_Y14_N3; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.322 ns) 15.422 ns inst11~head_lut 11 COMB LCCOMB_X3_Y14_N20 3 " "Info: 11: + IC(1.427 ns) + CELL(0.322 ns) = 15.422 ns; Loc. = LCCOMB_X3_Y14_N20; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.879 ns) 18.014 ns inst12~_emulated 12 REG LCFF_X13_Y10_N1 1 " "Info: 12: + IC(1.713 ns) + CELL(0.879 ns) = 18.014 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.178 ns) 19.115 ns inst12~head_lut 13 COMB LCCOMB_X13_Y12_N8 3 " "Info: 13: + IC(0.923 ns) + CELL(0.178 ns) = 19.115 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.879 ns) 20.272 ns inst13~_emulated 14 REG LCFF_X13_Y12_N3 1 " "Info: 14: + IC(0.278 ns) + CELL(0.879 ns) = 20.272 ns; Loc. = LCFF_X13_Y12_N3; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.178 ns) 20.808 ns inst13~head_lut 15 COMB LCCOMB_X13_Y12_N12 3 " "Info: 15: + IC(0.358 ns) + CELL(0.178 ns) = 20.808 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.602 ns) 21.691 ns inst14~_emulated 16 REG LCFF_X13_Y12_N31 1 " "Info: 16: + IC(0.281 ns) + CELL(0.602 ns) = 21.691 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.357 ns ( 43.14 % ) " "Info: Total cell delay = 9.357 ns ( 43.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.334 ns ( 56.86 % ) " "Info: Total interconnect delay = 12.334 ns ( 56.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.691 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.691 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.055ns 0.356ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns 1.427ns 1.713ns 0.923ns 0.278ns 0.358ns 0.281ns } { 0.000ns 0.924ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.453 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns PR7 1 PIN PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_28; Fanout = 3; PIN Node = 'PR7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR7 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1640 1808 160 "PR7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.544 ns) 2.885 ns inst14~head_lut 2 COMB LCCOMB_X13_Y12_N0 2 " "Info: 2: + IC(1.275 ns) + CELL(0.544 ns) = 2.885 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { PR7 inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 3.357 ns inst14~data_lut 3 COMB LCCOMB_X13_Y12_N30 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 3.357 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.453 ns inst14~_emulated 4 REG LCFF_X13_Y12_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.453 ns; Loc. = LCFF_X13_Y12_N31; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.884 ns ( 54.56 % ) " "Info: Total cell delay = 1.884 ns ( 54.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.569 ns ( 45.44 % ) " "Info: Total interconnect delay = 1.569 ns ( 45.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { PR7 inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.453 ns" { PR7 {} PR7~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.275ns 0.294ns 0.000ns } { 0.000ns 1.066ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.691 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.691 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.055ns 0.356ns 0.297ns 0.352ns 0.446ns 0.590ns 1.395ns 1.501ns 1.362ns 1.427ns 1.713ns 0.923ns 0.278ns 0.358ns 0.281ns } { 0.000ns 0.924ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { PR7 inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.453 ns" { PR7 {} PR7~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.275ns 0.294ns 0.000ns } { 0.000ns 1.066ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 22:07:01 2021 " "Info: Processing ended: Wed Apr 21 22:07:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
