# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.srcs/sources_1/new/mux_4_1_behavioral.vhd" \
"../../../../project_3.srcs/sim_1/new/mux_4_1_behavioral_tb.vhd" \

# Do not sort compile order
nosort
