// Seed: 3936871132
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6
);
  assign id_2 = id_1;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  tri0  id_6,
    output tri0  id_7,
    output logic id_8
);
  assign id_7 = id_4;
  supply1 id_10;
  always begin
    begin
      id_8 <= (id_0);
    end
  end
  wire id_11;
  assign id_8  = 1;
  assign id_10 = 1;
  wire id_12;
  supply0 id_13;
  assign id_13 = 1;
  assign id_7  = 1;
  wire id_14;
  module_0(
      id_5, id_3, id_2, id_2, id_7, id_5, id_5
  );
endmodule
