// Seed: 3977480580
module module_0 (
    output tri0 id_0,
    input wire id_1
    , id_22,
    input supply1 id_2,
    output tri0 module_0,
    output tri0 id_4,
    input tri id_5,
    input supply0 id_6,
    output wor id_7,
    output supply1 id_8,
    output supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input wor id_12,
    output wire id_13,
    input supply0 id_14,
    output tri0 id_15
    , id_23,
    input wire id_16,
    output tri id_17,
    output wor id_18,
    input supply1 id_19,
    input tri1 id_20
);
  wire id_24;
  wire [1 'd0 : -1] id_25;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_5 = 32'd27,
    parameter id_6 = 32'd90,
    parameter id_8 = 32'd59
) (
    input wor id_0,
    input wire _id_1,
    input wand id_2,
    output tri id_3,
    input uwire id_4,
    output supply0 _id_5,
    input supply1 _id_6
);
  logic [id_5 : id_1] _id_8[id_6 : id_1  &  -1];
  wire [id_8 : 1] id_9;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_0,
      id_2
  );
  wire [id_8 : id_1] id_10;
endmodule
