Analysis & Synthesis report for ArquiProject
Wed Sep 18 16:54:21 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated
 15. Source assignments for image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated
 16. Source assignments for image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated
 17. Source assignments for image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated
 18. Source assignments for image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated
 19. Source assignments for image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated
 20. Source assignments for image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated
 21. Source assignments for image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated
 22. Parameter Settings for User Entity Instance: data_path:CPU|generic_adder:adder1
 23. Parameter Settings for User Entity Instance: data_path:CPU|generic_adder:adder2
 24. Parameter Settings for User Entity Instance: data_path:CPU|mux_2_x_1:mux0
 25. Parameter Settings for User Entity Instance: data_path:CPU|mux_2_x_1:mux1
 26. Parameter Settings for User Entity Instance: data_path:CPU|flip_flop_D:ff
 27. Parameter Settings for User Entity Instance: data_path:CPU|mux_2_x_1:mux_reg1
 28. Parameter Settings for User Entity Instance: data_path:CPU|extend:ext|mux_4_x_1:mux0
 29. Parameter Settings for User Entity Instance: data_path:CPU|extend:ext|mux_4_x_1:mux0|mux_2_x_1:mux0
 30. Parameter Settings for User Entity Instance: data_path:CPU|extend:ext|mux_4_x_1:mux0|mux_2_x_1:mux1
 31. Parameter Settings for User Entity Instance: data_path:CPU|extend:ext|mux_4_x_1:mux0|mux_2_x_1:mux2
 32. Parameter Settings for User Entity Instance: data_path:CPU|mux_2_x_1:mux2
 33. Parameter Settings for User Entity Instance: data_path:CPU|mux_2_x_1:mux3
 34. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu
 35. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|arithmetic_module:arithmetic
 36. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder
 37. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|mux_2_x_1:mux0
 38. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa
 39. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|arithmetic_module:arithmetic|multiplier:mul
 40. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|mux_4_x_1:mux0
 41. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux0
 42. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux1
 43. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux2
 44. Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|flag_module:flag_mod
 45. Parameter Settings for User Entity Instance: data_path:CPU|decode_unit:decode|mux_2_x_1:mux_flags
 46. Parameter Settings for User Entity Instance: data_path:CPU|decode_unit:decode|mux_2_x_1:mux0
 47. Parameter Settings for User Entity Instance: data_path:CPU|decode_unit:decode|mux_2_x_1:mux1
 48. Parameter Settings for User Entity Instance: data_path:CPU|cond_logic:cl|flip_flop_D_neg:ff0
 49. Parameter Settings for User Entity Instance: image_memory_controller:image_controller|image_memory2:image1
 50. Parameter Settings for User Entity Instance: image_memory_controller:image_controller|image_memory2:image2
 51. Parameter Settings for User Entity Instance: image_memory_controller:image_controller|image_memory2:image3
 52. Parameter Settings for User Entity Instance: image_memory_controller:image_controller|image_memory2:image4
 53. Parameter Settings for User Entity Instance: image_memory_controller:image_controller|mux_2_x_1:mux0
 54. Parameter Settings for User Entity Instance: image_memory_controller:image_controller|mux_2_x_1:mux1
 55. Parameter Settings for User Entity Instance: image_memory_controller:image_controller|mux_2_x_1:mux2
 56. Parameter Settings for User Entity Instance: image_memory_controller:image_controller|mux_2_x_1:mux3
 57. Parameter Settings for User Entity Instance: image_memory_controller_process:image_process|mux_2_x_1:mux0
 58. Parameter Settings for User Entity Instance: image_memory_controller_process:image_process|mux_2_x_1:mux1
 59. Parameter Settings for User Entity Instance: image_memory_controller_process:image_process|mux_2_x_1:mux2
 60. Parameter Settings for User Entity Instance: image_memory_controller_process:image_process|mux_2_x_1:mux3
 61. Parameter Settings for User Entity Instance: io_deco:deco|mux_2_x_1:mux0
 62. Parameter Settings for User Entity Instance: io_deco:deco|mux_2_x_1:mux1
 63. Parameter Settings for User Entity Instance: io_deco:deco|mux_2_x_1:mux2
 64. Parameter Settings for User Entity Instance: io_deco:deco|mux_2_x_1:mux3
 65. Parameter Settings for User Entity Instance: io_deco:deco|mux_2_x_1:mux4
 66. Parameter Settings for User Entity Instance: flip_flop_D:ff0
 67. Parameter Settings for User Entity Instance: flip_flop_D:ff1
 68. Parameter Settings for User Entity Instance: flip_flop_D:ff2
 69. Parameter Settings for User Entity Instance: mux_4_x_1:mux0
 70. Parameter Settings for User Entity Instance: mux_4_x_1:mux0|mux_2_x_1:mux0
 71. Parameter Settings for User Entity Instance: mux_4_x_1:mux0|mux_2_x_1:mux1
 72. Parameter Settings for User Entity Instance: mux_4_x_1:mux0|mux_2_x_1:mux2
 73. Parameter Settings for User Entity Instance: mux_2_x_1:mux1
 74. Parameter Settings for User Entity Instance: mux_2_x_1:mux2
 75. Parameter Settings for User Entity Instance: flip_flop_D:ff3
 76. Parameter Settings for User Entity Instance: mux_2_x_1:mux4
 77. Parameter Settings for User Entity Instance: mux_2_x_1:mux7
 78. Parameter Settings for User Entity Instance: mux_2_x_1:mux5
 79. Parameter Settings for User Entity Instance: mux_2_x_1:mux8
 80. Parameter Settings for User Entity Instance: mux_2_x_1:mux6
 81. Parameter Settings for Inferred Entity Instance: image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0
 82. Parameter Settings for Inferred Entity Instance: image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0
 83. Parameter Settings for Inferred Entity Instance: image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0
 84. Parameter Settings for Inferred Entity Instance: image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0
 85. Parameter Settings for Inferred Entity Instance: image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0
 86. Parameter Settings for Inferred Entity Instance: image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0
 87. Parameter Settings for Inferred Entity Instance: image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0
 88. Parameter Settings for Inferred Entity Instance: image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0
 89. altsyncram Parameter Settings by Entity Instance
 90. Port Connectivity Checks: "mux_2_x_1:mux6"
 91. Port Connectivity Checks: "mux_2_x_1:mux5"
 92. Port Connectivity Checks: "VGA:vga|ControllerSync:VGASync"
 93. Port Connectivity Checks: "mux_2_x_1:mux2"
 94. Port Connectivity Checks: "mux_2_x_1:mux1"
 95. Port Connectivity Checks: "mux_4_x_1:mux0"
 96. Port Connectivity Checks: "io_deco:deco|mux_2_x_1:mux4"
 97. Port Connectivity Checks: "io_deco:deco|mux_2_x_1:mux3"
 98. Port Connectivity Checks: "io_deco:deco|mux_2_x_1:mux2"
 99. Port Connectivity Checks: "io_deco:deco|mux_2_x_1:mux1"
100. Port Connectivity Checks: "io_deco:deco|mux_2_x_1:mux0"
101. Port Connectivity Checks: "io_deco:deco"
102. Port Connectivity Checks: "image_memory_controller_process:image_process|mux_2_x_1:mux0"
103. Port Connectivity Checks: "image_memory_controller:image_controller|mux_2_x_1:mux0"
104. Port Connectivity Checks: "image_memory_controller:image_controller"
105. Port Connectivity Checks: "data_path:CPU|decode_unit:decode|mux_2_x_1:mux1"
106. Port Connectivity Checks: "data_path:CPU|decode_unit:decode|mux_2_x_1:mux0"
107. Port Connectivity Checks: "data_path:CPU|decode_unit:decode|mux_2_x_1:mux_flags"
108. Port Connectivity Checks: "data_path:CPU|mux_2_x_1:mux3"
109. Port Connectivity Checks: "data_path:CPU|extend:ext|mux_4_x_1:mux0"
110. Port Connectivity Checks: "data_path:CPU|mux_2_x_1:mux_reg1"
111. Port Connectivity Checks: "data_path:CPU|flip_flop_D:ff"
112. Port Connectivity Checks: "data_path:CPU|generic_adder:adder2"
113. Port Connectivity Checks: "data_path:CPU|generic_adder:adder1"
114. Post-Synthesis Netlist Statistics for Top Partition
115. Elapsed Time Per Partition
116. Analysis & Synthesis Messages
117. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep 18 16:54:21 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ArquiProject                                ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 342                                         ;
; Total pins                      ; 34                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,560,000                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; ArquiProject       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                       ; Library ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; src/top.sv                                          ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv                                          ;         ;
; src/IO/io_deco.sv                                   ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/IO/io_deco.sv                                   ;         ;
; src/VGA/VGA.sv                                      ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/VGA.sv                                      ;         ;
; src/VGA/FrequencyDividers/ClkDivisor.sv             ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/FrequencyDividers/ClkDivisor.sv             ;         ;
; src/VGA/Controller/ControllerSync.sv                ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/Controller/ControllerSync.sv                ;         ;
; src/Processor/ExtendUnit/extend.sv                  ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ExtendUnit/extend.sv                  ;         ;
; src/Processor/RegisterFile/register_file.sv         ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/RegisterFile/register_file.sv         ;         ;
; src/Processor/ALU/multiplier.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/multiplier.sv                     ;         ;
; src/Processor/ALU/full_adder.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/full_adder.sv                     ;         ;
; src/Processor/ALU/flag_module.sv                    ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/flag_module.sv                    ;         ;
; src/Processor/ALU/arithmetic_module.sv              ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/arithmetic_module.sv              ;         ;
; src/Processor/ALU/ALU.sv                            ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/ALU.sv                            ;         ;
; src/Processor/ALU/adder.sv                          ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/adder.sv                          ;         ;
; src/Processor/ALU/add_sub_module.sv                 ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/add_sub_module.sv                 ;         ;
; src/Processor/data_path.sv                          ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv                          ;         ;
; src/Memories/instruction_memory.sv                  ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/instruction_memory.sv                  ;         ;
; src/Memories/data_memory.sv                         ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/data_memory.sv                         ;         ;
; src/Generic_Modules/mux_4_x_1.sv                    ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/mux_4_x_1.sv                    ;         ;
; src/Generic_Modules/mux_2_x_1.sv                    ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/mux_2_x_1.sv                    ;         ;
; src/Generic_Modules/flip_flop_D.sv                  ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/flip_flop_D.sv                  ;         ;
; src/Generic_Modules/generic_full_adder.sv           ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/generic_full_adder.sv           ;         ;
; src/Generic_Modules/generic_adder.sv                ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/generic_adder.sv                ;         ;
; src/Processor/DecodeUnit/decode_unit.sv             ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/DecodeUnit/decode_unit.sv             ;         ;
; src/Processor/ConditionalLogicUnit/cond_check.sv    ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ConditionalLogicUnit/cond_check.sv    ;         ;
; src/Processor/ConditionalLogicUnit/cond_logic.sv    ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ConditionalLogicUnit/cond_logic.sv    ;         ;
; src/Generic_Modules/flip_flop_D_neg.sv              ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/flip_flop_D_neg.sv              ;         ;
; src/VGA/vga_mem_map.sv                              ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/vga_mem_map.sv                              ;         ;
; src/IO/deco_buttons.sv                              ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/IO/deco_buttons.sv                              ;         ;
; src/Memories/offset_image_mem.sv                    ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/offset_image_mem.sv                    ;         ;
; src/Memories/image_memory2.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory2.sv                       ;         ;
; src/Memories/image_memory_controller.sv             ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory_controller.sv             ;         ;
; src/Memories/image_memory_controller_process.sv     ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory_controller_process.sv     ;         ;
; src/Memories/image_memory3.sv                       ; yes             ; User SystemVerilog HDL File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory3.sv                       ;         ;
; src/memories/instructions.dat                       ; yes             ; Auto-Found Unspecified File                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/memories/instructions.dat                       ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;         ;
; aglobal181.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                              ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;         ;
; altrom.inc                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                  ;         ;
; altram.inc                                          ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                  ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                ;         ;
; db/altsyncram_29q1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/altsyncram_29q1.tdf                              ;         ;
; db/decode_ala.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/decode_ala.tdf                                   ;         ;
; db/mux_qfb.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/mux_qfb.tdf                                      ;         ;
; db/altsyncram_ode1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/altsyncram_ode1.tdf                              ;         ;
; db/arquiproject.ram0_image_memory2_b5b2cf11.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/arquiproject.ram0_image_memory2_b5b2cf11.hdl.mif ;         ;
; db/decode_31a.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/decode_31a.tdf                                   ;         ;
; db/altsyncram_oce1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/altsyncram_oce1.tdf                              ;         ;
; db/arquiproject.ram0_image_memory2_675e3e6a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/arquiproject.ram0_image_memory2_675e3e6a.hdl.mif ;         ;
; db/altsyncram_7ae1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/altsyncram_7ae1.tdf                              ;         ;
; db/arquiproject.ram0_image_memory2_9748588d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/arquiproject.ram0_image_memory2_9748588d.hdl.mif ;         ;
; db/altsyncram_5he1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/altsyncram_5he1.tdf                              ;         ;
; db/arquiproject.ram0_image_memory2_aebdee58.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/arquiproject.ram0_image_memory2_aebdee58.hdl.mif ;         ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 945       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1270      ;
;     -- 7 input functions                    ; 11        ;
;     -- 6 input functions                    ; 582       ;
;     -- 5 input functions                    ; 220       ;
;     -- 4 input functions                    ; 199       ;
;     -- <=3 input functions                  ; 258       ;
;                                             ;           ;
; Dedicated logic registers                   ; 342       ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2560000   ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 351       ;
; Total fan-out                               ; 12478     ;
; Average fan-out                             ; 6.23      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Entity Name                     ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |top                                                      ; 1270 (12)           ; 342 (0)                   ; 2560000           ; 2          ; 34   ; 0            ; |top                                                                                                                                           ; top                             ; work         ;
;    |ClkDivisor:divisor|                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ClkDivisor:divisor                                                                                                                        ; ClkDivisor                      ; work         ;
;    |VGA:vga|                                              ; 38 (2)              ; 22 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|VGA:vga                                                                                                                                   ; VGA                             ; work         ;
;       |ClkDivisor:VGAClkDivisor|                          ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|VGA:vga|ClkDivisor:VGAClkDivisor                                                                                                          ; ClkDivisor                      ; work         ;
;       |ControllerSync:VGASync|                            ; 34 (34)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|VGA:vga|ControllerSync:VGASync                                                                                                            ; ControllerSync                  ; work         ;
;       |vga_mem_map:map|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|VGA:vga|vga_mem_map:map                                                                                                                   ; vga_mem_map                     ; work         ;
;    |data_memory:dm|                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_memory:dm                                                                                                                            ; data_memory                     ; work         ;
;    |data_path:CPU|                                        ; 628 (0)             ; 291 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |top|data_path:CPU                                                                                                                             ; data_path                       ; work         ;
;       |ALU:alu|                                           ; 142 (0)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu                                                                                                                     ; ALU                             ; work         ;
;          |arithmetic_module:arithmetic|                   ; 86 (0)              ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic                                                                                        ; arithmetic_module               ; work         ;
;             |add_sub_module:adder|                        ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder                                                                   ; add_sub_module                  ; work         ;
;                |adder:fa|                                 ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa                                                          ; adder                           ; work         ;
;                   |full_adder:generate_N_bit_Adder[0].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[0].f                     ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[10].f| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[10].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[11].f| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[11].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[12].f| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[12].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[13].f| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[13].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[14].f| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[14].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[15].f| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[15].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[16].f| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[16].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[17].f| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[17].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[18].f| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[18].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[19].f| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[19].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[1].f|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[1].f                     ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[20].f| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[20].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[21].f| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[21].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[22].f| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[22].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[23].f| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[23].f                    ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[2].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[2].f                     ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[3].f|  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[3].f                     ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[4].f|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[4].f                     ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[5].f|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[5].f                     ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[6].f|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[6].f                     ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[7].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[7].f                     ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[8].f|  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[8].f                     ; full_adder                      ; work         ;
;                   |full_adder:generate_N_bit_Adder[9].f|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[9].f                     ; full_adder                      ; work         ;
;                |mux_2_x_1:mux0|                           ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|mux_2_x_1:mux0                                                    ; mux_2_x_1                       ; work         ;
;             |multiplier:mul|                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|arithmetic_module:arithmetic|multiplier:mul                                                                         ; multiplier                      ; work         ;
;          |flag_module:flag_mod|                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|flag_module:flag_mod                                                                                                ; flag_module                     ; work         ;
;          |mux_4_x_1:mux0|                                 ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|mux_4_x_1:mux0                                                                                                      ; mux_4_x_1                       ; work         ;
;             |mux_2_x_1:mux2|                              ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux2                                                                                       ; mux_2_x_1                       ; work         ;
;       |cond_logic:cl|                                     ; 10 (3)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|cond_logic:cl                                                                                                               ; cond_logic                      ; work         ;
;          |cond_check:cc|                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|cond_logic:cl|cond_check:cc                                                                                                 ; cond_check                      ; work         ;
;          |flip_flop_D_neg:ff0|                            ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|cond_logic:cl|flip_flop_D_neg:ff0                                                                                           ; flip_flop_D_neg                 ; work         ;
;       |decode_unit:decode|                                ; 8 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|decode_unit:decode                                                                                                          ; decode_unit                     ; work         ;
;          |mux_2_x_1:mux1|                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|decode_unit:decode|mux_2_x_1:mux1                                                                                           ; mux_2_x_1                       ; work         ;
;       |flip_flop_D:ff|                                    ; 2 (2)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|flip_flop_D:ff                                                                                                              ; flip_flop_D                     ; work         ;
;       |generic_adder:adder1|                              ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1                                                                                                        ; generic_adder                   ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[10].f|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[10].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[11].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[11].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[12].f|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[12].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[13].f|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[13].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[14].f|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[14].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[15].f|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[15].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[16].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[16].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[17].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[17].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[18].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[18].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[19].f|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[19].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[20].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[20].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[21].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[21].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[22].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[22].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[23].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[23].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[3].f|   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[3].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[4].f|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[4].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[5].f|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[5].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[6].f|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[6].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[7].f|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[7].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[8].f|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[8].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[9].f|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[9].f                                                           ; generic_full_adder              ; work         ;
;       |generic_adder:adder2|                              ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2                                                                                                        ; generic_adder                   ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[10].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[10].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[11].f|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[11].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[12].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[12].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[13].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[13].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[14].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[14].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[15].f|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[15].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[18].f|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[18].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[21].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[21].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[22].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[22].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[23].f|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[23].f                                                          ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[4].f|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[4].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[5].f|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[5].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[6].f|   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[6].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[7].f|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[7].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[8].f|   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[8].f                                                           ; generic_full_adder              ; work         ;
;          |generic_full_adder:generate_N_bit_Adder[9].f|   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|generic_adder:adder2|generic_full_adder:generate_N_bit_Adder[9].f                                                           ; generic_full_adder              ; work         ;
;       |mux_2_x_1:mux1|                                    ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|mux_2_x_1:mux1                                                                                                              ; mux_2_x_1                       ; work         ;
;       |mux_2_x_1:mux2|                                    ; 150 (150)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|mux_2_x_1:mux2                                                                                                              ; mux_2_x_1                       ; work         ;
;       |mux_2_x_1:mux3|                                    ; 142 (142)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|mux_2_x_1:mux3                                                                                                              ; mux_2_x_1                       ; work         ;
;       |mux_2_x_1:mux_reg1|                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|mux_2_x_1:mux_reg1                                                                                                          ; mux_2_x_1                       ; work         ;
;       |register_file:rf|                                  ; 75 (75)             ; 264 (264)                 ; 0                 ; 0          ; 0    ; 0            ; |top|data_path:CPU|register_file:rf                                                                                                            ; register_file                   ; work         ;
;    |flip_flop_D:ff0|                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|flip_flop_D:ff0                                                                                                                           ; flip_flop_D                     ; work         ;
;    |flip_flop_D:ff1|                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|flip_flop_D:ff1                                                                                                                           ; flip_flop_D                     ; work         ;
;    |flip_flop_D:ff2|                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|flip_flop_D:ff2                                                                                                                           ; flip_flop_D                     ; work         ;
;    |flip_flop_D:ff3|                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|flip_flop_D:ff3                                                                                                                           ; flip_flop_D                     ; work         ;
;    |image_memory_controller:image_controller|             ; 186 (32)            ; 12 (0)                    ; 1280000           ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller                                                                                                  ; image_memory_controller         ; work         ;
;       |image_memory2:image1|                              ; 14 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image1                                                                             ; image_memory2                   ; work         ;
;          |altsyncram:RAM_rtl_0|                           ; 14 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0                                                        ; altsyncram                      ; work         ;
;             |altsyncram_5he1:auto_generated|              ; 14 (0)              ; 3 (3)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated                         ; altsyncram_5he1                 ; work         ;
;                |decode_31a:rden_decode|                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|decode_31a:rden_decode  ; decode_31a                      ; work         ;
;                |mux_qfb:mux2|                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|mux_qfb:mux2            ; mux_qfb                         ; work         ;
;       |image_memory2:image2|                              ; 13 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image2                                                                             ; image_memory2                   ; work         ;
;          |altsyncram:RAM_rtl_0|                           ; 13 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0                                                        ; altsyncram                      ; work         ;
;             |altsyncram_7ae1:auto_generated|              ; 13 (0)              ; 3 (3)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated                         ; altsyncram_7ae1                 ; work         ;
;                |decode_31a:rden_decode|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|decode_31a:rden_decode  ; decode_31a                      ; work         ;
;                |mux_qfb:mux2|                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|mux_qfb:mux2            ; mux_qfb                         ; work         ;
;       |image_memory2:image3|                              ; 13 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image3                                                                             ; image_memory2                   ; work         ;
;          |altsyncram:RAM_rtl_0|                           ; 13 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0                                                        ; altsyncram                      ; work         ;
;             |altsyncram_oce1:auto_generated|              ; 13 (0)              ; 3 (3)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated                         ; altsyncram_oce1                 ; work         ;
;                |decode_31a:rden_decode|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|decode_31a:rden_decode  ; decode_31a                      ; work         ;
;                |mux_qfb:mux2|                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|mux_qfb:mux2            ; mux_qfb                         ; work         ;
;       |image_memory2:image4|                              ; 13 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image4                                                                             ; image_memory2                   ; work         ;
;          |altsyncram:RAM_rtl_0|                           ; 13 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0                                                        ; altsyncram                      ; work         ;
;             |altsyncram_ode1:auto_generated|              ; 13 (0)              ; 3 (3)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated                         ; altsyncram_ode1                 ; work         ;
;                |decode_31a:rden_decode|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|decode_31a:rden_decode  ; decode_31a                      ; work         ;
;                |mux_qfb:mux2|                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|mux_qfb:mux2            ; mux_qfb                         ; work         ;
;       |mux_2_x_1:mux3|                                    ; 101 (101)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller:image_controller|mux_2_x_1:mux3                                                                                   ; mux_2_x_1                       ; work         ;
;    |image_memory_controller_process:image_process|        ; 136 (73)            ; 12 (0)                    ; 1280000           ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process                                                                                             ; image_memory_controller_process ; work         ;
;       |image_memory3:image1|                              ; 20 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image1                                                                        ; image_memory3                   ; work         ;
;          |altsyncram:RAM_rtl_0|                           ; 20 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0                                                   ; altsyncram                      ; work         ;
;             |altsyncram_29q1:auto_generated|              ; 20 (0)              ; 3 (3)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated                    ; altsyncram_29q1                 ; work         ;
;                |decode_ala:decode2|                       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|decode_ala:decode2 ; decode_ala                      ; work         ;
;                |mux_qfb:mux3|                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|mux_qfb:mux3       ; mux_qfb                         ; work         ;
;       |image_memory3:image2|                              ; 14 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image2                                                                        ; image_memory3                   ; work         ;
;          |altsyncram:RAM_rtl_0|                           ; 14 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0                                                   ; altsyncram                      ; work         ;
;             |altsyncram_29q1:auto_generated|              ; 14 (0)              ; 3 (3)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated                    ; altsyncram_29q1                 ; work         ;
;                |decode_ala:decode2|                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|decode_ala:decode2 ; decode_ala                      ; work         ;
;                |mux_qfb:mux3|                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|mux_qfb:mux3       ; mux_qfb                         ; work         ;
;       |image_memory3:image3|                              ; 15 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image3                                                                        ; image_memory3                   ; work         ;
;          |altsyncram:RAM_rtl_0|                           ; 15 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0                                                   ; altsyncram                      ; work         ;
;             |altsyncram_29q1:auto_generated|              ; 15 (0)              ; 3 (3)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated                    ; altsyncram_29q1                 ; work         ;
;                |decode_ala:decode2|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|decode_ala:decode2 ; decode_ala                      ; work         ;
;                |mux_qfb:mux3|                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|mux_qfb:mux3       ; mux_qfb                         ; work         ;
;       |image_memory3:image4|                              ; 14 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image4                                                                        ; image_memory3                   ; work         ;
;          |altsyncram:RAM_rtl_0|                           ; 14 (0)              ; 3 (0)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0                                                   ; altsyncram                      ; work         ;
;             |altsyncram_29q1:auto_generated|              ; 14 (0)              ; 3 (3)                     ; 320000            ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated                    ; altsyncram_29q1                 ; work         ;
;                |decode_ala:decode2|                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|decode_ala:decode2 ; decode_ala                      ; work         ;
;                |mux_qfb:mux3|                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|mux_qfb:mux3       ; mux_qfb                         ; work         ;
;    |instruction_memory:im|                                ; 108 (108)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|instruction_memory:im                                                                                                                     ; instruction_memory              ; work         ;
;    |io_deco:deco|                                         ; 24 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|io_deco:deco                                                                                                                              ; io_deco                         ; work         ;
;       |deco_buttons:deco_btn|                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|io_deco:deco|deco_buttons:deco_btn                                                                                                        ; deco_buttons                    ; work         ;
;    |mux_2_x_1:mux1|                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mux_2_x_1:mux1                                                                                                                            ; mux_2_x_1                       ; work         ;
;    |mux_2_x_1:mux4|                                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mux_2_x_1:mux4                                                                                                                            ; mux_2_x_1                       ; work         ;
;    |mux_2_x_1:mux6|                                       ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mux_2_x_1:mux6                                                                                                                            ; mux_2_x_1                       ; work         ;
;    |mux_2_x_1:mux7|                                       ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mux_2_x_1:mux7                                                                                                                            ; mux_2_x_1                       ; work         ;
;    |offset_image_mem:offset|                              ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|offset_image_mem:offset                                                                                                                   ; offset_image_mem                ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 40000        ; 8            ; --           ; --           ; 320000 ; db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif ;
; image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 40000        ; 8            ; --           ; --           ; 320000 ; db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif ;
; image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 40000        ; 8            ; --           ; --           ; 320000 ; db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif ;
; image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 40000        ; 8            ; --           ; --           ; 320000 ; db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif ;
; image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 40000        ; 8            ; 40000        ; 8            ; 320000 ; None                                                ;
; image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 40000        ; 8            ; 40000        ; 8            ; 320000 ; None                                                ;
; image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 40000        ; 8            ; 40000        ; 8            ; 320000 ; None                                                ;
; image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 40000        ; 8            ; 40000        ; 8            ; 320000 ; None                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Independent 27x27               ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+---------------------------------------+------------------------------------------------------+
; Register name                         ; Reason for Removal                                   ;
+---------------------------------------+------------------------------------------------------+
; ClkDivisor:divisor|counter            ; Merged with VGA:vga|ClkDivisor:VGAClkDivisor|counter ;
; Total Number of Removed Registers = 1 ;                                                      ;
+---------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 342   ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 293   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                      ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; Register Name                                                               ; Megafunction                                                                 ; Type ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; image_memory_controller_process:image_process|image_memory3:image4|rd[0..7] ; image_memory_controller_process:image_process|image_memory3:image4|RAM_rtl_0 ; RAM  ;
; image_memory_controller_process:image_process|image_memory3:image3|rd[0..7] ; image_memory_controller_process:image_process|image_memory3:image3|RAM_rtl_0 ; RAM  ;
; image_memory_controller_process:image_process|image_memory3:image2|rd[0..7] ; image_memory_controller_process:image_process|image_memory3:image2|RAM_rtl_0 ; RAM  ;
; image_memory_controller_process:image_process|image_memory3:image1|rd[0..7] ; image_memory_controller_process:image_process|image_memory3:image1|RAM_rtl_0 ; RAM  ;
; image_memory_controller:image_controller|image_memory2:image4|rd[0..7]      ; image_memory_controller:image_controller|image_memory2:image4|RAM_rtl_0      ; RAM  ;
; image_memory_controller:image_controller|image_memory2:image3|rd[0..7]      ; image_memory_controller:image_controller|image_memory2:image3|RAM_rtl_0      ; RAM  ;
; image_memory_controller:image_controller|image_memory2:image2|rd[0..7]      ; image_memory_controller:image_controller|image_memory2:image2|RAM_rtl_0      ; RAM  ;
; image_memory_controller:image_controller|image_memory2:image1|rd[0..7]      ; image_memory_controller:image_controller|image_memory2:image1|RAM_rtl_0      ; RAM  ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|VGA:vga|ControllerSync:VGASync|vCounter[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|flip_flop_D:ff0|q[0]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|data_path:CPU|flip_flop_D:ff|q[0]                            ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |top|data_path:CPU|flip_flop_D:ff|q[6]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|data_path:CPU|cond_logic:cl|flip_flop_D_neg:ff0|q[2]         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux2|z[13]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|data_path:CPU|mux_2_x_1:mux1|z[4]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|data_path:CPU|decode_unit:decode|mux_2_x_1:mux1|z[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|data_path:CPU|mux_2_x_1:mux1|z[2]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|image_memory_controller:image_controller|mux_2_x_1:mux3|z[5] ;
; 17:1               ; 8 bits    ; 88 LEs        ; 72 LEs               ; 16 LEs                 ; No         ; |top|data_path:CPU|register_file:rf|rd3[7]                        ;
; 18:1               ; 24 bits   ; 288 LEs       ; 240 LEs              ; 48 LEs                 ; No         ; |top|data_path:CPU|mux_2_x_1:mux3|z[7]                            ;
; 18:1               ; 6 bits    ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; No         ; |top|data_path:CPU|mux_2_x_1:mux2|z[23]                           ;
; 19:1               ; 7 bits    ; 84 LEs        ; 70 LEs               ; 14 LEs                 ; No         ; |top|data_path:CPU|mux_2_x_1:mux2|z[5]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|mux_2_x_1:mux6|z[0]                                          ;
; 20:1               ; 11 bits   ; 143 LEs       ; 121 LEs              ; 22 LEs                 ; No         ; |top|data_path:CPU|mux_2_x_1:mux2|z[12]                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|generic_adder:adder1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 24    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|generic_adder:adder2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 24    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|mux_2_x_1:mux0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|mux_2_x_1:mux1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|flip_flop_D:ff ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|mux_2_x_1:mux_reg1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|extend:ext|mux_4_x_1:mux0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|extend:ext|mux_4_x_1:mux0|mux_2_x_1:mux0 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|extend:ext|mux_4_x_1:mux0|mux_2_x_1:mux1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|extend:ext|mux_4_x_1:mux0|mux_2_x_1:mux2 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|mux_2_x_1:mux2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|mux_2_x_1:mux3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 24    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 24    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|arithmetic_module:arithmetic ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|mux_2_x_1:mux0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|arithmetic_module:arithmetic|multiplier:mul ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|mux_4_x_1:mux0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 24    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|mux_4_x_1:mux0|mux_2_x_1:mux2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|ALU:alu|flag_module:flag_mod ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 24    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|decode_unit:decode|mux_2_x_1:mux_flags ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|decode_unit:decode|mux_2_x_1:mux0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|decode_unit:decode|mux_2_x_1:mux1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:CPU|cond_logic:cl|flip_flop_D_neg:ff0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller:image_controller|image_memory2:image1 ;
+----------------+------------+------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                         ;
+----------------+------------+------------------------------------------------------------------------------+
; path           ; image1.dat ; String                                                                       ;
+----------------+------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller:image_controller|image_memory2:image2 ;
+----------------+------------+------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                         ;
+----------------+------------+------------------------------------------------------------------------------+
; path           ; image2.dat ; String                                                                       ;
+----------------+------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller:image_controller|image_memory2:image3 ;
+----------------+------------+------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                         ;
+----------------+------------+------------------------------------------------------------------------------+
; path           ; image3.dat ; String                                                                       ;
+----------------+------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller:image_controller|image_memory2:image4 ;
+----------------+------------+------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                         ;
+----------------+------------+------------------------------------------------------------------------------+
; path           ; image4.dat ; String                                                                       ;
+----------------+------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller:image_controller|mux_2_x_1:mux0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller:image_controller|mux_2_x_1:mux1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller:image_controller|mux_2_x_1:mux2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller:image_controller|mux_2_x_1:mux3 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller_process:image_process|mux_2_x_1:mux0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller_process:image_process|mux_2_x_1:mux1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller_process:image_process|mux_2_x_1:mux2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_memory_controller_process:image_process|mux_2_x_1:mux3 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: io_deco:deco|mux_2_x_1:mux0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: io_deco:deco|mux_2_x_1:mux1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: io_deco:deco|mux_2_x_1:mux2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: io_deco:deco|mux_2_x_1:mux3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: io_deco:deco|mux_2_x_1:mux4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_D:ff0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_D:ff1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_D:ff2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4_x_1:mux0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4_x_1:mux0|mux_2_x_1:mux0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4_x_1:mux0|mux_2_x_1:mux1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4_x_1:mux0|mux_2_x_1:mux2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2_x_1:mux1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 24    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2_x_1:mux2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 24    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_D:ff3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2_x_1:mux4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 18    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2_x_1:mux7 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 18    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2_x_1:mux5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2_x_1:mux8 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2_x_1:mux6 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 40000                ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                      ;
; NUMWORDS_B                         ; 40000                ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_29q1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 40000                ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                      ;
; NUMWORDS_B                         ; 40000                ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_29q1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 40000                ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                      ;
; NUMWORDS_B                         ; 40000                ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_29q1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 40000                ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                      ;
; NUMWORDS_B                         ; 40000                ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_29q1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0 ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                     ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                                  ;
; WIDTH_A                            ; 8                                                   ; Untyped                                  ;
; WIDTHAD_A                          ; 16                                                  ; Untyped                                  ;
; NUMWORDS_A                         ; 40000                                               ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; WIDTH_B                            ; 1                                                   ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                  ;
; INIT_FILE                          ; db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_ode1                                     ; Untyped                                  ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0 ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                     ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                                  ;
; WIDTH_A                            ; 8                                                   ; Untyped                                  ;
; WIDTHAD_A                          ; 16                                                  ; Untyped                                  ;
; NUMWORDS_A                         ; 40000                                               ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; WIDTH_B                            ; 1                                                   ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                  ;
; INIT_FILE                          ; db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_oce1                                     ; Untyped                                  ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0 ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                     ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                                  ;
; WIDTH_A                            ; 8                                                   ; Untyped                                  ;
; WIDTHAD_A                          ; 16                                                  ; Untyped                                  ;
; NUMWORDS_A                         ; 40000                                               ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; WIDTH_B                            ; 1                                                   ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                  ;
; INIT_FILE                          ; db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_7ae1                                     ; Untyped                                  ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0 ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                     ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                                  ;
; WIDTH_A                            ; 8                                                   ; Untyped                                  ;
; WIDTHAD_A                          ; 16                                                  ; Untyped                                  ;
; NUMWORDS_A                         ; 40000                                               ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                  ;
; WIDTH_B                            ; 1                                                   ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                  ;
; INIT_FILE                          ; db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_5he1                                     ; Untyped                                  ;
+------------------------------------+-----------------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                       ;
; Entity Instance                           ; image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 40000                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 40000                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 40000                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 40000                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 40000                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 40000                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 40000                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 40000                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 40000                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 40000                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 40000                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 40000                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux_2_x_1:mux6" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; b    ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux_2_x_1:mux5" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; a    ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:vga|ControllerSync:VGASync"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; refreshDraw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux_2_x_1:mux2" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[23..8] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux_2_x_1:mux1" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; a[23..1] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux_4_x_1:mux0" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; d    ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "io_deco:deco|mux_2_x_1:mux4" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; a    ; Input ; Info     ; Stuck at GND                  ;
; b    ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "io_deco:deco|mux_2_x_1:mux3" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; a    ; Input ; Info     ; Stuck at GND                  ;
; b    ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "io_deco:deco|mux_2_x_1:mux2" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; a    ; Input ; Info     ; Stuck at GND                  ;
; b    ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "io_deco:deco|mux_2_x_1:mux1" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; a    ; Input ; Info     ; Stuck at GND                  ;
; b    ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "io_deco:deco|mux_2_x_1:mux0" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; a    ; Input ; Info     ; Stuck at GND                  ;
; b    ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "io_deco:deco"                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; show_original_enb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_memory_controller_process:image_process|mux_2_x_1:mux0" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_memory_controller:image_controller|mux_2_x_1:mux0" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "image_memory_controller:image_controller" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; we   ; Input ; Info     ; Stuck at GND                               ;
; wd   ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:CPU|decode_unit:decode|mux_2_x_1:mux1" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:CPU|decode_unit:decode|mux_2_x_1:mux0" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:CPU|decode_unit:decode|mux_2_x_1:mux_flags" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "data_path:CPU|mux_2_x_1:mux3" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; b    ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:CPU|extend:ext|mux_4_x_1:mux0" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; a[23..7] ; Input ; Info     ; Stuck at GND                          ;
; b[23..7] ; Input ; Info     ; Stuck at GND                          ;
; d        ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "data_path:CPU|mux_2_x_1:mux_reg1" ;
+---------+-------+----------+---------------------------------+
; Port    ; Type  ; Severity ; Details                         ;
+---------+-------+----------+---------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                    ;
; b[3]    ; Input ; Info     ; Stuck at VCC                    ;
; b[2]    ; Input ; Info     ; Stuck at GND                    ;
+---------+-------+----------+---------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "data_path:CPU|flip_flop_D:ff" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; enb  ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:CPU|generic_adder:adder2"                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; b[23..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; carry_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:CPU|generic_adder:adder1"                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; b[23..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; carry_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 342                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 281                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 2                           ;
;     SCLR              ; 1                           ;
;     SCLR SLD          ; 22                          ;
;     plain             ; 16                          ;
; arriav_lcell_comb     ; 1270                        ;
;     arith             ; 107                         ;
;         1 data inputs ; 20                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 30                          ;
;         5 data inputs ; 1                           ;
;     extend            ; 11                          ;
;         7 data inputs ; 11                          ;
;     normal            ; 1152                        ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 114                         ;
;         4 data inputs ; 169                         ;
;         5 data inputs ; 219                         ;
;         6 data inputs ; 582                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 34                          ;
; stratixv_ram_block    ; 320                         ;
;                       ;                             ;
; Max LUT depth         ; 19.20                       ;
; Average LUT depth     ; 11.34                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Sep 18 16:53:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ArquiProject -c ArquiProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/top.sv
    Info (12023): Found entity 1: top File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/io/io_deco.sv
    Info (12023): Found entity 1: io_deco File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/IO/io_deco.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memories/ram2/ram2.v
    Info (12023): Found entity 1: RAM2 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/RAM2/RAM2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/memories/ram1/ram.v
    Info (12023): Found entity 1: RAM File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/RAM1/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/vga/vga.sv
    Info (12023): Found entity 1: VGA File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/VGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga/frequencydividers/clkdivisor.sv
    Info (12023): Found entity 1: ClkDivisor File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/FrequencyDividers/ClkDivisor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga/controller/controllersync.sv
    Info (12023): Found entity 1: ControllerSync File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/Controller/ControllerSync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/extendunit/extend.sv
    Info (12023): Found entity 1: extend File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ExtendUnit/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/registerfile/register_file.sv
    Info (12023): Found entity 1: register_file File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/RegisterFile/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/alu/multiplier.sv
    Info (12023): Found entity 1: multiplier File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/multiplier.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/alu/full_adder.sv
    Info (12023): Found entity 1: full_adder File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/alu/flag_module.sv
    Info (12023): Found entity 1: flag_module File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/flag_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/alu/arithmetic_module.sv
    Info (12023): Found entity 1: arithmetic_module File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/arithmetic_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/alu/alu_test.sv
    Info (12023): Found entity 1: alu_test File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/alu_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/alu/alu.sv
    Info (12023): Found entity 1: ALU File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/alu/adder.sv
    Info (12023): Found entity 1: adder File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/alu/add_sub_module.sv
    Info (12023): Found entity 1: add_sub_module File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/add_sub_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/data_path.sv
    Info (12023): Found entity 1: data_path File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memories/instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/instruction_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memories/data_memory.sv
    Info (12023): Found entity 1: data_memory File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/data_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/generic_modules/mux_4_x_1.sv
    Info (12023): Found entity 1: mux_4_x_1 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/mux_4_x_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/generic_modules/mux_2_x_1.sv
    Info (12023): Found entity 1: mux_2_x_1 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/mux_2_x_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/generic_modules/flip_flop_d.sv
    Info (12023): Found entity 1: flip_flop_D File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/flip_flop_D.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/generic_modules/generic_full_adder.sv
    Info (12023): Found entity 1: generic_full_adder File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/generic_full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/generic_modules/generic_adder.sv
    Info (12023): Found entity 1: generic_adder File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/generic_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/decodeunit/decode_unit.sv
    Info (12023): Found entity 1: decode_unit File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/DecodeUnit/decode_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/conditionallogicunit/cond_check.sv
    Info (12023): Found entity 1: cond_check File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ConditionalLogicUnit/cond_check.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor/conditionallogicunit/cond_logic.sv
    Info (12023): Found entity 1: cond_logic File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ConditionalLogicUnit/cond_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/generic_modules/flip_flop_d_neg.sv
    Info (12023): Found entity 1: flip_flop_D_neg File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/flip_flop_D_neg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor_memories.sv
    Info (12023): Found entity 1: processor_memories File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/processor_memories.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/processor_test.sv
    Info (12023): Found entity 1: processor_test File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/processor_test.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/test.sv
    Info (12023): Found entity 1: test File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memories/image_memory.sv
    Info (12023): Found entity 1: image_memory File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga/vga_mem_map.sv
    Info (12023): Found entity 1: vga_mem_map File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/vga_mem_map.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/io/deco_buttons.sv
    Info (12023): Found entity 1: deco_buttons File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/IO/deco_buttons.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memories/offset_image_mem.sv
    Info (12023): Found entity 1: offset_image_mem File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/offset_image_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/top2.sv
    Info (12023): Found entity 1: top2 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/io/io_deco2.sv
    Info (12023): Found entity 1: io_deco2 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/IO/io_deco2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memories/image_memory2.sv
    Info (12023): Found entity 1: image_memory2 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memories/image_memory_controller.sv
    Info (12023): Found entity 1: image_memory_controller File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memories/image_memory_controller_process.sv
    Info (12023): Found entity 1: image_memory_controller_process File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory_controller_process.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memories/image_memory3.sv
    Info (12023): Found entity 1: image_memory3 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga/frequencydividers/debouncing.sv
    Info (12023): Found entity 1: debouncing File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/FrequencyDividers/debouncing.sv Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "ClkDivisor" for hierarchy "ClkDivisor:divisor" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 17
Info (12128): Elaborating entity "data_path" for hierarchy "data_path:CPU" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 21
Info (12128): Elaborating entity "generic_adder" for hierarchy "data_path:CPU|generic_adder:adder1" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv Line: 16
Info (12128): Elaborating entity "generic_full_adder" for hierarchy "data_path:CPU|generic_adder:adder1|generic_full_adder:generate_N_bit_Adder[0].f" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Generic_Modules/generic_adder.sv Line: 11
Info (12128): Elaborating entity "mux_2_x_1" for hierarchy "data_path:CPU|mux_2_x_1:mux0" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv Line: 19
Info (12128): Elaborating entity "flip_flop_D" for hierarchy "data_path:CPU|flip_flop_D:ff" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv Line: 22
Info (12128): Elaborating entity "mux_2_x_1" for hierarchy "data_path:CPU|mux_2_x_1:mux_reg1" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv Line: 24
Info (12128): Elaborating entity "register_file" for hierarchy "data_path:CPU|register_file:rf" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv Line: 27
Info (12128): Elaborating entity "extend" for hierarchy "data_path:CPU|extend:ext" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv Line: 29
Info (12128): Elaborating entity "mux_4_x_1" for hierarchy "data_path:CPU|extend:ext|mux_4_x_1:mux0" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ExtendUnit/extend.sv Line: 14
Info (12128): Elaborating entity "ALU" for hierarchy "data_path:CPU|ALU:alu" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv Line: 35
Info (12128): Elaborating entity "arithmetic_module" for hierarchy "data_path:CPU|ALU:alu|arithmetic_module:arithmetic" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/ALU.sv Line: 8
Info (12128): Elaborating entity "add_sub_module" for hierarchy "data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/arithmetic_module.sv Line: 8
Info (12128): Elaborating entity "adder" for hierarchy "data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/add_sub_module.sv Line: 9
Info (12128): Elaborating entity "full_adder" for hierarchy "data_path:CPU|ALU:alu|arithmetic_module:arithmetic|add_sub_module:adder|adder:fa|full_adder:generate_N_bit_Adder[0].f" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/adder.sv Line: 11
Info (12128): Elaborating entity "multiplier" for hierarchy "data_path:CPU|ALU:alu|arithmetic_module:arithmetic|multiplier:mul" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/arithmetic_module.sv Line: 14
Info (12128): Elaborating entity "flag_module" for hierarchy "data_path:CPU|ALU:alu|flag_module:flag_mod" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ALU/ALU.sv Line: 11
Info (12128): Elaborating entity "decode_unit" for hierarchy "data_path:CPU|decode_unit:decode" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv Line: 40
Info (12128): Elaborating entity "mux_2_x_1" for hierarchy "data_path:CPU|decode_unit:decode|mux_2_x_1:mux_flags" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/DecodeUnit/decode_unit.sv Line: 29
Info (12128): Elaborating entity "mux_2_x_1" for hierarchy "data_path:CPU|decode_unit:decode|mux_2_x_1:mux0" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/DecodeUnit/decode_unit.sv Line: 34
Info (12128): Elaborating entity "cond_logic" for hierarchy "data_path:CPU|cond_logic:cl" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/data_path.sv Line: 44
Info (12128): Elaborating entity "flip_flop_D_neg" for hierarchy "data_path:CPU|cond_logic:cl|flip_flop_D_neg:ff0" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ConditionalLogicUnit/cond_logic.sv Line: 12
Info (12128): Elaborating entity "cond_check" for hierarchy "data_path:CPU|cond_logic:cl|cond_check:cc" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ConditionalLogicUnit/cond_logic.sv Line: 14
Warning (10036): Verilog HDL or VHDL warning at cond_check.sv(3): object "_carry" assigned a value but never read File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Processor/ConditionalLogicUnit/cond_check.sv Line: 3
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:im" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 22
Warning (10030): Net "memory.data_a" at instruction_memory.sv(4) has no driver or initial value, using a default initial value '0' File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/instruction_memory.sv Line: 4
Warning (10030): Net "memory.waddr_a" at instruction_memory.sv(4) has no driver or initial value, using a default initial value '0' File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/instruction_memory.sv Line: 4
Warning (10030): Net "memory.we_a" at instruction_memory.sv(4) has no driver or initial value, using a default initial value '0' File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/instruction_memory.sv Line: 4
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:dm" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 23
Info (12128): Elaborating entity "image_memory_controller" for hierarchy "image_memory_controller:image_controller" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 28
Info (12128): Elaborating entity "image_memory2" for hierarchy "image_memory_controller:image_controller|image_memory2:image1" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory_controller.sv Line: 15
Info (12128): Elaborating entity "image_memory2" for hierarchy "image_memory_controller:image_controller|image_memory2:image2" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory_controller.sv Line: 16
Info (12128): Elaborating entity "image_memory2" for hierarchy "image_memory_controller:image_controller|image_memory2:image3" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory_controller.sv Line: 17
Info (12128): Elaborating entity "image_memory2" for hierarchy "image_memory_controller:image_controller|image_memory2:image4" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory_controller.sv Line: 18
Info (12128): Elaborating entity "mux_2_x_1" for hierarchy "image_memory_controller:image_controller|mux_2_x_1:mux0" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory_controller.sv Line: 20
Info (12128): Elaborating entity "image_memory_controller_process" for hierarchy "image_memory_controller_process:image_process" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 29
Info (12128): Elaborating entity "image_memory3" for hierarchy "image_memory_controller_process:image_process|image_memory3:image1" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/Memories/image_memory_controller_process.sv Line: 15
Info (12128): Elaborating entity "io_deco" for hierarchy "io_deco:deco" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 33
Info (12128): Elaborating entity "deco_buttons" for hierarchy "io_deco:deco|deco_buttons:deco_btn" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/IO/io_deco.sv Line: 21
Info (12128): Elaborating entity "flip_flop_D" for hierarchy "flip_flop_D:ff0" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 35
Info (12128): Elaborating entity "mux_4_x_1" for hierarchy "mux_4_x_1:mux0" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 39
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:vga" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 48
Info (12128): Elaborating entity "ControllerSync" for hierarchy "VGA:vga|ControllerSync:VGASync" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/VGA.sv Line: 15
Info (12128): Elaborating entity "vga_mem_map" for hierarchy "VGA:vga|vga_mem_map:map" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/VGA/VGA.sv Line: 16
Info (12128): Elaborating entity "offset_image_mem" for hierarchy "offset_image_mem:offset" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 51
Info (12128): Elaborating entity "mux_2_x_1" for hierarchy "mux_2_x_1:mux4" File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/src/top.sv Line: 52
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (140) in the Memory Initialization File "D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/ArquiProject.ram0_instruction_memory_68fd8bb8.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "image_memory_controller_process:image_process|image_memory3:image4|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 40000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "image_memory_controller_process:image_process|image_memory3:image3|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 40000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "image_memory_controller_process:image_process|image_memory3:image2|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 40000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "image_memory_controller_process:image_process|image_memory3:image1|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 40000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "image_memory_controller:image_controller|image_memory2:image4|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "image_memory_controller:image_controller|image_memory2:image3|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "image_memory_controller:image_controller|image_memory2:image2|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "image_memory_controller:image_controller|image_memory2:image1|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 40000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif
Info (12130): Elaborated megafunction instantiation "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "40000"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "40000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29q1.tdf
    Info (12023): Found entity 1: altsyncram_29q1 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/altsyncram_29q1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ala.tdf
    Info (12023): Found entity 1: decode_ala File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/decode_ala.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qfb.tdf
    Info (12023): Found entity 1: mux_qfb File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/mux_qfb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "40000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ode1.tdf
    Info (12023): Found entity 1: altsyncram_ode1 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/altsyncram_ode1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_31a.tdf
    Info (12023): Found entity 1: decode_31a File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/decode_31a.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "40000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oce1.tdf
    Info (12023): Found entity 1: altsyncram_oce1 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/altsyncram_oce1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "40000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ae1.tdf
    Info (12023): Found entity 1: altsyncram_7ae1 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/altsyncram_7ae1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "40000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5he1.tdf
    Info (12023): Found entity 1: altsyncram_5he1 File: D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/db/altsyncram_5he1.tdf Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/output_files/ArquiProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1930 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1574 logic cells
    Info (21064): Implemented 320 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Wed Sep 18 16:54:21 2019
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:01:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/uGit/BranchOldV/Arquitectura-de-Computadores-1/Proyecto1/ProcesadorUniciclo/output_files/ArquiProject.map.smsg.


