// Seed: 1048619317
module module_0;
  assign module_1.id_11 = 0;
  reg id_1 = 1 - id_1;
  always if (1) id_1 <= "";
  reg id_2;
  assign id_1 = id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri id_4,
    input tri1 id_5
);
  specify
    (id_7 => id_8) = (1  : 1 == id_4  : id_5, 1);
    specparam id_9 = id_5;
    (id_10 => id_11) = (id_10 && (1) == id_5  : id_9  : id_7, id_9 == id_10);
    (id_12 => id_13) = 1;
    (id_14 => id_15) = 1;
    (id_16 => id_17) = (1'b0);
  endspecify
  module_0 modCall_1 ();
endmodule
