verilog,,layout
user_project_wrapper/BlockRAM_1KB,14,user_project_wrapper/BlockRAM_1KB,7
user_project_wrapper/DSP,14,user_project_wrapper/DSP,7
user_project_wrapper/LUT4AB,168,user_project_wrapper/LUT4AB,84
user_project_wrapper/N_term_DSP,2,user_project_wrapper/N_term_DSP,1
user_project_wrapper/N_term_RAM_IO,2,user_project_wrapper/N_term_RAM_IO,1
user_project_wrapper/N_term_single,12,user_project_wrapper/N_term_single,6
user_project_wrapper/N_term_single2,2,user_project_wrapper/N_term_single2,1
user_project_wrapper/RAM_IO,28,user_project_wrapper/RAM_IO,14
user_project_wrapper/RegFile,28,user_project_wrapper/RegFile,14
user_project_wrapper/S_term_DSP,2,user_project_wrapper/S_term_DSP,1
user_project_wrapper/S_term_RAM_IO,2,user_project_wrapper/S_term_RAM_IO,1
user_project_wrapper/S_term_single,12,user_project_wrapper/S_term_single,6
user_project_wrapper/S_term_single2,2,user_project_wrapper/S_term_single2,1
user_project_wrapper/W_IO,28,user_project_wrapper/W_IO,14
user_project_wrapper/a41o_1,64,user_project_wrapper/a41o_1,32
user_project_wrapper/and2_1,402,user_project_wrapper/and2_1,201
user_project_wrapper/and2b_2,2,user_project_wrapper/and2b_2,1
user_project_wrapper/and2b_4,2,user_project_wrapper/and2b_4,1
user_project_wrapper/and3b_4,2,user_project_wrapper/and3b_4,1
user_project_wrapper/and4_1,4,user_project_wrapper/and4_1,2
user_project_wrapper/and4_4,2,user_project_wrapper/and4_4,1
user_project_wrapper/buf_1,452,user_project_wrapper/buf_1,226
user_project_wrapper/buf_12,396,user_project_wrapper/buf_12,198
user_project_wrapper/buf_2,266,user_project_wrapper/buf_2,133
user_project_wrapper/buf_4,110,user_project_wrapper/buf_4,55
user_project_wrapper/buf_6,110,user_project_wrapper/buf_6,55
user_project_wrapper/buf_8,172,user_project_wrapper/buf_8,86
user_project_wrapper/clkbuf_1,960,user_project_wrapper/clkbuf_1,480
user_project_wrapper/clkbuf_16,122,user_project_wrapper/clkbuf_16,61
user_project_wrapper/clkbuf_2,144,user_project_wrapper/clkbuf_2,72
user_project_wrapper/clkbuf_4,114,user_project_wrapper/clkbuf_4,57
user_project_wrapper/clkbuf_8,54,user_project_wrapper/clkbuf_8,27
user_project_wrapper/clkdlybuf4s25_1,8,user_project_wrapper/clkdlybuf4s25_1,4
user_project_wrapper/clkinv_4,2,user_project_wrapper/clkinv_4,1
user_project_wrapper/conb_1,390,user_project_wrapper/conb_1,195
user_project_wrapper/decap_12,97746,user_project_wrapper/decap_12,48873
user_project_wrapper/decap_3,15192,user_project_wrapper/decap_3,7596
user_project_wrapper/decap_4,4382,user_project_wrapper/decap_4,2191
user_project_wrapper/decap_6,19734,user_project_wrapper/decap_6,9867
user_project_wrapper/decap_8,3086,user_project_wrapper/decap_8,1543
user_project_wrapper/dfrtp_1,10,user_project_wrapper/dfrtp_1,5
user_project_wrapper/dfrtp_4,2,user_project_wrapper/dfrtp_4,1
user_project_wrapper/dfxtp_1,700,user_project_wrapper/dfxtp_1,350
user_project_wrapper/dfxtp_2,256,user_project_wrapper/dfxtp_2,128
user_project_wrapper/dfxtp_4,6,user_project_wrapper/dfxtp_4,3
user_project_wrapper/diode_2,1778,user_project_wrapper/diode_2,889
user_project_wrapper/dlygate4sd3_1,8248,user_project_wrapper/dlygate4sd3_1,4124
user_project_wrapper/dlymetal6s2s_1,18,user_project_wrapper/dlymetal6s2s_1,9
user_project_wrapper/eFPGA_Config,2,user_project_wrapper/eFPGA_Config,1
user_project_wrapper/fill_1,26526,user_project_wrapper/fill_1,13263
user_project_wrapper/fill_2,3794,user_project_wrapper/fill_2,1897
user_project_wrapper/inv_2,6,user_project_wrapper/inv_2,3
user_project_wrapper/mux2_1,896,user_project_wrapper/mux2_1,448
user_project_wrapper/mux2_2,4,user_project_wrapper/mux2_2,2
user_project_wrapper/nand2_2,2,user_project_wrapper/nand2_2,1
user_project_wrapper/nand2b_4,2,user_project_wrapper/nand2b_4,1
user_project_wrapper/nand3b_4,8,user_project_wrapper/nand3b_4,4
user_project_wrapper/nand4_1,2,user_project_wrapper/nand4_1,1
user_project_wrapper/nor2_1,2,user_project_wrapper/nor2_1,1
user_project_wrapper/nor2_2,12,user_project_wrapper/nor2_2,6
user_project_wrapper/nor2_4,10,user_project_wrapper/nor2_4,5
user_project_wrapper/nor2_8,10,user_project_wrapper/nor2_8,5
user_project_wrapper/nor3_1,2,user_project_wrapper/nor3_1,1
user_project_wrapper/nor3b_1,6,user_project_wrapper/nor3b_1,3
user_project_wrapper/nor4_1,2,user_project_wrapper/nor4_1,1
user_project_wrapper/o211a_1,64,user_project_wrapper/o211a_1,32
user_project_wrapper/o21ai_1,2,user_project_wrapper/o21ai_1,1
user_project_wrapper/or2_4,4,user_project_wrapper/or2_4,2
user_project_wrapper/or2b_4,4,user_project_wrapper/or2b_4,2
user_project_wrapper/or3_4,2,user_project_wrapper/or3_4,1
user_project_wrapper/or3b_1,2,user_project_wrapper/or3b_1,1
user_project_wrapper/or3b_4,8,user_project_wrapper/or3b_4,4
user_project_wrapper/or4_1,10,user_project_wrapper/or4_1,5
user_project_wrapper/or4_2,2,user_project_wrapper/or4_2,1
user_project_wrapper/or4b_1,2,user_project_wrapper/or4b_1,1
user_project_wrapper/tapvpwrvgnd_1,26572,user_project_wrapper/tapvpwrvgnd_1,13286
