Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 02:20:33 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_62/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.055      -31.301                     43                 1121       -0.024       -0.075                      4                 1121        1.725        0.000                       0                  1102  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -1.055      -31.301                     43                 1121       -0.024       -0.075                      4                 1121        1.725        0.000                       0                  1102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           43  Failing Endpoints,  Worst Slack       -1.055ns,  Total Violation      -31.301ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.024ns,  Total Violation       -0.075ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 genblk1[16].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.854ns (38.361%)  route 2.979ns (61.639%))
  Logic Levels:           17  (CARRY8=10 LUT2=6 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 5.400 - 4.000 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.000ns, distribution 0.894ns)
  Clock Net Delay (Destination): 0.744ns (routing 0.000ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, estimated)     0.894     1.840    genblk1[16].reg_in/clk_IBUF_BUFG
    SLICE_X108Y528       FDRE                                         r  genblk1[16].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y528       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.917 r  genblk1[16].reg_in/reg_out_reg[0]/Q
                         net (fo=3, estimated)        0.145     2.062    conv/mul10/O17[0]
    SLICE_X108Y528       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     2.127 r  conv/mul10/reg_out_reg[8]_i_106/O[0]
                         net (fo=1, estimated)        0.312     2.439    conv/add000065/out0[0]
    SLICE_X107Y527       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     2.504 r  conv/add000065/reg_out_reg[8]_i_70/O[0]
                         net (fo=1, estimated)        0.305     2.809    conv/add000065/reg_out_reg[8]_i_70_n_15
    SLICE_X104Y526       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116     2.925 r  conv/add000065/reg_out[8]_i_46/O
                         net (fo=3, estimated)        0.333     3.258    conv/add000065/reg_out[8]_i_46_n_0
    SLICE_X106Y527       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     3.496 r  conv/add000065/reg_out_reg[8]_i_45/O[5]
                         net (fo=2, estimated)        0.274     3.770    conv/add000065/reg_out_reg[8]_i_45_n_10
    SLICE_X104Y526       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.823 r  conv/add000065/reg_out[8]_i_47/O
                         net (fo=1, routed)           0.015     3.838    conv/add000065/reg_out[8]_i_47_n_0
    SLICE_X104Y526       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.955 r  conv/add000065/reg_out_reg[8]_i_28/CO[7]
                         net (fo=1, estimated)        0.026     3.981    conv/add000065/reg_out_reg[8]_i_28_n_0
    SLICE_X104Y527       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.057 r  conv/add000065/reg_out_reg[16]_i_58/O[1]
                         net (fo=1, estimated)        0.241     4.298    conv/add000065/reg_out_reg[16]_i_58_n_14
    SLICE_X104Y522       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     4.335 r  conv/add000065/reg_out[16]_i_37/O
                         net (fo=1, routed)           0.016     4.351    conv/add000065/reg_out[16]_i_37_n_0
    SLICE_X104Y522       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.588 r  conv/add000065/reg_out_reg[16]_i_20/O[5]
                         net (fo=2, estimated)        0.317     4.905    conv/add000065/reg_out_reg[16]_i_20_n_10
    SLICE_X106Y518       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     4.954 r  conv/add000065/reg_out[16]_i_23/O
                         net (fo=1, routed)           0.011     4.965    conv/add000065/reg_out[16]_i_23_n_0
    SLICE_X106Y518       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.120 r  conv/add000065/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, estimated)        0.026     5.146    conv/add000065/reg_out_reg[16]_i_11_n_0
    SLICE_X106Y519       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.202 r  conv/add000065/reg_out_reg[21]_i_10/O[0]
                         net (fo=2, estimated)        0.237     5.439    conv/add000065/reg_out_reg[21]_i_10_n_15
    SLICE_X106Y514       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.489 r  conv/add000065/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.009     5.498    conv/add000065/reg_out[21]_i_15_n_0
    SLICE_X106Y514       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.702 r  conv/add000065/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.231     5.933    conv/add000065/reg_out_reg[21]_i_3_n_11
    SLICE_X107Y513       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     5.970 r  conv/add000065/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     5.995    conv/add000065/reg_out[21]_i_6_n_0
    SLICE_X107Y513       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.179 r  conv/add000065/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.184     6.363    reg_out/a[20]
    SLICE_X107Y514       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.401 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, estimated)       0.272     6.673    reg_out/reg_out[21]_i_1_n_0
    SLICE_X106Y513       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, estimated)     0.744     5.400    reg_out/clk_IBUF_BUFG
    SLICE_X106Y513       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.328     5.728    
                         clock uncertainty           -0.035     5.692    
    SLICE_X106Y513       FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074     5.618    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          5.618    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                 -1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 demux/genblk1[117].z_reg[117][6]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[117].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.060ns (41.667%)  route 0.084ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      0.761ns (routing 0.000ns, distribution 0.761ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.000ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, estimated)     0.761     1.417    demux/clk_IBUF_BUFG
    SLICE_X103Y507       FDRE                                         r  demux/genblk1[117].z_reg[117][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y507       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.477 r  demux/genblk1[117].z_reg[117][6]/Q
                         net (fo=1, estimated)        0.084     1.561    genblk1[117].reg_in/D[6]
    SLICE_X104Y507       FDRE                                         r  genblk1[117].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, estimated)     0.904     1.850    genblk1[117].reg_in/clk_IBUF_BUFG
    SLICE_X104Y507       FDRE                                         r  genblk1[117].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.328     1.522    
    SLICE_X104Y507       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.584    genblk1[117].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                 -0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X103Y510  genblk1[116].reg_in/reg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X103Y530  demux/genblk1[19].z_reg[19][6]/C



