m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/and-h/Documents/GitHub/clockBareMetal/software/Clock/obj/default/runtime/sim/mentor
vsistema_mm_interconnect_0_avalon_st_adapter
!s110 1604453186
!i10b 1
!s100 8z0VnBKa3`IK3[bB4@k653
I5X:a6=O;NTN^dJnNPoSg]1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1604452889
8C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v
FC:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v
L0 9
OV;L;10.5b;63
r1
!s85 0
31
!s108 1604453186.000000
!s107 C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v|-work|avalon_st_adapter|
!i113 1
o-work avalon_st_adapter
tCvgOpt 0
