<stg><name>Accumulator</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.lr.ph:0 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %readRep, void

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.lr.ph:1 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %readRep, void

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoC325, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoC224, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:4 %readRep_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %readRep

]]></Node>
<StgValue><ssdm name="readRep_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:5 %br_ln70 = br void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i = phi i31, void %.lr.ph, i31 %add_ln70, void %.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %cAcc = phi i32, void %.lr.ph, i32 %cAcc_1, void %.split

]]></Node>
<StgValue><ssdm name="cAcc"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="31">
<![CDATA[
:2 %zext_ln70 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln70 = icmp_slt  i32 %zext_ln70, i32 %readRep_read

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4 %add_ln70 = add i31 %i, i31

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln70 = br i1 %icmp_ln70, void %._crit_edge.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln68"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:2 %tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %fifoC224

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %cAcc_1 = add i32 %tmp, i32 %cAcc

]]></Node>
<StgValue><ssdm name="cAcc_1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %fifoC325, i32 %cAcc

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
._crit_edge.loopexit:1 %ret_ln77 = ret

]]></Node>
<StgValue><ssdm name="ret_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="32" name="fifoC224" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="fifoC224"/></StgValue>
</port>
<port id="33" name="fifoC325" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="fifoC325"/></StgValue>
</port>
<port id="34" name="readRep" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="readRep"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="_ssdm_op_SpecShared" to="specshared_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="37" from="readRep" to="specshared_ln0" fromId="34" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_38" to="specshared_ln0" fromId="38" toId="5">
</dataflow>
<dataflow id="41" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="readRep" to="specstablecontent_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_38" to="specstablecontent_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="46" from="fifoC325" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="48" from="empty_9" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="56" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="66" from="fifoC224" to="specinterface_ln0" fromId="32" toId="8">
</dataflow>
<dataflow id="67" from="empty_9" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i32" to="readRep_read" fromId="82" toId="9">
</dataflow>
<dataflow id="84" from="readRep" to="readRep_read" fromId="34" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_85" to="i" fromId="85" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="87" from="br_ln70" to="i" fromId="10" toId="11">
</dataflow>
<dataflow id="88" from="add_ln70" to="i" fromId="15" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="br_ln0" to="i" fromId="21" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="90" from="StgValue_49" to="cAcc" fromId="49" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="91" from="br_ln70" to="cAcc" fromId="10" toId="12">
</dataflow>
<dataflow id="92" from="cAcc_1" to="cAcc" fromId="20" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="br_ln0" to="cAcc" fromId="21" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="94" from="i" to="zext_ln70" fromId="11" toId="13">
</dataflow>
<dataflow id="95" from="zext_ln70" to="icmp_ln70" fromId="13" toId="14">
</dataflow>
<dataflow id="96" from="readRep_read" to="icmp_ln70" fromId="9" toId="14">
</dataflow>
<dataflow id="97" from="i" to="add_ln70" fromId="11" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln70" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="icmp_ln70" to="br_ln70" fromId="14" toId="16">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecPipeline" to="specpipeline_ln68" fromId="101" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specpipeline_ln68" fromId="103" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specpipeline_ln68" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_49" to="specpipeline_ln68" fromId="49" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_49" to="specpipeline_ln68" fromId="49" toId="17">
</dataflow>
<dataflow id="109" from="empty_0" to="specpipeline_ln68" fromId="52" toId="17">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="110" toId="18">
</dataflow>
<dataflow id="113" from="empty_14" to="specloopname_ln68" fromId="112" toId="18">
</dataflow>
<dataflow id="115" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp" fromId="114" toId="19">
</dataflow>
<dataflow id="116" from="fifoC224" to="tmp" fromId="32" toId="19">
</dataflow>
<dataflow id="117" from="tmp" to="cAcc_1" fromId="19" toId="20">
</dataflow>
<dataflow id="118" from="cAcc" to="cAcc_1" fromId="12" toId="20">
</dataflow>
<dataflow id="120" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="write_ln167" fromId="119" toId="22">
</dataflow>
<dataflow id="121" from="fifoC325" to="write_ln167" fromId="33" toId="22">
</dataflow>
<dataflow id="122" from="cAcc" to="write_ln167" fromId="12" toId="22">
</dataflow>
<dataflow id="123" from="icmp_ln70" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="124" from="icmp_ln70" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
