{
  "679290": [],
  "679297": [],
  "679296": [],
  "679295": [
    {
      "text": "S. Das et al., \"Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise\", <em>Design Automation Test in Europe Conference Exhibition (DATE)</em>, 2017.",
      "_id": "1097597"
    },
    {
      "text": "S. Pasricha, \"Exploring serial vertical interconnects for 3D ICs\", <em>IEEE/ACM Design Automation Conference (DAC)</em>, 2009.",
      "_id": "3154012"
    }
  ],
  "679291": [
    {
      "text": "R. Das et al., \"Application-Aware Prioritization Mechanisms for On-Chip Networks\", <em>MICRO</em>, 2009.",
      "_id": "3315482"
    },
    {
      "text": "N. Jiang et al., \"A Detailed and Flexible Cycle-Accurate Network-on-Chip Simulator\", <em>ISPASS</em>, 2013.",
      "_id": "2346444"
    },
    {
      "text": "A. B. Kahng et al., \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration\", <em>DATE</em>, 2009.",
      "_id": "3254807"
    },
    {
      "text": "J. S. Miguel, N. E. Jerger, \"Data Criticality in Network-On-Chip Design\", <em>NOCS</em>, 2015.",
      "_id": "1618251"
    },
    {
      "text": "J. W. Lee et al., \"Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks\", <em>ISCA</em>, 2008.",
      "_id": "3509412"
    },
    {
      "text": "E. Bolotin et al., \"The Power of Priority: NoC Based Distributed Cache Coherency\", <em>NOCS</em>, 2007.",
      "_id": "3521012"
    }
  ],
  "679298": [
    {
      "text": "B. K. Daya et al., \"Scorpio: A 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering\", <em>Int. Symp. on Computer Architecuture ser. ISCA \u201814</em>, pp. 25-36, 2014.",
      "_id": "2062393"
    },
    {
      "text": "A. Bakhoda, J. Kim, T. M. Aamodt, \"Throughput-effective on-chip networks for manycore accelerators\", <em>MICRO-43</em>, pp. 421-432, 2010.",
      "_id": "3097264"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler, O. Mutlu, \"Express cube topologies for on-chip interconnects\", <em>HPCA</em>, pp. 163-174, Feb 2009.",
      "_id": "3274264"
    },
    {
      "text": "J. Kim et al., \"A low latency router supporting adaptivity for on-chip interconnects\", <em>Design Automation Conf. (DAC)</em>, pp. 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "S. Rao et al., \"Vix: Virtual input crossbar for efficient switch allocation\", <em>Design Automation Conf. (DAC)</em>, pp. 103:1-103:6, 2014.",
      "_id": "1903893"
    },
    {
      "text": "G. Michelogiannakis, D. Pnevmatikatos, M. Katevenis, \"Approaching ideal noc latency with pre-configured routes\", <em>First International Symposium on Networks-on-Chip (NOCS'07)</em>, pp. 153-162, May 2007.",
      "_id": "3521035"
    },
    {
      "text": "L.-S. Peh, W. J. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>Int. Symp. on HPCA</em>, 2001.",
      "_id": "4453611"
    },
    {
      "text": "Y. Hoskote et al., \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "M. Badr, N. E. Jerger, \"Synfull: Synthetic traffic models capturing cache coherent behaviour\", <em>ACM/IEEE ISCA</em>, pp. 109-120, June 2014.",
      "_id": "2062383"
    }
  ],
  "679293": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chips: a new soc paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "B. Grot, S. W. Keckler, O. Mutlu, \"Preemptive virtual clock: A flexible efficient and cost-effective qos scheme for networks-on-chip\", <em>2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)</em>, pp. 268-279, Dec 2009.",
      "_id": "3315485"
    },
    {
      "text": "S. Liu, Z. Lu, A. Jantsch, \"Highway in tdm nocs\" in Proceedings of the 9th International Symposium on Networks-on-Chip NOCS \u201815, New York, NY, USA:ACM, pp. 15:1-15:8, 2015.",
      "_id": "1618248"
    },
    {
      "text": "Y. Wang, G. Suh, \"Efficient timing channel protection for on-chip networks\", <em>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</em>, pp. 142-151, 2012.",
      "_id": "2437755"
    },
    {
      "text": "Y. Wang, G. E. Suh, \"Efficient timing channel protection for on-chip networks\", <em>2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip</em>, pp. 142-151, May 2012.",
      "_id": "2437755"
    },
    {
      "text": "H. M. G. Wassel, Y. Gao, J. K. Oberg, T. Huffmire, R. Kastner, F. T. Chong, T. Sherwood, \"Surfnoc: A low latency and provably noninterfering approach to secure networks-on-chip\", <em>Proceedings of the 40th Annual International Symposium on Computer Architecture ISCA \u201813</em>, pp. 583-594, 2013.",
      "_id": "2342652"
    },
    {
      "text": "H. M. G. Wassel, Y. Gao, J. K. Oberg, T. Huffmire, R. Kastner, F. T. Chong, T. Sherwood, \"Surfnoc: A low latency and provably noninterfering approach to secure networks-on-chip\", <em>SIGARCH Comput. Archit. News</em>, vol. 41, no. 3, pp. 583-594, June 2013.",
      "_id": "2342652"
    }
  ],
  "679305": [],
  "320636": [],
  "679300": [
    {
      "text": "E. Painkras et al., \"SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation\", <em>IEEE Journal of Solid-State Circuits</em>, pp. 1943-1953, Aug. 2013.",
      "_id": "2207551"
    },
    {
      "text": "D. Vainbrand, R. Ginosar, \"Network-on-Chip Architectures for Neural Networks\", <em>Proc. of NOCS</em>, pp. 135-144, 2010.",
      "_id": "2912726"
    },
    {
      "text": "H. Kwon et al., \"Rethinking NoCs for spatial neural network accelerators\", <em>Proceedings of NOCS</em>, pp. 1-8, 2017.",
      "_id": "1012866"
    },
    {
      "text": "K. Hyoukjun et al., \"MAERI: Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects\", <em>Proceedings of ASPLOS</em>, pp. 461-475, 2018.",
      "_id": "730348"
    },
    {
      "text": "M. Modarressi et al., \"Application-aware Topology Reconfiguration for On-Chip Networks\", <em>IEEE Trans. VLSI Syst</em>, vol. 19, no. 11, pp. 2010-2022, 2012.",
      "_id": "2764956"
    }
  ],
  "320635": [],
  "320642": [],
  "320626": [],
  "679304": [],
  "679308": [],
  "320628": [],
  "679310": [
    {
      "text": "I. Thakkar, S. V. R. Chittamuru, S. Pasricha, \"Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling\", <em>Proc. NOCS</em>, Oct. 2017.",
      "_id": "1012873"
    },
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, A. Choudhar, \"Firefly: Illuminating future network-on-chip with nanophotonics\", <em>Proc. ISCA</em>, 2009.",
      "_id": "3303547"
    },
    {
      "text": "Y. Pan, J. Kim, G. Memik, \"Flexishare: Channel sharing for an energy efficient nanophotonic crossbar\", <em>Proc. HPCA</em>, 2010.",
      "_id": "3050669"
    },
    {
      "text": "D. M. Ancajas, K. Chakraborty, S. Roy, \"Fort-NoCs: Mitigating the Threat of a Compromised NoC\", <em>Proc. DAC</em>, 2014.",
      "_id": "1903760"
    },
    {
      "text": "S. V. R. Chittamuru, I. Thakkar, S. Pasricha, \"PICO: Mitigating Heterodyne Crosstalk Due to Process Variations and Intermodulation Effects in Photonic NoCs\", <em>Proc. DAC</em>, Jun. 2016.",
      "_id": "1319635"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L.-S. Peh, V. Stojanovic, \"DSENT - a tool connecting emerging photonics with electronics for opto-electronic net-works-on-chip modeling\", <em>NOCS</em>, 2012.",
      "_id": "2437752"
    }
  ],
  "320623": [],
  "679309": [
    {
      "text": "K. Aisopos et al., \"ARIADNE: agnostic reconfiguration in a disconnected network environment\", <em>PACT</em>, 2011.",
      "_id": "2769256"
    },
    {
      "text": "D. Lee et al., \"Brisk and limited-impact noc routing reconfiguration\", <em>DATE</em>, 2014.",
      "_id": "2001377"
    },
    {
      "text": "A. Samih et al., \"Energy-efficient interconnect via router parking\", <em>HPCA</em>, pp. 508-519, 2013.",
      "_id": "2305214"
    },
    {
      "text": "A. Ramrakhyani, T. Krishna, \"Static bubble: A framework for deadlock-free irregular on-chip topologies\", <em>HPCA.</em>, pp. 253-264, 2017.",
      "_id": "1120348"
    },
    {
      "text": "A. Ramrakhyani et al., \"Synchronized progress in interconnection networks (spin): A new theory for deadlock freedom\", <em>ISCA</em>, 2018.",
      "_id": "821732"
    },
    {
      "text": "Y. Xue, P. Bogdan, \"User cooperation network coding approach for noc performance improvement\", <em>NOCS</em>, pp. 17:1-17:8, 2015.",
      "_id": "1618259"
    },
    {
      "text": "R. Parikh et al., \"Power-aware nocs through routing and topology reconfiguration\", <em>DAC</em>, 2014.",
      "_id": "1903881"
    },
    {
      "text": "T. Moscibroda, O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>ISCA</em>, 2009.",
      "_id": "3303544"
    },
    {
      "text": "C. Fallin et al., \"Chipper: A low-complexity bufferless deflection router\", <em>HPCA</em>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "P. Abad et al., \"Rotary router: an efficient architecture for CMP interconnection networks\", <em>ISCA</em>, pp. 116-125, 2007.",
      "_id": "3699920"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Dyad: smart routing for networks-on-chip\", <em>DAC</em>, pp. 260-263, 2004.",
      "_id": "4030729"
    },
    {
      "text": "N. Agarwal et al., \"GARNET: A detailed on-chip network model inside a full-system simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    }
  ],
  "1012857": [
    {
      "text": "R. Marculescu, Y. Ogras, L.-S. Peh, N. D. E. Jerger, Y. V. Hoskote, \"Outstanding research problems in NoC design: system microarchitecture and circuit perspectives\", <em>TCAD</em>, vol. 28, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "M. Koibuchi, H. Matsutani, H. Amano, T. M. Pinkston, \"A lightweight fault-tolerant mechanism for network-on-chip\", <em>NOCS</em>, pp. 13-22, 2008.",
      "_id": "3332689"
    },
    {
      "text": "K. Goossens, A. Hansson, \"The aethereal network on chip after ten years: goals evolution lessons and future\", <em>DAC</em>, pp. 306-311, 2010.",
      "_id": "2932237"
    },
    {
      "text": "N. D. E. Jerger, L. Peh, M. H. Lipasti, \"Virtual circuit tree multicasting: a case for on-chip hardware multicast support\", <em>ISCA</em>, pp. 229-240, 2008.",
      "_id": "3509405"
    },
    {
      "text": "T. Krishna, L. Peh, \"Single-cycle collective communication over a shared network fabric\", <em>NOCS</em>, pp. 1-8, 2014.",
      "_id": "1900875"
    },
    {
      "text": "S. Deb, A. Ganguly, K. Chang, P. P. Pande, B. Belzer, D. H. Heo, \"Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects\", <em>Conference on Application-Specific Systems Architectures and Processors</em>, pp. 73-80, 2010.",
      "_id": "3015665"
    },
    {
      "text": "A. Karkar, N. Dahir, R. Al-Dujaily, K. Tong, T. S. T. Mak, A. Yakovlev, \"Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip\", <em>DATE</em>, pp. 1-4, 2014.",
      "_id": "2001345"
    },
    {
      "text": "X. Wang, T. Ahonen, J. Nurmi, \"Applying CDMA technique to network-on-chip\", <em>IEEE Trans. VLSI Syst.</em>, vol. 15, pp. 1091-1100, 2007.",
      "_id": "3630854"
    },
    {
      "text": "Y. Thonnart, P. Vivet, F. Clermidy, \"A fully-asynchronous low-power framework for GALS NoC integration\", <em>DATE</em>, pp. 33-38, 2010.",
      "_id": "3033163"
    },
    {
      "text": "A. Ghiribaldi, D. Bertozzi, S. M. Nowick, \"A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems\", <em>DATE</em>, pp. 332-337, 2013.",
      "_id": "2280618"
    },
    {
      "text": "W. Jiang, D. Bertozzi, G. Miorandi, S. M. Nowick, W. Burleson, G. Sadowski, \"An asynchronous NoC router in a 14nm FinFET library: comparison to an industrial synchronous counterpart\", <em>DATE</em>, pp. 732-733, 2017.",
      "_id": "1097658"
    },
    {
      "text": "L. Wang, Y. Jin, H. Kim, E. J. Kim, \"Recursive partitioning multicast: a bandwidth-efficient routing for networks-on-chip\", <em>NOCS</em>, pp. 64-73, 2009.",
      "_id": "3129393"
    },
    {
      "text": "K. Bhardwaj, S. M. Nowick, \"Achieving lightweight multicast in asynchronous networks-on-chip using local speculation\", <em>DAC</em>, pp. 38:1-38:6, 2016.",
      "_id": "1319618"
    },
    {
      "text": "D. Vainbrand, R. Ginosar, \"Network-on-chip architectures for neural networks\", <em>NOCS</em>, pp. 135-144, 2010.",
      "_id": "2912726"
    }
  ],
  "320643": [],
  "679314": [
    {
      "text": "L. Benini, G. D. Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Comput.</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "M. Richter, K. Chakrabarty, \"Test Pin Count Reduction for NOC Based Test Delivery in Multicore SOCs\", <em>Proc. DATE</em>, pp. 787-792, Mar. 2012.",
      "_id": "2548466"
    },
    {
      "text": "K. Chang et al., \"Performance evaluation and design trade-offs for wireless network-on-chip architectures\", <em>J. Emerg. Technol. Comput. Syst.</em>, vol. 8, no. 3, pp. 23:1-23:25, Aug. 2012.",
      "_id": "2473602"
    },
    {
      "text": "S. Deb, A. Ganguly, P. P. Pande, B. Belzer, D. Heo, \"Wireless NoC as interconnection backbone for multicore chips: Promises and challenges\", <em>IEEE J. Emerging Select. Top. Circuits Syst.</em>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "C. Grecu, P. Pande, A. Ivanov, R. Saleh, \"BIST for network-on-chip interconnect infrastructures\", <em>IEEE VLSI Test Symposium</em>, pp. 6-35, 2006.",
      "_id": "3909047"
    },
    {
      "text": "M. Hosseinabady, A. Dalirsani, Z. Navabi, \"Using the Inter- and Intra-Switch Regularity in NoC Switch Testing\", <em>Design Automation & Test in Europe Conference & Exhibition Nice 2007</em>, pp. 1-6, 2007.",
      "_id": "3655016"
    },
    {
      "text": "S. Deb et al., \"Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects\", <em>IEEE Transactions on Computers</em>, vol. 62, no. 12, pp. 2382-2396, Dec. 2013.",
      "_id": "2231949"
    }
  ],
  "679302": [
    {
      "text": "J. Duato, I. Johnson, J. Flich, F. N aven, P. J. Garcia, T. N. Frinos, \"A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks\", <em>IEEE HPCA</em>, 2005.",
      "_id": "4008187"
    },
    {
      "text": "R. Marculescu, U. Y. Ogras, L.-S. Peh, N. E. Jerger, Y. Hoskote, \"Outstanding research problems in noc design: system microarchitecture and circuit perspectives\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "N. Alfaraj, J. Zhang, Y. Xu, H. J. Chao, \"Hope: Hotspot congestion control for clos network on chip\", <em>IEEE/ACM International Symposium on Networks on Chip (NoCS)</em>, 2011.",
      "_id": "2685948"
    }
  ],
  "1012860": [
    {
      "text": "Jonna Gnaneswara Rao, John Jose, Rachana Radhakrishnan, Madhu Mutyam, \"Minimally Buffered Single-cycle Deflection Router\", <em>Proceedings of the Conference on Design Automation & Test in Europe (DATE'14). European Design and Automation Association Article 310</em>, vol. 4, 2014.",
      "_id": "2001338"
    }
  ],
  "1012863": [
    {
      "text": "W. J. Dally, B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chips: a new SoC paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan 2002.",
      "_id": "4318618"
    }
  ],
  "679316": [
    {
      "text": "K. Bergman et al., Photonic network-on-chip design., Springer, 2016.",
      "_id": "1858757"
    },
    {
      "text": "L. Ramini et al., \"Contrasting wavelength-routed optical noc topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis\", <em>DATE</em>, 2013.",
      "_id": "2280780"
    },
    {
      "text": "P. K. Hamedani et al., \"Qut: A low-power optical network-on-chip\", <em>NoCS</em>, 2014.",
      "_id": "1900869"
    },
    {
      "text": "P. Grani et al., \"Design and evaluation of awgr-based photonic noc architectures for 2.5 d integrated high performance computing systems\", <em>HPCA</em>, 2017.",
      "_id": "1120325"
    },
    {
      "text": "Y. Thonnart, M. Zid, \"Technology assessment of silicon interposers for manycore socs: Active passive or optical?\", <em>NoCS</em>, 2014.",
      "_id": "1900889"
    },
    {
      "text": "C. Sun et al., \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>NoCs</em>, 2012.",
      "_id": "2437752"
    },
    {
      "text": "I. G. Thakkar et al., \"Improving the reliability and energy-efficiency of high-bandwidth photonic noc architectures with multilevel signaling\", <em>NoCS</em>, 2017.",
      "_id": "1012873"
    },
    {
      "text": "B. K. Daya et al., \"Scorpio: a 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering\" in SIGARCH CAN, IEEE Press, vol. 42, no. 3, pp. 25-36, 2014.",
      "_id": "2062393"
    },
    {
      "text": "N. Agarwal et al., \"Garnet: A detailed on-chip network model inside a full-system simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    },
    {
      "text": "R. Parikh et al., \"Power-aware nocs through routing and topology reconfiguration\", <em>DATE</em>, 2014.",
      "_id": "1903881"
    },
    {
      "text": "R. Das et al., \"Catnap: Energy proportional multiple network-on-chip\", <em>SIGARCH CAN</em>, vol. 41, no. 3, pp. 320-331, 2013.",
      "_id": "2342596"
    },
    {
      "text": "S. Werner et al., \"Designing low-power low-latency networks-on-chip by optimally combining electrical and optical links\", <em>HPCA</em>, 2017.",
      "_id": "1120365"
    },
    {
      "text": "A. Shacham et al., \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>TC</em>, vol. 57, no. 9, pp. 1246-1260, 2008.",
      "_id": "3427704"
    },
    {
      "text": "Y. Demir, N. Hardavellas, \"Slac: Stage laser control for a flattened butterfly network\" in HPCA., IEEE, pp. 321-332, 2016.",
      "_id": "1436595"
    },
    {
      "text": "Z. Wang et al., \"Moca: An inter/intra-chip optical network for memory\", <em>DAC</em>, 2017.",
      "_id": "1005595"
    },
    {
      "text": "P. Koka et al., \"Silicon-photonic network architectures for scalable power-efficient multi-chip systems\", <em>SIGARCH CAN</em>, 2010.",
      "_id": "3083681"
    }
  ],
  "1012867": [
    {
      "text": "Chao Chih-Hao, Jheng Kai-Yuan, Wang Hao-Yu, Wu Jia-Cheng, Wu. An-Yeu, \"Traffic-and thermal-aware run-time thermal management scheme for 3D NoC systems\", <em>Proc. ACM/IEEE Int'l Symp. Networks-on-Chip</em>, pp. 223-230, 2010.",
      "_id": "2912701"
    },
    {
      "text": "Mohammad Fattah, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, \"Smart hill climbing for agile dynamic mapping in many-core systems\", <em>Proc. Design Automation Conf.</em>, pp. 1-6, 2013.",
      "_id": "2181334"
    },
    {
      "text": "Park Dongkook, Eachempati Soumya, Das Reetuparna, Mishra K Asit, Yuan Xie, Narayanan Vijaykrishnan, Das R. Chita, \"MIRA: a multi-layered on-chip interconnect router architecture\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 36, pp. 251-261, 2008.",
      "_id": "3509420"
    },
    {
      "text": "Xiaohang Wang, Amit Kumar Singh, Bing Li, Yang Yang, Terrence Mak, Hong Li, \"Bubble budgeting: Throughput optimization for dynamic workloads by exploiting dark cores in many core systems\", <em>Proc. IEEE/ACM Int'l Symp. Networks-on-Chip</em>, pp. 1-8, 2016.",
      "_id": "1320600"
    },
    {
      "text": "Zhu Di, Chen Lizhong, Pinkston M Timothy, Massoud Pedram, \"TAPP: temperature-aware application mapping for NoC-based many-core processors\", <em>Proc. Design Automation & Test in Europe Conf & Exhibition</em>, pp. 1241-1244, 2015.",
      "_id": "1711788"
    }
  ],
  "320637": [],
  "320621": [],
  "1012866": [
    {
      "text": "R. Emery et al., \"Connection-centric network for spiking neural networks\", <em>NOCS</em>, pp. 144-152, 2009.",
      "_id": "3129364"
    },
    {
      "text": "T. Krishna et al., \"Breaking the on-chip latency barrier using smart\", <em>HPCA</em>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "S. Murali et al., \"Sunmap: a tool for automatic topology selection and generation for nocs\", <em>DAC</em>, pp. 914-919, 2004.",
      "_id": "4134087"
    },
    {
      "text": "U. Ogras et al., \"Application-specific network-on-chip architecture customization via long-range link insertion\", <em>ICCAD</em>, 2005.",
      "_id": "4013803"
    },
    {
      "text": "D. Vainbrand et al., \"Network-on-chip architectures for neural networks\", <em>NOCS</em>, pp. 135-144, 2010.",
      "_id": "2912726"
    }
  ],
  "320633": [],
  "1012859": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chips: a new soc paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "Y. Umit, B. Paul, M. Radu, \"An analytical approach for network-on-chip performance analysis\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 29, no. 12, pp. 2001-2013, 2010.",
      "_id": "2995792"
    },
    {
      "text": "K. Abbas Eslami, Z. Lu, J. Axel, \"An analytical latency model for networks-on-chip\", <em>IEEE Educational Activities Department</em>, pp. 113-123, November 2011.",
      "_id": "2243540"
    },
    {
      "text": "B. Paul, \"Mathematical modeling and control of multifractal workloads for data-center-on-a-chip optimization\", <em>International Symposium on Networks-on-chip</em>, pp. 1-8, 2015.",
      "_id": "1618234"
    },
    {
      "text": "B. Paul, K. Miray, M. Radu, O. Mutlu, \"Quale: A quantum-leap inspired model for non-stationary analysis of noc traffic in chip multi-processors\", <em>2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip</em>, pp. 241-248, May 2010.",
      "_id": "2912700"
    }
  ],
  "320625": [],
  "1012874": [
    {
      "text": "Nick Barrow-Williams, Christian Fensch, Simon Moore, \"A communication characterisation of Splash-2 and Parsec\", <em>Int. Symp. on Workload Characterization (IISWC)</em>, pp. 86-97, 2009.",
      "_id": "3296790"
    },
    {
      "text": "Miguel Gorgues, Dong Xiang, Jos\u00e9 Flich, Zhigang Yu, Jos\u00e9 Duato, \"Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm\", <em>8th IEEE/ACM Int. Symp. on Networks-on-Chip (NOCS)</em>, pp. 25-32, 2014.",
      "_id": "1900868"
    },
    {
      "text": "Jiang Nan, Balfour James, Daniel U Becker, Brian Towles, William J Dally, George Michelogiannakis, John Kim, \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>Int. Symp. on Performance Analysis of Systems and Software (ISPASS)</em>, pp. 86-96, 2013.",
      "_id": "2346444"
    }
  ],
  "1012873": [
    {
      "text": "L. Zhou, A. K. Kodi, \"PROBE: Prediction-based optical bandwidth scaling for energy-efficient NoCs\", <em>NOCS</em>, 2013.",
      "_id": "2178011"
    },
    {
      "text": "S.V.R. Chittamuru et al., \"PICO: Mitigating Heterodyne Crosstalk Due to Process Variations and Intermodulation Effects in Photonic NoCs\", <em>DAC</em>, 2016.",
      "_id": "1319635"
    },
    {
      "text": "I. Thakkar et al., \"Run-Time Laser Power Management in Photonic NoCs with On-Chip Semiconductor Optical Amplifiers\", <em>IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</em>, Aug. 2016.",
      "_id": "1320598"
    },
    {
      "text": "C. Sun et al., \"DSENT-A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>NOCS</em>, 2012.",
      "_id": "2437752"
    }
  ],
  "320641": [],
  "320624": [],
  "1012870": [
    {
      "text": "C. Fallin, C. Craik, O. Mutlu, \"CHIPPER: A low-complexity bufferless deflection router\", <em>High Performance Computer Architecture (HPCA)</em>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "C. Fallin et al., \"MinBD: Minimally-buffered deflection routing for energy-efficient interconnect\", <em>Int. Symp. on Networks on Chip (NOCS)</em>, pp. 1-10, 2012.",
      "_id": "2437740"
    },
    {
      "text": "M. Hayenga, N. E. Jerger, M. Lipasti, \"SCARAB: A Single Cycle Adaptive Routing and Bufferless Network\", <em>Int. Symp. on Microarchitecture MICRO 42</em>, pp. 244-254, 2009.",
      "_id": "3315492"
    },
    {
      "text": "J. Jose, B. Nayak, K. Kumar, M. Mutyam, \"DeBAR: Deflection Based Adaptive Router with Minimal Buffering\", <em>Conference on Design Automation and Test in Europe (DATE)</em>, pp. 1583-1588, 2013.",
      "_id": "2280661"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks\", <em>Int. Symp. on Microarchitecture (MICRO 42)</em>, 2009.",
      "_id": "3315502"
    },
    {
      "text": "G. Michelogiannakis, D. Sanchez, W.J. Dally, C. Kozyrakis, \"Evaluating bufferless flow control for on-chip networks\", <em>Int. Symp. on Networks-on-Chip (NOCS)</em>, pp. 9-16, 2010.",
      "_id": "2912717"
    },
    {
      "text": "T. Moscibroda, O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>Int. Symp. on Computer Architecture (ISCA)</em>, 2009.",
      "_id": "3303544"
    },
    {
      "text": "S. Vangal et al., \"An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS\", <em>IEEE Journal of Solid-State Circuits</em>, vol. 43, no. 1, pp. 29-41, 2008.",
      "_id": "3410591"
    },
    {
      "text": "D. Wentzlaff et al., \"On-chip interconnection architecture of the tile processor\", <em>Micro IEEE</em>, vol. 27, no. 5, pp. 15-31, 2007.",
      "_id": "3609802"
    },
    {
      "text": "T. T. Ye, L. Benini, G. D. Micheli, \"Packetized on-chip interconnect communication analysis for MPSoC\", <em>Conference on Design Automation and Test in Europe (DATE)</em>, pp. 344-349, 2003.",
      "_id": "4258658"
    }
  ],
  "1012875": [
    {
      "text": "M. Badr, N. E. Jerger, \"Synfull: synthetic traffic models capturing cache coherent behaviour\", <em>2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)</em>, pp. 109-120, 2014.",
      "_id": "2062383"
    },
    {
      "text": "L. Chen, D. Zhu, M. Pedram, T. M. Pinkston, \"Power punch: Towards non-blocking power-gating of noc routers\", <em>2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "R. Das, O. Mutlu, T. Moscibroda, C. R. Das, \"Application-aware prioritization mechanisms for on-chip networks\", <em>Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture</em>, pp. 280-291, 2009.",
      "_id": "3315482"
    },
    {
      "text": "R. Das, S. Narayanasamy, S. K. Satpathy, R. G. Dreslinski, \"Catnap: energy proportional multiple network-on-chip\" in ACM SIGARCH Computer Architecture News, ACM, vol. 41, pp. 320-331, 2013.",
      "_id": "2342596"
    },
    {
      "text": "B. K. Daya, C.-H. O. Chen, S. Subramanian, W.-C. Kwon, S. Park, T. Krishna, J. Holt, A. P. Chandrakasan, L.-S. Peh, \"Scorpio: a 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 42, no. 3, pp. 25-36, 2014.",
      "_id": "2062393"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, \"A 5-GHz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-611, 2007.",
      "_id": "3609769"
    },
    {
      "text": "N. Jiang, J. Balfour, D. U. Becker, B. Towles, W. J. Dally, G. Michelogiannakis, J. Kim, \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>Performance Analysis of Systems and Software (ISPASS) 2013 IEEE International Symposium on</em>, pp. 86-96, 2013.",
      "_id": "2346444"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Wang, H. Amano, \"Run-time power gating of on-chip routers using look-ahead routing\", <em>Proceedings of the 2008 Asia and South Pacific Design Automation Conference</em>, pp. 55-60, 2008.",
      "_id": "3447704"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L.-S. Peh, V. Stojanovic, \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    },
    {
      "text": "Y. Yao, Z. Lu, \"Dvfs for nocs in cmps: A thread voting approach\", <em>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</em>, pp. 309-320, 2016.",
      "_id": "1436646"
    },
    {
      "text": "J. Zhan, J. Ouyang, F. Ge, J. Zhao, Y. Xie, \"Dimnoc: A dim silicon approach towards power-efficient on-chip network\", <em>2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)</em>, pp. 1-6, 2015.",
      "_id": "1616156"
    }
  ],
  "320639": [],
  "1012876": [
    {
      "text": "A. Kumar et al., \"A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS\", <em>Intl. Conf. on Computer Design (ICCD)</em>, 2007.",
      "_id": "3678172"
    },
    {
      "text": "R. Mullins et al., \"Low-Latency Virtual-Channel Routers for On-Chip Networks\", <em>Intl. Symp. on Computer architecture (ISCA)</em>, pp. 188-107, 2004.",
      "_id": "4168353"
    },
    {
      "text": "M. Papamichael, J. Hoe, \"CONNECT: Re-Examining Conventional Wisdom for Designing NoCs in the Context of FPGAs\", <em>Intl. Symp. on Field Programmable Gate Arrays</em>, pp. 37-46, 2012.",
      "_id": "2560776"
    },
    {
      "text": "V. Soteriou et al., \"A Statistical Traffic Model for On-Chip Interconnection Networks\", <em>Intl. Symp. on Modeling Analysis and Simulation</em>, pp. 104-116, 2006.",
      "_id": "3885903"
    }
  ],
  "1012865": [],
  "320638": [],
  "1012871": [
    {
      "text": "H. Matsutani, M. Koibuchi, I. Fujiwara, T. Kagami, Y. Take, T. Kuroda, P. Bogdan, R. Marculescu, H. Amano, \"Low-latency wireless 3D NoCs via randomized shortcut chips\", <em>2014 Design Automation Test in Europe Conference Exhibition (DATE)</em>, pp. 1-6, 2014.",
      "_id": "2001405"
    },
    {
      "text": "C. Sun, C. H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L. S. Peh, V. Stojanovic, \"DSENT-A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling\", <em>2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    }
  ],
  "320629": [],
  "1012861": [],
  "320630": [],
  "1320580": [
    {
      "text": "S. Deb, A. Ganguly, P. P. Pande, B. Belzer, D. Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <em>IEEE Jrnl. on Emerging and Selected Topics in Circuits and Systems</em>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "R. Marculescu, U. Y. Ogras, L.-S. Peh, N. E. Jerger, Y. Hoskote, \"Outstanding Research Problems in Noc Design: System Microarchitecture and Circuit Perspectives\", <em>IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    }
  ],
  "1320586": [
    {
      "text": "E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, E. Waterlander, \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip\", <em>IEEE Proceedings - Computers and Digital Techniques</em>, 2003.",
      "_id": "4258604"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks\", <em>Micro</em>, 2009.",
      "_id": "3315502"
    },
    {
      "text": "P. Bogdan, \"Mathematical modeling and control of multifractal workloads for data-center-on-a-chip optimization\", <em>Proceedings of the 9th International Symposium on Networks-on-Chip</em>, vol. 21, pp. 1-21, 2015.",
      "_id": "1618234"
    },
    {
      "text": "E. A. Rambo, R. Ernst, \"Worst-case communication time analysis of networks-on-chip with shared virtual channels\", <em>DATE</em>, 2015.",
      "_id": "1711699"
    },
    {
      "text": "K. Goossens, A. Hansson, \"The aethereal network on chip after ten years: Goals evolution lessons and future\", <em>DAC</em>, 2010.",
      "_id": "2932237"
    },
    {
      "text": "A. Psarras et al., \"Phasenoc: Tdm scheduling at the virtual-channel level for efficient network traffic isolation\", <em>DATE</em>, 2015.",
      "_id": "1711692"
    },
    {
      "text": "J. Diemer, R. Ernst, \"Back suction: Service guarantees for latency-sensitive on-chip networks\", <em>NOCS</em>, 2010.",
      "_id": "2912705"
    },
    {
      "text": "Z. Shi, A. Burns, \"Real-time communication analysis for on-chip networks with wormhole switching\", <em>NoCS 2008</em>, 2008.",
      "_id": "3332698"
    },
    {
      "text": "B. D. de Dinechin et al., \"Time-critical computing on a single-chip massively parallel processor\", <em>DATE</em>, 2014.",
      "_id": "2001270"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. Brown, A. Agarwal, \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, 2007.",
      "_id": "3609802"
    },
    {
      "text": "I. Walter et al., \"Access regulation to hot-modules in wormhole nocs\", <em>NOCS</em>, pp. 137-148, May 2007.",
      "_id": "3521043"
    },
    {
      "text": "Y. Ben-Itzhak et al., \"Hnocs: Modular open-source simulator for heterogeneous nocs\", <em>SAMOS</em>, 2012.",
      "_id": "2634087"
    }
  ],
  "320634": [],
  "320622": [],
  "320640": [],
  "1320587": [],
  "320632": [],
  "1012872": [],
  "1012868": [],
  "320631": [],
  "1012862": [],
  "1618234": [],
  "1320599": [],
  "1012864": [],
  "1618237": [],
  "1012869": [],
  "1012858": [],
  "1618252": [],
  "1618248": [],
  "1618247": [],
  "1618235": [],
  "1618249": [],
  "1618245": [],
  "1618244": [],
  "1618246": [],
  "1618243": [],
  "1618253": [],
  "1618240": [],
  "1618257": [],
  "1618232": [],
  "1618242": [],
  "1618236": [],
  "1618251": [],
  "1618233": [],
  "1618260": [],
  "1618263": [],
  "1618250": [],
  "1618239": [],
  "320627": [],
  "1618259": [],
  "1618256": [],
  "1900858": [
    {
      "text": "N. Genko, D. Atienza, G. De Micheli, J. Mendias, R. Hermida, and F. Catthoor, \"A complete network-on-chip emulation framework,\" in Proc. DATE, 2005.",
      "_id": "3994320"
    },
    {
      "text": "S. Ma, N. Enright Jerger, and Z. Wang, \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-onchip,\" in Proc. HPCA, 2012.",
      "_id": "2567939"
    }
  ],
  "1618258": [],
  "1900891": [],
  "1900884": [
    {
      "text": "L. Ramini, P. Grani, H. Fanken Tatenguem, A. Ghiribaldi, S. Bartolini and D. Bertozzi. Assessing the Energy Break-Even Point between an Optical NoC Architecture and an Aggressive Electronic Baseline. DATE'14: Design, Automation and Test in Europe, 2014.",
      "_id": "2001455"
    }
  ],
  "1900878": [],
  "1900882": [
    {
      "text": "N. Jiang, J. Balfour, D. U. Becker, B. Towles, W. J. Dally, G. Michelogiannakis, and J. Kim, \"A detailed and flexible cycle-accurate network-onchip simulator,\" in Proc. of the IEEE Int. Symp. on Performance Analysis of Systems and Software, ISPASS '13, 2013, pp. 86-96.",
      "_id": "2346444"
    },
    {
      "text": "A. B. Kahng, B. Lin, and S. Nath, \"Explicit modeling of control and data for improved noc router estimation,\" in Proc. of ACM Int. Conf. on Design Automation Conference, DAC '12, 2012, pp. 392-397.",
      "_id": "2448623"
    },
    {
      "text": "S. Park, T. Krishna, C.-H. Chen, B. Daya, A. Chandrakasan, and L.-S. Peh, \"Approaching the theoretical limits of a mesh noc with a 16-node chip prototype in 45nm soi,\" in Proc. of ACM Int. Conf. on Design Automation, DAC '12, 2012, pp. 398-405.",
      "_id": "2448673"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks,\" in Proc. of IEEE/ACM Intl. Symp. on Microarchitecture, MICRO '03, 2003, p. 105.",
      "_id": "4291892"
    }
  ],
  "1618254": [],
  "1618238": [],
  "1618261": [],
  "1618262": [],
  "2177990": [
    {
      "text": "P. Pande, \"Performance evaluation and design trade-offs for network-onchip interconnect architectures,\" Computers, IEEE Transactions on, 2005.",
      "_id": "3967217"
    }
  ],
  "1618255": [],
  "1320594": [],
  "679311": [
    {
      "text": "H. Jang et al., \"Bandwidth-Efficient On-Chip Interconnect Designs for GPGPUs\", <em>Proc. DAC</em>, June 2015.",
      "_id": "1616029"
    },
    {
      "text": "R. Boyapati, J. Huang, P. Majumder, K.H. Yum, E.J. Kim, \"APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures\", <em>Proc. ACM ISCA</em>, June 2017.",
      "_id": "1161536"
    },
    {
      "text": "C.H.O. Chen et al., \"SMART: a single-cycle reconfigurable NoC for SoC applications\", <em>Proc. DATE</em>, Mar 2013.",
      "_id": "2280580"
    },
    {
      "text": "V. Catania et al., \"Noxim: An open extensible and cycle-accurate network on chip simulator\", <em>Proc. IEEE ASAP</em>, July 2015.",
      "_id": "1688279"
    },
    {
      "text": "C. Sun et al., \"DSENT -a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>Proc IEEE NOCS</em>, May 2012.",
      "_id": "2437752"
    },
    {
      "text": "V. Y. Raparti, N. Kapadia, S. Pasricha, \"ARTEMIS: An Aging-Aware Runtime Application Mapping Framework for 3D NoC-based Chip Multiprocessors\", <em>IEEE TMSCS</em>, vol. 3, no. 2, pp. 72-85, Apr-Jun 2017.",
      "_id": "1618246"
    },
    {
      "text": "V. Y. Raparti, S. Pasricha, \"PARM: Power Supply Noise Aware Resource Management for NoC based Multicore Systems in the Dark Silicon Era\", <em>Proc IEEE/ACM DAC</em>, Jun. 2018.",
      "_id": "664109"
    }
  ],
  "1320592": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor\", <em>Micro IEEE</em>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. W. Keckler, D. Burger, \"Implementation and evaluation of on-chip network architectures\", <em>Computer Design 2006. ICCD 2006. International Conference on. IEEE</em>, pp. 477-484, 2006.",
      "_id": "3855094"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. B., A. Agarwal, \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 15-31, 2007.",
      "_id": "3609802"
    },
    {
      "text": "C. Fallin, C. Craik, O. Mutlu, \"Chipper: A low-complexity bufferless deflection router\", <em>Carnegie Mellon University Tech. Rep</em>, pp. 2010-001, December 2010.",
      "_id": "2820520"
    },
    {
      "text": "C. Fallin, G. Nazario, X. Yu, K. Chang, R. Ausavarungnirun, O. Mutlu, \"Minbd: Minimally-buffered deflection routing for energy-efficient interconnect\", <em>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on. IEEE</em>, pp. 1-10, 2012.",
      "_id": "2437740"
    },
    {
      "text": "A. Runge, \"Fault-tolerant network-on-chip based on fault-aware flits and deflection routing\", <em>Proceedings of the 9th International Symposium on Networks-on-Chip</em>, pp. 9, 2015.",
      "_id": "1618253"
    },
    {
      "text": "M. Radetzki, C. Feng, X. Zhao, A. Jantsch, \"Methods for fault tolerance in networks on chip\", <em>ACM Computing Surveys</em>, vol. 1, pp. 35, 2013.",
      "_id": "2166871"
    },
    {
      "text": "D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester, D. Blaauw, \"A highly resilient routing algorithm for fault-tolerant nocs\", <em>Proceedings of the Conference on Design Automation and Test in Europe ser. DATE '09</em>, pp. 21-26, 2009.",
      "_id": "3254749"
    },
    {
      "text": "M. Fattah, A. Airola, R. Ausavarungnirun, N. Mirzaei, P. Liljeberg, J. Plosila, S. Mohammadi, T. Pahikkala, O. Mutlu, H. Tenhunen, \"A low-overhead fully-distributed guaranteed-delivery routing algorithm for faulty network-on-chips\", <em>Proceedings of the 9th InternationalSymposium on Networks-on-Chip ser. NOCS '15</em>, pp. 18:1-18:8, 2015.",
      "_id": "1618238"
    },
    {
      "text": "A. Kohler, G. Schley, M. Radetzki, \"Fault tolerant network on chip switching with graceful performance degradation\", <em>Trans. Comp.-Aided Des. Integ. Cir. Sys.</em>, vol. 29, no. 6, pp. 883-896, Jun. 2010.",
      "_id": "2995751"
    }
  ],
  "1320577": [
    {
      "text": "A. Carpenter, J. Hu, J. Xu, M. C. Huang, H. Wu, \"A case for globally shared-medium on-chip interconnect\", <em>38th International Symposium on Computer Architecture (ISCA 2011)</em>, pp. 271-282, June 4\u20138, 2011.",
      "_id": "2854929"
    },
    {
      "text": "A. Carpenter, J. Hu, \u00d6. Kocabas, M. C. Huang, H. Wu, \"Enhancing effective throughput for transmission line-based bus\", <em>39th International Symposium on Computer Architecture (ISCA 2012)</em>, pp. 165-176, June 9\u201313, 2012.",
      "_id": "2603269"
    },
    {
      "text": "M. Badr, N. D. E. Jerger, \"Synfull: Synthetic traffic models capturing cache coherent behaviour\", <em>ACM/IEEE 41st International Symposium on Computer Architecture ISCA 2014</em>, pp. 109-120, June 14\u201318, 2014.",
      "_id": "2062383"
    }
  ],
  "679299": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chips: a new soc paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "H. Wang, L-S. Peh, S. Malik, \"Power-driven design of router mi-croarchitectures in on-chip networks\", <em>Proc. International Symposium on Microarchitecture (MICRO)</em>, pp. 105-116, 2003.",
      "_id": "4291892"
    },
    {
      "text": "M. Hayenga, N. E. Jerger, M. Lipasti, \"Scarab: a single cycle adaptive routing and bufferless network\", <em>Proc. International Symposium on Microarchitecture (MICRO)</em>, pp. 244-254, 2009.",
      "_id": "3315492"
    },
    {
      "text": "T. Moscibroda, O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>Proc. International Symposium on Computer Architecture (ISCA)</em>, pp. 196-207, 2009.",
      "_id": "3303544"
    },
    {
      "text": "C. Fallin, C. Craik, O. Mutlu, \"Chipper: a low-complexity bufferless deflection router\", <em>Proc. International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "C. Fallin, G. Nazario, X. Yu, K. Chang, R. Ausavarungnirun, O. Mutlu, \"MinBD: Minimally-buffered deflection routing for energy-efficient interconnect\", <em>Proc. Sixth IEEE/ACM International Symposium on Networks on Chip (NOCS)</em>, pp. 1-10, 2012.",
      "_id": "2437740"
    },
    {
      "text": "N. E. Jerger, L-S. Peh, M. Lipasti, \"Virtual circuit tree multicasting: a case for on-chip hardware multicast support\", <em>Proc. International Symposium on Computer Architecture (ISCA)</em>, pp. 229-240, 2008.",
      "_id": "3509405"
    },
    {
      "text": "L. Wang, Y. Jin, H. Kim, E. J. Kim, \"Recursive partitioning multicast: a bandwidth-efficient routing for networks-on-chip\", <em>Proc. International Symposium on Networks-on-Chip (NOCS)</em>, pp. 64-73, 2009.",
      "_id": "3129393"
    }
  ],
  "1320590": [],
  "1320576": [
    {
      "text": "L. Benini et al., \"Networks on chips: A new soc paradigm\", <em>Computer</em>, vol. 35, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Krishna et al., \"Breaking the on-chip latency barrier using smart\", <em>Proceedings of HPCA HPCA '13</em>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "A. Mazloumi et al., \"A hybrid packet/circuit-switched router to accelerate memory access in noc-based chip multiprocessors\", <em>Proceedings of DATE 2015</em>, pp. 908-911, March 9\u201313, 2015.",
      "_id": "1711662"
    },
    {
      "text": "A. Van Laer et al., \"Coherence based message prediction for optically interconnected chip multiprocessors\", <em>Proceedings of DATE' 15</em>, pp. 613-616, 2015.",
      "_id": "1711625"
    },
    {
      "text": "N. D. E. Jerger et al., \"Circuit-switched coherence\" in NOCS, IEEE Computer Society, pp. 193-202, 2008.",
      "_id": "3332688"
    },
    {
      "text": "A. Kumar et al., \"Express virtual channels: Towards the ideal interconnection fabric\", <em>Proceedings of ISCA '07</em>, pp. 150-161, 2007.",
      "_id": "3699941"
    },
    {
      "text": "A. Abousamra et al., \"Proactive circuit allocation in multiplane nocs\", <em>Proceedings of the 50th Annual Design Automation Conference DAC '13</em>, pp. 35:1-35:10, 2013.",
      "_id": "2181290"
    }
  ],
  "679294": [
    {
      "text": "Y. Hoskote et al., \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "D. Wentzlaff et al., \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 15-31, 2007.",
      "_id": "3609802"
    },
    {
      "text": "D. Abts et al., \"Achieving predictable performance through better memory controller placement in many-core cmps\", <em>CA News</em>, vol. 37, no. 3, pp. 451-461, 2009.",
      "_id": "3303522"
    },
    {
      "text": "J. W. Lee et al., \"Globally-synchronized frames for guaranteed quality-of-service in on-chip networks\", <em>CA News</em>, vol. 36, no. 3, pp. 89-100, 2008.",
      "_id": "3509412"
    },
    {
      "text": "N. Agarwal et al., \"Garnet: A detailed on-chip network model inside a full-system simulator\" in ISPASS., IEEE, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "U. Y. Ogras et al., \"Design and management of voltage-frequency island partitioned networks-on-chip\", <em>IEEE TVLSI</em>, vol. 17, no. 3, 2009.",
      "_id": "3224299"
    }
  ],
  "1320585": [
    {
      "text": "H. Matsutani, M. Koibuchi, I. Fujiwara, T. Kagami, Y. Take, T. Kuroda, P. Bogdan, R. Marculescu, H. Amano, \"Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips\", <em>Proc. of the conference on Design Automation & Test (DATE '14)</em>, Mar. 2014.",
      "_id": "2001405"
    }
  ],
  "1320588": [
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. Brown, A. Agarwal, \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, 2007.",
      "_id": "3609802"
    },
    {
      "text": "C. Paukovits, H. Kopetz, \"Concepts of switching in the time-triggered network-on-chip\", <em>14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)</em>, 2008.",
      "_id": "3533212"
    },
    {
      "text": "M. Schoeberl, F. Brandner, J. Spars\u00f8, E. Kasapaki, \"A statically scheduled time-division-multiplexed network-on-chip for real-time systems\", <em>6th IEEE/ACM International Symposium on Networks on Chip (NOCS)</em>, 2012.",
      "_id": "2437751"
    },
    {
      "text": "J. Diemer, R. Ernst, \"Back suction: Service guarantees for latency-sensitive on-chip networks\", <em>4th ACM/IEEE InternationalSymposium on Networks-on-Chip (NOCS)</em>, 2010.",
      "_id": "2912705"
    },
    {
      "text": "Z. Shi, A. Burns, \"Real-time communication analysis for on-chip networks with wormhole switching\", <em>2nd IEEE/ACM International Symposium on Networks on Chip (NOCS)</em>, 2008.",
      "_id": "3332698"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny, \"Qnoc: Qos architecture and design process for network on chip\", <em>JOURNAL OF SYSTEMS ARCHITECTURE</em>, 2004.",
      "_id": "4100912"
    }
  ],
  "679301": [
    {
      "text": "S. Deb, K. Chang, X. Yu, S. P. Sah, M. Cosic, A. Ganguly, P. P. Pande, B. Belzer, D. Heo, \"Design of an energy-efficient cmos-compatible noc architecture with millimeter-wave wireless interconnects\", <em>IEEE Transactions on Computers</em>, vol. 62, no. 12, pp. 2382-2396, Dec 2013.",
      "_id": "2231949"
    },
    {
      "text": "O. Markish, O. Katz, B. Sheinman, D. Corcos, D. Elad, \"On-chip millimeter wave antennas and transceivers\", <em>Proceedings of the 9th International Symposium on Networks-on-Chip ser. NOCS \u201815</em>, pp. 11:1-11:7, 2015.",
      "_id": "1618250"
    },
    {
      "text": "S. Abadal, E. Alarc\u00f3n, A. Cabellos-Aparicio, M. C. Lemme, M. Nemirovsky, \"Graphene-enabled wireless communication for massive multicore architectures\", <em>IEEE Communications Magazine</em>, vol. 51, no. 11, pp. 137-143, November 2013.",
      "_id": "2161057"
    }
  ],
  "679313": [
    {
      "text": "J. Yin, Z. Lin, O. Kayiran, M. Poremba, M. S. Bin Altaf, N. Enright Jerger, G. H. Loh, \"Modular Routing Design for Chiplet-based Systems\", <em>Proceedings of the ISCA \u201818</em>, 2018.",
      "_id": "821757"
    },
    {
      "text": "S. Deb, A. Ganguly, P. P. Pande, B. Belzer, D. Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <em>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</em>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    }
  ],
  "679303": [
    {
      "text": "L. Benini, G. D. Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, 2002.",
      "_id": "4318618"
    },
    {
      "text": "P. Pande et al., \"Performance evaluation and design trade-offs for network-on-chip interconnect architectures\", <em>IEEE Trans. on Computers</em>, 2005.",
      "_id": "3967217"
    },
    {
      "text": "E. Bolotin et al., \"The power of priority: NoC based distributed cache coherency\", <em>Proc. of NOCS</em>, 2007.",
      "_id": "3521012"
    },
    {
      "text": "J. Cong et al., \"On-chip interconnection network for accelerator-rich architectures\", <em>Proc. of DAC</em>, 2015.",
      "_id": "1615994"
    }
  ],
  "1320595": [
    {
      "text": "J. Spars\u00f8, E. Kasapaki, M. Schoeberl, \"An area-efficient network interface for a TDM-based network-on-chip\", <em>Proc. Design Automation and Test in Europe (DATE)</em>, pp. 1044-1047, 2013.",
      "_id": "2280808"
    },
    {
      "text": "K. Goossens, A. Hansson, \"The aethereal network on chip after ten years: Goals evolution lessons and future\", <em>Proc. ACMI/EEE Design Automation Conference (DAC)</em>, pp. 306-311, Jun. 2010.",
      "_id": "2932237"
    },
    {
      "text": "W. Liu, J. Xu, X. Wu, Y. Ye, X. Wang, W. Zhang, M. Nikdast, Z. Wang, \"A NoC traffic suite based on real applications\", <em>VLSI (ISVLSI) 2011 IEEE Computer Society Annual Symposium on</em>, pp. 66-71, july 2011.",
      "_id": "2860374"
    }
  ],
  "679306": [
    {
      "text": "S. Deb et al., \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <em>IEEE Trans. Emerg. Sel. Topics Circuits Syst.</em>, vol. 2, no. 2, 2012.",
      "_id": "2445947"
    },
    {
      "text": "T. Boraten, A. K. Kodi, \"Packet security with path sensitization for nocs\", <em>DATE</em>, 2016.",
      "_id": "1413384"
    },
    {
      "text": "L. Fiorin et al., \"Secure Memory Accesses on Networks-on-Chip\", <em>IEEE Trans. Comput.</em>, vol. 57, 2008.",
      "_id": "3427639"
    },
    {
      "text": "N. Mansoor, A. Ganguly, \"Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism\", <em>NoCS \u201815</em>, 2015.",
      "_id": "1618249"
    },
    {
      "text": "J. Chan et al., \"PhoenixSim: A Simulator for Physical-Layer Analysis of Chip-Scale Photonic Interconnection Networks\", <em>DATE \u201810</em>, 2010.",
      "_id": "3032908"
    }
  ],
  "679312": [],
  "679292": [
    {
      "text": "S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, S. Borkar, \"An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS\", <em>IEEE Journal of Solid-State Circuits</em>, vol. 43, no. 1, pp. 29-41, Jan. 2008.",
      "_id": "3410591"
    },
    {
      "text": "E. Beigne, F. Clermidy, H. Lhermet, S. Miermont, Y. Thonnart, X. T. Tran, A. Valentian, D. Varreau, P. Vivet, X. Popon, H. Lebreton, \"An asynchronous power aware and adaptive noc based circuit\", <em>IEEE Journal of Solid-State Circuits</em>, vol. 44, no. 4, pp. 1167-1177, April 2009.",
      "_id": "3196541"
    },
    {
      "text": "D. Fujiki, K. Ishii, I. Fujiwara, H. Matsutani, H. Amano, H. Casanova, M. Koibuchi, <em>High-bandwidth low-latency approximate interconnection networks</em>, pp. 469-480, Feb 2017.",
      "_id": "1120323"
    },
    {
      "text": "R. Boyapati, J. Huang, P. Majumder, K. H. Yum, E. J. Kim, <em>Approx-noc: A data approximation framework for network-on-chip architectures</em>, pp. 666-677, June 2017.",
      "_id": "1161536"
    }
  ],
  "1320591": [
    {
      "text": "W. Dally, B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Design Automation Conference 2001. Proceedings</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "F. Dubois, A. Sheibanyrad, F. Ptrot, M. Bahmani, \"Elevator-first: A deadlock-free distributed routing algorithm for vertically partially connected 3d-nocs\", <em>Computers IEEE Transactions on</em>, vol. 62, no. 3, pp. 609-615, March 2013.",
      "_id": "2231954"
    },
    {
      "text": "S. Pasricha, Y. Zou, \"A low overhead fault tolerant routing scheme for 3d networks-on-chip\", <em>Quality Electronic Design (ISQED) 2011 12th International Symposium on</em>, pp. 1-8, March 2011.",
      "_id": "2859434"
    },
    {
      "text": "S. Akbari, A. Shafiee, M. Fathy, R. Berangi, \"Afra: A low cost high performance reliable routing for 3d mesh nocs\", <em>Design Automation Test in Europe Conference Exhibition (DATE) 2012</em>, pp. 332-337, March 2012.",
      "_id": "2548258"
    },
    {
      "text": "M. Ebrahimi, M. Daneshtalab, J. Plosila, \"Fault-tolerant routing algorithm for 3d noc using hamiltonian path strategy\", <em>Design Automation Test in Europe Conference Exhibition (DATE)</em>, pp. 1601-1604, 2013, March 2013.",
      "_id": "2280601"
    }
  ],
  "1320596": [],
  "1900859": [],
  "1320597": [
    {
      "text": "S. Beamer et al., \"Re-architecting DRAM memory systems with mono-lithically integrated silicon photonics\", <em>ISCA2010</em>.",
      "_id": "3083651"
    },
    {
      "text": "P. V. Mejia et al., \"Performance evaluation of a multicore system with optically connected memory modules\", <em>NoCS2011</em>.",
      "_id": "2912716"
    },
    {
      "text": "G. Kurian et al., \"ATAC: A 1000-core cache-coherent processor with on-chip optical network\", <em>Int. Conf. PACT2010</em>.",
      "_id": "3008978"
    },
    {
      "text": "H. Gu, J. Xu, W. Zhang, \"A low-power fat-tree-based optical network-on-chip formultiprocessor system-on-chip\", <em>DATE2009</em>.",
      "_id": "3254778"
    },
    {
      "text": "A. Joshi et al., \"Silicon-photonic Clos networks for global on-chip communication\", <em>Int. Symp. Networks-on-Chip</em>, 2009.",
      "_id": "3129374"
    },
    {
      "text": "A. Shacham, K. Bergman, L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>IEEE Trans. Comput.</em>, vol. 57, no. 9, pp. 1246-1260, Sep. 2008.",
      "_id": "3427704"
    },
    {
      "text": "M. J. Cianchetti, J. C. Kerekes, D. H. Albonesi, \"Phastlane: A rapid transit optical routing network\", <em>Int. SCA2009</em>.",
      "_id": "3303528"
    },
    {
      "text": "L. Ramini, P. Grani, S. Bartolini, D. Bertozzi, \"Contrasting wavelength-routed optical NoC topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis\", <em>DATE2013</em>.",
      "_id": "2280780"
    },
    {
      "text": "S. Le Beux et al., \"Optical Ring Network-on-Chip (ORNoC): Architecture and Design Methodology\", <em>DATE2011</em>.",
      "_id": "2796931"
    },
    {
      "text": "L. Ramini, D. Bertozzi, L P. carloni, \"Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints\", <em>NOCS2012</em>.",
      "_id": "2437749"
    },
    {
      "text": "M. Briere, B. Girodias et al., \"System level assessment of an optical NoC in an MPSoC platform\", <em>DATE2007</em>.",
      "_id": "3654946"
    },
    {
      "text": "G. Hendry, J. Chan, L.P. Carloni, K. Bergman, \"VANDAL: A Tool for the Design Specification of Nanophotonic Networks\", <em>DATE2011</em>.",
      "_id": "2797015"
    },
    {
      "text": "S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli, L. Raffo, \"Designing Application-Specific Networks on Chips with Floorplan Information\", <em>ICCAD</em>, 2006.",
      "_id": "3854914"
    },
    {
      "text": "D. Ding, Y. Zhang, H. Huang, T. Chen, D.Z. Pan, \"O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration\", <em>DAC2009</em>.",
      "_id": "3153934"
    }
  ],
  "1320581": [],
  "1900867": [],
  "679315": [
    {
      "text": "M. Fattah, M. Daneshtalab, P. Liljeberg, J. Plosila, \"Smart hill climbing for agile dynamic mapping in many-core systems\", <em>Proc. Int'l Conf. DAC</em>, pp. 1-6, 2013.",
      "_id": "2181334"
    },
    {
      "text": "M.-H. Haghbayan, A. Kanduri, A.-M. Rahmani, P. Liljeberg, A. Jantsch, H. Tenhunen, \"Mappro: proactive runtime mapping for dynamic workloads by quantifying ripple effect of applications on networks-on-chip\", <em>Proc. lnt'l Symp. Networks-on-Chip</em>, pp. 26, 2015.",
      "_id": "1618240"
    },
    {
      "text": "A. Singh, M. Shafique, A. Kumar, J. Henkel, \"Mapping on multi/many-core systems: Survey of current and emerging trends\", <em>Proc. Int'l Conf. DAC</em>, pp. 1:1-1:10, 2013.",
      "_id": "2181429"
    },
    {
      "text": "X. Wang, A. K. Singh, B. Li, Y. Yang, H. Li, T. Mak, \"Bubble budgeting: throughput optimization for dynamic workloads by exploiting dark cores in many core systems\", <em>IEEE Trans. Computers</em>, vol. 67, no. 2, pp. 178-192, 2018.",
      "_id": "1320600"
    }
  ],
  "1320582": [
    {
      "text": "J. Dally William, Towles Brian, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. DAC2001</em>, pp. 684-689, Jun. 2001.",
      "_id": "4445857"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard, M. Renaudin, \"An asynchronous NOC architecture providing low latency service and its multi-level design framework\", <em>Proc. ASYNC2005</em>, pp. 54-63, 2005.",
      "_id": "3982562"
    },
    {
      "text": "M.N. Horak, S.M. Nowick, M. Carlberg, U. Vishkin, \"A low-overhead asynchronous interconnection network for gals chip multiprocessors\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 30, no. 4, pp. 494-507, 2011.",
      "_id": "2912709"
    },
    {
      "text": "I. Miro-Panades, F. Clermidy, P. Vivet, A. Greiner, \"Physical implementation of the dspin network-on-chip in the faust architecture\", <em>Proc. NoCS2008</em>, pp. 139-148, 2008.",
      "_id": "3332696"
    },
    {
      "text": "Y. Thonnart, P. Vivet, F. Clermidy, \"A fully-asynchronous low-power framework for gals noc integration\", <em>Proc. DATE2010</em>, pp. 33-38, 2010.",
      "_id": "3033163"
    },
    {
      "text": "Alberto Ghiribaldi, Davide Bertozzi, M. Nowick Steven, \"A transition-signaling bundled data noc switch architecture for cost-effective gals multicore systems\", <em>Proc. DATE2013</em>, pp. 332-337, 2013.",
      "_id": "2280618"
    }
  ],
  "1320579": [
    {
      "text": "Y. Hoskote, S. Vangal et al., \"A 5-ghz mesh interconnect for a teraflops processor\", <em>Micro IEEE</em>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "C. Sun, C.-H. O. Chen et al., \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>6th IEEE/ACM International Symposium on Networks on Chip (NoCS)</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    },
    {
      "text": "R. Hesse, J. Nicholls, N. D. E. Jerger, \"Fine-grained bandwidth adaptivity in networks-on-chip using bidirectional channels\", <em>6th IEEE/ACM International Symposium on Networks on Chip (NoCS)</em>, pp. 132-141, 2012.",
      "_id": "2437741"
    },
    {
      "text": "R. Hesse, N. D. E. Jerger, \"Improving DVFS in nocs with coherence prediction\", <em>9th ACM InternationalSymposium on Networks on Chip (NoCS)</em>, pp. 24:1-24:8, 2015.",
      "_id": "1618242"
    },
    {
      "text": "M. Badr, N. D. E. Jerger, \"Synfull: Synthetic traffic models capturing cache coherent behaviour\", <em>41th IEEE/ACM International Symposium on Computer Architecture (ISCA)</em>, pp. 109-120, 2014.",
      "_id": "2062383"
    },
    {
      "text": "H. Matsutani, M. Koibuchi et al., \"Run-time power gating of on-chip routers using look-ahead routing\", <em>13th Asia and South Pacific Design Automation Conference (ASP-DAC)</em>, pp. 55-60, 2008.",
      "_id": "3447704"
    },
    {
      "text": "L. Chen, D. Zhu et al., \"Power punch: Towards non-blocking power-gating of noc routers\", <em>21st IEEE International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "A. Samih, R. Wang et al., \"Energy-efficient interconnect via router parking\", <em>19th IEEE InternationalSymposium on High Performance Computer Architecture (HPCA)</em>, pp. 508-519, 2013.",
      "_id": "2305214"
    },
    {
      "text": "L. Chen, L. Zhao et al., \"Mp3: Minimizing performance penalty for power-gating of clos network-on-chip\", <em>20th IEEE International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "H. Matsutani, M. Koibuchi et al., \"Ultra fine-grained run-time power gating of on-chip routers for cmps\", <em>4th IEEE/ACM International Symposium on Networks on Chip (No CS)</em>, pp. 61-68, 2010.",
      "_id": "2912715"
    },
    {
      "text": "P. Gratz, C. Kim et al., \"On-chip interconnection networks of the trips chip\", <em>Micro IEEE</em>, vol. 27, no. 5, pp. 41-50, 2007.",
      "_id": "3609760"
    },
    {
      "text": "B. K. Daya, C. H. O. Chen et al., \"Scorpio: A 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering\", <em>41st IEEE/ACM International Symposium on Computer Architecture (ISCA)</em>, pp. 25-36, 2014.",
      "_id": "2062393"
    },
    {
      "text": "N. Jiang, D. Becker et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, pp. 86-96, 2013.",
      "_id": "2346444"
    },
    {
      "text": "R. Das, S. Narayanasamy et al., \"Catnap: Energy proportional multiple network-on-chip\", <em>40th ACM International Symposium on Computer Architecture (ISCA)</em>, pp. 320-331, 2013.",
      "_id": "2342596"
    },
    {
      "text": "R. Parikh, R. Das, V. Bertacco, \"Power-aware nocs through routing and topology reconfiguration\", <em>51st ACM/EDAC/IEEE Design Automation Conference (DAC)</em>, pp. 1-6, 2014.",
      "_id": "1903881"
    }
  ],
  "1320589": [],
  "1320601": [
    {
      "text": "C.-H. O. Chen, S. Park, T. Krishna, S. Subramanian, A. P. Chandrakasan, L.-S. Peh, \"Smart: A single-cycle reconfigurable noc for soc applications\", <em>Proceedings of the Conference on Design Automation and Test in Europe</em>, pp. 338-343.",
      "_id": "2280580"
    },
    {
      "text": "B. H. Meyer, A. S. Hartman, D. E. Thomas, \"Cost-effective slack allocation for lifetime improvement in noc-based mpsocs\", <em>Proceedings of the Conference on Design Automation and Test in Europe</em>, pp. 1596-1601, 2010.",
      "_id": "3033086"
    },
    {
      "text": "A. K. Singh, M. Shafique, A. Kumar, J. Henkel, \"Mapping on multi/many-core systems: survey of current and emerging trends\", <em>Proceedings of the 50th Annual Design Automation Conference</em>, pp. 1.",
      "_id": "2181429"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, G. Konjevod, \"Linear-programming-based techniques for synthesis of network-on-chip architectures\", <em>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</em>, vol. 14, no. 4, pp. 407-420, 2006.",
      "_id": "3810372"
    },
    {
      "text": "Y. Xue, Z. Qian, P. Bogdan, F. Ye, C.-Y. Tsui, \"Disease diagnosis-on-a-chip: Large scale networks-on-chip based multicore platform for protein folding analysis\", <em>Proceedings of the 51st Annual Design Automation Conference</em>, pp. 1-6, 2014.",
      "_id": "1903948"
    },
    {
      "text": "Y. Xue, Z. Qian, G. Wei, P. Bogdan, C.-Y. Tsui, R. Marculescu, \"An efficient network-on-chip(noc) based multicore platform for hierarchical parallel genetic algorithms\", <em>Networks-on-Chip (NOCS) 2014 The Intl. Symposium on</em>, pp. 290-295, Sep 2014.",
      "_id": "1900892"
    }
  ],
  "1900865": [
    {
      "text": "Z. Lu, M. Millberg, A. Jantsch, A. Bruce, P. van der Wolf, and T. Henriksson, \"Flow regulation for on-chip communication,\" in DATE 2009, pp. 578-581, IEEE, Apr. 2009.",
      "_id": "3254856"
    },
    {
      "text": "W.-C. Kwon, S. Yoo, S.-M. Hong, B. Min, K.-M. Choi, and S.-K. Eo, \"A practical approach of memory access parallelization to exploit multiple off-chip ddr memories,\" in Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE, pp. 447-452, IEEE, 2008.",
      "_id": "3363076"
    },
    {
      "text": "W.-C. Kwon, S. Yoo, J. Um, and S.-W. Jeong, \"In-network reorder buffer to improve overall noc performance while resolving the inorder requirement problem,\" in Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE'09., pp. 1058-1063, IEEE, 2009.",
      "_id": "3254830"
    },
    {
      "text": "J. D. Owens, W. J. Dally, R. Ho, D. Jayasimha, S. W. Keckler, and L.-S. Peh, \"Research challenges for on-chip interconnection networks,\" IEEE micro, vol. 27, no. 5, p. 96, 2007.",
      "_id": "3609787"
    }
  ],
  "1320600": [
    {
      "text": "E. L. d. S. Carvalho, N. L. V. Calazans, F. G. Moraes, \"Dynamic task mapping for mpsocs\", <em>IEEE Des. Test</em>, vol. 27, no. 5, pp. 26-35, 2010.",
      "_id": "2943059"
    },
    {
      "text": "C.-L. Chou, U. Y. Ogras, R. Marculescu, \"Energy-and performance-aware incremental mapping for networks on chip with multiple voltage levels\", <em>IEEE TCAD</em>, vol. 27, no. 10, pp. 1866-1879, 2008.",
      "_id": "3427776"
    },
    {
      "text": "M. Fattah, M. Daneshtalab, P. Liljeberg, J. Plosila, \"Smart hill climbing for agile dynamic mapping in many-core systems\", <em>Proc. Int'l Conf. DAC</em>, pp. 1-6, 2013.",
      "_id": "2181334"
    },
    {
      "text": "M.-H. Haghbayan, A. Kanduri, A.-M. Rahmani, P. Liljeberg, A. Jantsch, H. Tenhunen, \"Mappro: proactive runtime mapping for dynamic workloads by quantifying ripple effect of applications on networks-on-chip\", <em>Proc. Int'l Symp. Networks-on-Chip</em>, pp. 26, 2015.",
      "_id": "1618240"
    },
    {
      "text": "A. Singh, M. Shafique, A. Kumar, J. Henkel, \"Mapping on multi/many-core systems: Survey of current and emerging trends\", <em>Proc. Int'l Conf. DAC</em>, pp. 1:1-1:10, 2013.",
      "_id": "2181429"
    }
  ],
  "1900870": [
    {
      "text": "L. Chen and T. M. Pinkston, \"Worm-bubble flow control,\" in High Performance Computer Architecture (HPCA), 2013.",
      "_id": "2305186"
    },
    {
      "text": "S. M. Hassan and S. Yalamanchili, \"Centralized buffer router: A low latency, low power router for high radix nocs,\" in NOCS, 2013.",
      "_id": "2177999"
    },
    {
      "text": "M. Hayenga, N. Jerger, and M. Lipasti, \"Scarab: A single cycle adaptive routing and bufferless network,\" in IEEE/ACM Microarchitecture, 2009.",
      "_id": "3315492"
    },
    {
      "text": "S. Ma, N. E. Jerger, and Z. Wang, \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip,\" in HPCA, 2012.",
      "_id": "2567939"
    },
    {
      "text": "G. Michelogiannakis and W. Dally, \"Elastic buffer flow control for onchip networks,\" Computers, IEEE Transactions on, 2011.",
      "_id": "3274274"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks,\" in ACM SIGARCH Computer Architecture News, 2009.",
      "_id": "3303544"
    },
    {
      "text": "R. Ramanujam et al., \"Design of a high-throughput distributed sharedbuffer noc router,\" in Networks-on-Chip (NOCS), 2010.",
      "_id": "2912722"
    }
  ],
  "1900861": [],
  "1900864": [
    {
      "text": "N. Genko et al., \"A complete network-on-chip emulation framework,\" in DATE, 2005.",
      "_id": "3994320"
    },
    {
      "text": "N. Jiang et al., \"A detailed and flexible cycle-accurate network-on-chip simulator,\" in ISPASS, 2013.",
      "_id": "2346444"
    },
    {
      "text": "J. Miller et al., \"Graphite: A distributed parallel simulator for multicores,\" in HPCA, Jan. 2010, pp. 1-12.",
      "_id": "3050668"
    },
    {
      "text": "C. Sun et al., \"DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,\" in NOCS, 2012.",
      "_id": "2437752"
    },
    {
      "text": "D. Wang, N. Enright Jerger, and J. Steffan, \"DART: A programmable architecture for noc simulation on FPGAs,\" in NOCS, 2011.",
      "_id": "2685979"
    }
  ],
  "1900876": [],
  "1320584": [
    {
      "text": "A. Shacham, K. Bergman, L. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>IEEE Trans. Comput.</em>, vol. 57, no. 9, pp. 1246-1260, Sept. 2008.",
      "_id": "3427704"
    },
    {
      "text": "A. Joshi et al., \"Silicon-photonic clos networks for global on-chip communication\" in NoCS, San Diego, CA, pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "C. Sun et al., \"DSENT - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\" in NoCS, Copenhagen, pp. 201-210, 2012.",
      "_id": "2437752"
    }
  ],
  "1900869": [
    {
      "text": "J. Owens et al., \"Research challenges for on-chip interconnection networks,\" Micro, vol. 27, no. 5, pp. 96-108, 2007.",
      "_id": "3609787"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors,\" IEEE Transactions on Computers, vol. 57, no. 9, pp. 1246-1260, 2008.",
      "_id": "3427704"
    },
    {
      "text": "J. Kim et al., \"A low latency router supporting adaptivity for on-chip interconnects,\" in DATE, 2005, pp. 559-564.",
      "_id": "3891501"
    },
    {
      "text": "Y. Pan et al., \"Firefly: illuminating future network-on-chip with nanophotonics,\" in ISCA, 2009, pp. 429-440.",
      "_id": "3303547"
    },
    {
      "text": "M. Briere et al., \"System level assessment of an optical NoC in an MPSoC platform,\" in DATE, 2007, pp. 1-6.",
      "_id": "3654946"
    },
    {
      "text": "J. Chan et al., \"PhoenixSim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks,\" in DATE, 2010, pp. 691-696.",
      "_id": "3032908"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. Carloni, \"On the design of a photonic network-on-chip,\" in NOCS, 2007, pp. 53-64.",
      "_id": "3521040"
    },
    {
      "text": "M. J. Cianchetti, J. C. Kerekes, and D. H. Albonesi, \"Phastlane: a rapid transit optical routing network,\" SIGARCH Comput. Archit. News, vol. 37, no. 3, pp. 441-450, Jun. 2009.",
      "_id": "3303528"
    },
    {
      "text": "A. Joshi et al., \"Silicon-photonic clos networks for global on-chip communication,\" in NOCS, 2009, pp. 124-133.",
      "_id": "3129374"
    },
    {
      "text": "H. Gu, J. Xu, and W. Zhang, \"A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip,\" in DATE, 2009.",
      "_id": "3254778"
    },
    {
      "text": "G. Hendry et al., \"Analysis of photonic networks for a chip multiprocessor using scientific applications,\" in NOCS, 2009.",
      "_id": "3129371"
    }
  ],
  "1320583": [],
  "1320598": [
    {
      "text": "L. Zhou, A. K. Kodi, \"PROBE: Prediction-based optical bandwidth scaling for energy-efficient NoCs\", <em>NOCS</em>, 2013.",
      "_id": "2178011"
    },
    {
      "text": "Y. Pan et al., \"FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar\", <em>ISCA</em>, 2010.",
      "_id": "3050669"
    },
    {
      "text": "A. Biberman et al., \"Photonic Network-on-chip Architectures Using Multilayer Deposited Silicon Materials for High-performance Chip Multiprocessors\", <em>JETC</em>, 2011.",
      "_id": "2728709"
    },
    {
      "text": "C. Sun et al., \"DSENT - A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>NOCS</em>, 2012.",
      "_id": "2437752"
    },
    {
      "text": "S. V. R. Chittamuru, I. Thakkar, S. Pasricha, \"PICO: Mitigating Heterodyne Crosstalk Due to Process Variations and Intermodulation Effects in Photonic NoCs\", <em>IEEE/ACM DAC</em>, Jun. 2016.",
      "_id": "1319635"
    }
  ],
  "1900875": [
    {
      "text": "N. Jerger et al., \"Virtual Circuit Tree Multicasting: A Case for On-chip Hardware Multicast Support,\" in ISCA, 2008.",
      "_id": "3509405"
    },
    {
      "text": "L. Wang et al., \"Recursive Partitioning Multicast: A Bandwidth-Efficient Routing for Networks-on-Chip,\" in NOCS, 2009.",
      "_id": "3129393"
    },
    {
      "text": "F. A. Samman et al., \"Multicast Parallel Pipeline Router Architecture for Network-on-Chip,\" in DATE, 2008, pp. 1396-1401.",
      "_id": "3465121"
    },
    {
      "text": "S. Ma et al., \"Supporting efficient collective communication in NoCs,\" in HPCA, 2012, pp. 165-176.",
      "_id": "2567938"
    },
    {
      "text": "J. Oh et al., \"TLSync: support for multiple fast barriers using on-chip transmission lines,\" in ISCA, 2011, pp. 105-116.",
      "_id": "2854954"
    },
    {
      "text": "T. Krishna et al., \"Breaking the On-Chip Latency Barrier Using SMART,\" in HPCA, 2013, pp. 378-389.",
      "_id": "2305201"
    },
    {
      "text": "C.-H. O. Chen et al., \"SMART: A Single-Cycle Reconfigurable NoC for SoC Applications,\" in DATE, 2013, pp. 338-343.",
      "_id": "2280580"
    },
    {
      "text": "C. Sun et al., \"DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,\" in NOCS, 2012, pp. 201-210.",
      "_id": "2437752"
    },
    {
      "text": "N. Agarwal et al., \"GARNET: A Detailed On-chip Network Model inside a Full-system Simulator,\" in ISPASS, 2009, pp. 33-42.",
      "_id": "3307437"
    }
  ],
  "1900877": [
    {
      "text": "Y. Qian, Z. Lu, and W. Dou, \"Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip,\" in Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip, San Diego, CA, May 2009, pp. 44-53.",
      "_id": "3129388"
    },
    {
      "text": "X. Zhao and Z. Lu, \"Per-flow delay bound analysis based on a formalized microarchitectural model,\" in Proceedings of the Sixth ACM/IEEE International Symposium on Networks-on-Chip (NoCS'2013), April 2013.",
      "_id": "2178009"
    },
    {
      "text": "M. Coenen, S. Murali, A. Radulescu, K. Goossens, and G. Micheli, \"A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control,\" in Proceedings of International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2006.",
      "_id": "3830515"
    },
    {
      "text": "U. Y. Ogras, P. Bogdan, and R. Marculescu, \"An analytical approach for network-on-chip performance analysis,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 29, no. 12, pp. 2001-2013, Dec. 2010.",
      "_id": "2995792"
    },
    {
      "text": "T. Dumitras and R. Marculescu, \"On-chip stochastic communication,,\" in Proc. of Design, Automation and Test in Europe Conference, March 2003.",
      "_id": "4258465"
    },
    {
      "text": "V. Soteriou, H. Wang, and L.-S. Peh, \"A statistical traffic model for on-chip interconnection networks,\" in Proceedings of the IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2006, pp. 104-113.",
      "_id": "3885903"
    },
    {
      "text": "B. Grot, S. Keckler, and O. Mutlu, \"Preemptive virtual clock: a flexible, efficient, and cost-effective QoS scheme for networks-on-chip,\" in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 42), 2009, pp. 268-279.",
      "_id": "3315485"
    },
    {
      "text": "B. Li, L. Zhao, R. Iyer, L.-S. Peh, M. Leddige, M. Espig, S. E. Lee, and D. Newell, \"CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs,\" Journal of Parallel Distributed Computing, vol. 71, no. 5, pp. 700-713, May 2011.",
      "_id": "2732989"
    }
  ],
  "1900857": [
    {
      "text": "N. E. Jerger, L.-S. Peh, and M. Lipasti, \"Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support,\" in 2008 International Symposium on Computer Architecture. Ieee, Jun. 2008, pp. 229-240.",
      "_id": "3509405"
    },
    {
      "text": "S. Abadal, E. Alarc\u00f3n, M. C. Lemme, M. Nemirovsky, and A. Cabellos-Aparicio, \"Graphene-enabled Wireless Communication for Massive Multicore Architectures,\" IEEE Communications Magazine, vol. 51, no. 11, pp. 137-143, 2013.",
      "_id": "2161057"
    },
    {
      "text": "V. Soteriou, H. Wang, and L. Peh, \"A Statistical Traffic Model for On-Chip Interconnection Networks,\" in 14th IEEE International Symposium on Modeling, Analysis, and Simulation. Ieee, 2006, pp. 104-116.",
      "_id": "3885903"
    },
    {
      "text": "N. Barrow-Williams, C. Fensch, and S. Moore, \"A communication characterisation of Splash-2 and Parsec,\" in IEEE International Symposium on Workload Characterization (IISWC), 2009, pp. 86-97.",
      "_id": "3296790"
    }
  ],
  "1320593": [
    {
      "text": "B. Mathewson, \"The evolution of soc interconnect and how noc fits within it\", <em>Design Automation Conference</em>, pp. 312-313, 2010.",
      "_id": "2932295"
    },
    {
      "text": "J. Cong, C. Liu, G. Reinman, \"ACES: Application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip\", <em>Design Automation Conference</em>, pp. 443-448, 2010.",
      "_id": "2932215"
    },
    {
      "text": "B. Daya et al., \"Scorpio: A 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering\", <em>Int. Symposium on Computer Architecture</em>, pp. 25-36, June 2014.",
      "_id": "2062393"
    }
  ],
  "1320578": [
    {
      "text": "M. Radetzki, C. Feng, \"Methods for fault tolerance in networks-on-chip\", <em>ACM Computing Surveys</em>, vol. 46, no. 1, pp. 1-38, 2013.",
      "_id": "2166871"
    }
  ],
  "1900868": [
    {
      "text": "J. Hu and R. Marculescu, \"DyAD: smart routing for networks-on-chip\", in Proc. of DAC, pp.260-263, 2004.",
      "_id": "4030729"
    },
    {
      "text": "L. Chen and T. Pinkston, \"Worm-bubble flow control\", in Proc. of HPCA, pp. 366-377, 2013.",
      "_id": "2305186"
    },
    {
      "text": "A. Kumar, et al., \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", in Proc. of ICCD, 2007.",
      "_id": "3678172"
    },
    {
      "text": "S. Park, et al., \"Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI\", in Proc. of DAC, pp. 398405,2012.",
      "_id": "2448673"
    }
  ],
  "1900881": [
    {
      "text": "R. Marculescu, U.Y. Ogras, P. Li-Shiuan, N.E. Jerger, Y. Hoskote, \"Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives\", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, nr. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "M. Bakhouya and S. Suboh, J. Gaber and T. El-Ghazawi, \"Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus\", 3rd ACM/IEEE International Symposium on Networks-on-Chip (NoCS), pp. 74-79, 2009.",
      "_id": "3129356"
    },
    {
      "text": "U. Y. Ogras, P. Bogdan, R. Marculescu, \"An Analytical Approach for Network-on-Chip Performance Analysis\", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, nr. 12, pp. 2001-2013, 2010.",
      "_id": "2995792"
    },
    {
      "text": "S. Foroutan, Y. Thonnart, R. Hersemeule, A. Jerraya, \"An analytical method for evaluating Network-on-Chip performance\", Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1629-1632, 2010.",
      "_id": "3032959"
    },
    {
      "text": "P. Bogdan, M. Kas, R. Marculescu, O. Mutlu, \"QuaLe: A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors\", Fourth ACM/IEEE International Symposium on Networks-on-Chip (NOCS), pp. 241-248, 2010.",
      "_id": "2912700"
    }
  ],
  "1900862": [
    {
      "text": "C. Bobda and A. Ahmadinia, \"Dynamic interconnection of reconfigurable modules on reconfigurable devices,\" Design Test of Computers, IEEE, vol. 22, no. 5, pp. 443-451, Sept 2005.",
      "_id": "3933488"
    },
    {
      "text": "F. Moraes, N. Calazans, A. Mello, L. Mller, and L. Ost, \"Hermes: an infrastructure for low area overhead packet-switching networks on chip,\" Integration, the VLSI Journal, vol. 38, no. 1, pp. 69-93, 2004.",
      "_id": "4094295"
    }
  ],
  "1900866": [
    {
      "text": "W. Dally and B. Towles, \"Route packets, not wires: on-chip interconnection networks,\" in Design Automation, Proc. of Conf. on, 2001.",
      "_id": "4445857"
    },
    {
      "text": "P. Gratz, B. Grot, and S. W. Keckler, \"Regional congestion awareness for load balance in networks-on-chip,\" in HPCA., 2008.",
      "_id": "3480596"
    },
    {
      "text": "A. Kumar, L.-S. Peh, and N. Jha, \"Token flow control,\" in Microarchitecture, 41st IEEE/ACM Int. Symp.on, Nov 2008.",
      "_id": "3521692"
    },
    {
      "text": "C. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. Yousif, and C. Das, \"Vichar: A dynamic virtual channel regulator for network-onchip routers,\" in Microarchitecture, 39th Annual IEEE/ACM Int. Symp. on, Dec 2006.",
      "_id": "3887184"
    },
    {
      "text": "U. Ogras and R. Marculescu, \"Prediction-based flow control for network-on-chip traffic,\" in Design Automation, 43rd ACM/IEEE Conf., 2006.",
      "_id": "3731694"
    },
    {
      "text": "M. Ramakrishna, P. Gratz, and A. Sprintson, \"Gca: Global congestion awareness for load balance in networks-on-chip,\" in Networks on Chip (NoCS), 7th IEEE/ACM Int. Symp. on, April 2013.",
      "_id": "2178006"
    },
    {
      "text": "Y. Xu, B. Zhao, Y. Zhang, and J. Yang, \"Simple virtual channel allocation for high throughput and high frequency on-chip routers,\" in High Performance Computer Architecture, IEEE 16th Int. Symp. on, Jan 2010.",
      "_id": "3050681"
    }
  ],
  "1900873": [
    {
      "text": "U. Y. Ogras and R. Marculescu, \"It's a small world after all: NoC performance optimization via long-range link insertion,\" IEEE Trans. Very Large Scale Integr. Syst., vol. 14, no. 7, 2006, pp. 693-706.",
      "_id": "3810350"
    },
    {
      "text": "S. Deb, et al., \"Design of an energy efficient CMOS compatible NoC architecture with millimeter-wave wireless interconnects,\" IEEE Trans. Comput., vol. 62, issue 12, pp. 2382-2396, 2013.",
      "_id": "2231949"
    }
  ],
  "1320602": [
    {
      "text": "M. J. Cianchetti, J. C. Kerekes, D. H. Albonesi, \"Phastlane: a rapid transit optical routing network\", <em>Proceedings of the 36th annual international symposium on Computer architecture</em>, pp. 441-450, 2009.",
      "_id": "3303528"
    },
    {
      "text": "A. Shacham, K. Bergman, L. P. Carloni, \"Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors\", <em>IEEE Trans. Comput.</em>, vol. 57, no. 9, pp. 1246-1260, 2008.",
      "_id": "3427704"
    },
    {
      "text": "Y. Pan, J. Kim, G. Memik, \"FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar\", <em>High Performance Computer Architecture IEEE 16th International Symposium on</em>, pp. 1-12, 2010.",
      "_id": "3050669"
    },
    {
      "text": "P. Koka, M. O. McCracken, H. Schwetman, X. Zheng, R. Ho, A. V. Krishnamoorthy, \"Silicon-photonic network architectures for scalable power-efficient multi-chip systems\", <em>Proceedings of the 37th annual international symposium on Computer architecture</em>, pp. 117-128, 2010.",
      "_id": "3083681"
    },
    {
      "text": "A. Joshi, C. Batten, Y.-J. Kwon, S. Beamer, I. Shamim, K. Asanovic, V. Stojanovic, \"Silicon-photonic clos networks for global on-chip communication\", <em>Networks-on-Chip 3rd ACM/IEEE International Symposium on</em>, pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "L. H. K. Duong, M. Nikdast, J. Xu, Z. Wang, Y. Thonnart, S. L. Beux, P. Yang, X. Wu, Z. Wang, \"Coherent crosstalk noise analyses in ring-based optical interconnects\", <em>2015 Design Automation Test in Europe Conference Exhibition (DATE)</em>, pp. 501-506, March 2015.",
      "_id": "1711545"
    },
    {
      "text": "Y. Xie, M. Nikdast, J. Xu, W. Zhang, Q. Li, X. Wu, Y. Ye, X. Wang, W. Liu, \"Crosstalk noise and bit error rate analysis for optical network-on-chip\", pp. 657-660, jun. 2010.",
      "_id": "2932349"
    }
  ],
  "679307": [
    {
      "text": "A. Mineo, M. Palesi, G. Ascia, V. Catania, \"An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs\", <em>2014 Design Automation & Test in Europe Conference & Exhibition (DATE)</em>, pp. 1-6, 2014.",
      "_id": "2001411"
    },
    {
      "text": "S. Deb, A. Ganguly, P. P. Pande, B. Belzer, D. Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <em>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</em>, vol. 2, no. 2, pp. 228-239, Jun. 2012.",
      "_id": "2445947"
    },
    {
      "text": "S. Abadal, E. Alarc\u00f3n, A. Cabellos-Aparicio, M. Lemme, M. Nemirovsky, \"Graphene-enabled wireless communication for massive multicore architectures\", <em>IEEE Communications Magazine</em>, vol. 51, no. 11, pp. 137-143, Nov. 2013.",
      "_id": "2161057"
    },
    {
      "text": "J. Ortiz Sosa, O. Sentieys, C. Roland, \"A Diversity Scheme to Enhance the Reliability of Wireless NoC in Multi-Path Channel Environment\", <em>12th IEEE/ACM Int. Symposium on Networks-on-Chip (NOCS 2018)</em>, 2018.",
      "_id": "679312"
    }
  ],
  "1900879": [
    {
      "text": "A. Ansari et al., \"Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks,\" ser. HPCA, 2014.",
      "_id": "2025455"
    },
    {
      "text": "N. Barrow-Williams, C. Fensch, and S. Moore, \"A communication characterisation of Splash-2 and Parsec,\" ser. IISWC, 2009.",
      "_id": "3296790"
    },
    {
      "text": "C. Chen, Y. Lu, and S. D. Cotofana, \"A novel flit serialization strategy to utilize partially faulty links in networks-on-chip,\" ser. NOCS, 2012.",
      "_id": "2437737"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" ser. DAC, 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. Das et al., \"Catnap: Energy proportional multiple network-on-chip,\" ser. ISCA, 2013.",
      "_id": "2342596"
    },
    {
      "text": "D. DiTomaso, A. Kodi, and A. Louri, \"QORE: A fault tolerant networkon-chip architecture with power-efficient quad-function channel (QFC) buffers,\" ser. HPCA, 2014.",
      "_id": "2025461"
    },
    {
      "text": "R. Hesse, J. Nicholls, and N. E. Jerger, \"Fine-grained bandwidth adaptivity in networks-on-chip using bidirectional channels,\" ser. NOCS, 2012.",
      "_id": "2437741"
    },
    {
      "text": "J. Hestness, B. Grot, and S. W. Keckler, \"Netrace: dependency-driven trace-based network-on-chip simulation,\" ser. NoCArc, 2010.",
      "_id": "3097278"
    },
    {
      "text": "Y. Hoskote et al., \"A 5-GHz mesh interconnect for a teraflops processor,\" Micro, IEEE, vol. 27, no. 5, 2007.",
      "_id": "3609769"
    },
    {
      "text": "N. Jiang et al., \"A detailed and flexible cycle-accurate network-on-chip simulator,\" ser. ISPASS, 2013.",
      "_id": "2346444"
    },
    {
      "text": "M. Koibuchi et al., \"A lightweight fault-tolerant mechanism for networkon-chip,\" ser. NOCS, 2008.",
      "_id": "3332689"
    },
    {
      "text": "Y.-C. Lan et al., \"BiNoC: A bidirectional noc architecture with dynamic self-reconfigurable channel,\" ser. NOCS, 2009.",
      "_id": "3129382"
    },
    {
      "text": "S. E. Lee and N. Bagherzadeh, \"A variable frequency link for a poweraware network-on-chip (NoC),\" Integr. VLSI J., vol. 42, no. 4, 2009.",
      "_id": "3185257"
    },
    {
      "text": "H. Matsutani et al., \"Run-time power gating of on-chip routers using look-ahead routing,\" ser. ASPDAC, 2008.",
      "_id": "3447704"
    },
    {
      "text": "-, \"Ultra fine-grained run-time power gating of on-chip routers for CMPs,\" ser. NOCS, 2010.",
      "_id": "2912715"
    },
    {
      "text": "-, \"Adding slow-silent virtual channels for low-power on-chip networks,\" ser. NOCS, 2008.",
      "_id": "3332693"
    },
    {
      "text": "S. Rodrigo et al., \"Addressing manufacturing challenges with costefficient fault tolerant routing,\" ser. NOCS, 2010.",
      "_id": "2912723"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks,\" ser. MICRO, 2003.",
      "_id": "4291892"
    },
    {
      "text": "Q. Yu and P. Ampadu, \"Transient and permanent error co-management method for reliable networks-on-chip,\" ser. NOCS, 2010.",
      "_id": "2912730"
    }
  ],
  "1900874": [
    {
      "text": "K. Goossens and A. Hansson, \"The aethereal network on chip after ten years: Goals, evolution, lessons, and future,\" in Proc. ACM/IEEE Design Automation Conference (DAC), Jun. 2010, pp. 306-311.",
      "_id": "2932237"
    },
    {
      "text": "M. Schoeberl, F. Brandner, J. Spars\u00f8, and E. Kasapaki, \"A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems,\" in Proc. IEEE/ACM Intl. Symposium on Networks-on-Chip (NOCS). IEEE Computer Society Press, May 2012, pp. 152-160.",
      "_id": "2437751"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip,\" in Proc. Design, Automation and Test in Europe (DATE). IEEE Computer Society Press, 2004, pp. 890-895.",
      "_id": "4134763"
    },
    {
      "text": "C. Paukovits and H. Kopetz, \"Concepts of switching in the timetriggered network-on-chip,\" IEEE Intl. Conference on Embedded and Real-Time Computing Systems and Applications, pp. 120-129, 2008.",
      "_id": "3533212"
    },
    {
      "text": "J. Spars\u00f8, E. Kasapaki, and M. Schoeberl, \"An Area-efficient Network Interface for a TDM-based Network-on-Chip,\" in Proc. Design Automation and Test in Europe (DATE), 2013, pp. 1044-1047.",
      "_id": "2280808"
    },
    {
      "text": "A. Hansson, M. Subburaman, and K. Goossens, \"aelite: a flitsynchronous network on chip with composable and predictable services,\" in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), 2009, pp. 250-255.",
      "_id": "3254784"
    },
    {
      "text": "R. Stefan, A. Molnos, A. Ambrose, and K. Goossens, \"A TDM NoC supporting QoS, multicast, and fast connection set-up,\" Proceedings-Design, Automation, and Test in Europe Conference and Exhibition, pp. 1283-1288, 2012.",
      "_id": "2548496"
    },
    {
      "text": "M. N. Horak, S. M. Nowick, M. Carlberg, and U. Vishkin, \"A lowoverhead asynchronous interconnection network for GALS chip multiprocessors,\" IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 30, no. 4, p. 494, 2011.",
      "_id": "2912709"
    },
    {
      "text": "A. Ghiribaldi, D. Bertozzi, and S. M. Nowick, \"A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems,\" Proceedings-Design, Automation, and Test in Europe Conference and Exhibition, pp. 332-337, 2013.",
      "_id": "2280618"
    }
  ],
  "1900871": [
    {
      "text": "K. Aisopos et al. ARIADNE: Agnostic Reconfiguration in a Disconnected Network Environment. Proc. ACM PACT, pp. 298-309, Oct. 2011.",
      "_id": "2769256"
    },
    {
      "text": "S. R. Vangal et al. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS. IEEE JSSC, Vol. 43, No. 1, pp. 29-41, Jan. 2008.",
      "_id": "3410591"
    }
  ],
  "1900889": [
    {
      "text": "G. Hendry et al., \"Analysis of Photonic Networks for a Chip Multiprocessor Using Scientific Applications,\" Proc. 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS'2009, pp.104-113, May 2009.",
      "_id": "3129371"
    }
  ],
  "1900886": [
    {
      "text": "S. Ray and S. Malik, \"Effective abstraction for response proof of communication fabrics, www.princeton.edu/-sayakr/pub/nocs2014 longer.pdf,\"",
      "_id": "1900886"
    }
  ],
  "1900888": [
    {
      "text": "L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in HPCA, 2001.",
      "_id": "4453611"
    },
    {
      "text": "R. D. Mullins, A. F. West, and S. W. Moore, \"Low-latency virtualchannel routers for on-chip networks,\" in ISCA, 2004, pp. 188-197.",
      "_id": "4168353"
    },
    {
      "text": "S. M. Hassan and S. Yalamanchili, \"Centralized buffer router: A low latency, low power router for high radix nocs,\" in IEEE/ACM Intern. Symp. on Network on Chip, April 2013.",
      "_id": "2177999"
    },
    {
      "text": "M. N. Horak, S. M. Nowick, M. Carlberg, and U. Vishkin, \"A lowoverhead asynchronous interconnection network for gals chip multiprocessors,\" in Proc. of Symp. on Networks-on-Chip, 2010, pp. 43-50.",
      "_id": "2912709"
    },
    {
      "text": "I. Seitanidis, A. Psarras, G. Dimitrakopoulos, and C. Nicopoulos, \"Elastistore: An elastic buffer architecture for network-on-chip routers,\" in Proc. of Design Automation and Test in Europe (DATE), Mar. 2014.",
      "_id": "2001485"
    },
    {
      "text": "M. Kakoee, V. Bertacco, and L. Benini, \"A distributed and topologyagnostic approach for on-line noc testing,\" in IEEE/ACM Intern. Symp. on Networks on Chip (NoCS), May 2011, pp. 113-120.",
      "_id": "2685966"
    },
    {
      "text": "A. Strano and et al., \"Exploiting network-on-chip structural redundancy for a cooperative and scalable built-in self-test architecture,\" in DATE, 2011, pp. 661-666.",
      "_id": "2797162"
    },
    {
      "text": "S. R. Vangal and et al., \"An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS,\" IEEE JSSC, vol. 43, pp. 6-20, Jan. 2008.",
      "_id": "3410591"
    },
    {
      "text": "F. Gilabert and et al., \"Improved utilization of noc channel bandwidth by switch replication for cost-effective multi-processor systems-on-chip,\" in NOCS, 2010, pp. 165-172.",
      "_id": "2912727"
    },
    {
      "text": "S. Ma, N. Enright Jerger, and Z. Wang, \"Whole Packet Forwarding: Efficient Design of Fully Adaptive Routing Algorithms for Networkson-Chip,\" in HPCA, Feb. 2012, pp. 467-478.",
      "_id": "2567939"
    },
    {
      "text": "G. Michelogiannakis, J. Balfour, and W. J. Dally, \"Elastic buffer flow control for on-chip networks,\" in HPCA, 2009.",
      "_id": "3274274"
    }
  ],
  "1900860": [
    {
      "text": "L. Ramini, P.Grani, H. Fanken Tatenguem, A.Ghiribaldi, S. Bartolini and D. Bertozzi. Assessing the Energy Break-Even Point between an Optical NoC Architecture and an Aggressive Electronic Baseline. DATE'14: Design, Automation and Test in Europe, 2014.",
      "_id": "2001455"
    },
    {
      "text": "A. Hansson et al. Avoiding message-dependent deadlock in networkbased systems on chip. VLSI Design, 2007.",
      "_id": "3632245"
    },
    {
      "text": "F. Gilabert, M.E. Gomez, S. Medardoni, D. Bertozzi. Improved utilization of noc channel bandwidth by switch replication for cost-effective multi-processor systems-on-chip. NOCS 2010.",
      "_id": "2912727"
    },
    {
      "text": "S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, P. Paulin. Optical ring network-on-chip (ornoc): Architecture and design methodology. DATE 2011.",
      "_id": "2796931"
    },
    {
      "text": "S. Beamer, C. Sun, Y. Kwon, A. Joshi, C. Batten, V. Stojanovic, K. Asanovic. Re-architecting DRAM memory systems with monolithically integrated silicon photonics. ISCA '10.",
      "_id": "3083651"
    },
    {
      "text": "A Shacham, K. Bergman, L. P. Carloni, On the Design of a Photonic Network-on-Chip. NOCS 2007.",
      "_id": "3521040"
    },
    {
      "text": "A.Marongiu, P.Burgio, L.Benini. Fast and Lightweight Support for Nested Parallelism on Cluster-Based Embedded Many-Cores. DATE'12.",
      "_id": "2548417"
    },
    {
      "text": "G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu, J. Michel, L. C. Kimerling, and A. Agarwal, \"ATAC: a 1000-core cache-coherent processor with on-chip optical network\", in PACT'10, 2010.",
      "_id": "3008978"
    },
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A. N. Choudhary, \"Firefly: illuminating future network-on-chip with nanophotonics\", in ISCA, 2009, pp. 429-440.",
      "_id": "3303547"
    },
    {
      "text": "Stergios Stergiou, Federico Angiolini, Salvatore Carta, Luigi Raffo, Davide Bertozzi, Giovanni De Micheli. xpipes Lite: A Synthesis Oriented Design Library For Networks on Chips. DATE 2005: 1188-1193.",
      "_id": "3994484"
    },
    {
      "text": "S. Rodrigo et al., \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.",
      "_id": "2912723"
    },
    {
      "text": "Francisco Gilabert Villamn, et al.: \"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multiprocessor Systems-on-Chip\", NOCS 2010.",
      "_id": "2912727"
    }
  ],
  "2177992": [],
  "2177993": [
    {
      "text": "A. Carpenter, J. Hu, O. Kocabas, M. Huang, and H. Wu, \"Enhancing effective throughput for transmission line-based bus,\" in International Symposium on Computer Architecture. IEEE, 2012, pp. 165-176.",
      "_id": "2603269"
    }
  ],
  "2178002": [
    {
      "text": "M. Lodde, J. Flich, and M. Acacio, \"Heterogeneous noc design for efficient broadcast-based coherence protocol support,\" in Proc. of the 6th Intl, Symposium on Networks on Chip 2012, May 2012.",
      "_id": "2437744"
    },
    {
      "text": "J. E. Miller, H. Kasture, G. Kurian. III, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal, \"Graphite: A distributed parallel simulator for multicores,\" in The 16th IEEE Intl. Symp. on High-Performance Computer Architecture, January 2010.",
      "_id": "3050668"
    },
    {
      "text": "Z. Christi, M. Powell, and T. Vijaykumar, \"Optimizing replication, communication and capacity allocation in cmps,\" in Proc. of Intl Symposium on Computer Architecture, 2005.",
      "_id": "4031142"
    }
  ],
  "2177991": [
    {
      "text": "G. Van der Plas et al. \"Design Issues and Considerations for Low-Cost 3-D TSV IC Technology,\" Solid-State Circuits, IEEE Journal of, Volume : PP, Issue:99 On page(s): 1 15 ISSN : 0018-9200.",
      "_id": "2734388"
    },
    {
      "text": "A. Kumar et al. \"A 4.6Tbits/s 3.6GHz Single-Cycle NoC Router with a Novel Switch Allocator in 65nm CMOS,\" Proc. Int'l Conf. Computer Design (ICCD '07), pp. 63-70, Oct. 2007.",
      "_id": "3678172"
    }
  ],
  "1900883": [
    {
      "text": "M. Radetzki, C. Feng, X. Zhao, and A. Jantsch, \"Methods for fault tolerance in networks on chip,\" ACM Comput. Surv, vol. 44, pp. 1-35, 2012.",
      "_id": "2166871"
    },
    {
      "text": "R. Marculescu, U. Ogras, L. Peh, N. Jerger, and Y. Hoskote, \"Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 1, p. 3, 2009.",
      "_id": "3215582"
    },
    {
      "text": "T. Dumitra\u015f, S. Kerner, and R. M?arculescu, \"Towards on-chip faulttolerant communication,\" in Proceedings of the 2003 Asia and South Pacific Design Automation Conference, ser. ASP-DAC '03. New York, NY, USA: ACM, 2003, pp. 225-232.",
      "_id": "4251088"
    },
    {
      "text": "M. Pirretti, G. Link, R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. Irwin, \"Fault tolerant algorithms for network-on-chip interconnect,\" in VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on, feb. 2004, pp. 46-51.",
      "_id": "4172514"
    },
    {
      "text": "J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan, and C. Das, \"Design and analysis of an NoC architecture from performance, reliability and energy perspective,\" in Architecture for Networking and Communications Systems, 2005. ANCS 2005. Symposium on, 2005, pp. 173-182.",
      "_id": "3981113"
    },
    {
      "text": "D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. Das, \"Exploring fault-tolerant network-on-chip architectures,\" in Dependable Systems and Networks, 2006. DSN 2006. International Conference on, june 2006, pp. 93-104.",
      "_id": "3836132"
    },
    {
      "text": "D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw, and D. Sylvester, \"Vicis: A reliable network for unreliable silicon,\" in Proceedings of the 46th Annual Design Automation Conference, ser. DAC '09. New York, NY, USA: ACM, 2009, pp. 812-817.",
      "_id": "3254130"
    },
    {
      "text": "J. Diemer and R. Ernst, \"Back Suction: Service Guarantees for Latency-Sensitive On-Chip Networks,\" in The 4th ACM/IEEE International Symposium on Networks-on-Chip, 2010.",
      "_id": "2912705"
    }
  ],
  "1900885": [
    {
      "text": "J. Hestness, B. Grot, and S. W. Keckler, \"Netrace: dependency-driven trace-based network-on-chip simulation,\" in the 3rd International Workshop on Network on Chip Architectures. ACM, 2010, pp. 31-36.",
      "_id": "3097278"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks,\" in the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, 2009, pp. 255-266.",
      "_id": "3315502"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore, \"Low-latency virtual-channel routers for on-chip networks,\" in the 31st Annual International Symposium on Computer Architecture, 2004, p. 188.",
      "_id": "4168353"
    }
  ],
  "2177999": [
    {
      "text": "L. Chen and T. M. Pinkston, \"Worm-bubble flow control,\" in High Performance Computer Architecture (HPCA), 2013.",
      "_id": "2305186"
    },
    {
      "text": "C. Fallin, C. Craik, and O. Mutlu, \"Chipper: A low-complexity bufferless deflection router,\" in HPCA, 2011.",
      "_id": "2820520"
    },
    {
      "text": "B. Grot et al., \"Kilo-noc: A heterogeneous network-on-chip architecture for scalability and service guarantees,\" in ISCA, 2011.",
      "_id": "2854942"
    },
    {
      "text": "M. Hayenga, N. Jerger, and M. Lipasti, \"Scarab: A single cycle adaptive routing and bufferless network,\" in IEEE/ACM Microarchitecture, 2009.",
      "_id": "3315492"
    },
    {
      "text": "H. Matsutani et al., \"Prediction router: Yet another low latency on-chip router architecture,\" in HPCA 2009.",
      "_id": "3274273"
    },
    {
      "text": "H. Matsutani et al., \"Ultra fine-grained run-time power gating of on-chip routers for cmps,\" in Networks-on-Chip (NOCS), 2010.",
      "_id": "2912715"
    },
    {
      "text": "G. Michelogiannakis and W. Dally, \"Elastic buffer flow control for onchip networks,\" Computers, IEEE Transactions on, 2011.",
      "_id": "3274274"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks,\" in ACM SIGARCH Computer Architecture News, 2009.",
      "_id": "3303544"
    },
    {
      "text": "L.-S. Peh and W. Dally, \"A delay model and speculative architecture for pipelined routers,\" in HPCA 2001.",
      "_id": "4453611"
    },
    {
      "text": "R. Ramanujam et al., \"Design of a high-throughput distributed sharedbuffer noc router,\" in Networks-on-Chip (NOCS), 2010.",
      "_id": "2912722"
    }
  ],
  "2178001": [
    {
      "text": "F. Dubois, A. Sheibanyrad, F. Petrot, and M. Bahmani, \"Elevator-First: A deadlock-free distributed routing algorithm for vertically partially connected 3D-NoCs,\" IEEE Trans. Comput., vol. PP, no. 99, p. 2011.",
      "_id": "2231954"
    },
    {
      "text": "S. Vangal et al., \"An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS,\" in Proc. ISSCC, 2007.",
      "_id": "3704101"
    },
    {
      "text": "C. Fallin, G. Nazario, X. Yu, K. Chang, R. Ausavarungnirun, and O. Mutlu, \"MinBD: Minimally-buffered deflection routing for energyefficient interconnect,\" in Proc. NOCS, 2012.",
      "_id": "2437740"
    },
    {
      "text": "C. Sun et al. \"DSENT - A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,\" in Proc. NOCS, 2012.",
      "_id": "2437752"
    }
  ],
  "2177998": [
    {
      "text": "J. Oh, M. Prvulovic, and A. Zajic, \"Tlsync: Support for multiple fast barriers using on-chip transmission lines,\" in Computer Architecture (ISCA), 2011 38th Annual International Symposium on. IEEE, 2011, pp. 105-115.",
      "_id": "2854954"
    }
  ],
  "2178004": [
    {
      "text": "S. Murali and G. D. Mitcheli. Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings of DATE, 2004.",
      "_id": "4134772"
    },
    {
      "text": "W-T. Shen, C-H. Chao, Y-K. Lien, and A-Y. A. Wu. A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network. In Proceedings of NOCS, Princeton, United States, 2007. ACM.",
      "_id": "3521041"
    },
    {
      "text": "K. Srinivasan and K. S. Chatha. A Technique for Low Energy Mapping and Routing in Network-on-Chip Architectures. In Proceedings of ISLPED, San Diego, CA, 2005.",
      "_id": "4033916"
    }
  ],
  "1900893": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on Chips: A New SoC Paradigm,\" IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" in Proceedings of the 38th Design Automation Conference (DAC), Jun. 2001, pp. 684-689.",
      "_id": "4445857"
    },
    {
      "text": "M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli, \"Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design,\" in Proceedings of the 38th Design Automation Conference (DAC), Jun. 2001, pp. 667-672.",
      "_id": "4445955"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, and N. Borkar, \"A 5-GHz Mesh Interconnect for a Teraflops Processor,\" IEEE Micro, vol. 27, no. 5, pp. 51-61, Nov. 2007.",
      "_id": "3609769"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A Case for Bufferless Routing in On-Chip Networks,\" in Proceedings of the 36th International Symposium on Computer Architecture (ISCA), Jun. 2009, pp. 196-207.",
      "_id": "3303544"
    },
    {
      "text": "C. Fallin, C. Craik, and O. Mutlu, \"CHIPPER: A low-complexity bufferless deflection router,\" in Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb. 2011.",
      "_id": "2820520"
    },
    {
      "text": "S. M. Hassan and S. Yalamanchili, \"Centralized Buffer Router: A Low Latency, Low Power Router for High Radix NOCs,\" in Proceedings of the 7th ACM/IEEE International Symposium on Networks-on-Chip (NOCS), May 2013, pp. 118-125.",
      "_id": "2177999"
    },
    {
      "text": "G. Michelogiannakis and W. J. Dally, \"Elastic Buffer Flow Control for On-Chip Networks,\" Computers, IEEE Transactions on, vol. 62, no. 2, pp. 295-309, Feb. 2013.",
      "_id": "3274274"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers,\" in Proceedings of the 39th annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Dec. 2006, pp. 333-346.",
      "_id": "3887184"
    },
    {
      "text": "H. Jang, B. S. An, N. Kulkarni, K. H. Yum, and E. J. Kim, \"A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects,\" in Proceedings of the 6th ACM/IEEE International Symposium on Networks-on-Chip (NOCS), May 2012, pp. 193-200.",
      "_id": "2437742"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers,\" in Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA), Jan. 2001, pp. 255-266.",
      "_id": "4453611"
    }
  ],
  "1900887": [
    {
      "text": "J. Hu et al., \"Dyad: Smart routing for networks-on-chip.\" in DAC, 2004.",
      "_id": "4030729"
    },
    {
      "text": "P. Gratz et al., \"Regional congestion awareness for load balance in networks-on-chip.\" in HPCA, 2008.",
      "_id": "3480596"
    },
    {
      "text": "P. Lotfi-Kamran et al., \"BARP-a dynamic routing protocol for balanced distribution of traffic in nocs.\" in DATE, 2008.",
      "_id": "3465057"
    },
    {
      "text": "M. Ramakrishna et al., \"Gca: Global congestion awareness for load balance in networks-on-chip.\" in NOCS, 2013, pp. 1-8.",
      "_id": "2178006"
    },
    {
      "text": "T. D. Richardson et al., \"A hybrid soc interconnect with dynamic tdmabased transaction-less buses and on-chip networks.\" in VLSI Design, 2006, pp. 657-664.",
      "_id": "3907426"
    },
    {
      "text": "D. Park et al., \"MIRA: A multi-layered on-chip interconnect router architecture.\" in ISCA, 2008, pp. 251-261.",
      "_id": "3509420"
    },
    {
      "text": "J. Kim et al., \"A novel dimensionally-decomposed router for on-chip communication in 3d architectures.\" in ISCA, 2007, pp. 138-149.",
      "_id": "3699939"
    },
    {
      "text": "S. Akbari et al., \"Afra: A low cost high performance reliable routing for 3d mesh nocs.\" in DATE. IEEE, 2012.",
      "_id": "2548258"
    },
    {
      "text": "F. Dubois et al., \"Elevator-first: a deadlock-free distributed routing algorithm for vertically partially connected 3d-nocs,\" Computers, IEEE Transactions on, 2011.",
      "_id": "2231954"
    },
    {
      "text": "N. D. E. Jerger et al., \"Virtual circuit tree multicasting: A case for onchip hardware multicast support.\" in ISCA. IEEE, 2008, pp. 229-240.",
      "_id": "3509405"
    },
    {
      "text": "N. Agarwal et al., \"In-network snoop ordering (inso): Snoopy coherence on unordered interconnects.\" in HPCA, 2009, pp. 67-78.",
      "_id": "3274250"
    },
    {
      "text": "N. Barrow-Williams et al., \"A communication characterisation of splash-2 and parsec.\" in IISWC, 2009, pp. 86-97.",
      "_id": "3296790"
    },
    {
      "text": "F. Li et al., \"Design and management of 3d chip multiprocessors using network-in-memory.\" in ISCA, 2006, pp. 130-141.",
      "_id": "3874928"
    },
    {
      "text": "A. B. Kahng et al., \"Orion 2.0: A power-area simulator for interconnection networks.\" IEEE Trans. VLSI Syst., pp. 191-196, 2012.",
      "_id": "2513141"
    }
  ],
  "2178008": [
    {
      "text": "J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, V. Narayanan, M. S. Yousif, and C. R. Das. A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In Proc. Int'l Symp. Computer Architecture, pages 138-149. ACM, 2007.",
      "_id": "3699939"
    },
    {
      "text": "M. Ebrahimi, M. Daneshtalab, F. Farahnakian, J. Plosila, P. Liljeberg, M. Palesi, and H. Tenhunen. HARAQ: Congestion-aware learning model for highly adaptive routing algorithm in on-chip networks. In Proc. ACM/IEEE Int'l Symp. Networks-on-Chip, pages 19-26. IEEE, 2012.",
      "_id": "2437739"
    },
    {
      "text": "A. Kumar, L. S. Peh, P. Kundu, and N. K. Jha. Express virtual channels: Towards the ideal interconnection fabric. In Proc. Int'l Symp. Computer Architecture, pages 150-161, 2007.",
      "_id": "3699941"
    },
    {
      "text": "G. V. Varatkar and R. Marculescu. On-chip traffic modeling and synthesis for MPEG-2 video applications. IEEE Trans. Very Large Scale Integration Systems, 12(1):108-119, 2004.",
      "_id": "4119278"
    },
    {
      "text": "M. Modarressi, A. Tavakkol, and H. Sarbazi-Azad. Application-aware topology reconfiguration for on-chip networks. IEEE Trans. Very Large Scale Integration Systems, 19(11):2010-2022, 2011.",
      "_id": "2764956"
    },
    {
      "text": "A. B. Kahng, B. Li, L. S. Peh, and K. Samadi. ORION 2.0: A powerarea simulator for interconnection networks. IEEE Trans. Very Large Scale Integration Systems, 20(1):191 - 196, 2012.",
      "_id": "2513141"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu. Express cube topologies for on-chip interconnects. In Proc. IEEE Int'l Symp. High Performance Computer Architecture, pages 163-174. IEEE, 2009.",
      "_id": "3274264"
    }
  ],
  "2178010": [
    {
      "text": "A. Kumar, P. Kundu, A. P. Singh, L. Peh, N. K. Jha, \"A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS\", International Conference on Computer Design, 2007.",
      "_id": "3678172"
    },
    {
      "text": "S. Ma, N. E. Jerger, Z. Wang, \"Whole Packet Forwarding: Efficient Design of Fully Adaptive Routing Algorithms for Networks-on-Chip\", International Symposium on High-Performance Computer Architecture, 2012.",
      "_id": "2567939"
    },
    {
      "text": "R. Mullins, A. West, S. Moore, \"Low-Latency Virtual-Channel Routers for On-Chip Networks\", International Symposium on Computer Architecture, 2004.",
      "_id": "4168353"
    },
    {
      "text": "C. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. Yousif, C. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers\", International Symposium on Microarchitecture, 2006.",
      "_id": "3887184"
    },
    {
      "text": "L. Peh, W. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", International Symposium on High-Performance Computer Architecture, 2001.",
      "_id": "4453611"
    },
    {
      "text": "Y. Xu, B. Zhao, Y. Zhang, J. Yang, \"Simple Virtual Channel Allocation for High Throughput and High Frequency On-chip Routers\", International Symposium on High-Performance Computer Architecture, 2010.",
      "_id": "3050681"
    },
    {
      "text": "G. Gill, S. S. Attarde, G. Lacourba, S. Nowick, \"A Low-Latency Adaptive Asynchronous Interconnection Network Using Bi-Modal Router Nodes\", International Symposium on Networks on Chip, 2011. Arizona State University, \"Predictive Technology Model (PTM)\", http://www.eas.asu.edu/ptm/.",
      "_id": "2685962"
    }
  ],
  "1900872": [
    {
      "text": "A. Bakhoda et al., \"Throughput-effective on-chip networks for manycore accelerators,\" in MICRO 2010., Dec., pp. 421-432.",
      "_id": "3097264"
    },
    {
      "text": "C. Fallin et al., \"Minbd: Minimally-buffered deflection routing for energy-efficient interconnect,\" in NoCS 2012, May, pp. 1-10.",
      "_id": "2437740"
    },
    {
      "text": "D. W. et al., \"On-chip interconnection architecture of the tile processor,\" Micro, IEEE, vol. 27, no. 5, pp. 15-31, Sept.-Oct. 2007.",
      "_id": "3609802"
    },
    {
      "text": "C. Fallin et al., \"Chipper: A low-complexity bufferless deflection router,\" in HPCA 2011., Feb., pp. 144-155.",
      "_id": "2820520"
    },
    {
      "text": "P. Gratz et al., \"Regional congestion awareness for load balance in networks-on-chip,\" in HPCA 2008., pp. 203-214.",
      "_id": "3480596"
    },
    {
      "text": "M. Hayenga et al., \"Scarab: A single cycle adaptive routing and bufferless network,\" in MICRO 2009., Dec., pp. 244-254.",
      "_id": "3315492"
    },
    {
      "text": "G. Michelogiannakis et al., \"Evaluating bufferless flow control for onchip networks,\" in NOCS 2010., May, pp. 9-16.",
      "_id": "2912717"
    },
    {
      "text": "T. Moscibroda et al., \"A case for bufferless routing in on-chip networks,\" in ISCA 2009.",
      "_id": "3303544"
    },
    {
      "text": "C. Sun et al., \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,\" in NoCS 2012., May, pp. 201-210.",
      "_id": "2437752"
    },
    {
      "text": "M. Thottethodi et al., \"Self-Tuned Congestion Control for Multiprocessor Networks,\" in HPCA 2001., pp. 107-118.",
      "_id": "4453615"
    }
  ],
  "2177994": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" in Proceedings of Design Automation Conference (DAC), June 2001, pp. 684-689.",
      "_id": "4445857"
    },
    {
      "text": "A. Ganguly, K. Chang, S. Deb, P. Pande, B. Belzer, and C. Teuscher, \"Scalable hybrid wireless network-on-chip architectures for multi-core systems,\" IEEE Transactions on Computers, vol. 60, pp. 1485-1502, August 2010.",
      "_id": "2755033"
    },
    {
      "text": "M. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and S. Tam, \"CMP network-on-chip overlaid with multi-band RFinterconnect IEEE International Symposium on High Performance Computer Architecture, pp. 191-202, February 2008.",
      "_id": "3480589"
    },
    {
      "text": "C. Wang, W-H. Hu, and N. Bagherzadeh, \"A wireless network-onchip design for multicore platforms,\" in 19th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), Feb. 2011, pp. 409-416.",
      "_id": "2876601"
    }
  ],
  "1900880": [],
  "1900890": [],
  "1900892": [
    {
      "text": "N. Jiang and et al. A detailed and flexible cycle-accurate network-onchip simulator. In 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 86-96, 2013.",
      "_id": "2346444"
    },
    {
      "text": "R. Marculescu and P. Bogdan. The chip is the network: Toward a science of network-on-chip design. Foundations and Trends in Electronic Design Automation, 2(4):371-461, 2009.",
      "_id": "3172575"
    },
    {
      "text": "M. Schoeberl, F. Brandner, J. Sparso, and E. Kasapaki. A statically scheduled time-division-multiplexed network-on-chip for real-time systems. In Networks on Chip (NoCS), 2012 Sixth IEEE/ACM International Symposium on, pages 152-160, May 2012.",
      "_id": "2437751"
    },
    {
      "text": "Y. K. Xue and et al. Disease diagnosis-on-a-chip large scale networkson-chip based multicore platform for protein folding analysis. In Design Automation Conference, June 2014.",
      "_id": "1903948"
    }
  ],
  "2177997": [
    {
      "text": "W. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" in Proc. of DAC, 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new soc paradigm Computer, vol. 35, no. 1, pp. 70 -78, Jan 2002.",
      "_id": "4318618"
    },
    {
      "text": "C. A. Zeferino, M. E. Kreutz, and A. A. Susin, \"Rasoc: A router softcore for networks-on-chip,\" in Proc. of DATE, 2004.",
      "_id": "4134900"
    },
    {
      "text": "M. Bakhouya, S. Suboh, J. Gaber, and T. El-Ghazawi, \"Analytical modeling and evaluation of on-chip interconnects using network calculus in Proc. of NOCS, 2009.",
      "_id": "3129356"
    }
  ],
  "2177996": [
    {
      "text": "W. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" in Proc. Design Automation Conference (DAC), Las Vegas, 2001, pp. 684-689.",
      "_id": "4445857"
    },
    {
      "text": "N. Agarwal, T. Krishna, L-S. Peh, and N. Jha, \"GARNET: A detailed on-chip network model inside a full-system simulator,\" in Proc. International Symposium on Performance Analysis of Systems and Software (ISPASS), Boston, 2009, pp. 33-42.",
      "_id": "3307437"
    },
    {
      "text": "Y. Ben-Itzhak, E. Zahavi, I. Cidon, and A. Kolodny, \"NoCs simulation framework for OMNeT++,\" in Proc. International Symposium on Networks on Chip (NOCS), Pittsburgh, 2011, pp. 265-266.",
      "_id": "2685950"
    },
    {
      "text": "A. Kahng, L. Bin, P. Li-Shiuan, and K. Samadi, \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,\" in Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE), Nice, 2009, pp. 423-428.",
      "_id": "3254807"
    },
    {
      "text": "P. Wolkotte, P. Holzenspies, and G. Smit, \"Fast, Accurate and Detailed NoC Simulations,\" in Symposium on Networks-on-Chip (NOCS), Princeton, 2007, pp. 323-332.",
      "_id": "3521045"
    }
  ],
  "1900863": [
    {
      "text": "A. Joshi et al., \"Silicon-photonic clos networks for global on-chip communication,\" in NOCS, 2009.",
      "_id": "3129374"
    },
    {
      "text": "Y. Pan et al., \"Firefly: illuminating future network-on-chip with nanophotonics,\" in ISCA, 2009.",
      "_id": "3303547"
    },
    {
      "text": "M. J. Cianchetti, J. C. Kerekes, and D. H. Albonesi, \"Phastlane: a rapid transit optical routing network,\" in ISCA, 2009.",
      "_id": "3303528"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. P. Carloni, \"On the design of a photonic network-on-chip,\" in NOCS, 2007, pp. 53-64.",
      "_id": "3521040"
    },
    {
      "text": "L. Zhou and A. K. Kodi, \"PROBE: Prediction-based optical bandwidth scaling for energy-efficient NoCs,\" in NOCS, 2013.",
      "_id": "2178011"
    },
    {
      "text": "C. Nitta, M. Farrens, and V. Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks,\" in Proc. HPCA, 2011, pp. 122-131.",
      "_id": "2820544"
    },
    {
      "text": "D. Ding et al., \"O-router: An optical routing framework for low power on-chip silicon nano-photonic integration,\" in Proc. DAC, July 2009, pp. 264-269.",
      "_id": "3153934"
    },
    {
      "text": "J. Chan et al., \"Physical-layer modeling and system-level design of chipscale photonic interconnection networks,\" Trans. Comp.-Aided Des. Integ. Cir. Sys., vol. 30, no. 10, pp. 1507-1520, Oct. 2011.",
      "_id": "2755156"
    },
    {
      "text": "G. Hendry et al., \"Vandal: A tool for the design specification of nanophotonic networks,\" in Proc. DATE, 2011, pp. 1-6.",
      "_id": "2797015"
    }
  ],
  "2178003": [
    {
      "text": "D. Greenfield, A. Banerjee, J. G. Lee, and S. Moore. Implications of Rent's rule for NoC design and its fault-tolerance. In proceedings of first international symposium of networks-on-chip (NOCS), pp. 283-294, 2007.",
      "_id": "3521026"
    },
    {
      "text": "R. Manevich, I. Walter, I. Cidon, and A. Kolodny. Best of both worlds: A bus-enhanced NoC (BENoC). In proceeding of the 3rd international symposium on networks-on-chip (NOCS), pp. 173-182, 2009.",
      "_id": "3129384"
    },
    {
      "text": "M. Li, Q. A. Zeng, and W. B. Jone. DyXY: A proximity congestionaware deadlock-free dynamic routing method for network on chip. In Proceedings of the 43rd annual Design Automation Conference, pp. 849-852, 2006.",
      "_id": "3731662"
    },
    {
      "text": "J.Hu and R. Marculescu. DyAD: Smart routing for networks on chip. In proceedings of the 41st annual design automation conference (DAC) -263, 2004.",
      "_id": "4030729"
    },
    {
      "text": "P. Gratz, B. Grot, and S.W. Keckler. Regional congestion awareness for load balance in networks-on-chip. In preceedings of the 14th international symposium on high-performance computer architecture (HPCA), pp. 203-214, 2008.",
      "_id": "3480596"
    },
    {
      "text": "R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das. Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. In proceedings of the 15th international symposium on highperformance computer architecture (HPCA), pp. 175-186, 2009.",
      "_id": "3274256"
    },
    {
      "text": "U. Y. Ogras and R. Marculescu. 'It's a small world after all': NoC performance optimization via long-range link insertion. IEEE Transactions on very large scale integration (VLSI) systems, vol 14(7), pp. 693-706, 2006.",
      "_id": "3810350"
    },
    {
      "text": "Y. Ben-Itzhak, E. Zahavi, I. Cidon, and A. Kolodny. NoCs Simulation Framework for OMNeT++. In proceedings of the 5th International on networks-on-chip (NOCS), pp. 265-266, 2011. OMNeT++ network simulation framework - http://www.omnetpp.org .",
      "_id": "2685950"
    }
  ],
  "2178006": [
    {
      "text": "J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das, \"A low latency router supporting adaptivity for on-chip interconnects,\" in DAC, 2005.",
      "_id": "3891501"
    },
    {
      "text": "M. Li, Q.-A. Zeng, and W.-B. Jone, \"DyXY: A proximity congestionaware deadlock-free dynamic routing method for network on chip,\" in DAC, 2006.",
      "_id": "3731662"
    },
    {
      "text": "J. Hu and R. Marculescu, \"DyAD smart routing for networks-on-chip in DAC, 2004.",
      "_id": "4030729"
    },
    {
      "text": "P. Gratz, B. Grot, and S. Keckler, \"Regional congestion awareness for load balance in networks-on-chip,\" in HPCA, February 2008.",
      "_id": "3480596"
    },
    {
      "text": "S. Ma, N. Enright Jerger, and Z. Wang, \"DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-onchip in ISCA, 2011.",
      "_id": "2854947"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, \"Express virtual channels: Towards the ideal interconnection fabric,\" in ISCA, 2007.",
      "_id": "3699941"
    }
  ],
  "2437734": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor,\" IEEE Micro, vol. 27, pp. 51-61, September 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. D. Owens,W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, and L.-S. Peh, \"Research challenges for on-chip interconnection networks,\" IEEE Micro, vol. 27, no. 5, pp. 96-108, 2007.",
      "_id": "3609787"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in HPCA, 2001, pp. 255-266.",
      "_id": "4453611"
    },
    {
      "text": "R. D. Mullins, A. West, and S. W. Moore, \"Low-latency virtual-channel routers for on-chip networks,\" in ISCA, 2004, pp. 188-197.",
      "_id": "4168353"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi, \"Orion 2.0: a fast and accurate noc power and area model for early-stage design space exploration,\" in Proceedings of the Conference on Design, Automation and Test in Europe, ser. DATE '09, 2009, pp. 423-428.",
      "_id": "3254807"
    },
    {
      "text": "L. Shang, L.-S. Peh, and N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks,\" in HPCA, 2003, pp. 91-102.",
      "_id": "4268631"
    },
    {
      "text": "S. E. Lee and N. Bagherzadeh, \"A variable frequency link for a power-aware network-on-chip (noc),\" Integration, vol. 42, no. 4, pp. 479-485, 2009.",
      "_id": "3185257"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, \"Express virtual channels: towards the ideal interconnection fabric,\" in ISCA, 2007, pp. 150-161.",
      "_id": "3699941"
    },
    {
      "text": "A. Kumar, L.-S. Peh, and N. K. Jha, \"Token flow control,\" in Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO 41. Washington, DC, USA: IEEE Computer Society, 2008, pp. 342-353.",
      "_id": "3521692"
    }
  ],
  "2178000": [
    {
      "text": "B. Feero and P. P. Pande. Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation. IEEE Transactions on Computers, 58(1):32-45, Jan. 2009.",
      "_id": "3215392"
    },
    {
      "text": "J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, N. Vijaykrishnan, M. Yousif, and C. Das. A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures. In Proceedings of the International Symposium on Computer Architecture (ISCA'07), pages 138-149, 2007.",
      "_id": "3699939"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, and M. Kandemir. Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. In Proceedings of the International Symposium on Computer Architecture (ISCA'06), pages 130-141, June 2006.",
      "_id": "3874928"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, and M. Kandemir. Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. In Proceedings of the International Symposium on Computer Architecture (ISCA'06), pages 130-141, 2006.",
      "_id": "3874928"
    },
    {
      "text": "H. Matsutani, Y. Take, D. Sasaki, M. Kimura, Y. Ono, Y. Nishiyama, M. Koibuchi, T. Kuroda, and H. Amano. A Vertical Bubble Flow Network using Inductive-Coupling for 3-D CMPs. In Proceedings of the International Symposium on Networks-on-Chip (NOCS'11), pages 49-56, May 2011.",
      "_id": "2685971"
    },
    {
      "text": "D. Park, S. Eachempati, R. Das, A. K. Mishra, V. Narayanan, Y. Xie, and C. R. Das. MIRA: A Multi-layered On-Chip Interconnect Router Architecture. In Proceedings of the International Symposium on Computer Architecture (ISCA'08), pages 251-261, 2008.",
      "_id": "3509420"
    },
    {
      "text": "V. F. Pavlidis and E. G. Friedman. 3-D Topologies for Networks-on-Chip. IEEE Transactions on Very Large Scale Integration Systems, 15(10):1081-1090, Oct. 2007.",
      "_id": "3630825"
    },
    {
      "text": "T. D. Richardson, C. Nicopoulos, D. Park, V. Narayanan, Y. Xie, C. Das, and V. Degalahal. A Hybrid SoC Interconnect with Dynamic TDMABased Transaction-Less Buses and On-Chip Networks. In Proceedings of International Conference on VLSI Design (VLSID'06), pages 657-664, Jan. 2006.",
      "_id": "3907426"
    }
  ],
  "2437741": [
    {
      "text": "R. Das et al., \"Design and evaluation of a hierarchical onchip interconnect for next-generation CMPs,\" in Proc. of the 15th Intl Symp on High Performance Computer Architecture, feb. 2009, pp. 175-186.",
      "_id": "3274256"
    },
    {
      "text": "A. Kahng et al., \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,\" in Design, Automation Test in Europe Conference, April 2009, pp. 423-428.",
      "_id": "3254807"
    },
    {
      "text": "M. M. Kim et al., \"Polymorphic On-Chip Networks,\" in Proc. of ISCA, 2008, pp. 101-112.",
      "_id": "3509407"
    },
    {
      "text": "Y.-C. Lan et al., \"BiNoC: A bidirectional NoC architecture with dynamic self-reconfigurable channel,\" in Proc. of the 3rd Intl Symp on Networks-on-Chip, 2009, pp. 266-275.",
      "_id": "3129382"
    },
    {
      "text": "A. K. Mishra, N. Vijaykrishnan, and C. R. Das, \"A case for heterogeneous on-chip interconnects for CMPs,\" in Proc. of the 38th Intl Symposium on Computer architecture, 2011, pp. 389-400.",
      "_id": "2854952"
    },
    {
      "text": "C. A. Nicopoulos et al., \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers,\" in Intl Symp on Microarchitecture, 2006, pp. 333-346.",
      "_id": "3887184"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers,\" in Proc. of the 7th International Symposium on High-Performance Computer Architecture, 2001, p. 255.",
      "_id": "4453611"
    }
  ],
  "2178009": [
    {
      "text": "Y. Qian, Z. Lu, and W. Dou. Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip. In Proceedings of The 3rd ACM/IEEE International Symposium on Networks-on-Chip (NOCS'09), San Diego, CA, May 2009.",
      "_id": "3129388"
    }
  ],
  "2178005": [
    {
      "text": "R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs,\" in High Performance Comp. Arch., Feb. 2009, pp. 175-186.",
      "_id": "3274256"
    },
    {
      "text": "N. Nikitin, J. de San Pedro, J. Carmona, and J. Cortadella, \"Analytical performance modeling of hierarchical interconnect fabrics,\" in International Symposium on Networks-on-Chip, May 2012, pp. 107-114.",
      "_id": "2437747"
    }
  ],
  "2437735": [
    {
      "text": "R. Marculescu and P. Bogdan, \"The Chip Is the Network:Toward a Science of Network-on-Chip Design,\" Foundations and Trends in Electronic Design Automation, Vol. 2, No 4, pp 371-461, 2009.",
      "_id": "3172575"
    },
    {
      "text": "U.Y. Ogras et al.,\"Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip,\" IEEE Trans. on VLSI Syst., vol. 17, Issue 13, pp. 330-341, 2009.",
      "_id": "3224299"
    }
  ],
  "2437737": [
    {
      "text": "T. Bjerregaard, and S. Mahadevan, \"A survey of research and practices of Network-on-Chip,\" ACM Computing Surveys, Vol.38, March 2006.",
      "_id": "3763265"
    },
    {
      "text": "Q. Yu, and P. Ampadu, \"Transient and permanent error co-management method for reliable Networks-on-Chip,\" NOCS, pp. 145-154, May 2011.",
      "_id": "2912730"
    }
  ],
  "2437742": [
    {
      "text": "A. K. Mishra, X. Dong, G. Sun, Y. Xie, N. Vijaykrishnan, and C. R. Das, \"Architecting On-Chip Interconnects for Stacked 3D STT-RAM Caches in CMPs,\" in Proceedings of ISCA, 2011.",
      "_id": "2854951"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers,\" in Proceedings of HPCA, 2001.",
      "_id": "4453611"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi, \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration,\" in Proceedings of DATE, 2009.",
      "_id": "3254807"
    }
  ],
  "2437743": [
    {
      "text": "H. Lee, N. Chang, U. Ogras, and R Marculescu, \"On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus and network-on-chip approaches,\" ACM Trans. DAES, vol. 12, pp. 1-20, 2007.",
      "_id": "3628564"
    },
    {
      "text": "J. Hu, and R. Marculescu, \"Energy-Aware Mapping for Tile-Based NoC Architectures Under Performance Constraints,\" In Proc. ASPDAC, pp. 233-239, 2003.",
      "_id": "4251109"
    },
    {
      "text": "G. De Micheli, C. Seiculescu, S. Murali, L. Benini, F. Angiolini, and A. Pulli, \"Networks on Chips: from Research to Products,\" In Proc. DAC, pp. 300-305, 2010.",
      "_id": "2932296"
    },
    {
      "text": "K. Samadi, A. Kahng, B. Li, and L. Peh, \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration,\" In Proc. GSRC Annual Symp, 2008.",
      "_id": "3254807"
    },
    {
      "text": "C. Seiculescu, S. Murali, L. Benini and G. De Micheli, \"A Method to Remove Deadlocks in Networks-on-Chips with Wormhole Flow Control,\" In Proc. DATE, March 2010.",
      "_id": "3033142"
    },
    {
      "text": "S. Murali, and G. De Micheli, \"Sunmap: A Tool for Automatic Topology Selection and Generation for NoCs,\" In Proceedings DAC, pp. 914-919, 2004.",
      "_id": "4134087"
    },
    {
      "text": "C. Seiculescu, S. Murali, L. Benini, and G. De Micheli, \"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips,\" IEEE Trans. CAD of Integr. Circuits Syst, vol.29, no.12, pp.1987-2000, 2010.",
      "_id": "3254927"
    },
    {
      "text": "J. Hu, and R. Marculescu, \"Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints,\" In Proc. ASPDAC, pp. 233-239, 2003.",
      "_id": "4251109"
    },
    {
      "text": "K. Srinivasan, K.S. Chatha, \"A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures,\" In Proc. DATE, 2006.",
      "_id": "3834212"
    }
  ],
  "2437746": [
    {
      "text": "P. Abad et al. Topaz: An open-source interconnection network simulator for chip multiprocessors and supercomputers. In Intl Symposium on Networks-on-Chip, NOCS '12, 2012.",
      "_id": "2437733"
    },
    {
      "text": "N. Barrow-Williams, C. Fensch, and S. Moore. A communication characterisation of Splash-2 and Parsec. In IEEE Intl Symposium on Workload Characterization, IISWC 2009, pages 86-97, oct. 2009.",
      "_id": "3296790"
    },
    {
      "text": "G. Kurian et al. ATAC: a 1000-core cache-coherent processor with on-chip optical network. In Intl Conference on Parallel Architectures and Compilation Techniques, PACT '10, pages 477-488, 2010.",
      "_id": "3008978"
    },
    {
      "text": "J. E. Miller et al. Graphite: A distributed parallel simulator for multicores. In Intl Symposium on High-Performance Computer Architecture, 2010.",
      "_id": "3050668"
    },
    {
      "text": "M. K. Papamichael, J. C. Hoe, and O. Mutlu. FIST: A fast, lightweight, fpga-friendly packet latency estimator for noc modeling in full-system simulations. In Intl Symposium on Networks-on-Chip, NOCS '11, 2011.",
      "_id": "2685974"
    }
  ],
  "2178007": [
    {
      "text": "V. Todorov, D. Mueller-Gritschneder, H. Reinig, and U. Schlichtmann, \"A Spectral Clustering Approach to Application-Specific Network-on-Chip Synthesis,\" in Design, Automation and Test in Europe (DATE), Mar. 2013. Fig. 7. Smartphone NoC Topology Graph for Greedy RPA .",
      "_id": "2280820"
    },
    {
      "text": "A. Hansson, K. Goossens, and A. R\u01cedulescu, \"A unified approach to constrained mapping and routing on network-on-chip architectures",
      "_id": "3990703"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, and G. Konjevod, \"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks,\" in ICCAD '05, 2005.",
      "_id": "4013833"
    },
    {
      "text": "S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. D. Micheli, and L. Raffo, \"Designing application-specific networks on chips with floorplan information,\" in IEEE/ACM International Conference on Computer-Aided Design (ICCAD). New York, NY, USA: ACM, 2006, pp. 355-362.",
      "_id": "3854914"
    },
    {
      "text": "G. N. Khan and A. Tino, \"Synthesis of NoC Interconnects for Custom MPSoC Architectures,\" in IEEE Computer Society, ser. 6th International Symposium on Networks-on-Chip, March 2012.",
      "_id": "2437743"
    },
    {
      "text": "U. Y. Ogras, P. Bogdan, and R. Marculescu, \"An analytical approach for network-on-chip performance analysis,\" Trans. Comp-Aided Des. Integ. Cir. Sys., 2010.",
      "_id": "2995792"
    }
  ],
  "2437736": [
    {
      "text": "R. Emery, A. Yakovlev, and G. Chester, \"Connection-centric network for spiking neural networks,\" in 2009 3rd ACM/IEEE International Symposium on NoC, 2009, pp. 144-152.",
      "_id": "3129364"
    },
    {
      "text": "R. Das et al, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs,\" in 2009 IEEE 15th International Symposium on HPCA, 2009, pp. 175-186.",
      "_id": "3274256"
    },
    {
      "text": "K. Lee, S.-J. Lee, and H.-J. Yoo, \"Low-power network-on-chip for high-performance SoC design,\" IEEE Transactions on VLSI Systems, vol. 14, no. 2, pp. 148-160, Feb. 2006.",
      "_id": "3810329"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: a new SoC paradigm,\" Computer, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    }
  ],
  "2437744": [
    {
      "text": "E. Bolotin, Z. Guz, I. Cidon, R. Ginosar, and A. Kolodny, \"The Power of Priority: Noc Based Distributed Cache Coherency,\" In Proc. of the 1st International Symposium on Networks-on-Chip, pp. 117-126, 2007.",
      "_id": "3521012"
    },
    {
      "text": "J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald III, N. Beckmann, C. Celio, J. Eastep and A. Agarwal, \"Graphite: A Distributed Parallel Simulator for Multicores\", The 16th IEEE International Symposium on High-Performance Computer Architecture, Jan 2010.",
      "_id": "3050668"
    },
    {
      "text": "M. Zhang and K. Asanovi\u0107, \"Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors,\" In Proc. of the 32nd International Symposium on Computer Architecture, pp. 336-345, 2005.",
      "_id": "4031180"
    }
  ],
  "2437750": [
    {
      "text": "Z. Lu, M. Liu and A. Jantsch. Layered Switching for Networks on Chip. In Proceedings of the 44th Design Automation Conference (DAC'07), June 2007.",
      "_id": "3552895"
    }
  ],
  "2437751": [
    {
      "text": "T. Bjerregaard and J. Spars\u00f8, \"A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip,\" in Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE Computer Society Press, 2005, pp. 1226-1231.",
      "_id": "3994262"
    },
    {
      "text": "D. Wiklund and D. Liu, \"SoCBUS: Switched network on chip for hard real time embedded systems,\" in International Parallel and Distributed Processing Symposium (IPDPS'03). Los Alamitos, CA, USA: IEEE Computer Society, 2003, p. 78a.",
      "_id": "4283376"
    },
    {
      "text": "K. Goossens and A. Hansson, \"The AEthereal network on chip after ten years: Goals, evolution, lessons, and future,\" in Proceedings of the 47th ACM/IEEE Design Automation Conference (DAC 2010), 2010, pp. 306 -311.",
      "_id": "2932237"
    },
    {
      "text": "A. Hansson, M. Subburaman, and K. Goossens, \"aelite: a flit-synchronous network on chip with composable and predictable services,\" in Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2009), Leuven, Belgium, 2009, pp. 250-255.",
      "_id": "3254784"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch, \"The nostrum backbone-a communication protocol stack for networks on chip,\" in Proceedings of the 17th International Conference on VLSI Design, 2004, pp. 693-696.",
      "_id": "4195046"
    },
    {
      "text": "P. T. Wolkotte, G. J. Smit, G. K. Rauwerda, and L. T. Smit, \"An energy-efficient reconfigurable circuit switched network-on-chip,\" in Proc. Int'l Parallel and Distributed Processing Symposium (IPDPS), April 2005.",
      "_id": "4029938"
    },
    {
      "text": "R. Stefan, A. Molnos, A. Ambrose, and K. Goossens, \"A TDM NoC supporting QoS, multicast, and fast connection set-up,\" in Proceedings of the Design, Automation and Test in Europe Conference (DATE 2012), 2012.",
      "_id": "2548496"
    },
    {
      "text": "C. Paukovits and H. Kopetz, \"Concepts of switching in the time-triggered network-on-chip,\" in Proceedings of the 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2008), August 2008, pp. 120-129.",
      "_id": "3533212"
    },
    {
      "text": "A. Hansson, K. Goossens, and A. Radulescu, \"A unified approach to mapping and routing on a network-on-chip for both best-effort and guaranteed service traffic,\" VLSI Design, vol. 2007, p. 16, 2007.",
      "_id": "3632246"
    }
  ],
  "2437755": [
    {
      "text": "B. Grot, S. Keckler, and O. Mutlu. Preemptive Virtual Clock: A Flexible, Efficient, and Cost-effective QoS Scheme for Networks-on-Chip. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, pages 268-279. ACM, 2009.",
      "_id": "3315485"
    },
    {
      "text": "A. Hansson, K. Goossens, and M. Bekooij. CoMPSoC: A Template for Composable and Predictable Multi-processor System on Chips. In Transactions on Design Automation of Electronic Systems, pages 1-24, 2009.",
      "_id": "3221996"
    },
    {
      "text": "J. W. Lee, M. C. Ng, and K. Asanovic. Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks. In Proceedings of the 35th Annual International Symposium on Computer Architecture, pages 89-100. IEEE, 2008.",
      "_id": "3509412"
    }
  ],
  "2437747": [
    {
      "text": "S. Vangal et al., \"An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS,\" in Solid-State Circuits, feb. 2007, pp. 98-589.",
      "_id": "3704101"
    },
    {
      "text": "R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs,\" in High Performance Comp. Arch., feb. 2009, pp. 175-186.",
      "_id": "3274256"
    },
    {
      "text": "U. Ogras, P. Bogdan, and R. Marculescu, \"An analytical approach for network-on-chip performance analysis,\" Computer-Aided Design of Integrated Circuits and Systems, vol. 29, pp. 2001-2013, dec. 2010.",
      "_id": "2995792"
    },
    {
      "text": "Y. Ben-Itzhak, I. Cidon, and A. Kolodny, \"Delay analysis of wormhole based heterogeneous NoC,\" in NOCS'11, may 2011, pp. 161-168.",
      "_id": "2685949"
    },
    {
      "text": "S. Foroutan, Y. Thonnart, R. Hersemeule, and A. Jerraya, \"An analytical method for evaluating network-on-chip performance,\" in Design, Automation Test in Europe, march 2010, pp. 1629-1632.",
      "_id": "3032959"
    }
  ],
  "2685947": [
    {
      "text": "G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu, J. Michel, L. C. Kimerling, A. Agarwal, \"Atac: a 1000-core cache-coherent processor with on-chip optical network\", <em>Proc. PACT</em>, pp. 477-488, 2010.",
      "_id": "3008978"
    },
    {
      "text": "R. W. Morris, A. K. Kodi, \"Power-efficient and high-performance multi-level hybrid nanophotonic interconnect for multicores\", <em>Proc. NOCS</em>, pp. 207-214, 2010.",
      "_id": "2912718"
    },
    {
      "text": "A. Shacham, K. Bergman, L. P. Carloni, \"The case for low-power photonic networks on chip\", <em>Proc. of DAC</em>, pp. 132-135, 2007.",
      "_id": "3552934"
    },
    {
      "text": "A. Shacham, K. Bergman, L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>IEEE Trans. Computers</em>, vol. 57, no. 9, pp. 1246-1260, 2008.",
      "_id": "3427704"
    },
    {
      "text": "Y. Xu, Y. Du, B. Zhao, X. Zhou, Y. Zhang, J. Yang, \"A low-radix and low-diameter 3d interconnection network design\", <em>Proc. of HPCA</em>, pp. 30-42, 2009.",
      "_id": "3274287"
    },
    {
      "text": "J. Xue, A. Garg, B. Ciftcioglu, J. Hu, S. Wang, I. Savidis, M. Jain, R. Berman, P. Liu, M. C. Huang, H. Wu, E. G. Friedman, G. Wicks, D. Moore, \"An intra-chip free-space optical interconnect\", <em>Proc. of ISCA</em>, pp. 94-105, 2010.",
      "_id": "3083719"
    },
    {
      "text": "X. Zhang, A. Louri, \"A multilayer nanophotonic interconnection network for on-chip many-core communications\", <em>Proc. of DAC</em>, pp. 156-161, 2010.",
      "_id": "2932363"
    }
  ],
  "2437753": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on chips: A new soc paradigm.,\" IEEE Computer, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch, \"The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip,\" in Proc. International Conference on VLSI Design, 2004.",
      "_id": "4195046"
    },
    {
      "text": "F. G. Moraes, N. Calazans, A. Mello, L. Mller, and L. Ost, \"Hermes: an infrastructure for low area overhead packet-switching networks on chip,\" The VLSI Journal, vol. 8, no. 1, 2004.",
      "_id": "4094295"
    }
  ],
  "2177995": [
    {
      "text": "E. Rijpkema et al., \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip,\" in Proc. of DATE'03, pp. 350-355, 2003.",
      "_id": "4258604"
    },
    {
      "text": "Z. Zhen, A. Greiner, S. Taktak, \"A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip\", DAC, pp. 441-446, 2008.",
      "_id": "3363162"
    },
    {
      "text": "D. Fick. A. DeOrio, G. Chen, v. Bertacco, D. Sylverster, D.Blaauw, \"A highly resilient routing algorithm for fault-tolerant NoCs\", in Proc. of DATE, pp. 21-26, 2009.",
      "_id": "3254749"
    },
    {
      "text": "M. Ebrahimi, M. Daneshtalab, F. Farahnakian, P. Liljeberg, J. Plosila, M. Palesi, and H. Tenhunen, \"HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks in Proc of NOCS, pp. 19-26, 2012.",
      "_id": "2437739"
    },
    {
      "text": "M. Koibuchi, H. Matsutani, H. Amano, T.M. Pinkston, \"A Lightweight Fault-Tolerant Mechanism for Network-on-Chip\", in Proc. of NoCS -22, 2008.",
      "_id": "3332689"
    }
  ],
  "2437733": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: on-chip interconnection networks,\" Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), pp. 684-689.",
      "_id": "4445857"
    },
    {
      "text": "M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, and A. Scandurra, \"Spidergon: a novel on-chip communication network,\" in International Symposium on System-on-Chip, 2004, vol. 50, no. 2, pp. 15-22.",
      "_id": "4172309"
    },
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, \"GARNET: A detailed on-chip network model inside a full-system simulator,\" 2009 IEEE International Symposium on Performance Analysis of Systems and Software, pp. 33-42, Apr. 2009.",
      "_id": "3307437"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture, 2001, pp. 255-266.",
      "_id": "4453611"
    },
    {
      "text": "N. E. Jerger, L. S. Peh, and M. Lipasti, \"Virtual circuit tree multicasting: A case for on-chip hardware multicast support,\" in Computer Architecture, 2008. ISCA'08. 35th International Symposium on, 2008, pp. 229-240.",
      "_id": "3509405"
    },
    {
      "text": "P. Abad, J. A. Gregorio, V. Puente, and P. Prieto, \"Rotary router: an efficient architecture for CMP interconnection networks,\" in International Symposium on Computer Architecture, 2007, vol. 35, no. 2.",
      "_id": "3699920"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in onchip networks,\" ACM SIGARCH Computer Architecture News, vol. 37, no. 3, p. 196, Jun. 2009.",
      "_id": "3303544"
    },
    {
      "text": "A. Kumary, P. Kunduz, A. P. Singhx, L.-S. Pehy, and N. K. Jhay, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS,\" 2007 25th International Conference on Computer Design, pp. 63-70, Oct. 2007.",
      "_id": "3678172"
    }
  ],
  "2437745": [
    {
      "text": "Z. Lu, M. Millberg, A. Jantsch, A. Bruce, P. van der Wolf, and T. Henriksson, \"Flow regulation for on-chip communication,\" in Proceedings of the 2009 Design, Automation and Test in Europe Conference (DATE'09), Nice, France, April 2009.",
      "_id": "3254856"
    },
    {
      "text": "Y. Huang, K.-K. Chou, C.-T. King, and S.-Y. Tseng, \"NTPT: On the end-to-end traffic prediction in the on-chip networks,\" in Proceedings of 47th Design Automation Conference (DAC'10), June 2010, pp. 449-452.",
      "_id": "2932250"
    },
    {
      "text": "E. Nilsson, M. Millberg, J. \u00d6berg, and A. Jantsch, \"Load distribution with the proximity congestion awareness in a network on chip,\" in Proc. of the Design Automation and Test in Europe Conference, 2003.",
      "_id": "4258571"
    }
  ],
  "2437757": [
    {
      "text": "R. Wu, Y. Wang, and D. Zhao, \"A low-cost deadlock-free design of minimal-table rerouted xy-routing for irregular wireless nocs,\" in Fourth ACM/IEEE International Symposium on Networks-on-Chip, 2010, pp. 199-206.",
      "_id": "2912729"
    }
  ],
  "2437739": [
    {
      "text": "P. Gratz, et al., \"Regional Congestion Awareness for Load Balance in Networks-on-Chip,\" in Proc. HPCA, pp. 203-214, 2008.",
      "_id": "3480596"
    },
    {
      "text": "S. Ma, et al., \"DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip\", in Proc. of ISCA, 2011, pp.413-424.",
      "_id": "2854947"
    },
    {
      "text": "M. Li, et al., \"DyXY - a proximity congestion-aware deadlockfree dynamic routing method for network on chip\", In Proc. of DAC, pp. 849-852, 2006.",
      "_id": "3731662"
    },
    {
      "text": "Z. Zhang, et al., \"A reconfigurable routing algorithm for a fault-tolerant 2d-mesh network-on-chip\", in Proc. of DAC, 2008.",
      "_id": "3363162"
    },
    {
      "text": "D. Fick, A. DeOrio, et al., \"A Highly Resilient Routing Algorithm for FaultTolerant NoCs\", in Proc. of DATE, pp. 21-26, 2009.",
      "_id": "3254749"
    }
  ],
  "2437749": [
    {
      "text": "D. Wentzlaff et al., \"On-Chip Interconnection Architecture of the Tile Processor\", IEEE Micro, vol.27, n.5, pp. 15-31, November 2007.",
      "_id": "3609802"
    },
    {
      "text": "A. Shacham, K. Bergman, L P. Carloni, \"On the Design of a Photonic Network-on-chip\", NOCS'07: International Symposium on Networks-on-Chip, May 2007.",
      "_id": "3521040"
    },
    {
      "text": "M. J. Cianchetti, J. C. Kerekes, and D. H. Albonesi \"Phastlane: A rapid transit optical routing network\", ISCA'09: International Symposium on Computer Architecture, June 2009.",
      "_id": "3303528"
    },
    {
      "text": "S. Beamer et al., \"Re-Architecting DRAM Memory Systems with Monolithically Integrated Silicon Photonics\", ISCA'10: International Symposium on Computer Architecture, June 2010.",
      "_id": "3083651"
    },
    {
      "text": "A. Shacham, K. Bergman, and L P. Carloni \"Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors\", IEEE Trans. on Computers, vol.57, n.9, pp. 1246-1260, September 2008.",
      "_id": "3427704"
    },
    {
      "text": "S. Koohi, M.Abdollahi, S.Hessabi, \"All-Optical Wavelength-Routed NoC based on a Novel Hierarchical Topology\", NOCS'11: International Symposium on Networks-on-Chip, May 2011.",
      "_id": "2685969"
    },
    {
      "text": "D. Ludovici et al., \"Assessing Fat-Tree Topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints\", DATE'09: Conference on Design, Automation and Test in Europe, April 2009.",
      "_id": "3254857"
    },
    {
      "text": "Y. Pan et al., \"Firefly:Illuminating future network-on-chip with nanophotonics\", ISCA'10: International Symposium on Computer Architecture, June 2009.",
      "_id": "3303547"
    },
    {
      "text": "A. Joshi et al., \"Silicon-photonic Clos networks for global on-chip communication\" NOCS'09: International Symposium on Networks-on-Chip, May 2009.",
      "_id": "3129374"
    }
  ],
  "2685950": [],
  "2685964": [],
  "2685955": [
    {
      "text": "G. Ascia, V. Catania, M. Palesi, \"Multi-objective mapping for mesh-based noc architectures\", <em>Int. Conf. on Hardware/Software Codesign and System Synthesis</em>, pp. 182-187, Sep 2004.",
      "_id": "4131651"
    },
    {
      "text": "C.-L. Chou, R. Marculescu, \"Contention-aware application mapping for network-on-chip communication architectures\", <em>IEEE Int. Conf. on Computer Design</em>, pp. 164-169, 2008.",
      "_id": "3486832"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Energy-aware mapping for tile- based noc architectures under performance constraints\", <em>Proc. of the Asia and South Pacific Design Automation Conf</em>, pp. 233-239, Jan 2003.",
      "_id": "4251109"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Energy and performance aware mapping for regular noc architectures\", <em>IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 24, no. 4, pp. 551-562, April 2005.",
      "_id": "3967318"
    },
    {
      "text": "T. Lei, S. Kumar, \"A two-step genetic algorithm for mapping task graphs to a network on chip architecture\", <em>Proc. of Euromicro Symposium on Digital System Design</em>, pp. 180-187, Sep 2003.",
      "_id": "4260444"
    },
    {
      "text": "C. Marcon, N. Calazans, F. Moraes, A. Susin, I. Reis, F. Hessel, \"Exploring noc mapping strategies: an energy and timing aware technique\", <em>Proc. of DATE</em>, pp. 502-507, March 2005.",
      "_id": "3994412"
    },
    {
      "text": "S. Murali, G. De Micheli, \"Bandwidth-constrained mapping of cores onto noc architectures\", <em>Proc. of the Design Automation and Test Europe Conf</em>, vol. 2, pp. 896-901, Feb 2004.",
      "_id": "4134772"
    },
    {
      "text": "K. Srinivasan, K. Chatha, \"A technique for low energy mapping and routing in network-on-chip architectures\", <em>Proc. of the Int. Symposium on Low Power Electronics and Design</em>, pp. 387-392, 2005.",
      "_id": "4033916"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, G. Konjevod, \"Linear-programming-based techniques for synthesis of network-on-chip architectures\", <em>IEEE Trans. Very Large Scale Integr. Syst.</em>, vol. 14, pp. 407-420, April 2006.",
      "_id": "3810372"
    }
  ],
  "2437748": [
    {
      "text": "L. Benini and G. De Micheli. Networks on chips: a new SoC paradigm. Computer, 35(1):70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "B.S. Feero and P.P. Pande. Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation. IEEE Transactions on Computers, 58(1):32-45, 2009.",
      "_id": "3215392"
    },
    {
      "text": "L.P. Carloni et al. Networks-on-chip in emerging interconnect paradigms: Advantages and challenges. In Proc. of the NOCS 2009, pages 93-102.",
      "_id": "3129360"
    },
    {
      "text": "F. Li et al. Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. In Proc. of the ISCA 2006, pages 130-141.",
      "_id": "3874928"
    },
    {
      "text": "A.-M. Rahmani et al. Congestion Aware, Fault Tolerant, and Thermally Efficient Inter-Layer Communication Scheme for Hybrid NoC-Bus 3D Architectures. In Proc. of the NOCS 2011, pages 65-72.",
      "_id": "2685976"
    },
    {
      "text": "C. Chao et al. Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems. In Proc. of the NOCS 2010, pages 223-230.",
      "_id": "2912701"
    },
    {
      "text": "M. Li et al. DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In Proc. of the DAC 2006, pages 849-852.",
      "_id": "3731662"
    }
  ],
  "2685958": [
    {
      "text": "A. Kahng, B. Li, L.-S. Peh, K. Samadi, \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration\", <em>Design Automation & Test in Europe Conference & Exhibition 2009. DATE \u201909.</em>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "A. Pullini, F. Angiolini, S. Murali, D. Atienza, G. D. Micheli, L. Benini, \"Bringing NoCs to 65 nm\", <em>Micro IEEE</em>, vol. 27, no. 5, pp. 75-85, 2007.",
      "_id": "3609788"
    }
  ],
  "2437754": [
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler and O. Mutlu. \"Express Cube Topologies for On-Chip Interconnects\". In Intl. Symp. on High Performance Computer Architecture, February 2009.",
      "_id": "3274264"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler and O. Mutlu. \"Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees\". In Intl. Symp. on Computer Architecture, June 2011.",
      "_id": "2854942"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi. \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early- Stage Design Space Exploration. In Design, Automation, and Test in Europe, April 2009.",
      "_id": "3254807"
    },
    {
      "text": "R. Manevich, I. Walter, I. Cidon, and A. Kolodny. \"Best of Both Worlds: A Bus-Enhanced NoC (BENoC)\". In Intl. Symp. on Networks-on-Chip, May 2009.",
      "_id": "3129384"
    },
    {
      "text": "G. Michelogiannakis, J. Balfour, and W. J. Dally. \"Elastic buffer flow control for on-chip networks\". In Intl. Symp. on High-Performance Computer Architecture, February 2009.",
      "_id": "3274274"
    },
    {
      "text": "T. Moscibroda and O. Mutlu. \"A case for bufferless routing in on-chip networks\". In Intl. Symp. on Computer Architecture, June 2009.",
      "_id": "3303544"
    },
    {
      "text": "D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta. \"Low-Power, High-Speed Transceivers for Network-on-Chip Communication\". In IEEE Transactions on VLSI Systems, 17(1):12-21, 2009.",
      "_id": "3224318"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik. \"Power-driven design of router microarchitectures in on-chip networks\". In Intl. Symp. on Computer Architecture, June 2003.",
      "_id": "4291892"
    },
    {
      "text": "Y. J. Yoon, N. Concer, M. Petracca, and L. Carloni. \"Virtual channels vs. multiple physical networks: a comparative analysis\". In Design Automation Conference, June 2010.",
      "_id": "2932356"
    }
  ],
  "2437752": [
    {
      "text": "S. Beamer et al., \"Re-architecting DRAM memory systems with monolithically integrated silicon photonics,\" in ISCA, 2010.",
      "_id": "3083651"
    },
    {
      "text": "G. Kurian et al., \"ATAC: A 1000-core cache-coherent processor with on-chip optical network,\" in PACT, 2010.",
      "_id": "3008978"
    },
    {
      "text": "A. Joshi et al., \"Silicon-photonic clos networks for global on-chip communication,\" in NOCS, 2009.",
      "_id": "3129374"
    },
    {
      "text": "N. Agarwal et al., \"GARNET: A detailed on-chip network model inside a full-system simulator,\" in ISPASS, 2009, pp. 33-42.",
      "_id": "3307437"
    },
    {
      "text": "J. E. Miller et al., \"Graphite: A distributed parallel simulator for multicores,\" in HPCA, 2010.",
      "_id": "3050668"
    },
    {
      "text": "M. J. Cianchetti et al., \"Phastlane: a rapid transit optical routing network,\" in ISCA, 2009.",
      "_id": "3303528"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in HPCA, 2001.",
      "_id": "4453611"
    },
    {
      "text": "N. Banerjee et al., \"A power and performance model for network-onchip architectures,\" in DATE, 2004.",
      "_id": "4134592"
    },
    {
      "text": "A. Kahng et al., \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,\" in DATE, 2009.",
      "_id": "3254807"
    },
    {
      "text": "J. Chan et al., \"PhoenixSim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks,\" in DATE, 2010.",
      "_id": "3032908"
    },
    {
      "text": "C. Nitta et al., \"Addressing system-level trimming issues in on-chip nanophotonic networks,\" in HPCA, 2011.",
      "_id": "2820544"
    },
    {
      "text": "-, \"The role of optics in future high radix switch design,\" ISCA, 2011.",
      "_id": "2854927"
    }
  ],
  "2437756": [
    {
      "text": "D. Wentzlaff, et al. \"On-chip interconnection architecture of the tile processor,\" IEEE Micro, vol. 27, no. 5, pp. 15-31, September/October 2007.",
      "_id": "3609802"
    },
    {
      "text": "J. Owens, W. Dally, R. Ho, D. Jayasimha, S. W. Keckler and L. Peh, \"Research challenges for on-chip interconnection networks,\" IEEE Micro, vol. 27, no. 5, pp. 96-108, Sept.-Oct. 2007.",
      "_id": "3609787"
    },
    {
      "text": "A. Strano, \"Exploiting Network-on-Chip structural redundancy for A cooperative and scalable built-in self-test architecture, in Proc. DATE'11, pp. 1-6, Mar. 2011.",
      "_id": "2797162"
    },
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato, \"Addressing manufacturing challenges with cost-efficient fault tolerant routing, \" in Proc. NOCS'10, pp. 25-32, May 2010.",
      "_id": "2912723"
    },
    {
      "text": "Q. Yu, M. Zhang and P. Ampadu, \"Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration,\" in Proc. NOCS'11, pp.105-112, May 2011.",
      "_id": "2685982"
    },
    {
      "text": "W. Song, et al., \"Adaptive stochastic routing in fault-tolerant on-chip networks,\" in Proc. NOCS '09., pp. pp. 32-37, 2009.",
      "_id": "3129390"
    },
    {
      "text": "K. Aisopos, A. DeOrio, L.-S. Peh, V. Bertacco, \"ARIADNE: Agnostic Reconfiguration In A Disconnected Network Environment,\" in Proc. PACT, Oct. 2011.",
      "_id": "2769256"
    },
    {
      "text": "D. Fick, et al. \"Vicis: a reliable network for unreliable silicon,\" in Proc. DAC'09, pp. 812-817, 2009.",
      "_id": "3254130"
    },
    {
      "text": "J. Cano, J. Flich, J. Duato, M. Coppola and R. Locatelli, \"Efficient routing implementation in complex Systems-on-Chip,\" in Proc. NOCS'11, pp. 1-8, May 2011.",
      "_id": "2685951"
    }
  ],
  "2685952": [
    {
      "text": "Jason E. Miller, Harshad Kasture, George Kurian, Charles Gruenwald, Nathan Beckmann, Christopher Celio, Jonathan Eastep, Anant Agarwal, \"Graphite: A distributed parallel simulator for multicores\", <em>Proceedings of HPCA 2010</em>, pp. 1-12, 2010.",
      "_id": "3050668"
    }
  ],
  "2685946": [
    {
      "text": "J.D. Owens, W.J. Dally, R. Ho, D.N. Jayasimha, S.W. Keckler, L.-S. Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro 2007</em>.",
      "_id": "3609787"
    },
    {
      "text": "C. Hernandez, F. Silla, J. Duato, \"A methodology for the characterization of process variation in NoC links\", <em>ACM/IEEE DATE</em>, 2010.",
      "_id": "3032987"
    },
    {
      "text": "H. Zimmer, A. Jantsch, \"A fault model notation and error-control scheme for switch-to-switch buses in a Network-on-Chip\", <em>ISSS/CODES</em>, 2003.",
      "_id": "4256264"
    },
    {
      "text": "M. Pirretti, G.M. Link, R.R. Brooks, N. Vijaykrishnan, M.T. Kandemir, M.J. Irwin, \"Fault tolerant algorithms for Network-On-Chip interconnect\", <em>IEEE ISVLSI</em>, 2004.",
      "_id": "4172514"
    },
    {
      "text": "S. Manolache, P. Eles, Z. Peng, \"Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC\", <em>ACM/IEEE DAC</em>, 2005.",
      "_id": "3891518"
    },
    {
      "text": "S. Murali, D. Atienza, L. Benini, G. De Micheli, \"A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip\", <em>ACM/IEEE DATE</em>, 2006.",
      "_id": "3731684"
    },
    {
      "text": "L. Zhang, Y. Yu, J. Dong, Y. Han, S. Ren, X. Li, \"Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors\", <em>ACM/IEEE DATE</em>, 2010.",
      "_id": "3033207"
    },
    {
      "text": "J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan, C.R. Das, \"Design and analysis of an NoC architecture from performance reliability and energy perspective\", <em>ACM ANCS</em>, 2005.",
      "_id": "3981113"
    },
    {
      "text": "D. Park, C.A. Nicopoulos, J. Kim, N. Vijaykrishnan, C.R. Das, \"Exploring fault-tolerant Network-on-Chip architectures\", <em>IEEE/IFIP DSN</em>, 2006.",
      "_id": "3836132"
    },
    {
      "text": "D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw, D. Sylvester, \"Vicis: a reliable network for unreliable silicon\", <em>ACM/IEEE DAC</em>, 2009.",
      "_id": "3254130"
    },
    {
      "text": "R. Marculescu, U.Y. Ogras, L.-S. Peh, N.E. Jerger, Y. Hoskote, \"Outstanding research problems in NoC design: system microarchitecture and circuit perspectives\", <em>IEEE TCAD</em>, 2009.",
      "_id": "3215582"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures\", <em>IEEE TCAD</em>, 2005.",
      "_id": "3967318"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, \"A 5-GHz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, 2007,  [online]  Available: http://vlsicad.eecs.umich.edu/BK/MCNCbench.",
      "_id": "3609769"
    },
    {
      "text": "D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester, D. Blaauw, \"A highly resilient routing algorithm for fault-tolerant NoCs\", <em>ACM/IEEE DATE 2009</em>.",
      "_id": "3254749"
    },
    {
      "text": "C. Seiculescu, S. Murali, L. Benini, G. De Micheli, \"A method to remove deadlocks in Networks-on-Chips with wormhole flow control\", <em>ACM/IEEE DATE</em>, 2010.",
      "_id": "3033142"
    }
  ],
  "2685962": [
    {
      "text": "J. Bainbridge, S. Furber, \"Chain: a delay-insensitive chip area interconnect\", <em>IEEE Micro Magazine</em>, vol. 22, no. 5, pp. 16-23, Sept.\u2013Oct. 2002.",
      "_id": "4335208"
    },
    {
      "text": "A.O. Balkan, G. Qu, U. Vishkin, \"An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing\", <em>Proc. of ACMIIEEE DAC Conf</em>, pp. 435-440, 2008.",
      "_id": "3362976"
    },
    {
      "text": "E. Beign\u00ea, F. Clermidy, P. Vivet, A. Clouard, M. Renaudin., \"An asynchronous NOC architecture providing low latency ser-vice and its multi-level design framework\", <em>Proc. of IEEE Async Symp.</em>, pp. 54-63, 2005.",
      "_id": "3982562"
    },
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard, J. Sparsoe, \"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip\", <em>Proc. Design Automation and Test in Europe (DATE)</em>, pp. 1226-1231, March 2005.",
      "_id": "3994262"
    },
    {
      "text": "M.N. Horak, S.M. Nowick, M. Carlberg, U. Vishkin, \"A low-overhead asynchronous interconnection network for GALS chip multiprocessors\", <em>Proc. of ACM NOCS Symp.</em>, pp. 43-50, 2010.",
      "_id": "2912709"
    },
    {
      "text": "T.N.K. Jain, P.V. Gratz, A. Sprintson, G. Choi, \"Asynchronous bypass channels: Improving performance for multi-synchronous NoCs\", <em>Proc. of ACM NOCS Symp.</em>, pp. 43-50, 2010.",
      "_id": "2912710"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, N.K. Jha, \"Express virtual channels: Towards the ideal interconnection fabric\", <em>Proc. of ISCA</em>, pp. 150-161, 2007.",
      "_id": "3699941"
    },
    {
      "text": "U.Y. Ogras, J. Hu, R. Marculescu, \"Key research problems in NoC design: A holistic perspective\", <em>Proc. of CODES</em>, pp. 69-74, 2005.",
      "_id": "3990722"
    },
    {
      "text": "J.D. Owens, W.J. Dally, R. Ho, D.N. Jayasimha, S.W. Keckler, L.-S. Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 96-108, 2007.",
      "_id": "3609787"
    }
  ],
  "2685965": [
    {
      "text": "W. Dally, B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proceedings of Design Automation Conference</em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61, Sept. 2007.",
      "_id": "3609769"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh, K. Samadi, \"Orion 2.0: a fast and accurate noc power and area model for early-stage design space exploration\", <em>Proceedings of the Conference on Design Automation and Test in Europe</em>, pp. 423-428, April 2009.",
      "_id": "3254807"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks\", <em>Proceedings of 42nd Annual IEEE/ACM International Symposium on Microarchitecture</em>, pp. 255-266, Dec. 2009.",
      "_id": "3315502"
    },
    {
      "text": "A. Kumar, P. Kundu, A. Singh, L.-S. Peh, N. Jha, \"A 4.6tbits/s 3.6ghz single-cycle noc router with a novel switch allocator in 65nm cmos\", <em>Proceedings of 25th International Conference on Computer Design</em>, pp. 63-70, Oct. 2007.",
      "_id": "3678172"
    },
    {
      "text": "R. Mullins, A. West, S. Moore, \"Low-latency virtual-channel routers for on-chip networks\", <em>Proceedings of 31st Annual International Symposium on Computer Architecture</em>, pp. 188-197, June 2004.",
      "_id": "4168353"
    },
    {
      "text": "H. Wang, L.-S. Peh, S. Malik, \"Power-driven design of router microarchitectures in on-chip networks\", <em>Proceedings of 36th annual IEEE/ACM International Symposium on Microarchitecture</em>, pp. 105-116, Dec. 2003.",
      "_id": "4291892"
    }
  ],
  "2685954": [
    {
      "text": "R. Marculescu, P. Bogdan, \"The Chip Is the Network: Toward a Science of Network- on-Chip Design\", <em>EDA</em>, vol. 2, no. 4, pp. 371-461, March 2009.",
      "_id": "3172575"
    },
    {
      "text": "U. Y. Ogras, R. Marculescu, D. Marculescu, E. G. Jung, \"Design and Management of Voltage- Frequency Island Partitioned Networks-on-Chip\", <em>IEEE Trans. on VLSI Systems</em>, vol. 17, no. 3, pp. 330-341, March 2009.",
      "_id": "3224299"
    }
  ],
  "2685951": [
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C. Miao, J. F. Brown, A. Agarwal, \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 15-31, September/October 2007.",
      "_id": "3609802"
    },
    {
      "text": "I. Loi, F. Angiolini, L. Benini, \"Synthesis of low-overhead configurable source routing tables for network interfaces\", <em>DATE. IEEE</em>, pp. 262-267, 2009.",
      "_id": "3254850"
    },
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, J. Duato, \"Addressing manufacturing challenges with cost-efficient fault tolerant routing\", <em>Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip ser</em>, pp. 25-32, 2010.",
      "_id": "2912723"
    }
  ],
  "2685953": [
    {
      "text": "F. Clermidy, R. Lemaire, Y. Thonnart, P. Vivet, \"A Communication and Configuration Controller for NoC based Reconfigurable Data Flow Architecture\", <em>Network-on-Chip Symposium (NOCS'09)</em>, May 11\u201314, 2009.",
      "_id": "3129362"
    }
  ],
  "2685970": [
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny, \"QNoC: QoS architecture and design process for network on chip\", <em>The Journal of Systems Architecture</em>, December 2003.",
      "_id": "4100912"
    },
    {
      "text": "A. Hansson, M. Subburaman, K. Goossens, \"Aelite: A flit -synchronous network on chip with composable and predictable services\", <em>Proceedings of the Design Automation and Test in Europe conference (DATE'09)</em>, April 2009.",
      "_id": "3254784"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip\", <em>Proceedings of the Design Automation and Test in Europe conference</em>, February 2004.",
      "_id": "4134763"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, N. Borkar, \"An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS\", <em>Proceedings of International conference on Solid-State Circuits Conference (ISSCC'07)</em>, Feb. 2007.",
      "_id": "3704101"
    }
  ],
  "2437740": [
    {
      "text": "P. Abad et al. Rotary router: an efficient architecture for cmp interconnection networks. ISCA-34, 2007.",
      "_id": "3699920"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. DAC-38, 2001.",
      "_id": "4445857"
    },
    {
      "text": "C. Fallin, C. Craik, and O. Mutlu. CHIPPER: A low-complexity bufferless deflection router. HPCA-17, 2011.",
      "_id": "2820520"
    },
    {
      "text": "C. Fallin et al. MinBD: Minimally-buffered deflection routing for energy-efficient interconnect. SAFARI technical report TR-2011-008: http://safari.ece.cmu.edu/tr.html, Sep 2011.",
      "_id": "2437740"
    },
    {
      "text": "B. Grot et al. Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees.ISCA-38, 2011.",
      "_id": "2854942"
    },
    {
      "text": "A. Hansson et al. Avoiding message-dependent deadlock in network-based systems-on-chip. VLSI Design, 2007.",
      "_id": "3632245"
    },
    {
      "text": "M. Hayenga, N. E. Jerger, and M. Lipasti. Scarab: A single cycle adaptive routing and bufferless network. MICRO-42, 2009.",
      "_id": "3315492"
    },
    {
      "text": "Y. Hoskote et al. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro, 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Kim. Low-cost router microarchitecture for on-chip networks. MICRO-42, 2009.",
      "_id": "3315502"
    },
    {
      "text": "G. Michelogiannakis et al. Evaluating bufferless flow-control for on-chip networks. NOCS, 2010.",
      "_id": "2912717"
    },
    {
      "text": "T. Moscibroda and O. Mutlu. A case for bufferless routing in on-chip networks. ISCA-36, 2009.",
      "_id": "3303544"
    },
    {
      "text": "M. Thottethodi, A. Lebeck, and S. Mukherjee. Self-tuned congestion control for multiprocessor networks. HPCA-7, 2001.",
      "_id": "4453615"
    },
    {
      "text": "H. Wang, L. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. MICRO-36, 2003.",
      "_id": "4291892"
    },
    {
      "text": "D. Wentzlaff et al. On-chip interconnection architecture of the tile processor. IEEE Micro, 27(5):15-31, 2007.",
      "_id": "3609802"
    }
  ],
  "2685969": [
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, A. Choudhary, \"Firefly: Illuminating future network-on-chip with nanophotonics\", <em>IEEE/ACM Intl. Symp. on Computer Architecture (ISCA)</em>, pp. 429-440, 2009.",
      "_id": "3303547"
    },
    {
      "text": "A. Shacham, K. Bergman, L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multi-processors\", <em>IEEE Trans. Comput.</em>, vol. 57, pp. 1-15, 2008.",
      "_id": "3427704"
    },
    {
      "text": "S. Koohi, S. Hessabi, \"Contention-Free on-Chip Routing of Optical Packets\", <em>Intl. Symp. on Networks-on-Chip (NOCS)</em>, pp. 134-143, May 2009.",
      "_id": "3129379"
    },
    {
      "text": "M. J. Cianchetti, J. C. Kerekes, D. H. Albonesi, \"Phastlane: A Rapid Transit Optical Routing Network\", <em>IEEEIACM Intl. Symp. on Computer Architecture (ISCA)</em>, pp. 441-450, 2009.",
      "_id": "3303528"
    },
    {
      "text": "M. Briere et al., \"System level assessment of an optical NoC in an MPSoC platform\", <em>Design Automation and Test in Europe (DATE)</em>, pp. 1084-1089, Mar. 2007.",
      "_id": "3654946"
    },
    {
      "text": "H. Gu, J. Xu, W. Zhang, \"A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip\", <em>Design Automation and Test in Europe (DATE)</em>, pp. 3-8, 2009.",
      "_id": "3254778"
    },
    {
      "text": "Ajay Joshi et al., \"Silicon-Photonic Clos Networks for Global On-Chip Communication\", <em>International Symposium on Networks-on-Chip (NOCS)</em>, pp. 124-133, May 2009.",
      "_id": "3129374"
    }
  ],
  "2685966": [
    {
      "text": "C. Grecu et al., \"On-line fault detection and location for NoC interconnects\", <em>Proc. IEEE IOLTS</em>, pp. 6-11, 2006.",
      "_id": "3872291"
    },
    {
      "text": "M.R. Kakoee et al., \"ReliNoC: A Reliable Network for Priority-Based On-Chip Communication\", <em>Proc. ACM/IEEE DATE</em>, pp. 667-672, 2011.",
      "_id": "2797029"
    },
    {
      "text": "S. Rodrigo et al., \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", <em>Proc. ACM/IEEE NoCS</em>, pp. 25-32, 2010.",
      "_id": "2912723"
    },
    {
      "text": "D. Fick et al., \"A highly resilient routing algorithm for fault-tolerant NoCs\", <em>Proc. ACM/IEEE DATE</em>, pp. 21-26, 2009.",
      "_id": "3254749"
    },
    {
      "text": "D. Park et al., \"Exploring fault-tolerant network-on-chip architectures\", <em>Proc. ACM/IEEE DSN</em>, pp. 93-104, 2006.",
      "_id": "3836132"
    },
    {
      "text": "D. Wei Song Edwards, J.L. Nunez-Yanez, S. Dasgupta, \"Adaptive stochastic routing in fault-tolerant on-chip networks\", <em>Proc. ACM/IEEE NoCS</em>, pp. 32-37, 2009.",
      "_id": "3129390"
    },
    {
      "text": "Young Hoon Kang, Taek-Jun Kwon, Jeffrey Draper, \"Fault-Tolerant Flow Control in On-chip Networks\", <em>Proc. ACM/IEEE NoCS</em>, pp. 79-86, 2010.",
      "_id": "2912711"
    },
    {
      "text": "T. Bjerregaard, Shankar Mahadevan, \"A survey of research and practices of network-on-chip\", <em>ACM Computer Survey</em>, vol. 38, no. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "N. Agarwal et al., \"GARNET: A detailed on-chip network model inside a full-system simulator\", <em>Proc. IEEE ISPASS</em>, pp. 33-42, 2009.",
      "_id": "3307437"
    }
  ],
  "2685973": [
    {
      "text": "A. Adriahantenaina et al., \"Spin: A scalable packet switched on-chip micro-network\", <em>DATE \u201803: Proceedings of the conference on Design Automation and Test in Europe</em>, pp. 20070, 2003.",
      "_id": "4258404"
    },
    {
      "text": "A. Pullini et al., \"Fault tolerance overhead in network-on-chip flow control schemes\", <em>SBCCI \u201805: Proceedings of the 18th annual symposium on Integrated circuits and system design</em>, pp. 224-229, 2005.",
      "_id": "4051898"
    },
    {
      "text": "P. Abad et al., \"Rotary router: an efficient architecture for cmp interconnection networks\", <em>ISCA \u201807: Proceedings of the 34th annual international symposium on Computer architecture</em>, pp. 116-125, 2007.",
      "_id": "3699920"
    },
    {
      "text": "N. D. E. Jerger, L.-S. Peh, M. H. Lipasti, \"Circuit-switched coherence\", <em>NOCS '08: Proceedings of the Second ACMI/EEE International Symposium on Networks-on-Chip</em>, pp. 193-202, 2008.",
      "_id": "3332688"
    },
    {
      "text": "G. Hendry et al., \"Analysis of photonic networks for a chip multiprocessor using scientific applications\", <em>Networks-on-Chip International Symposium on</em>, pp. 104-113, 2009.",
      "_id": "3129371"
    },
    {
      "text": "Y. Pan et al., \"Firefly: illuminating future network-on-chip with nanophotonics\", <em>SIGARCH Comput. Archit. News</em>, vol. 37, no. 3, pp. 429-440, 2009.",
      "_id": "3303547"
    },
    {
      "text": "M. J. Cianchetti, J. C. Kerekes, D. H. Albonesi, \"Phastlane: a rapid transit optical routing network\", <em>SIGARCH Comput. Archit. News</em>, vol. 37, no. 3, pp. 441-450, 2009.",
      "_id": "3303528"
    },
    {
      "text": "J. Kim et al., \"A novel dimensionally-decomposed router for on-chip communication in 3d architectures\", <em>SIGARCH Comput. Archit. News</em>, vol. 35, no. 2, pp. 138-149, 2007.",
      "_id": "3699939"
    },
    {
      "text": "N. E. Jerger, L.-S. Peh, M. Lipasti, \"Virtual circuit tree multicasting: A case for on-chip hardware multicast support\", <em>SIGARCH Comput. Archit. News</em>, vol. 36, no. 3, pp. 229-240, 2008.",
      "_id": "3509405"
    },
    {
      "text": "L.-S. Peh et al., \"Garnet: A detailed on-chip network model inside a full-system simulator\", <em>International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, April 2009.",
      "_id": "3307437"
    },
    {
      "text": "J. Miller et al., \"Graphite: A distributed parallel simulator for multicores\", <em>High Performance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on</em>, pp. 1-12, 9-14 2010.",
      "_id": "3050668"
    },
    {
      "text": "R. Marculescu et al., \"Outstanding research problems in noc design: system microarchitecture and circuit perspectives\", <em>IEEE Transactions on Computer Aided Design of Integrated Ciruits and Systems</em>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "G. Varatkar, R. Marculescu, \"On-chip traffic modeling and synthesis for mpeg-2 video applications\", <em>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</em>, vol. 12, no. 1, pp. 108-119, Jan. 2004.",
      "_id": "4119278"
    },
    {
      "text": "V. Soteriou, H. Wang, L. Peh, \"A statistical traffic model for on-chip interconnection networks\", <em>Modeling Analysis and Simulation of Computer and Telecommunication Systems 2006. MASCOTS 2006. 14th IEEE International Symposium on</em>, pp. 104-116, Sep. 2006.",
      "_id": "3885903"
    },
    {
      "text": "J. Hestness et al., \"Netrace: dependency-driven trace-based network-on-chip simulation\", <em>Proceedings of the Third International Workshop on Network on Chip Architectures</em>, pp. 31-36, 2010.",
      "_id": "3097278"
    }
  ],
  "2685960": [
    {
      "text": "L. Benini, G. D. Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "U. Ogras, R. Marculescu, \"It's a Small World After All: NoC Performance Optimization Via Long-Range Link Insertion\", <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, vol. 14, no. 7, pp. 693-706, July 2006.",
      "_id": "3810350"
    },
    {
      "text": "V. F. Pavlidis, E. G. Friedman, \"3-D Topologies for Networks-on-Chip\", <em>IEEE Transactions on Very Large Scale Integration (VLSI)</em>, vol. 15, no. 10, pp. 1081-1090, October 2007.",
      "_id": "3630825"
    },
    {
      "text": "M. F. Chang et al., \"CMP Network-on-Chip Overlaid With Multi-Band RF-Interconnect\", <em>Proc. of IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 191-202, 16-20 February, 2008.",
      "_id": "3480589"
    },
    {
      "text": "D. Zhao, Y. Wang, \"SD-MAC: Design and Synthesis of A Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip\", <em>IEEE Transactions on Computers</em>, vol. 57, no. 9, pp. 1230-1245, September 2008.",
      "_id": "3427739"
    },
    {
      "text": "A. Ganguly et al., \"Scalable Hybrid Wireless Network-on-Chip Architectures for Multi-Core Systems\", <em>IEEE Transactions on Computers (TC)</em>, August 2010,  [online]  Available: http://www.computer.org/portal/web/csdl/doi/10.1109/TC.2010.176.",
      "_id": "2755033"
    },
    {
      "text": "P. Bogdan, Marculescu Radu, \"Quantum-Like Effects in Network-on-Chip Buffers Behavior\", <em>Proc. of IEEE Design Automation Conference DAC</em>, pp. 266-267, 4-8 June, 2007.",
      "_id": "3552805"
    }
  ],
  "2685968": [
    {
      "text": "W. J. Dally, B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>The 38th International Design Automation Conference (DAC)</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", <em>IEEE Micro</em>, vol. 27, 2007.",
      "_id": "3609769"
    },
    {
      "text": "L. Shang, L.-S. Peh, N. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>High-Performance Computer Architecture</em>, 2003.",
      "_id": "4268631"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh, K. Samadi, \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration\", <em>In The Design Automation &Test in Europe Conference &Exhibition (DATE)</em>, 2009.",
      "_id": "3254807"
    },
    {
      "text": "A. Banerjee, R. Mullins, S. Moore, \"A Power and Energy Exploration of Network-on-Chip Architectures\", <em>The First International Symposium on Networks-on-Chip</em>, 2007.",
      "_id": "3521011"
    },
    {
      "text": "R. Das, A. Mishra, C. Nicopoulos, D. Park, V. Narayanan, R. Iyer, M. Yousif, C. Das, \"Performance and power optimization through data compression in network-on-chip architectures\", <em>High Performance Computer Architecture2008. IEEE 14th. International Symposium</em>.",
      "_id": "3480592"
    },
    {
      "text": "D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, B. Nauta, \"Low-power high-speed transceivers for network-on-chip communication\", <em>IEEE Transactions on VLSI Systems</em>, vol. 17, no. 1, 2009.",
      "_id": "3224318"
    }
  ],
  "2685963": [
    {
      "text": "S. Foroutan, Y. Thonnart, R. Hersemeule, A. Jerraya, \"An analytical method for evaluating network-on-chip performance\", <em>Proc. Design Automation Test in Europe Conference</em>, pp. 1629-1632, March 2010.",
      "_id": "3032959"
    },
    {
      "text": "Z. Lu, M. Millberg, A. Jantsch, A. Bruce, P. Van der Wolf, T. Henriksson, \"Flow regulation for on-chip communication\", <em>Proc. of Design Automation and Test Europe Conf.</em>, April 2009.",
      "_id": "3254856"
    },
    {
      "text": "U. Ogras, P. Bogdan, R. Marculescu, \"An analytical approach for network-on-chip performance analysis\", <em>IEEE Trans. on Comp.-Aided Design of Integrated Circuits and Systems</em>, vol. 29, no. 12, pp. 2001-2013, December 2010.",
      "_id": "2995792"
    },
    {
      "text": "A. Weldezion, M. Grange, D. Pamunuwa, Z. Lu, A. Jantsch, R. Weerasekera, H. Tenhunen, \"Scalability of network-on-chip communication architecture for 3-D meshes\", <em>Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip</em>, pp. 114-123, 2009.",
      "_id": "3129394"
    }
  ],
  "2437738": [
    {
      "text": "P. Gratz, B. Grot, and S. W. Keckler, \"Regional Congestion Awareness for Load Balance in Networks-on-Chip,\" in HPCA, 2008, pp. 203-215.",
      "_id": "3480596"
    },
    {
      "text": "P. Gratz, C. Kim, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Keckler, and D. Burger, \"On-Chip Interconnection Networks of the TRIPS Chip,\" IEEE Micro, vol. 27, pp. 41-50, 2007.",
      "_id": "3609760"
    },
    {
      "text": "J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das, \"A Low Latency Router Supporting Adaptivity for On-Chip Interconnects,\" in DAC, 2005.",
      "_id": "3891501"
    },
    {
      "text": "S. Ma, N. Enright Jerger, and Z. Wang, \"Dbar: an efficient routing algorithm to support multiple concurrent applications in networks-onchip,\" in ISCA, 2011, pp. 413-424.",
      "_id": "2854947"
    },
    {
      "text": "R. Marculescu, U. Y. Ogras, L.-S. Peh, N. E. Jerger, and Y. Hoskote, \"Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives,\" TCAD, vol. 28, no. 1, pp. 3-21, Jan. 2009.",
      "_id": "3215582"
    },
    {
      "text": "A. K. Mishra, R. Das, S. Eachempati, R. Iyer, N. Vijaykrishnan, and C. R. Das, \"A case for dynamic frequency tuning in on-chip networks,\" in MICRO, 2009, pp. 292-303.",
      "_id": "3315514"
    },
    {
      "text": "U. Y. Ogras, R. Marculescu, and D. Marculescu, \"Variation-adaptive feedback control for networks-on-chip with multiple clock domains,\" in DAC, 2008, pp. 614-619.",
      "_id": "3363112"
    }
  ],
  "2685961": [
    {
      "text": "I. M. Panades, F. Clermidy, P. Vivet, A. Greiner, \"Physical implementation of the dspin network-on-chip in the faust architecture\", <em>Proc. Int'l Symp. on Networks-an-Chips</em>, pp. 139-148, 2008.",
      "_id": "3332696"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "G. Michelogiannakis, J. Balfour, W. Dally, \"Elastic-buffer flow control for on-chip networks\", <em>Proc. lni'l Symp. on High Performance Computer Architecture</em>, pp. 151-162, 2009.",
      "_id": "3274274"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks\", <em>Proc. Int'l Symp. on Microarchitecture</em>, pp. 255-266, 2009.",
      "_id": "3315502"
    },
    {
      "text": "S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. D. Micheli, L. Raffo, \"Designing application-specific networks on chips with floorplan information\", <em>Proc. Int'l Conf. on Computer-Aided Design</em>, pp. 355-362, 2006.",
      "_id": "3854914"
    },
    {
      "text": "W. J. Bainbridge, S. B. Furber, \"CHAIN: A Delay Insensitive CHip Area INterconnect\", <em>IEEE Micro special issue on Design and Test of System on Chip</em>, vol. 142, no. 4, pp. 16-23, Sept. 2002.",
      "_id": "4335208"
    },
    {
      "text": "T. Bjerregaard, J. Sparse, \"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip\", <em>Proc. Design Automation and Test in Europe</em>, pp. 1226-1231, 2005.",
      "_id": "3994262"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard, M. Renaudin, \"An asynchronous noc architecture providing low latency service and its multi-level design framework\", <em>Proc. Lnt.'l Symposium on Asynchronous Circuits and Systems</em>, pp. 54-63, 2005.",
      "_id": "3982562"
    },
    {
      "text": "M. N. Horak, S. M. Nowick, M. Carlberg, U. Vishkin, \"A low-overhead asynchronous interconnection network for gals chip multiprocessors\", <em>Proc. Int'l Symp. on Networks-on-Chips</em>, pp. 43-50, 2010.",
      "_id": "2912709"
    },
    {
      "text": "D. Gebhardt, J. You, K. S. Stevens, \"Comparing energy and latency of asynchronous and synchronous nocs for embedded socs\", <em>Proc. Int'l Symp. on Networks-on-Chips</em>.",
      "_id": "2912706"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh, K. Samadi, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>DATE</em>, pp. 423-428, April 2009.",
      "_id": "3254807"
    }
  ],
  "2685972": [
    {
      "text": "M. Kinsy et al., \"Application-Aware Deadlock-Free Oblivious Routing\", <em>Int'l Symp. on Computer Architecture</em>, Jun 2009.",
      "_id": "3303539"
    },
    {
      "text": "M. Palesi et al., \"Application Specific Routing Algorithms for Networks on Chip\", <em>IEEE Trans. on Parallel and Distributed Systems</em>, vol. 20, pp. 316-330, Mar 2009.",
      "_id": "3222780"
    },
    {
      "text": "K. Shim et al., \"Static Virtual Channel Allocation in Oblivious Routing\", <em>Int'l Symp. on Networks-an-Chips</em>, May 2009.",
      "_id": "3129389"
    }
  ],
  "2685957": [
    {
      "text": "B.S. Feero, P.P. Pande, \"Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation\", <em>IEEE Transactions on Computers</em>, vol. 58, no. 1, pp. 32-45, 2009.",
      "_id": "3215392"
    },
    {
      "text": "S. Murali, C. Seiculescu, L. Benini, G. De Micheli, \"Synthesis of networks on chips for 3D systems on chips\", <em>Design Automation Conf. (ASP-DAC)</em>, pp. 242-247, 2009.",
      "_id": "3236157"
    },
    {
      "text": "C. Seiculescu, S. Murali, L. Benini, G. De Micheli, \"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3D Systems on Chips\", <em>Proc. of DATE</em>, pp. 9-14, 2009.",
      "_id": "3254927"
    },
    {
      "text": "V.F. Pavlidis, E.G. Friedman, \"3-D topologies for networks-onchip\", <em>IEEE Transactions on Very Large Scale Integration Systems</em>, vol. 15, no. 10, pp. 1081-1090, 2007.",
      "_id": "3630825"
    },
    {
      "text": "N.E. Jerger, L.S. Peh, M. Lipasti, \"Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support\", <em>35th Int. Symp. on Computer Architecture (ISCA)</em>, pp. 229-240, 2008.",
      "_id": "3509405"
    },
    {
      "text": "L. Wang, H. Kim, E.J. Kim, \"Recursive Partitioning Multicast: A Bandwidth-Efficient routing for Networks-On-Chip\", <em>Int. Symp. on Networks-on-Chip (NOCS)</em>, May 2009.",
      "_id": "3129393"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson et al., \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", <em>ISCA-33</em>, 2006.",
      "_id": "3874928"
    },
    {
      "text": "A. Y. Weldezion et al., \"Scalability of network-on-chip communication architecture for 3D meshes\", <em>Proc. of IEEE Int. Symp. on Networks-on-Chip (NOCS\u201909)</em>, pp. 114-123, 2009.",
      "_id": "3129394"
    },
    {
      "text": "D. Park et al., \"MIRA: A Multi-Layered On-Chip Interconnect Router Architecture\", <em>35th International Symp. on Computer Architecture (ISCA)</em>, pp. 251-261, 2008.",
      "_id": "3509420"
    }
  ],
  "2178011": [
    {
      "text": "A. Shacham, K. Bergman, and L. P. Carloni, \"Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors,\" In IEEE Transactions on Computers, vol. 57, no. 9, pp. 1246-1260, Sep, 2008.",
      "_id": "3427704"
    },
    {
      "text": "P. Yan, K. Prabhat, K. John, M. Gokhan, Z. Yu, and C. Alok, \"Firefly: Illuminating Future Network-on-Chip With Nanophotonics,\" In Proceedings of International Symposium on Computer Architecture (ISCA), 2009.",
      "_id": "3303547"
    },
    {
      "text": "A. Joshi et al. \"Silicon-photonic Clos Networks for Global On-Chip Communication In Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip (NOCS), pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "Y. Pan, J. Kim, and G. Memik, \"Flexishare: Channel Sharing for An Energy-efficient Nanophotonic Crossbar,\" In International Symposium on High-Performance Computer Architecture (HPCA), pp. 1-12, 2010.",
      "_id": "3050669"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers,\" In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 333-346, 2006.",
      "_id": "3887184"
    },
    {
      "text": "B. Z. Fu, Y. H. Han, H. W. Li, and X. W. Li, \"Accelerating Lightpath Setup Via Broadcasting in Binary-Tree Waveguide in Optical NoCs,\" In Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp. 933-936, 2010.",
      "_id": "3032962"
    },
    {
      "text": "A. Kumar, P. Kundu, A. P. Singh, L-S. Peh, and N. K. Jha, \"A 4.6 Tbits/s 3.6 GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS,\" In Proceedings of the 25th International Conference on Computer Design (ICCD), pp. 63-70, October 2007.",
      "_id": "3678172"
    }
  ],
  "2685978": [
    {
      "text": "L. Benini, G. D. Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "E. Bolotin, 1. Cidon, R. Ginosar, A. Kolodny, \"Qnoc: Qos architecture and design process for network on chip\", <em>Journal of Systems Architecture</em>, vol. 50, no. (2\u20133), pp. 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "W. J. Dally, B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proceedings of the Design Automation Conference</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "F. Karim, A. Nguyen, S. Dey, \"An interconnect architecture for networking systems on chips\", <em>IEEE Micro</em>, vol. 22, no. 5, pp. 36-45, 2002.",
      "_id": "4335232"
    },
    {
      "text": "F. Moraes, N. Calazans, A. Mello, L. Moller, L. Ost, \"Hermes: an infrastructure for low area overhead packet-switching networks on chip\", <em>Integration the VLSI Journal</em>, vol. 38, no. 1, pp. 69-93, 2004.",
      "_id": "4094295"
    }
  ],
  "2685981": [
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny, \"Cost considerations in network on chip\", <em>Integr. VLSI J. 38:19\u201342</em>, Oct. 2004.",
      "_id": "4094282"
    },
    {
      "text": "E. Carvalho, N. Calazans, F. Moraes, \"Heuristics for Dynamic Task Mapping in Noc-based Heterogeneous MPSoCs\", <em>Proc. of RSP \u201907</em>, pp. 34-40, May 2007.",
      "_id": "3721846"
    },
    {
      "text": "C.-L. Chou, U. Ogras, R. Marculescu, \"Energy-and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels\", <em>IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 27, no. 10, pp. 1866-1879, Oct. 2008.",
      "_id": "3427776"
    },
    {
      "text": "M. A. A. Faruque, R. Krist, J. Henkel, \"ADAM: run-time agent-based distributed application mapping for on-chip communication\", <em>Proc. of DAC \u201908</em>, pp. 760-765, 2008.",
      "_id": "3464350"
    }
  ],
  "2685975": [
    {
      "text": "A. Pullini, F. Angiolini, S. Murali, D. Atienza, G. De Micheli, L. Benini, \"Bringing NoCs to 65 nm\", <em>IEEE Micro</em>, vol. 27, September 2007.",
      "_id": "3609788"
    }
  ],
  "2685956": [
    {
      "text": "E. Bolotin' et al., \"Qnoc: Qos architecture and design process for network on chip\", <em>J. Syst. Archit.</em>, vol. 50, pp. 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "J. Chan et al., \"Nocgen:a template based reuse methodology for networks on chip architecture\", <em>VLSI Design 2004. Proceedings. 17th International Conference on</em>, pp. 717-720, 2004.",
      "_id": "4194987"
    },
    {
      "text": "K. Goossens et al., \"A design flow for application-specific networks on chip with guaranteed performance to accelerate soc design and verification\", <em>Proceedings of the conference on Design Automation and Test in Europe \u2013 Volume 2 DATE'05</em>, pp. 1182-1187, 2005.",
      "_id": "3994326"
    },
    {
      "text": "S. Kumar et al., \"A network on chip architecture and design methodology\", <em>VLSI IEEE Computer Society Annual Symposium on</em>, 2002.",
      "_id": "4383766"
    },
    {
      "text": "U. Ogras et al., \"Analytical router modeling for networks-on-chip performance analysis\", <em>DATE'07</em>, pp. 1-6, 2007.",
      "_id": "3655102"
    },
    {
      "text": "P. Pande et al., \"Performance evaluation and design trade-offs for network-on-chip interconnect architectures\", <em>Computers IEEE Transactions on</em>, vol. 54, no. 8, pp. 1025-1040, 2005.",
      "_id": "3967217"
    },
    {
      "text": "E. Salminen et al., \"On network-on-chip comparison\", <em>Digital System Design Architectures Methods and Tools 2007. DSD 2007. 10th Euromicro Conference on</em>, pp. 503-510, 2007.",
      "_id": "3656982"
    }
  ],
  "2685982": [
    {
      "text": "J. Owens, W. Dally, R. Ho, D. Jayasimha, S. W. Keckler, L. Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 96-108, Sept.-Oct. 2007.",
      "_id": "3609787"
    },
    {
      "text": "L. Benini, G. De Micheli, \"Networks on Chips: A new SoC paradigm\", <em>Computer</em>, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "D. Fick et al., \"A highly resilient routing algorithm for fault-tolerant NoCs\", <em>Proc. DATE '09</em>, pp. 21-26, Mar. 2009.",
      "_id": "3254749"
    },
    {
      "text": "S. Rodrigo, \"Addressing manufacturing challenges with cost-efficient fault tolerant routing\", <em>Proc. NOCS'10</em>, pp. 25-32, May 2010.",
      "_id": "2912723"
    },
    {
      "text": "D. Fick et al., \"Vicis: A reliable network for unreliable silicon\", <em>Proc. DAC\u201909</em>, pp. 812-817, Jul. 2009.",
      "_id": "3254130"
    },
    {
      "text": "R. S. Ramanujam, V. Soteriou, B. Lin, L.-S. Peh, \"Design of a high-throughput distributed shared-buffer NoC router\", <em>Proc. NOCS'10</em>, pp. 69-78, May 2010.",
      "_id": "2912722"
    },
    {
      "text": "S. Vangal et al., \"An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS\", <em>IEEE J Solid-State Circuits</em>, vol. 43, no. 1, pp. 29-41, 2008.",
      "_id": "3410591"
    }
  ],
  "2685976": [
    {
      "text": "V. F. Pavlidis, E. G. Friedman, \"3-D Topologies for Networks-on-Chip\", <em>IEEE Trans. on VLSI Systems</em>, vol. 15, no. 10, pp. 1081-1090, 2007.",
      "_id": "3630825"
    },
    {
      "text": "L. P. Carloni et al., \"Networks-on-Chip in Emerging Interconnect Paradigms: Advantages and Challenges\", <em>in Proc. of NOCS</em>, pp. 93-109, 2009.",
      "_id": "3129360"
    },
    {
      "text": "F. Li et al., \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", <em>in Proc. of ISCA</em>, pp. 130-141, 2006.",
      "_id": "3874928"
    },
    {
      "text": "L. Shang et al., \"Thermal Modeling Characterization and Management of On-chip Networks\", <em>in Proc. of MICRO</em>, pp. 67-78, 2004.",
      "_id": "4178250"
    },
    {
      "text": "C.-H. Chao et al., \"Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems\", <em>in Proc of NOCS</em>, pp. 223-230, 2010.",
      "_id": "2912701"
    },
    {
      "text": "Y. Hoskote et al., \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", <em>IEEE MICRO</em>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    }
  ],
  "2912699": [],
  "2685949": [
    {
      "text": "Y. Ben-Itzhak, I. Cidon, and A. Kolodny, \"Delay analysis of wormhole based heterogeneous noc,\" in Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on. IEEE, 2011, pp. 161-168.",
      "_id": "2685949"
    },
    {
      "text": "Y. Ben-Itzhak, E. Zahavi, I. Cidon, and A. Kolodny, \"HNOCS: Modular Open-Source Simulator for Heterogeneous NoCs,\" in 2012 International Conference on Embedded Computer Systems (SAMOS), July 2012.",
      "_id": "2634087"
    }
  ],
  "2685984": [
    {
      "text": "R. Wu, Y. Wang, D. Zhao, \"A low-cost deadlock-free design of minimal-table rerouted xy-routing for irregular wireless nocs\", <em>Proceedings of the 4th ACM/IEEE International Symposium on Networks-on-Chip</em>, pp. 199-206, 2010.",
      "_id": "2912729"
    },
    {
      "text": "D. Zhao, Y. Wang, \"SD-MAC: Design and synthesis of a hardware-efficient collision-free qos-aware mac protocol for wireless network-on-chip\", <em>IEEE Trans. on Computers</em>, vol. 57, no. 9, pp. 1230-1245, 2008.",
      "_id": "3427739"
    }
  ],
  "2685959": [],
  "2912703": [],
  "2685967": [],
  "2912706": [
    {
      "text": "I. M. Panades, F. Clermidy, P. Vivet, A. Greiner, \"Physical implementation of the dspin network-on-chip in the faust architecture\", <em>Proc. Int'l Symp. on Networks-on-Chips</em>, pp. 139-148, 2008.",
      "_id": "3332696"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, G. Konjevod, \"Linear-programming-based techniques for synthesis of network-on-chip architectures\", <em>IEEE Trans. Very Large Scale Integr. Syst.</em>, vol. 14, no. 4, 2006.",
      "_id": "3810372"
    },
    {
      "text": "S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. D. Micheli, L. Raffo, \"Designing application-specific networks on chips with floorplan information\", <em>Proc. Int'l Conf. on Computer-Aided Design</em>, pp. 355-362, 2006.",
      "_id": "3854914"
    },
    {
      "text": "W. J. Bainbridge, S. B. Furber, \"CHAIN: A Delay Insensitive CHip Area INterconnect\", <em>IEEE Micro special issue on Design and Test of System on Chip</em>, vol. 142, no. 4, pp. 16-23, Sept. 2002.",
      "_id": "4335208"
    },
    {
      "text": "T. Bjerregaard, J. Spars\u00f8, \"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip\", <em>Proc. Design Automation and Test in Europe</em>, pp. 1226-1231, 2005.",
      "_id": "3994262"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard, M. Renaudin, \"An asynchronous noc architecture providing low latency service and its multilevel design framework\", <em>Proc. Int'l Symposium on Asynchronous Circuits and Systems</em>, pp. 54-63, 2005.",
      "_id": "3982562"
    },
    {
      "text": "A. Sheibanyrad, I. M. Panades, A. Greiner, \"Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture\", <em>Proc. Design Automation and Test in Europe</em>, pp. 1090-1095, 2007.",
      "_id": "3655145"
    },
    {
      "text": "R. Marculescu, U. Ogras, L.-S. Peh, N. Jerger, Y. Hoskote, \"Outstanding research problems in noc design: System microarchitecture and circuit perspectives\", <em>Trans. Comp.-Aided Des. Integ. Cir. Sys.</em>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "G. V. Varatkar, R. Marculescu, \"On-chip traffic modeling and synthesis for mpeg-2 video applications\", <em>IEEE Trans. Very Large Scale Integr. Syst.</em>, vol. 12, no. 1, pp. 108-119, 2004.",
      "_id": "4119278"
    },
    {
      "text": "V. Soteriou, H. Wang, L.-S. Peh, \"A statistical traffic model for on-chip interconnection networks\", <em>Proc. Int'l Symp. on Modeling Analysis and Simulation</em>, pp. 104-116, 2006.",
      "_id": "3885903"
    },
    {
      "text": "U. Y. Ogras, R. Marculescu, \"Analytical router modeling for networks-on-chip performance analysis\", <em>Proc. of Design Automation and Test in Europe</em>, pp. 1096-1101, 2007.",
      "_id": "3655102"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh, K. Samadi, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>DATE</em>, pp. 423-428, April 2009.",
      "_id": "3254807"
    },
    {
      "text": "A. Pullini, F. Angiolini, P. Meloni, D. Atienza, S. Murali, L. Raffo, G. D. Micheli, L. Benini, \"NoC design and implementation in 65nm technology\", <em>Proc. Int'l Symp. on Networks-on-Chip</em>, May 2007.",
      "_id": "3521039"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Energy-aware mapping for tile-based noc architectures under performance constraints\", <em>Proc. Asia and South Pacific Design Automation Conference</em>, pp. 233-239, 2003.",
      "_id": "4251109"
    }
  ],
  "2685977": [
    {
      "text": "P. Bogdan, M. Kas, R. Marculescu, O. Mutlu, \"Quale: A quantum-leap inspired model for non-stationary analysis of noc traffic in chip multi-processors\", <em>Proceedings of the Fourth ACM/IEEE International Symposium on Networks on Chip</em>, pp. 241-248, 2010.",
      "_id": "2912700"
    },
    {
      "text": "A. Ganguly, K. Chang, S. Deb, P. P. Pande, B. Belzer, C. Teuscher, \"Scalable hybrid wireless network-on-chip architectures for multi-core systems\", <em>IEEE Transactions on Computers</em>, vol. 99, no. PrePrints, 2010.",
      "_id": "2755033"
    }
  ],
  "2685971": [
    {
      "text": "P. Abad, V. Puente, P. Prieto, J. A. Gregorio, \"Rotary Router: An Efficient Architecture for CMP Interconnection Networks\", <em>In Proceedings of the International Symposium on Computer Architecture (ISCA\u00ca\u00bc07)</em>, pp. 116-125, May 2007.",
      "_id": "3699920"
    },
    {
      "text": "J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, N. Vijaykrishnan, M. Yousif, C. Das, \"A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures\", <em>In Proceedings of the International Symposium on Computer Architecture (ISCA \u00ca\u00bc07)</em>, pp. 138-149, 2007.",
      "_id": "3699939"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, M. Kandemir, \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", <em>In Proceedings of the International Symposium on Computer Architecture (ISCA \u00ca\u00bc06)</em>, pp. 130-141, June 2006.",
      "_id": "3874928"
    },
    {
      "text": "D. Park, S. Eachempati, R. Das, A. K. Mishra, V. Narayanan, Y. Xie, C. R. Das, \"MIRA: A Multi-layered On-Chip Interconnect Router Architecture\", <em>In Proceedings of the International Symposium on Computer Architecture (ISCA \u00ca\u00bc08)</em>, pp. 251-261, 2008.",
      "_id": "3509420"
    },
    {
      "text": "V. F. Pavlidis, E. G. Friedman, <em>3-D Topologies for Networks-on-Chip</em>, vol. 15, no. 10, pp. 1081-1090, Oct. 2007.",
      "_id": "3630825"
    }
  ],
  "2912701": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chip: a new paradigm for systems on chip design\", <em>Proc. Proc. IEEE Conference on Design Automation and Test in Europe (DATE'02)</em>, pp. 418-419, Mar. 2002.",
      "_id": "4358267"
    },
    {
      "text": "V. Pavlidis, E. Friedman, \"3-D Topologies for Networks-on-Chip\", <em>IEEE Trans. Very Large Scale Integration Systems</em>, vol. 15, no. 10, pp. 1081-1090, Oct. 2007.",
      "_id": "3630825"
    },
    {
      "text": "D. Park et al., \"MIRA: A Multi-Layered On-Chip Interconnect Router Architecture\", <em>Proc. Intl. Symp. Computer Architecture (ISCA'08)</em>, pp. 251-261, June 2008.",
      "_id": "3509420"
    },
    {
      "text": "L. Shang, L. Peh, A. Kumar, N. K. Jha, \"Thermal modeling characterization and management of on-chip networks\", <em>Proc. IEEE/ACM International Symposium on Microarchitecture (Micro '04)</em>, pp. 67-78, Dec. 2004.",
      "_id": "4178250"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, \"A 5-GHz Mesh Interconnect for A Teraflops Processor\", <em>IEEE MICRO</em>, vol. 27, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Kim et al., \"A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures\", <em>Proc. Inti. Symp. Computer Architecture (ISCA '07)</em>, pp. 138-149, June 2007.",
      "_id": "3699939"
    }
  ],
  "2912713": [
    {
      "text": "W. Kwon et al., \"A Practical Approach of Memory Access Parallelization to Exploit Multiple Off-chip DDR Memories\", <em>Proc. DAC</em>, 2008.",
      "_id": "3363076"
    },
    {
      "text": "B. Akesson, K. Goossens, M. Ringhofer, \"Predator: a Predictable SDRAM Memory Controller\", <em>Proc. CODES+ISSS</em>, 2007.",
      "_id": "3651299"
    },
    {
      "text": "J. Kim et al., \"A Low Latency Router Supporting Adaptivity for On-Chip Interconnects\", <em>Proc. DAC</em>, 2005.",
      "_id": "3891501"
    },
    {
      "text": "P. Gratz et al., \"Regional Congestion Awareness for Load Balance in Networks-on-Chip\", <em>Proc. HPCA</em>, 2008.",
      "_id": "3480596"
    },
    {
      "text": "L. Peh, W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", <em>Proc. HPCA</em>, 2001.",
      "_id": "4453611"
    }
  ],
  "2912712": [
    {
      "text": "D. Ludovici, F. Gilabert, S. Medardoni, C. Gomez, \"Assessing Fat-Tree Topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints\", <em>Proc. of Conf. on Design Automation and Test in Europe</em>, 2009.",
      "_id": "3254857"
    },
    {
      "text": "A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez, C. A. Zeferino, \"SPIN: a scalable packet switched on-chip micro-network\", <em>Design Automation and Test in Europe Conf. and Exhibition</em>, 2003.",
      "_id": "4258404"
    }
  ],
  "2912709": [
    {
      "text": "J. Owens, W. Dally, R. Ho, D. Jayasimha, S. Keckler, L.-S. Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 96-108, Sep.Oct. 2007.",
      "_id": "3609787"
    }
  ],
  "2912707": [
    {
      "text": "W. J. Dally, B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proceedings of the 38th annual Design Automation Conference</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu, U. Y. Ogras, R. Marculescu, \"System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 25, no. 12, pp. 2919-2933, Dec. 2006.",
      "_id": "3803026"
    },
    {
      "text": "E. Salminen, A. Kulmala, T. Hamalainen, \"On network-on-chip comparison\", <em>Proceedings of the 10th Euromicro Conference on Digital System Design Architectures Methods and Tools</em>, pp. 503-510, August 2007.",
      "_id": "3656982"
    },
    {
      "text": "S. Murali, G. De Micheli, \"SUNMAP: a tool for automatic topology selection and generation for NoCs\", <em>Proceedings of the 41st Design Automation Conference</em>, pp. 914-919, 2004.",
      "_id": "4134087"
    }
  ],
  "2912710": [
    {
      "text": "P. Gratz, C. Kim, R. Mcdonald, S. Keckler, D. Burger, \"Implementation and Evaluation of On-Chip Network Architectures\", <em>International Conference on Computer Design</em>, pp. 477-484, 2006.",
      "_id": "3855094"
    },
    {
      "text": "I. Panades, A. Greiner, \"Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures\", <em>The First International Symposium on Networks-on-Chip (NOCS)\u2018</em>, pp. 83-94, 2007.",
      "_id": "3521038"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, N. K. Jha, \"Express Virtual Channels: Towards the Ideal Interconnection Fabric\", <em>The 13th International Symposium on Computer Architecture (ISCA)</em>, pp. 150-161, 2007.",
      "_id": "3699941"
    },
    {
      "text": "J. Bainbridge, S. Furber, \"CHAIN: A delay-insensitive chip area interconnect\", <em>IEEE MICRO</em>, pp. 16-23, 2002.",
      "_id": "4335208"
    },
    {
      "text": "T. Bjerregaard, J. Sparso, \"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip\", <em>Proceedings of the conference on Design Automation and Test in Europe</em>, vol. 2, pp. 1226-1231, 2005.",
      "_id": "3994262"
    },
    {
      "text": "D. Rostislav, V. Vishnyakov, E. Friedman, R. Ginosar, \"An asynchronous router for multiple service levels networks on chip\", <em>Proceedings of the 11th IEEE International Symposium on Asynchronous F'ircuits and system</em>, pp. 44-53, 2005.",
      "_id": "3982565"
    },
    {
      "text": "B. Grot, J. Hestness, S. Keckler, O. Mutlu, \"Express Cube Topologies for on-Chip Interconnects\", <em>The 15th International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 163-174, Feb. 2009.",
      "_id": "3274264"
    },
    {
      "text": "A. Kumar, L. Peh, P. Kundu, N. Jha, \"Express virtual channels: towards the ideal interconnection fabric\", <em>The 34th annual International Symposium on Computer Architecture (ISCA)</em>, pp. 150-161, 2007.",
      "_id": "3699941"
    }
  ],
  "2912705": [
    {
      "text": "D. Wentzlaff et al., \"On-Chip Interconnection Architecture of the Tile Processor\", <em>IEEE Micro</em>, vol. 27, no. 5, 2007.",
      "_id": "3609802"
    },
    {
      "text": "A. Kumar, L.-S. Peh, N. K. Jha, \"Token Flow Control\", <em>MICRO</em>, 2008.",
      "_id": "3521692"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, A. Jantsch, \"Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip\", <em>DATE</em>, vol. 2, 2004.",
      "_id": "4134763"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny, \"QNoC: QoS Architecture and Design Process for Network on Chip\", <em>J. Syst. Archit.</em>, vol. 50, no. 2\u20133, 2004.",
      "_id": "4100912"
    },
    {
      "text": "J. Lee, M. C. Ng, K. Asanovic, \"Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks\", <em>ISCA</em>, 2008.",
      "_id": "3509412"
    }
  ],
  "2912702": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, N. K. Jha, \"GARNET: A detailed on-chip network model inside a full-system simulator\", <em>Proceedings of International Symposium on Performance Analysis of Systems and Software</em>, Apr. 2009.",
      "_id": "3307437"
    },
    {
      "text": "W. J. Dally, B. Towles, \"Route packets not wires: On-chip interconnection networks\", June 2001.",
      "_id": "4445857"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. Keckler, D. Burger, \"Implementation and evaluation of on-chip network architectures\", <em>International Conference on Computer Design</em>, October 2006.",
      "_id": "3855094"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler, O. Mutlu, \"Express cube topologies for on-chip interconnects\", <em>Proceedings of International Symposium of High. Performance Computer Architecture</em>, February 2009.",
      "_id": "3274264"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh, K. Samadi, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>Proceedings of Design Automation and Test in Europe (DATE)</em>, February 2009.",
      "_id": "3254807"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, N. K. Jha, \"Express virtual channels: Towards the ideal interconnection fabric\", <em>Proc. Int. Symp. Computer Architecture (and IEEE Micro Top Picks 2008)</em>.",
      "_id": "3699941"
    },
    {
      "text": "A. Kumar, L.-S. Peh, N. K. Jha, \"Token flow control\", <em>Proceedings of the 41st International Symposium on Microarchitecture</em>, November 2008.",
      "_id": "3521692"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, H. Amano, T. Yoshinaga, \"Prediction router: Yet another low latency on-chip router architecture\", <em>Proceedings of International Symposium of High Performance Computer Architecture</em>, Februarv 2009.",
      "_id": "3274273"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffman, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. B., A. Agarwal, \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, pp. 15-31, 2007.",
      "_id": "3609802"
    }
  ],
  "2912716": [
    {
      "text": "G. Hendry et al., \"Analysis of photonic networks for a chip multiprocessor using scientific applications\", <em>Int'l. Symp. on Networks-on-Chip</em>, pp. 104-113, 2009.",
      "_id": "3129371"
    }
  ],
  "2912718": [
    {
      "text": "L. Benini, G. D. Micheli, \"Networks on chips: A new soc paradigm\", <em>IEEE Computer</em>, vol. 35, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, L. S. Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 96-108, September-October 2007.",
      "_id": "3609787"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, pp. 51-61, September/October 2007.",
      "_id": "3609769"
    },
    {
      "text": "A. Shacham, K. Bergman, L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>IEEE Transactions on Computers</em>, pp. 1246-1260, September 2008.",
      "_id": "3427704"
    },
    {
      "text": "I. O'Connor, \"Optical solutions for system-level interconnect\", <em>Proceedings of the 2004 international workshop on System level interconnect prediction</em>, pp. 79-88.",
      "_id": "4190723"
    },
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, A. Choudhary, \"Firefly: Illuminating future network-on-chip with nanophotonics\", <em>Proceedings of the 36th annual International Symposium on Computer Architecture</em>, pp. 429-440, 2009.",
      "_id": "3303547"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler, O. Mutlu, \"Express cube topologies for on-chip interconnects\", <em>Proceeding of 15th Internation Symposium on High Performance Computer Architecture</em>, pp. 163-174, Feburary 2009.",
      "_id": "3274264"
    },
    {
      "text": "M. Cianchetti, J. Kerekes, D. Albonesi, \"Phastlane: A rapid transit optical routing network\", <em>Proceedings of 36th International Symposium on Computer Architecture</em>, pp. 441-450, June 2009.",
      "_id": "3303528"
    }
  ],
  "2685980": [
    {
      "text": "J. Hu, R. Marculescu, \"Energy-and Performance-Aware Mapping for Regular NoC Architectures\", <em>IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 24, no. 4, April 2005.",
      "_id": "3967318"
    },
    {
      "text": "P. Bogdan, R. Marculescu, \"Quantum-like effects in network-on-chip buffers behavior\", <em>Proc. of the 44th annual Design Automation Conf.</em>, 2007.",
      "_id": "3552805"
    }
  ],
  "2912717": [
    {
      "text": "W. J. Dally, B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. of the 38th annual Design Automation Conf.</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. Hansson, K. Goossens, A. R\u0103dulescu, \"Avoiding message-dependent deadlock in network-based systems on chip\", <em>VLSI Design</em>, 2007.",
      "_id": "3632245"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh, K. Samadi, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>Proc. of the conf. on Design Automation and Test in Europe</em>, 2009.",
      "_id": "3254807"
    },
    {
      "text": "J. Kim, W. J. Dally, D. Abts, \"Flattened butterfly: a cost-efficient topology for high-radix networks\", <em>Proc. of the 34th annual Intl. Symp. on Computer Architecture</em>, 2007.",
      "_id": "3699936"
    },
    {
      "text": "G. Michelogiannakis, J. Balfour, W. J. Dally, \"Elastic buffer flow control for on-chip networks\", <em>Proc. of the 15th Intl. Symp. on High-Performance Computer Architecture</em>, 2009.",
      "_id": "3274274"
    },
    {
      "text": "T. Moscibroda, O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>Proc. of the 36th annual Intl. Symp. on Computer Architecture</em>, 2009.",
      "_id": "3303544"
    },
    {
      "text": "C. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, C. R. Das, \"ViChaR: A dynamic virtual channel regulator for network-on-chip routers\", <em>Proc. of the 39th annual Intl. Symp. on Microarchitecture</em>, 2006.",
      "_id": "3887184"
    },
    {
      "text": "L.-S. Peh, W. J. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>Proc. of the 7th Intl. Symp. on High-Performance Computer Architecture</em>, 2001.",
      "_id": "4453611"
    },
    {
      "text": "H. Wang, L.-S. Peh, S. Malik, \"Power-driven design of router microarchitectures in on-chip networks\", <em>Proc. of the 36th annual IEEE/ACM Intl. Symp. on Microarchitecture</em>, 2003.",
      "_id": "4291892"
    }
  ],
  "2685983": [
    {
      "text": "W. J. Dally, B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>\n            Proc. 38\n            th\n            Design Automation Conference (DAC'01)\n          </em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chips: a New SoC paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "J. Owens, W. Dally, R. Ho, D. Jayasimha, S. W. Keckler, L. Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 96-108, Sept.-Oct. 2007.",
      "_id": "3609787"
    }
  ],
  "2912719": [
    {
      "text": "K. Srinivasan, K. S. Chatha, G. Konjevod, \"Linear-programming-based techniques for synthesis of network-on-chip architectures\", <em>IEEE Trans. Very Large Scale Integr. Syst.</em>, vol. 14, no. 4, pp. 407-420, 2006.",
      "_id": "3810372"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Dyad: smart routing for networks-on-chip\", <em>DAC '04: Proceedings of the 41st annual Design Automation Conference</em>, pp. 260-263, 2004.",
      "_id": "4030729"
    },
    {
      "text": "M. Palesi, G. Longo, S. Signorino, R. Holsmark, S. Kumar, V. Catania, \"Design of bandwidth aware and congestion avoiding efficient routing algorithms for networks-on-chip platforms\", <em>NOCS '08: Proceedings of the Second International Symposium on NoCs</em>, pp. 97-106, 2008.",
      "_id": "3332695"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny, \"Qnoc: Qos architecture and design process for network on chip\", <em>J. Syst. Archit.</em>, vol. 50, no. 2\u20133, pp. 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh, K. Samadi, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>Design Automation and Test in Europe Conference and Exhibition 2009. DATE '09</em>, pp. 423-428, April 2009.",
      "_id": "3254807"
    }
  ],
  "2912720": [
    {
      "text": "T. Bjerregaard, S. Mahadevan, \"A survey of research and practices of network-on-chip\", <em>ACM Comput. Surv.</em>, vol. 38, no. 1, pp. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "N. D. E. Jerger, L.-S. Peh, M. H. Lipasti, \"Circuit-switched coherence\", <em>NOCS '08: Proc. of the Second International Symposium on Networks-on-Chip</em>, pp. 193-202, 2008.",
      "_id": "3332688"
    },
    {
      "text": "T. Marescaux, E. Brockmeyer, H. Corporaal, \"The impact of higher communication layers on noc supported mpsocs\", <em>NOCS '07: Proc. of the First International Symposium on Networks-on-Chip</em>, pp. 107-116, 2007.",
      "_id": "3521032"
    },
    {
      "text": "A. Hansson, K. Goossens, A. Radulescu, \"Avoiding message dependent deadlock in network-based systems on chip\", <em>VLSI Design</em>, may 2007.",
      "_id": "3632245"
    }
  ],
  "2912715": [
    {
      "text": "E. Beigne, F. Clermidy, H. Lhermet, S. Miermont, Y. Thonnart, X.-T. Tran, A. Valentian, D. Varreau, P. Vivet, X. Popon, H. Lebreton, \"An Asynchronous Power Aware and Adaptive NoC Based Circuit\", <em>IEEE. Journnl of Solid-State Circuits</em>, vol. 44, no. 4, pp. 1167-1177, Apr. 2009.",
      "_id": "3196541"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Wang, H. Amano, \"Run-Time Power Gating of On-Chip Routers Using Look-Ahead Routing\", <em>Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08)</em>, pp. 55-60, Jan. 2008.",
      "_id": "3447704"
    },
    {
      "text": "S. R. Vangal et al., \"An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS\", <em>IEEE Journal of Solid-State Circuits</em>, vol. 43, no. 1, pp. 29-41, Jan. 2008.",
      "_id": "3410591"
    }
  ],
  "2912704": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, \"A 5-GHz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, pp. 51-61, September-October 2007.",
      "_id": "3609769"
    },
    {
      "text": "B. Towles, W. Dally, \"Route packets not wires: on-chip interconnection networks\", <em>Proc. DAC</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chips: a new SoC paradigm\", <em>IEEE Computer</em>, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "C. A. Zeferino, M. E. Kreutz, A. A. Susin, \"RASoC: A Router Soft-Core for Networks-on-Chip\", <em>Proceedings of DATE\u201904</em>, pp. 1530-1591, 2004.",
      "_id": "4134900"
    },
    {
      "text": "W. Kwon et al., \"A Practical Approach of Memory Access Parallelization to Exploit Multiple Off-chip DDR Memories\", <em>Proc. DAC</em>, 2008.",
      "_id": "3363076"
    },
    {
      "text": "M. Lai, Z. Wang, L. Gao, H. Lu, K. Dai, \"A Dynamically-Allocated Virtual Channel Architecture with Congestion Awareness for On-Chip Routers\", <em>Proceedings of the 46th Design Automation Conference (DAC)</em>, pp. 630-633, 2008.",
      "_id": "3363077"
    },
    {
      "text": "W. Kwon, S. Yoo, J. Um, S. Jeong, \"In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem\", <em>proc. DATE\u201909</em>, pp. 1058-1063, 2009.",
      "_id": "3254830"
    }
  ],
  "2912724": [],
  "2912711": [
    {
      "text": "Y. H. Kang, T. Kwon, J. Draper, \"Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers\", <em>Proc. of International Symposium on Networks-on-Chip</em>, May 2009.",
      "_id": "3129376"
    },
    {
      "text": "A. Kohler, M. Radetzki, \"Fault-Tolerant Architecture and Deflection Routing for Degradable NoC Switches\", <em>Proc. of International Symposium on Networks-on-Chip</em>, May 2009.",
      "_id": "3129378"
    },
    {
      "text": "D. Park et al., \"Exploring Fault-Tolerant Network-on-Chip Architectures\", <em>Proc. of International Conference on Dependable Systems and Networks</em>, June 2006.",
      "_id": "3836132"
    },
    {
      "text": "Heiko Zimmer, Axel Jantsch, \"A Fault Model Notation and Error-Control Scheme for Switch-to-Switch Buses in a Network-on-Chip\", <em>Proc. of the CODES+ISSS Conference</em>, October 2003.",
      "_id": "4256264"
    }
  ],
  "2912721": [
    {
      "text": "J. Duato, I. Johnson, J. Flich, F. Naven, P. Garcia, T. Nachiondo, \"A new scalable and cost -effective congestion management strategy for lossless multistage interconnection networks\", <em>Proceedings of the Int'l Symp. on High-Performance Computer Architecture (HPCA-11)</em>, 2005.",
      "_id": "4008187"
    },
    {
      "text": "A. Pullini, F. Angiolini, S. Murali, D. Atienza, G. De Micheli, L. Benini, \"Bringing NoCs to 65 nm\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 75-85, 2007.",
      "_id": "3609788"
    },
    {
      "text": "R. Kumar, V. Zyuban, D. M. Tullsen, \"Interconnections in multi-core architectures: Understanding mechanisms overheads and scaling\", <em>SIGARCH Comput. Archit. News</em>, vol. 33, no. 2, pp. 408-419, 2005.",
      "_id": "4031153"
    },
    {
      "text": "D. N. Truong et al., \"A 167-processor computational platform in 65nm CMOS\", <em>IEEE Journal of Solid-State Circuits (JSSC)</em>, vol. 44, no. 4, pp. 1130-1144, 2009.",
      "_id": "3196814"
    },
    {
      "text": "H. Wang, L.-S. Peh, S. Malik, \"Power-driven design of router microarchitectures in on-chip networks\", <em>Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO)</em>, 2003.",
      "_id": "4291892"
    }
  ],
  "3129355": [],
  "2912726": [
    {
      "text": "W.J. Dally, B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. 38th Design Automation Conf.</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chips: a new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "L.A. Plana, S.B. Furber et al., \"A GALS Infrastructure for a Massively Parallel Multiprocessor\", <em>IEEE Design & Test of Computers</em>, vol. 24, no. 5, pp. 454-463, 2007.",
      "_id": "3581351"
    },
    {
      "text": "R Emery, A Yakovlev, G Chester, \"Connection Centric Network for Spiking Neural Networks\", <em>Proc. NOCS</em>, pp. 144-152, 2009.",
      "_id": "3129364"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, A. Kolodny, \"Cost Considerations in Network on Chip\", <em>Integration</em>, vol. 38, no. 1, pp. 19-42, 2004.",
      "_id": "4094282"
    },
    {
      "text": "U.Y. Ogras, R. Marculescu, \"Analytical router modeling for networks-on-chip performance analysis\", <em>Proc. DATE</em>, pp. 1096-1101, 2007.",
      "_id": "3655102"
    },
    {
      "text": "F. Gilabert, S. Medardoni, D. Bertozzi, L. Benini et al., \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", <em>Proc. NOCS</em>, pp. 107-116, 2008.",
      "_id": "3332684"
    },
    {
      "text": "A. Banerjee, R. Mullins, S. Moore, \"A Power and Energy Exploration of Network-on-Chip Architectures\", <em>Proc. NOCS</em>, pp. 163-172, 2007.",
      "_id": "3521011"
    }
  ],
  "1618241": [],
  "2912700": [
    {
      "text": "W.J. Dally, B. Towles, \"Route Packets not Wires: On-chip -Interconnection Networks\", <em>Proc. of the Design Automation Conference</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "T. Moscibroda, O. Mutlu, \"A Case for Bufferless Routing in On-Chip Networks\", <em>Proc. of the 36th International Symposium on Computer Architecture (ISCA)</em>, pp. 196-207, June 2009.",
      "_id": "3303544"
    },
    {
      "text": "V. Soteriou, H. Wang, L. Peh, \"A Statistical Traffic Model for On-Chip Interconnection Networks\", <em>Proc. of IEEE Int. Symp. on Modeling Analysis and Sim. of Comp. and Tel. Sys.</em>, September 2006.",
      "_id": "3885903"
    },
    {
      "text": "G. Varatkar, R. Marculescu, \"On-chip traffic modeling and synthesis for MPEG-2 video applications\", <em>IEEE Trans. on VLSI</em>, vol. 12, pp. 108-119, 2004.",
      "_id": "4119278"
    }
  ],
  "2912730": [
    {
      "text": "H. Zimmer, A. Jantsch, \"A fault model notation and error-control scheme for switch-to-switch buses in a Network-on-Chip\", <em>Proc. CODES+ISSS'03</em>, pp. 188-193, Oct. 2003.",
      "_id": "4256264"
    }
  ],
  "2912728": [
    {
      "text": "F. Worm, P. Ienne, P. Thiran, G. De Micheli, \"A robust self-calibrating transmission scheme for on-chip networks\", <em>IEEE Trans. Very Large Scale Inte. (VLSI) Syst.</em>, vol. 13, no. 1, pp. 126-139, Jan. 2005.",
      "_id": "3973908"
    },
    {
      "text": "H. Wang, L.-S. Peh, S. Malik, \"Power-driven design of router microarchitectures in on-chip networks\", <em>\n            36\n            th\n            IEEE/ACM Int. Symp. on Microarchitecture (MICRO-36)\n          </em>, pp. 105-116, Dec. 2003.",
      "_id": "4291892"
    },
    {
      "text": "B. Fu, D. Wolpert, P. Ampadu, \"Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links\", <em>Proc. 3</em>, pp. 54-64, May 2009.",
      "_id": "3129367"
    },
    {
      "text": "L. Shang, L.-S. Peh, N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>Int. Symp. High-Performance Computer Architecture (HPCA '03)</em>, pp. 91-102, Feb. 2003.",
      "_id": "4268631"
    },
    {
      "text": "S. Xu, I. Benito, W. Burleson, \"Thermal impacts on NoC interconnects\", <em>IEEE Int. Symp. on Networks-on-Chip (NoCS'07)</em>, pp. 220-220, May 2007.",
      "_id": "3521047"
    },
    {
      "text": "T. Dumitras, R. Marculescu, \"On-chip stochastic communication\", <em>Design Automation and Test in Europe (DATE '03)</em>, pp. 10790-10795, Mar. 2003.",
      "_id": "4258465"
    }
  ],
  "2912729": [
    {
      "text": "M. Mirza-Aghatabar, S. Koohi, S. Hessabi, M. Pedram, \"An empirical investigation of mesh and torus noc topologies under different routing algorithms and traffic models\", <em>Proceedings of the 10th Euromicro Conference on Digital System Design Architectures Methods and Tools</em>, pp. 19-26, 2007.",
      "_id": "3656959"
    },
    {
      "text": "V. et al., \"An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS\", <em>Proc. of ISSCC</em>, pp. 98-99, 2007.",
      "_id": "3704101"
    },
    {
      "text": "K. Srinivasan, K. Chatha, G. Konjevod, \"An automated technique for topology and route generation of application specific on-chip interconnection networks\", <em>Proc. of ICCAD</em>, pp. 231-237, 2005.",
      "_id": "4013833"
    },
    {
      "text": "D. Zhao, Y. Wang, \"SD-MAC: Design and synthesis of a hardware-efficient collision-free qos-aware mac protocol for wireless network-on-chip\", <em>IEEE Trans. on Computers</em>, vol. 57, no. 9, pp. 1230-1245, 2008.",
      "_id": "3427739"
    }
  ],
  "3129357": [
    {
      "text": "A. Banerjee, R. Mullins, and S. Moore. A power and energy exploration of network-on-chip architectures. In Proceedings of First International Symposium on Networks-on-Chip, May 2007.",
      "_id": "3521011"
    },
    {
      "text": "D. Greenfield, A. Banerjee, J. Lee, and S. Moore. Implications of Rent's rule for NoC design and its fault-tolerance. Networks-on-Chip, First International Symposium on, May 2007.",
      "_id": "3521026"
    },
    {
      "text": "A. Kumar, P. Kundu, A. Singh, L. Peh, and N. Jha. A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. Computer Design, 25th International Conference on, Oct 2007.",
      "_id": "3678172"
    },
    {
      "text": "I. Walter, I. Cidon, R. Ginosar, and A. Kolodny. Access regulation to hot-modules in wormhole NoCs. In Proceedings of the First International Symposium, on Networks-on-Chip. IEEE Computer Society, May 2007.",
      "_id": "3521043"
    },
    {
      "text": "P. Wolkotte, G. Smit, G. Rauwerda, and L. Smit. An energy-efficient reconfigurable circuit-switched network-on-chip. Parallel and Distributed Processing Symposium, Proceedings. 19th IEEE International, Apr 2005.",
      "_id": "4029938"
    }
  ],
  "3129359": [],
  "3129368": [],
  "2912727": [
    {
      "text": "S. Stergiou et al., \"Xpipes Lite: a Synthesis Oriented Design Library for Networks on Chips\", <em>DAC</em>, pp. 559-564, 2005.",
      "_id": "3994484"
    },
    {
      "text": "S. Vangal et al., \"An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS\", <em>Int. Solid-State Circuits Conf.</em>, pp. 98-99, 2007.",
      "_id": "3704101"
    },
    {
      "text": "N. Banerjee et al., \"A Power and Performance Model for Network-on-Chip Architectures\", <em>DATE 2004</em>, pp. 21250, 2004.",
      "_id": "4134592"
    },
    {
      "text": "A. Mello et al., \"Virtual Channels in Networks-on-Chip: Implementation and Evaluation on Hermes NoC\", <em>SBCCI</em>, pp. 178-183, 2005.",
      "_id": "4051888"
    },
    {
      "text": "L.S. Peh et al., \"A Delay Model and Speculative Architecture for Pipelined Routers\", <em>Int. Symp. on High-Performance Computer Architecture</em>, pp. 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "R. Mullins et al., \"Low-Latency Virtual-Channel Routers for On-Chip Networks\", <em>Int. Symp. on Computer Architecture</em>, pp. 188, 2004.",
      "_id": "4168353"
    },
    {
      "text": "D. Wentzlaff et al., \"On-Chip Interconnection Architecture of the Tile Processor\", <em>IEEE Micro</em>, pp. 15-31, 2007.",
      "_id": "3609802"
    },
    {
      "text": "M. Zhang et al., \"Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip\", <em>Int. Symp. on Networks-on-Chip</em>, pp. 207-208, 2008.",
      "_id": "3332704"
    },
    {
      "text": "A. Kumar et al., \"Express Virtual Channels: Towards the ideal Interconnection Fabric\", <em>Int. Symp. Computer Architecture</em>, June 2007.",
      "_id": "3699941"
    },
    {
      "text": "P. Gratz et al., \"Implementation and Evaluation of On-Chip Network Architectures\", <em>Proc. Int. Conf. Computer Design</em>, October 2006.",
      "_id": "3855094"
    },
    {
      "text": "A. Kumar et al., \"A 4.6Tbits/s 3.6GHz Single-Cycle NoC Router with a Novel Switch Allocator in 65nm CMOS\", <em>Proc. Int. Conf. Computer Design</em>, October 2007.",
      "_id": "3678172"
    },
    {
      "text": "M. Zhang et al., \"Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks\", <em>2nd ACM/IEEE Int. Symp. on Networks-on-Chip</em>, pp. 23-32, 2008.",
      "_id": "3332693"
    },
    {
      "text": "George Michelogiannakis et al., \"Elastic-Buffer Flow Control for On-Chip Networks\", <em>15th HPCA</em>, pp. 151-162, 2009.",
      "_id": "3274274"
    },
    {
      "text": "Antonio Pullini et al., \"NoC Design and Implementation in 65 nm Technology\", <em>Int. Symp. on Networks-on-Chip</em>, pp. 273-282, May 2007.",
      "_id": "3521039"
    },
    {
      "text": "A. Pullini et al., \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", <em>Proc. of 18th Annual Symp. on Integrated Circuits and System Design (SBCCI) 2005</em>, pp. 224-229, Sep 4\u20137, 2005.",
      "_id": "4051898"
    }
  ],
  "2685948": [],
  "3129361": [],
  "3129358": [],
  "2912723": [
    {
      "text": "J. Flich, S. Rodrigo, J. Duato, \"An Efficient Implementation of Distributed Routing Algorithms for NoCs\", <em>NOCS</em>, 2008.",
      "_id": "3332681"
    },
    {
      "text": "M. Koibuchi, H. Matsutani, H. Amano, T. Pinkston, \"A Lightweight Fault-tolerant Mechanism for Network-on-chip\", <em>NOCS</em>, 2008.",
      "_id": "3332689"
    },
    {
      "text": "A. Kohler, M. Radetzki, \"Fault-Tolerant Architecture and Deflection Routing for Degradable NoC Switches\", <em>NOCS</em>, 2009.",
      "_id": "3129378"
    },
    {
      "text": "W. Song, D. Edwards, J.L. Nunez-Yanez, S. Dasgupta, \"Adaptive stochastic routing in fault-tolerant on-chip networks\", <em>NOCS</em>, 2009.",
      "_id": "3129390"
    },
    {
      "text": "I. Loi, F. Angiolini, L. Benini, \"Synthesis of Low-Overhead Configurable Source Routing Tables for Network Interfaces\", <em>DATE</em>, 2009.",
      "_id": "3254850"
    },
    {
      "text": "A. Pullini et al., \"Bringing NoCs to 65nm\", <em>IEEE Micro</em>, pp. 75-85, 2007.",
      "_id": "3609788"
    }
  ],
  "2912714": [
    {
      "text": "Tobias Bjerregaard, Shankar Mahadevan, \"A survey of research and practices of Network-on-chip\" in ACM Comput. Surv., ACM Press, vol. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "Luca Benini, Giovanni De Micheli, \"Networks on Chips: A New SoC Paradigm\" in Computer, IEEE Computer Society, vol. 1, 2002.",
      "_id": "4318618"
    },
    {
      "text": "Andreas Hannsson, Andreas Goossens, Andreas Radulescu, \"Avoiding Message-Dependent Deadlock in Network-Based Systems on Chip\" in VLSI Design, Hindawi Publishing Corporation, 2007.",
      "_id": "3632245"
    },
    {
      "text": "David Wentzlaff, Patrick Griffin, Henry Hoffmann et al., \"On-Chip Interconnection Architecture of the Tile Processor\", <em>IEEE Micro</em>, vol. 5, Sept.-Oct. 2007.",
      "_id": "3609802"
    },
    {
      "text": "Partha Pratim Pande, C. Grecu, M. Jones et al., \"Performance evaluation and design trade-offs for network-on-chip interconnect architectures\", <em>Computers IEEE Transactions on</em>, vol. 8, 2005.",
      "_id": "3967217"
    }
  ],
  "2912708": [
    {
      "text": "C. Hernandez, F. Silla, J. Duato, \"A Methodology for the Characterization of Process Variation in NoC Links\", <em>DATE</em>, 2010.",
      "_id": "3032987"
    },
    {
      "text": "R. Kumar et al., \"Interconnections in multi-core architectures: Understanding mechanisms overheads and scaling\", <em>ISCA</em>, June 2005.",
      "_id": "4031153"
    },
    {
      "text": "D. Ludovici et al., \"Assessing Fat-Tree Topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints\", <em>DATE'09</em>.",
      "_id": "3254857"
    },
    {
      "text": "I. M. Panades et al., \"Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures\", <em>NOCS '07</em>.",
      "_id": "3521038"
    },
    {
      "text": "A. Pullini et al., \"NoC Design and Implementation in 65nm Technology\", <em>NOCS '07</em>.",
      "_id": "3521039"
    },
    {
      "text": "U. Ogras et al., \"Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip\", <em>Design Automation Conference</em>, 2007.",
      "_id": "3552909"
    },
    {
      "text": "J.D. Owens et al., \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, 2007.",
      "_id": "3609787"
    }
  ],
  "3129375": [],
  "3129367": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: on-chip interconnection networks,\" Design Automation Conference (DAC'01), Jun. 2001, pp. 684-689.",
      "_id": "4445857"
    },
    {
      "text": "F. Worm, P. Ienne, P. Thiran, G. De Micheli, \"A robust self-calibrating transmission scheme for on-chip networks,\" IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 13, no. 1, Jan. 2005, pp. 126-139.",
      "_id": "3973908"
    },
    {
      "text": "L. Shang, L.-S. Peh, N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks,\" Int. Symp. High-Performance Computer Architecture (HPCA'03), Feb. 2003, pp. 91-102.",
      "_id": "4268631"
    },
    {
      "text": "M. Simone, M. Lajolo, D. Bertozzi, \"Variation tolerant NoC design by means of self-calibrating links,\" Design, Automation and Test in Europe (DATE'08), Mar. 2008, pp. 1402-1407.",
      "_id": "3465070"
    },
    {
      "text": "S. Xu, I. Benito, W. Burleson, \"Thermal impacts on NoC interconnects,\" IEEE Int. Symp. on Networks-on-Chip (NOCS'07), May 2007, pp. 220-220. Full version available: http://python.ecs.umass.edu/-icdg/ publications/pdffiles/xu-noc07.pdf",
      "_id": "3521047"
    }
  ],
  "3129370": [
    {
      "text": "Hu, J.; Marculescu, R. \"Energy-aware mapping for tile-based NoC architectures under performance constraints\". In: ASP-DAC, 2003.",
      "_id": "4251109"
    }
  ],
  "3129364": [
    {
      "text": "W. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. Design Automation Conference, 2001. Proceedings, pages 684-689, 2001.",
      "_id": "4445857"
    }
  ],
  "3129369": [
    {
      "text": "W. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. Design Automation Conf., pages 684-689, Las Vegas, Nevada, USA, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. A. A. Faruque, R. Krist, and J. Henkel. ADAM: Runtime Agent-based Distributed Application Mapping for on-chip Communication. In Proceedings of DAC, Anaheim, California, USA, June 8-13 2008.",
      "_id": "3464350"
    },
    {
      "text": "U. Y. Ogras, R. Marculescu, P. Choudhary, and D. Mar-culescu. Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip. In Proc. Design Automation Conf., San Diego, California, USA, June 2007.",
      "_id": "3552909"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, and G. Konjevod. Linear-Programming-Based Techniques for Synthesis of Network-on-Chip Architectures. IEEE Trans. on VLSI Systems, 14(4):407-420, April 2006.",
      "_id": "3810372"
    }
  ],
  "3129362": [
    {
      "text": "D. Lattard, E. Beigne, F. Clermidy, Y. Durand, R. Lemaire, P. Vivet, F. Berens, \"A Reconfigurable Baseband Platform Based on an Asynchronous Network-on-Chip\", IEEE Journal Of Solid State Circuits, Vol. 43, Issue 1, pp. 223-235, Jan. 2008.",
      "_id": "3410475"
    }
  ],
  "3129366": [
    {
      "text": "C. A. Zeferino and A. A. Susin, \"SoCIN: A Parametric and Scalable Network-on-Chip\", IEEE SBCCI, S\u00e3o Paulo, Brazil, pp. 169-174, 2003.",
      "_id": "4298769"
    }
  ],
  "3129374": [
    {
      "text": "M. Petracca et al. Design exploration of optical interconnection networks for chip multiprocessors. Symp. on High-Performance Interconnects, Aug. 2008.",
      "_id": "3480526"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. Carloni. On the design of a photonic network-on-chip. Int'l Symp. on Networks-on-Chip, May 2007.",
      "_id": "3521040"
    }
  ],
  "3129377": [
    {
      "text": "J.D. Owens, et. al. \"Research Challenges for On-Chip Interconnection Networks,\" IEEE Micro, pp. 96-108, 2007.",
      "_id": "3609787"
    }
  ],
  "2912722": [
    {
      "text": "P. Gratz et al., \"Implementation and evaluation of on-chip network architectures\", <em>ICCD</em>, Oct. 2006.",
      "_id": "3855094"
    },
    {
      "text": "A. Kahng et al., \"Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration\", <em>DATE</em>, April 2009.",
      "_id": "3254807"
    },
    {
      "text": "A. Kumar et al., \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <em>ICCD</em>, Oct. 2007.",
      "_id": "3678172"
    },
    {
      "text": "A. Kumar et al., \"Express virtual channels: Towards the ideal interconnection fabric\", <em>ISCA</em>, June 2007.",
      "_id": "3699941"
    },
    {
      "text": "R. Mullins et al., \"Low-latency virtual-channel routers for on-chip networks\", <em>ISCA</em>, June 2004.",
      "_id": "4168353"
    },
    {
      "text": "C. A. Nicopoulos et al., \"ViChaR: A dynamic virtual channel regulator for network-on-chip routers\", <em>MICRO</em>, Dec. 2006.",
      "_id": "3887184"
    },
    {
      "text": "L.-S. Peh, W. J. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>HPCA</em>, Jan. 2001.",
      "_id": "4453611"
    },
    {
      "text": "H.-S. Wang et al., \"Power-driven design of router microarchitectures in on-chip networks\", <em>MICRO</em>, Nov. 2003.",
      "_id": "4291892"
    }
  ],
  "3129373": [
    {
      "text": "S. Bourduas and Z. Zilic, \"A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing,\" Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS), 2007.",
      "_id": "3521014"
    },
    {
      "text": "Jingcao Hu and R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures,\" Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 24, 2005, pp. 551-562.",
      "_id": "3967318"
    }
  ],
  "3129379": [
    {
      "text": "A. Shacham, K. Bergman, and L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors,\" IEEE Trans. Comput., vol. 57, pp. 1-15, 2008.",
      "_id": "3427704"
    },
    {
      "text": "M. Briere et al., \"System level assessment of an optical NoC in an MPSoC platform,\" in Design, Automation and Test in Europe (DATE), pp. 1084-1089, Mar. 2007.",
      "_id": "3654946"
    },
    {
      "text": "L. Bononi and N. Concer, \"Simulation and analysis of network on chip architectures: Ring, Spidergon and 2D Mesh,\" in Design, Automation and Test in Europe (DATE), pp. 154-159, 2006.",
      "_id": "3833995"
    },
    {
      "text": "A. Shacham, B. G. Lee, A. Biberman, K. Bergman, and L. P. Carloni, \"Photonic NoC for DMA communications in chip multiprocessors,\" in 15 th Annu. IEEE Symposium High-Performance Interconnects (HOTI), pp. 29-38, 2007.",
      "_id": "3671861"
    }
  ],
  "3129385": [
    {
      "text": "C.-L. Chou, U. Ogras, and R. Marculescu. Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27:1866-1879, October 2008.",
      "_id": "3427776"
    },
    {
      "text": "J. Hu and R. Marculescu. Dyad: Smart routing for networks-on-chip. In Design Automation Conference, June 2004.",
      "_id": "4030729"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch. The nostrum backbone - a communication protocol stack for networks on chip. In VLSID'04: Proceedings of the 17th International Conference on VLSI Design, page 693, Washington, DC, USA, 2004. IEEE Computer Society.",
      "_id": "4195046"
    },
    {
      "text": "E. Nilsson, M. Millberg, J. Oberg, and A. Jantsch. Load distribution with the proximity congestion awareness in a network on chip. In DATE'03: Proceedings of the conference on Design, Automation and Test in Europe, page 11126, Washington, DC, USA, 2003. IEEE Computer Society.",
      "_id": "4258571"
    },
    {
      "text": "U. Y. Ogras, R. Marculescu, P. Choudhary, and D. Marculescu. Voltage-frequency island partitioning for gals-based networks-on-chip. In Proc. IEEE/ACM Design Automation Conf, San Diego, June 2007.",
      "_id": "3552909"
    },
    {
      "text": "F. Worm, P. Ienne, P. Thiran, and G. D. Micheli. A robust self-calibrating transmission scheme for on-chip networks. IEEE Trans. VLSI Systems, 13(1): 126-139, 2005.",
      "_id": "3973908"
    }
  ],
  "3129376": [
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", In Proceedings of International Symposium on High-Performance Computer Architecture, Pages 255-266, January 2001.",
      "_id": "4453611"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A Survey of Research and Practices of Network-on-Chip\", ACM Computing Surveys, Vol 38, March 2006.",
      "_id": "3763265"
    },
    {
      "text": "A. Kumar et al, \"A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS\" In Proceedings of International Conference on Computer Design, October 2007.",
      "_id": "3678172"
    },
    {
      "text": "L. Shang, L.-S. Peh, and N. K. Jha, \"Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks\", In Proceedings of the 9th International Symposium on High-Performance Computer Architecture, January 2003.",
      "_id": "4268631"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik, \"Power-driven Design of Router Microarchitectures in On-chip Networks\" In Proceedings of the 36th annual International Symposium on Microarchitecture, December 2003.",
      "_id": "4291892"
    },
    {
      "text": "R. D. Mullins, A. F. West, and S. W. Moore, \"Low-Latency Virtual-Channel Routers for On-Chip Networks\", In Proceedings of the 31st International Symposium on Computer Architecture, June 2004.",
      "_id": "4168353"
    },
    {
      "text": "R. D. Mullins, A. F. West, and S. W. Moore, \"The Design and Implementation of a Low-Latency On-Chip Network\", In Proceedings of the 11th Asia and South Pacific Design Automation Conference, January 2006.",
      "_id": "3821096"
    },
    {
      "text": "H. Matsutani et al, \"Adding Slow-Silent Virtual channels for Low-Power On-Chip Networks\", In Proceedings of the 2nd International Symposium on Networks-on-Chip, April 2008.",
      "_id": "3332693"
    }
  ],
  "3129378": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks\", in Proceedings of the 38 Design Automation Conference (DAC), 2001.",
      "_id": "4445857"
    },
    {
      "text": "T. Dumitras and R. Marculescu, \"On-chip stochastic communication\", in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), 2003.",
      "_id": "4258465"
    },
    {
      "text": "C. Grecu, A. Ivanov, R. Saleh, E.S. Sogomonyan, and P.P. Pande, \"On-line fault detection and location for NoC interconnects\", in Proc. of the 12 IEEE International On-Line Testing Symposium (IOLTS'06), 2006.",
      "_id": "3872291"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Dyad - smart routing for networks-on-chip\", in Proceedings of the 41st Design Automation Conference (DAC), 2004.",
      "_id": "4030729"
    },
    {
      "text": "M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. T. Kandemir, and M. J. Irwin, \"Fault tolerant algorithms for network-on-chip interconnect\", in Proceedings of the International Symposium on VLSI (ISVLSI'04), 2004.",
      "_id": "4172514"
    },
    {
      "text": "T. Schonwald, J. Zimmermann, O. Bringmann, and W. Rosenstiel, \"Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures\", in Proceedings of the 10th Euromicro Conference on Digital System Design (DSD), 2007.",
      "_id": "3656984"
    },
    {
      "text": "Z. Zhang, A. Greiner, and S. Taktak, \"A reconfigurable routing algorithm for a fault-tolerant 2d-mesh network-on-chip\", in Proc. of the 45 Design Automation Conference (DAC), 2008.",
      "_id": "3363162"
    },
    {
      "text": "H. Zimmer and A. Jantsch, \"A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip\", in Proc. 1 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2003.",
      "_id": "4256264"
    }
  ],
  "2685974": [],
  "3129382": [
    {
      "text": "S. Kumar, et al., \"A Network on Chip Architecture and Design Methodology,\" in Proceedings of ISVLSI, pp. 105-112, Apr. 2002.",
      "_id": "4383766"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" in Proceedings of DAC, pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: a New SoC paradigm,\" IEEE Computer, 35(1):70-78, Jan 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A Survey of Research and Practices of Network-on-Chip,\" ACM Computer Survey, vol. 38, no. 1, pp. 1-51, Mar. 2006.",
      "_id": "3763265"
    },
    {
      "text": "U. Orgas, J. Hu, and R. Marculescu, \"Key Research Problems in NoC Design: A Holistic Perspective,\" in Proceedings of CODES+ISSS, pages 69-74, Sept 2005.",
      "_id": "3990722"
    },
    {
      "text": "R. Marculescu, et al., \"Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives,\" IEEE Transactions on CAD, vol. 28, no. 1, pp. 3-21, Jan. 2009.",
      "_id": "3215582"
    },
    {
      "text": "H. G. Lee, et al., \"On-Chip Communication Architecture Exploration: A Quantitative Evaluation of Point-to-Point, Bus and Network-on-Chip Approaches,\" ACM Transactions on DAES, vol. 12, no. 3, pp. 1-20, Aug. 2007.",
      "_id": "3628564"
    }
  ],
  "3129381": [
    {
      "text": "L. Benini and G. De Micheli. Networks on chips: A new soc paradigm. In IEEE Computer, volume 35.",
      "_id": "4318618"
    },
    {
      "text": "R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das. Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps. In International Symposium on High-Performance Computer Architecture (HPCA), pages 175-186, Raleigh, NC, USA, Feb. 2009.",
      "_id": "3274256"
    },
    {
      "text": "R. Das, A. K. Mishra, C. Nicopolous, D. Park, V. Narayanan, R. Iyer, and C. R. Das. Performance and power optimization through data compression in network-on-chip architectures. In International Symposium on High-Performance Computer Architecture (HPCA), pages 215-225, Salt Lake City, UT, 2008.",
      "_id": "3480592"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu. Express cube topologies for on-chip interconnects. In International Symposium on High-Performance Computer Architecture (HPCA), pages 163-174, Raleigh, NC, 2009.",
      "_id": "3274264"
    },
    {
      "text": "A. Kumar, L. S. Peh, and N. K. Jha. Token flow control. In IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 342-353, Lake Como, Italy, 2008.",
      "_id": "3521692"
    },
    {
      "text": "A. Kumar, L. S. Peh, P. Kundu, and N. K. Jha. Express virtual channels: Towards the ideal interconnection fabric. In Proc. of the International Symposium on Computer Architecture (ISCA), pages 150-161, San Diego, CA, June 2007.",
      "_id": "3699941"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In Proc. of the International Symposium on Computer Architecture (ISCA), page 188, Munchen, Germany, June 2004.",
      "_id": "4168353"
    },
    {
      "text": "S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erra-guntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. An 80-tile sub-100-w teraflops processor in 65-nm cmos. 43(1):29-41, 2008.",
      "_id": "3410591"
    }
  ],
  "3129387": [
    {
      "text": "W. Bainbridge and S. Furber. CHAIN: a delay insensitive chip area interconnect. IEEE Micro, 22(5): 16-23, Sep/Oct 2002.",
      "_id": "4335208"
    },
    {
      "text": "I. Panades and A. Greiner. Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures. In Networks-on-Chip NOCS 2007. First International Symposium on, pages 83-94, Princeton, NJ, May 2007.",
      "_id": "3521038"
    }
  ],
  "3129384": [
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, \"Cost Considerations in Network on Chip\", Integration - the VLSI Journal, Vol. 38, pp. 19-42, 2004",
      "_id": "4094282"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, \"QNoC: QoS Architecture and Design Process for Network on Chip\", Journal of Systems Architecture, Vol. 50, pp. 105-128, 2004",
      "_id": "4100912"
    },
    {
      "text": "E. Bolotin, Z. Guz, I. Cidon, R. Ginosar, and A. Kolodny, \"The Power of Priority: NoC based Distributed Cache Coherency\", Proc. First Int. Symposium on Networks-on-Chip (NOCS), pp. 117-126, 2007",
      "_id": "3521012"
    },
    {
      "text": "Y. Jin, E. J. Kim, and K H. Yum, \"A Domain-Specific On-Chip Network Design for Large Scale Cache Systems\", Proc. 13th Int. Symp. on High-Performance Computer Architecture, pp. 318-327, 2007",
      "_id": "3671918"
    },
    {
      "text": "T. D. Richardson, C. Nicopoulos, D. Park, V. Narayanan, Y. Xie, C. Das, V. Degalahal, \"A Hybrid SoC Interconnect with Dynamic TDMA-Based Transaction-Less Buses and On-Chip Networks\", Proc. 19th International Conference on VLSI Design, pp. 657-664, 2006",
      "_id": "3907426"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli, \"A Methodology for Mapping Multiple Use-Cases onto Networks on Chips\", Proc. Design, Automation and Test in Europe (DATE) 2006",
      "_id": "3834141"
    }
  ],
  "3129363": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of the Design Automation Conference, pages 684-689, Jun. 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. Hansson, M. Coenen, and K. Goossens. Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. Proceedings of the conference on Design, automation and test in Europe, pages 954-959, Apr. 2007.",
      "_id": "3655013"
    },
    {
      "text": "A. Hansson, K. Goossens, and A. R\u01cedulescu. Avoiding message-dependent deadlock in network-based systems on chip. VLSI Design, 2007: Article ID 95859, 10 pages, May 2007.",
      "_id": "3632245"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. D. Micheli. Mapping and configuration methods for multi-use-case networks on chips. Proceedings of the 2006 conference on Asia South Pacific design automation, pages 146-151, 2006.",
      "_id": "3821097"
    }
  ],
  "3129389": [
    {
      "text": "Roman Gindin, Israel Cidon, and Idit Keidar. NoC-Based FPGA: Architecture and Routing. In First International Symposium on Networks-on-Chips (NOCS 2007), pages 253-264, 2007.",
      "_id": "3521022"
    },
    {
      "text": "Robert D. Mullins, Andrew F. West, and Simon W Moore. Low-latency virtual-channel routers for on-chip networks. In Proc. of the 31st Annual Intl. Symp. on Computer Architecture (ISCA), pages 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W Keckler, and L.-S. Peh. Research Challenges for On-Chip Interconnection Networks. IEEE Micro, 27(5):96-108, Sept/Oct 2007.",
      "_id": "3609787"
    },
    {
      "text": "M. Palesi, G. Longo, S. Signorino, R. Holsmark, S. Kumar, and V. Catania. Design of bandwidth aware and congestion avoiding efficient routing algorithms for networks-on-chip platforms. Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS), pages 97-106, 2008.",
      "_id": "3332695"
    },
    {
      "text": "Li-Shiuan Peh and William J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In Proc. International Symposium on High-Performance Computer Architecture (HPCA), pages 255-266, January 2001.",
      "_id": "4453611"
    }
  ],
  "3129380": [],
  "3129388": [
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computing Survey, 38(1): 1-54, 2006.",
      "_id": "3763265"
    }
  ],
  "3129372": [
    {
      "text": "B. Vermeulen, J. Dielissen, K. Goossens, C. Ciordas, Bringing Communication Networks on a Chip: Test and Verification Implications, IEEE Communications Magazine, Volume 41, Issue 9, Sept. 2003, pp. 74-81.",
      "_id": "4210800"
    },
    {
      "text": "A. Amory, E. Briao, E. Cota, M. Lubaszewski, F. Moraes, A scalable test strategy for network-on-chip routers, International Test Conference, 2005.",
      "_id": "4036465"
    },
    {
      "text": "C. Grecu, P. Pande, A. Ivanov, R. Saleh, BIST for network-on-chip interconnect infrastructures, IEEE VLSI Test Symposium, 2006.",
      "_id": "3909047"
    },
    {
      "text": "C. Grecu, A. Ivanov, R. Saleh, E. Sogomonyan, P. Pande, On-line Fault Detection and Location for NoC Interconnects. IEEE International On-Line Test Symposium 2006.",
      "_id": "3872291"
    }
  ],
  "3129386": [
    {
      "text": "J. Owens, W.J. Dally, R. Ho, D.N. Jayasimha, S.W. Keckler, and L.S. Peh, \"Research Challenges for On-Chip Interconnection Networks\", IEEE Micro, Sep.-Oct. 2007, pp. 96-108.",
      "_id": "3609787"
    },
    {
      "text": "L. Benini, and G. De Micheli, \"Networks on Chip: a New Paradigm for Systems on Chip Design\", in IEEE Computer, Vol. 35, No. 1, Jan. 2002, pp. 70-78.",
      "_id": "4358267"
    },
    {
      "text": "A. Kumar, et al. \"Express Virtual Channels: Towards the Ideal Interconnection Fabric\", in Proc. of 34 ISCA, 2007.",
      "_id": "3699941"
    },
    {
      "text": "H. G. Lee, et al., \"On-chip Communication Architecture Exploration: A Quantitative Evaluation of Point-to-point, Bus, and Network-on-Chip Approaches\", in ACM Trans. on Design Automation of Electronic Systems (TODAES), Vol. 12, No. 3, 2007.",
      "_id": "3628564"
    },
    {
      "text": "K. Srinvasan, et al., \"Linear Programming-based Techniques for Synthesis of Network-on-Chip Architectures,\" in IEEE Tran. on VLSI, Vol. 14, No. 4, 2006, pp. 407-420.",
      "_id": "3810372"
    },
    {
      "text": "K. Srinivasan, and K. Chatha, \"A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures\", in Proc. Design Automation and Test in Europe (DATE), 2006.",
      "_id": "3834212"
    },
    {
      "text": "N. Enright Jerger, et al., \"Circuit-Switched Coherence\", in IEEE Computer. Architecture Letters, Vol. 6, No. 1, Jan. 2007.",
      "_id": "3332688"
    },
    {
      "text": "U. Ogras, et al., \"Application-Specific Network-on-Chip Architecture Customization via Long-Range Link Insertion\", in Proc. of DAC, 2005.",
      "_id": "4013803"
    }
  ],
  "3332679": [
    {
      "text": "L. Shang, L.-S. Peh, A. Kumar, and N. K. Jha. \"Thermal modeling, characterization and management of on-chip networks,\" MICRO, Portland, Oregon. December 2004.",
      "_id": "4178250"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: onchip interconnection networks,\" DAC 01, pp. 684-689, Las Vegas, USA, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. Mullins. A. West, and S. Moore, \"The design and implementation of a low-latency on-chip network\", ASP-DAC, pp. 164-169, 2006.",
      "_id": "3821096"
    },
    {
      "text": "H. Wang, L.S. Peh and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks\". International Symposium on Microarchitecture, pp. 105-116, San Diego. CA, December 2003.",
      "_id": "4291892"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures,\" DATE 00, 2003.",
      "_id": "4258502"
    },
    {
      "text": "A. Hansson et al., \"A unified approach to constrained mapping and routing on network-on-chip architectures,\" ISSS, pp. 75-80, 2005.",
      "_id": "3990703"
    },
    {
      "text": "K. Srinivasan et al., \"An automated technique for topology and route generation of application specific on-chip interconnection networks,\" ICCAD, pp. 231-237, 2005.",
      "_id": "4013833"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. D. Micheli, \"Mapping and configuration methods for multi-use-case networks on chips,\" ASP-DAC, pp. 146-151, 2006.",
      "_id": "3821097"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli, \"A methodology for mapping multiple use-cases onto networks on chips,\" DATE '06. pp. 118-123, 2006.",
      "_id": "3834141"
    },
    {
      "text": "R. Gindin, I. Cidon, and I. Keidar, \"NoC-based FPGA: architecture and routing,\" NOCS '07, May 2007.",
      "_id": "3521022"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, \"QNoC: QoS architecture and design process for Network on Chip,\" The Journal of Systems Architecture, December 2003.",
      "_id": "4100912"
    }
  ],
  "3332682": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: Onchip interconnection networks. In Design Automation Conference, pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. Mullins. A. West, and S. Moore. The design and implementation of a low-latency on-chip network. In ASP-DAC '06: Proceedings of the 2006 conference on Asia South Pacific design automation, pages 164-169. ACM Press, 2006.",
      "_id": "3821096"
    }
  ],
  "3129391": [],
  "3332677": [
    {
      "text": "P. Abad, V. Puente, P. Prieto, J.A. Gregorio, \"Rotary Router: An Efficient Architecture for CMP Interconnection Networks\", International Symposium on Computer Architecture (ISCA), 2007.",
      "_id": "3699920"
    },
    {
      "text": "W. Dally, B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks\", Design Automation Conference (DAC) 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. Mullins, A. West, S. Moore \"Low-Latency Virtual-Channel Routers for On-Chip Networks\", International Symposium on Computer Architecture (ISCA), 2004.",
      "_id": "4168353"
    },
    {
      "text": "R. Mullins, A. West, S. Moore, \"The design and implementation of a low-latency on-chip network\", ASP-DAC 2006",
      "_id": "3821096"
    }
  ],
  "3129383": [
    {
      "text": "S. Vangal et al.; \"An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS\", IEEE Journal of Solid-State Circuits, Vol. 43, Issue 1, pp. 29-41, 2008.",
      "_id": "3410591"
    },
    {
      "text": "I. M. Panades, A. Greiner, \"Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures\", Int. Symp. on Networks-on-Chip, pp. 83-94, 2007.",
      "_id": "3521038"
    },
    {
      "text": "I. Loi, F. Angiolini, L. Benini, \"Developing Mesochronous Synchronizers to Enable 3D NoCs\", VLSI Design, 2007.",
      "_id": "3465056"
    },
    {
      "text": "I. M. Panades, F. Clermidy, P. Vivet, A. Greiner, \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", Int. Symp. on Networks-on-Chip, 2008.",
      "_id": "3332696"
    },
    {
      "text": "S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi, G. De Micheli, \"XPipes Lite: a Synthesis Oriented Design Library for Networks on Chips\". Proc. of DATE, pp. 1188-1193, 2005.",
      "_id": "3994484"
    }
  ],
  "3129365": [],
  "3332683": [
    {
      "text": "S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini. G. D. Micheli. and L. Raffo, \"Designing application-specific networks on chips with floorplan information,\" in Proc. of ICCAD, 2006, pp. 355-362.",
      "_id": "3854914"
    },
    {
      "text": "S. Stergiou, F. Angiolini. S. Carta, L. Raffo, D. Bertozzi. and G. De Micheli. \"XPipes Lite: a Synthesis Oriented Design Library for Networks on Chips,\" in DATE. vol. 2, 2005, pp. 1188-1193.",
      "_id": "3994484"
    }
  ],
  "3129356": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On chip interconnection networks. DAC Proc, pages 683-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. Hansson, M. Wiggers, A. Moonen, K. Goossens, and M. Bekooij. Applying dataflow analysis to dimension buffers for guaranteed performance in networks on chip. NOCS Proc, pages 211-212, 2008.",
      "_id": "3332686"
    },
    {
      "text": "H. J. Kim, D. Park, C. Nicopoulos, V. Narayanan, and C. Das. Design and analysis of an noc architecture from performance, reliability and energy perspective. ACM SANCS Proc, pages 173-182, 2005.",
      "_id": "3981113"
    },
    {
      "text": "S. Kumar, A. Jantsch, J.-P. Soininen, M. Forseu, M. Mill-berg, J. berg, K. Tiensyrj, and A. Hemani. A network on chip architecture and design methodology. Proc. Int't Symp. VLSI (ISVLSI), pages 117-124, 2002.",
      "_id": "4383766"
    },
    {
      "text": "U. Y. Ogras, J. Hu, and R. Marculescu. Key research problems in noc design: A holistic perspective. Proc. CODES+ISSS, 2005.",
      "_id": "3990722"
    },
    {
      "text": "U. Y Ogras and R. Marculescu. Analytical router modeling for networks-on-chip performance analysis. DATE Proc, pages 1-6, 2007.",
      "_id": "3655102"
    },
    {
      "text": "P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh. Performance evaluation and design tradeoffs for network-on-chip interconnect architectures. IEEE Trans, on Computer, 54(8):1025-1040, 2005.",
      "_id": "3967217"
    },
    {
      "text": "G. Varatkar and R. Marculescu. Traffic analysis for on-chip networks design of multimedia applications. DAC Proc, pages 510-517, 2002.",
      "_id": "4357837"
    }
  ],
  "3129394": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In Proc. DAC, pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "B. Feero and P.P. Pande. Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation. IEEE Transactions on Computers, 6, 2008.",
      "_id": "3215392"
    },
    {
      "text": "J. Kim et al. A novel dimensionally-decomposed router for on-chip communication in 3D architectures. 2007.",
      "_id": "3699939"
    },
    {
      "text": "F. Li et al. Design and Management of 3 D Chip Multiprocessors Using Network-in-Memory. ACM SIGARCH Computer Architecture News, 34(2):130-141, 2006.",
      "_id": "3874928"
    },
    {
      "text": "D. Park, S. Eachempati, R. Das, A.K. Mishra, Y. Xie, N. Vrjaykrishnan, and C.R. Das. MIRA: A Multi-layered On-Chip Interconnect Router Architecture. 2008.",
      "_id": "3509420"
    },
    {
      "text": "V.F. Pavlidis and E.G. Friedman. 3-D Topologies for Networks-on-Chip. IEEE Transactions on Very Large Scale Integration Systems, 15(10):1081, 2007.",
      "_id": "3630825"
    },
    {
      "text": "S. Vangal et al. An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS. In Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pages 98-589, 2007.",
      "_id": "3704101"
    }
  ],
  "3129393": [
    {
      "text": "P. Gratz, K. Sankaralingam, H. Hanson, P. Shivakumar, R. G. McDonald, S. W. Keckler, and D. Burger. Implementation and Evaluation of a Dynamically Routed Processor Operand Network. In Proceedings of NOCS, pages 7-17, 2007.",
      "_id": "3521024"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. A 5-GHz Mesh Interconnect for a Teraflops Processor. IEEE Micro, 27(5):51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "N. E. Jerger, L.-S. Peh, and M. H. Lipasti. Virtual Circuit Tree Multicasting: A Case for On-chip Hardware Multicast Support. In Proceedings of ISCA, 2007.",
      "_id": "3509405"
    },
    {
      "text": "J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, and L.-S. Peh. Research Challenges for On-Chip Interconnection Networks. IEEE Micro, 27(5):96-108, 2007.",
      "_id": "3609787"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In Proceedings of HPCA, pages 255-266, 2001.",
      "_id": "4453611"
    }
  ],
  "3332680": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chips: a new SoC paradigm,\" Computer, 35(1), pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "M. Pirretti et al., \"Fault Tolerant Algorithms for Network-On- Chip Interconnect\", Proc. ISVLSI'04, pp. 46-51, 2004.",
      "_id": "4172514"
    },
    {
      "text": "A. Ejlali et al., \"Joint Consideration of Fault-Tolerance, Energy- Efficiency and Performance in on-Chip Networks\", Proc. DATE '07, pp. 1-6, 2007.",
      "_id": "3654979"
    }
  ],
  "3129360": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro, 27:51-61, September-October 2007.",
      "_id": "3609769"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of the Design Automation Conference, pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "F. Li et al. Design and management of 3D chip multiprocessors using network-in-memory. In Proceedings of International Symposium on Computer Architecture, pages 130-141, Jun. 2006.",
      "_id": "3874928"
    },
    {
      "text": "J. Kim et al. A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In Proceedings of International Symposium on Computer Architecture, Jun. 2007.",
      "_id": "3699939"
    },
    {
      "text": "D. Park et al. MIRA: A multi-layered on-chip interconnect router architecture. In Proceedings of International Symposium on Computer Architecture, pages 251-261, Jun. 2008.",
      "_id": "3509420"
    },
    {
      "text": "Y. Xu et al. A low-radix and low-diameter 3D interconnection network design. In Proceedings of International Symoposium on High Performance Computer Architecture, pages 30-41, Feb. 2009.",
      "_id": "3274287"
    },
    {
      "text": "I. Loi, F. Angiolini, and L. Benini. Developing mesochronous synchronizers to enable 3D NoCs. In Proceedings of Design, Automation and Test in Europe Conference, pages 1414-1419, Apr. 2008.",
      "_id": "3465056"
    },
    {
      "text": "I. Loi, S. Mitra, T. H. Lee, S. Fujita, and L. Benini. A low-overhead fault tolerance scheme for tsv-based 3D network on chip links. In Proceedings of International Conference on Computer-Aided Design, pages 598-602, Nov. 2008.",
      "_id": "3486560"
    },
    {
      "text": "V. F. Pavlidis and E. G. Friedman. 3-D topologies for networks-on-chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(10):1081-1090, 2007.",
      "_id": "3630825"
    },
    {
      "text": "J. D. Owens et al. Research challenges for on-chip interconnection networks. IEEE Micro, 27(5):96-108, Sept.-Oct. 2007.",
      "_id": "3609787"
    },
    {
      "text": "A. Shacham, K. Bergman, and L.P. Carloni. On the design of a photonic network-on-chip. In Proceedings of the The First International Symposium on Networks-on-Chips (NOCS), May 2007.",
      "_id": "3521040"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. P. Carloni. Photonic networks-on-chip for future generations of chip multi-processors. IEEE Transactions on Computers, 57(9):1246-1260, September 2008.",
      "_id": "3427704"
    },
    {
      "text": "K. Bernstein et al. Interconnects in the third dimension: Design challenges for 3D ICs. In Proceedings of the Design Automation Conference, pages 562-567, 2007.",
      "_id": "3552799"
    },
    {
      "text": "A. Shacham, B. G. Lee, A. Biberman, K. Bergman, and L. P. Carloni. Photonic noc for dma communications in chip multiprocessors. In IEEE Symposium on High-Performance Interconnects, August 2007.",
      "_id": "3671861"
    },
    {
      "text": "M. Petracca, B. G. Lee, K. Bergman, and L. P. Carloni. Design exploration of optical interconnection networks for chip multiprocessors. In IEEE Symposium on High-Performance Interconnects, pages 31-40, Stanford University, CA, August 2008.",
      "_id": "3480526"
    },
    {
      "text": "M. F. Chang et al. CMP network-on-chip overlaid with multi-band RF-Interconnect. In IEEE International Symposium on High-Performance Computer Architecture, pages 191-202, February 2008.",
      "_id": "3480589"
    },
    {
      "text": "U. Y Ogras and R. Marculescu. \"it's a small world after all\": noc performance optimization via long-range link insertion. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(7):693-706, July 2006.",
      "_id": "3810350"
    }
  ],
  "3332686": [],
  "3332691": [],
  "3332688": [
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. Keckler, D. Burger, \"Implementation and evaluation of on-chip network architectures\", <em>International Conference on Computer Design</em>, 2006-October.",
      "_id": "3855094"
    },
    {
      "text": "R. Mullins, A. West, S. Moore, \"Low-latency virtual-channel routers for on-chip networks\", <em>Proc. of the 31st ISCA</em>, 2004.",
      "_id": "4168353"
    },
    {
      "text": "D. Wiklund, D. Liu, \"Socbus: Switched network on chip for hard real time embedded systems\", <em>Proc.of17thIEEEIPDPS</em>, 2003.",
      "_id": "4283376"
    },
    {
      "text": "P. T. Wolkotte, G. J. Smit, G. K. Rauwerda, L. T. Smit, \"An energy efficient reconfigurable circuit-switched network-on-chip\", <em>Proceedings of the 19th IEEE IPDPS</em>, 2005.",
      "_id": "4029938"
    }
  ],
  "3332698": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on Chips: A New SoC Paradigm. Computer. 35(1):70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computer Survey. 38(1):1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "W. J. Dally. Route packets, not wires: On-chip interconnection networks. Proceedings of the 38th Design Automation Conference (DAC), pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Henkel, W. Wolf, and S. Chakradhar. On-chip networks: A scalable, communication-centric embedded system design paradigm. In VLSID '04: Proceedings of the 17th International Conference on VLSI Design, page 845, Washington, DC, USA, 2004. IEEE Computer Society.",
      "_id": "4195022"
    }
  ],
  "3332693": [
    {
      "text": "A. Banerjee, R. Mullins, and S. Moore. A Power and Energy Exploration of Network-on-Chip Architectures. Proceedings of the international Symposium on Networks-on-Chip, pages 163-172, May 2007.",
      "_id": "3521011"
    },
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. Proceedings of the Design Automation Conference, pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Wang, and H. Amano. Run-Time Power Gating of On-Chip Routers Using Look-Ahead Routing. Proceedings of the Asia and South Pacific Design Automation Conference, Jan. 2008. (to appear).",
      "_id": "3447704"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. Proceedings of the International Symposium on Computer Architecture, pages 188-197. June 2004.",
      "_id": "4168353"
    },
    {
      "text": "L. Shang, L.-S. Peh, and N. K. Jha. Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks. Proceedings of the International Symposium on High-Performance Computer Architecture. pages 79-90. Jan. 2003.",
      "_id": "4268631"
    },
    {
      "text": "S. Vangal et al. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS. Proceedings of the International Solid-State Circuits Conference, Feb. 2007.",
      "_id": "3704101"
    }
  ],
  "3332696": [
    {
      "text": "I. Miro-Panades, A. Greiner, and A. Sheibanyrad, \"A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach,\" 1st Int. Conf. on Nano-Networks and Workshops (Nano-Net 2006), September 2006.",
      "_id": "3889739"
    },
    {
      "text": "I. Miro-Panades and A. Greiner, \"Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures,\" First Inter. Symposium on Network-on-Chip (NOCS'07), pp. 83-94, Princeton, NJ, May 2007.",
      "_id": "3521038"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin, \"An Asynchronous NoC Architecture Providing Low Latency Service and its Multi-Level Design Framework,\" Proceedings 11th Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC'2005), pp. 54-63, March 2005.",
      "_id": "3982562"
    },
    {
      "text": "E. Beigne and P. Vivet, \"Design of On-chip and Off-chip Interfaces for a GALS NoC Architecture,\" Proc. 12 Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, ASYNC'2006, Grenoble, France, pp. 172-181, March 2006.",
      "_id": "3821449"
    },
    {
      "text": "S. Vanlgal et al., \"An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS,\" ISSCC Dig. Tech. Papers, pp. 98-99, Feb. 2007.",
      "_id": "3704101"
    },
    {
      "text": "A. Sheibanyrad, I. Miro-Panades, and A. Greiner, \"Systematic comparison between the asynchronous and the multi-synchronous implementations of a Network on Chip architecture,\" in Proc. IEEE Design, Automation and Test in Europe (DATE'07), April 2007.",
      "_id": "3655145"
    },
    {
      "text": "A. Pullini et al. \"NoC Design and Implementation in 65nm Technology,\" First International Symposium on Networks-on-Chip (NOCS 2007), pp. 273-282, Princeton, NJ, 7-9 May 2007.",
      "_id": "3521039"
    }
  ],
  "3332681": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", in IEEE Micro Magazine, Sept-Oct. 2007, pp. 51-61.",
      "_id": "3609769"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, \"Routing Table Minimization for Irregular Mesh NoCs\", in International Conference on Design, Automation and Test in Europe (DATE), 2007.",
      "_id": "3654935"
    }
  ],
  "3332695": [
    {
      "text": "G. Ascia, V. Catania, and M. Palesi. Multi-objective mapping for mesh-based NoC architectures. In Second IEEE/ACM/lFlP International Conference on Hardware/Software Codesign and System Synthesis, pages 182-187, Stockholm, Sweden, Sept. 8-10 2004.",
      "_id": "4131651"
    },
    {
      "text": "A. Hansson, K. Goossens, and A. R\u00e4dulescu. A unified approach to mapping and routing on a network-on-chip for both best-effort and guaranteed service traffic. VLSI Design, 2007, 2007.",
      "_id": "3632246"
    },
    {
      "text": "J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In Asia & South Pacific Design Automation Conference, pages 233-239, Jan. 2003.",
      "_id": "4251109"
    },
    {
      "text": "J. Hu and R. Marculescu. DyAD - smart routing for networks-onchip. In ACM/IEEE Design Automation Conference, pages 260-263, San Diego, CA, USA, June 7-11 2004.",
      "_id": "4030729"
    },
    {
      "text": "U. Y. Ogras, J. Hu, and R. Marculescu. Key research problems in noc design: A holistic perspective. In International Conference on Hardware-Software Codesign and System Synthesis, pages 69-74, Sept. 2005.",
      "_id": "3990722"
    },
    {
      "text": "G. Varatkar and R. Marculescu. Traffic analysis for on-chip networks design of multimedia applications. In ACM/IEEE Design Automation Conference, pages 510-517, June 2002.",
      "_id": "4357837"
    }
  ],
  "3332692": [],
  "3332689": [
    {
      "text": "A. Banerjee, R. Mullins, and S. Moore. A Power and Energy Exploration of Network-on-Chip Architectures. In Proceedings of the International Symposium on Networks-on-Chip, pages 163-172, May 2007.",
      "_id": "3521011"
    },
    {
      "text": "G. Michelogiannakis, D. Pnevmatikatos, and M. Katevenis. Approaching Ideal NoC Latency with Pre-Configured Routes. In Proceedings of the International Symposium on Networks-on-Chip. May 2007.",
      "_id": "3521035"
    }
  ],
  "3332684": [
    {
      "text": "A.Pullini et al., \"NoC Design and Implementation in 65nm Technology\", Int. Symp. on Networks-on-Chip, 2007, pp.273-282.",
      "_id": "3521039"
    },
    {
      "text": "Peh, L.S., Dally, W.J., \"A Delay Model and Speculative Architecture for Pipelined Routers\", Int. Symp. on High-Performance Computer Architecture, 2001, pp.255-266.",
      "_id": "4453611"
    },
    {
      "text": "Murali, S., De Micheli, G., \"SUNMAP: a Tool for Automatic Topology Selection and Generation for NoCs\", Proc. of the Design Automation Conference, 2004, pp.914-914.",
      "_id": "4134087"
    },
    {
      "text": "S. G. Pestana et al., \"Cost-performance trade-offs in networks on chip: A simulation- based approach\", In Proc. of the Design, Automation and Test Conference in Europe, Vol. II, pp. 764-769, Feb. 2004.",
      "_id": "4134793"
    },
    {
      "text": "U.Y. Oegras and R. Marculescu, \"Energy and performance-driven NoC communication architecture synthesis using a decomposition approach\", In Proc. of the Design Automation and Test in Europe Conference, Vol. I, pp. 352-357, March 2005.",
      "_id": "3994440"
    },
    {
      "text": "A.Pullini et al., \"Fault tolerance overhead in network-on-chip flow control schemes\", SBCCI, pp.224-229, 2005.",
      "_id": "4051898"
    },
    {
      "text": "S.Stergiou et al., \"Xpipes Lite: a Synthesis Oriented Design Library for Networks on Chips'', DAC, pp.559-564, 2005.",
      "_id": "3994484"
    },
    {
      "text": "Wang, H. et al., \"Power-driven design of router microarchitectures in on-chip networks\", In Proc. Int. Symp. on Microarchitecture, 2003.",
      "_id": "4291892"
    },
    {
      "text": "Wang, H., Peh, L.S., Malik, S., \"A Technology-Aware and Energy Oriented Topology Exploration for On-Chip Networks\", Design Automation and Test in Europe, Vol.11, pp.1238-1243, 2005.",
      "_id": "3994511"
    },
    {
      "text": "Bononi, L., Concer, N., \"Simulation and Analysis of Network on Chip Architectures: Ring, Spidergon and 2D-mesh\", Design Automation and Test in Europe, Pages: 154-159, 2006.",
      "_id": "3833995"
    },
    {
      "text": "Mirza-Aghatabar, M. et al., \"An Empirical Investigation of Mesh and Torus NoC Topologies Under Different Routing Algorithms and Traffic Models\", Euromicro Conference on Digital System Design Architectures, Methods and Tools, Page(s):19-26, 2007.",
      "_id": "3656959"
    },
    {
      "text": "Pavlidis, V.F.; Friedman, E.G., \"3-D Topologies for Networks-onChip\", International SOC Conference, Page(s):285-288, 2006.",
      "_id": "3630825"
    }
  ],
  "3332701": [
    {
      "text": "J. Bainbridge and S. Fuber. CHAIN: a Delay-Insensitive Chip Area Interconnect. IEEE Micro, 22(5): 16-23, 2002.",
      "_id": "4335208"
    },
    {
      "text": "E. Beign\u00e9, F. Clemidy, P. Vivet, A. Clouard, and M. Renaudin. An Asynchronous NoC Architecture Providing Low Latency Service and its Multi-level Design Framework. In Proceedings of ASYNC '05, pp. 44-53, March 2005.",
      "_id": "3982562"
    },
    {
      "text": "R. Dobkin, V. Vishnyakov, E. Friedman, and R. Ginosar. An Asynchronous Router for Multiple Service Levels Networks on Chip. In Proceedings of ASYNC'05, pp. 44-53, New York, USA, March 2005.",
      "_id": "3982565"
    },
    {
      "text": "B. Vermeulent, J. Dielissen, K. Goossens, and C. Ciordas. Bringing Communication Networks on a Chip: Test and Verification Implications. IEEE Communication Magazine, pp. 74-81, Sept. 2003.",
      "_id": "4210800"
    },
    {
      "text": "A.M. Amory and et al.. A Scalable Test Strategy for Network-on-Chip Routers. In Proceedings of the International Test Conference (ITC), Texas, USA, Nov. 2005.",
      "_id": "4036465"
    }
  ],
  "3332690": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks \"in Proc. Design Automation Conf., June 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm,\" IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks,\" Proceedings. 36th Annual IEEE/ACM International on Microarchitecture MICRO-36, pp. 105-116, Dec. 2003.",
      "_id": "4291892"
    },
    {
      "text": "V. Soteriou, H. Wang, and L. Peh, \"A statistical traffic model for on-Chip interconnection networks,\" in 14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), Monterey, California, September 2006, pp. 104-116.",
      "_id": "3885903"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in Proc. 7 Int. Symp. High Perf. Comp. Arch., Jan. 2001, pp. 255-266.",
      "_id": "4453611"
    },
    {
      "text": "S. Vangal, et al., \"An 80-Tile 1.28TFLOPS Network-onChip in 65nm CMOS,\"in IEEE International Solid-State Circuits Conference ISSCC2007, Feb. 2007, pp. 98-589.",
      "_id": "3704101"
    }
  ],
  "3332697": [
    {
      "text": "John Bainbridge and Steve Furber. CHAIN: A Delay-Insensitive Chip Area Interconnect. IEEE Micro, 22(5): 16-23, Sept.-Oct. 2002.",
      "_id": "4335208"
    }
  ],
  "3332702": [
    {
      "text": "S. Gonz\u00e1lez Pestana, E. Rijpkema, A. R\u00e4dulescu, K. Goossens, and O. P. Gangwal. Cost-performance trade-offs in networks on chip: A simulation-based approach. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), Feb 2004.",
      "_id": "4134793"
    },
    {
      "text": "K. Goossens, B. Vermeulen, R. van Steeden, and M. Bennebroek. Transaction-based communication-centric debug. In Proc. Int'l Symposium on Networks on Chip (NOCS), May 2007.",
      "_id": "3521023"
    },
    {
      "text": "A. Hansson and K. Goossens. Trade-offs in the configuration of a network on chip for multiple use-cases. In Proc. Int'l Symposium on Networks on Chip (NOCS), May 2007.",
      "_id": "3521027"
    },
    {
      "text": "S. Tang and Q. Xu. A multi-core debug platform for NoC-based systems. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), 2007.",
      "_id": "3655163"
    }
  ],
  "3521011": [
    {
      "text": "N. Banerjee, P. Vellanki, and K. S. Chatha. A power and performance model for network-on-chip architectures. In DATE '04: Proceedings of the conference on Design, automation and test in Europe, page 21250, Washington, DC, USA, 2004. IEEE Computer Society.",
      "_id": "4134592"
    },
    {
      "text": "R. D. Mullins, A. F. West, and S. W. Moore. The design and implementation of a low-latency on-chip network. In Proceedings of the 11th Asia and South Pacific Design Automation Conference (ASP-DAC), 2006.",
      "_id": "3821096"
    },
    {
      "text": "P. T. Wolkotte, G. J. M. Smit, G. K. Rauwerda, and L. T. Smit. An energy-efficient reconfigurable circuit switched network-on-chip. In Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - 12th Reconfigurable Architecture Workshop (RAW2005), Denver, Colorado, USA, page 155. IEEE Computer Society, Apr. 2005.",
      "_id": "4029938"
    }
  ],
  "3129392": [
    {
      "text": "E. Beign\u00e9 and P. Vivet, \"Design of on-chip and off-chip interfaces for a GALS NoC architecture,\" in IEEE Intl. Symposium on Asynchronous Circuits and Systems (ASYNC), Mar. 2006.",
      "_id": "3821449"
    },
    {
      "text": "Y. Hoskote, S. Vangal, et al., \"A 5-GHz mesh interconnect for a teraflops processor,\" IEEE Micro, vol. 27, no. 5, pp. 51-61, Sept. 2007.",
      "_id": "3609769"
    },
    {
      "text": "L. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in Intl. Symposium on High-Performance Computer Architecture (HPCA), Jan. 2001, pp. 255-266.",
      "_id": "4453611"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore, \"Low-latency virtual-channel routers for on-chip networks,\" in Intl. Symposium on Computer Architecture (ISCA), Mar. 2004, p. 188.",
      "_id": "4168353"
    }
  ],
  "3332704": [
    {
      "text": "L.-S. Peh and W.J.Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", HPCA, 2001, pp.255-266.",
      "_id": "4453611"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore, \"Low-Latency Virtual-Channel Routers for On-Chip Networks\", ISCA, 2004, pp. 188-197.",
      "_id": "4168353"
    },
    {
      "text": "V. Soteriou, H.-S. Wang, and L.-S. Peh, \"A Statistical Traffic Model for On-Chip Interconnection Networks\", MASCOTS, 2006, pp. 104-116.",
      "_id": "3885903"
    }
  ],
  "3521014": [
    {
      "text": "L. Benini and G. De Micheli. Networks on chips: a new SoC paradigm. IEEE Computer, 35, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "W.J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of the Design Automation Conference, 2001.",
      "_id": "4445857"
    },
    {
      "text": "C. Grecu, M. Jones, A. Ivanov, and R. Saleh. Performance evaluation and design trade-offs for Network-on-Chip interconnect architectures. IEEE Trans. Comput., 54(8):1025-1040, 2005. Student Member-Partha Pratim Pande and Senior Member-Andre Ivanov and Senior Member-Resve Saleh.",
      "_id": "3967217"
    },
    {
      "text": "P. Pratim et al. Design of a switch for network on chip applications. In ISCAS (5), pages 217-220, 2003.",
      "_id": "4285201"
    },
    {
      "text": "S. Kumar et al. A Network on Chip architecture and design methodology, isvlsi, 00:0117, 2002.",
      "_id": "4383766"
    }
  ],
  "3521013": [
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computing Surveys, 38(1), 2006.",
      "_id": "3763265"
    },
    {
      "text": "C. Grecu, A. Ivanov, R. Saleh, E. Sogomonyan, and P. Pande. On-line Fault Detection and Location for NoC Interconnects. In Proc. IOLTS'06, July 2006.",
      "_id": "3872291"
    },
    {
      "text": "F. Karim, A. Nguyen, and S. Dey. An Interconnect Architecture for Networking Systems on Chips. IEEE Micro, 22(5), Sept. 2002.",
      "_id": "4335232"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In Proc. DATE'04, 2004.",
      "_id": "4134763"
    },
    {
      "text": "F. Moraes, N. Calazans, A. Mello, L. M\u00f6ller, and L. Ost. HERMES: an infrastructure for low area overhead packet-switching networks on chip. The VLSI Journal, 38(1), 2004.",
      "_id": "4094295"
    },
    {
      "text": "U. Ogras, J. Hu, and R. Marculescu. Key Research Problems in NoC Design: A Holistic Perspective. In Proc. CODES+ISSS'2005, pages 69-74, September 2005.",
      "_id": "3990722"
    }
  ],
  "3521010": [
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip. In Proceedings of DATE 04, 2004.",
      "_id": "4134763"
    }
  ],
  "3521012": [
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"Cost Considerations in Network on Chip\", Integration-The VLSI Journal, special issue on Network on Chip, Volume 38, Issue 1, October 2004, pp. 19-42.",
      "_id": "4094282"
    },
    {
      "text": "M. Millberg et al., \"The Nostrum Backbone-A Communication Protocol Stack for Networks on Chip,\" VLSI Design Conf., Jan 2004.",
      "_id": "4195046"
    },
    {
      "text": "S. Kumar et al., \"A Network on Chip Architecture and Design Methodology,\" ISVLSI 2002.",
      "_id": "4383766"
    },
    {
      "text": "J. Hu, R. Marculescu, \"DyAD - Smart Routing for Networks-on-Chip, \" DAC 2004.",
      "_id": "4030729"
    },
    {
      "text": "J.Henkel, W.Wolf, and S.Chakradhar, \"On Chip Networks: A scalable communication-centric embedded system design paradigm\", in Procedings, VLSI Design 2004",
      "_id": "4195022"
    },
    {
      "text": "L Benini, G.D. Micheli, Networks on chips: a new SoC paradigm, IEEE Computer 35 (1) (2002) 70-78.",
      "_id": "4318618"
    }
  ],
  "3521015": [],
  "3521018": [],
  "3521017": [],
  "3521023": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm,\" IEEE Computer, vol. 35, no. 1, pp. 70-80, 2002.",
      "_id": "4318618"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip,\" in Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), 2004.",
      "_id": "4134763"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin, \"An asynchronous NOC architecture providing low latency service and its multi-level design framework,\" in Proc. Int'l Symposium on Asynchronous Circuits and Systems (ASYNC), 2005.",
      "_id": "3982562"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, \"QNoC: QoS architecture and design process for network on chip,\" Journal of Systems Architecture, vol. 50, no. 2-3, pp. 105-128, Feb. 2004, special issue on Networks on Chip.",
      "_id": "4100912"
    },
    {
      "text": "A. Hansson, M. Coenen, and K. Goossens, \"Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip,\" in Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), Apr. 2007.",
      "_id": "3655013"
    },
    {
      "text": "A. Hansson and K. Goossens, \"Trade-offs in the configuration of a network on chip for multiple use-cases,\" in Proc. Int'l Symposium on Networks on Chip (NOCS), May 2007.",
      "_id": "3521027"
    },
    {
      "text": "E. Rijpkema, K. Goossens, A. R\u01cedulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander, \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip,\" IEE Proceedings: Computers and Digital Techniques, vol. 150, no. 5, pp. 294-302, Sept. 2003.",
      "_id": "4258604"
    }
  ],
  "3521019": [],
  "3521016": [],
  "3521027": [
    {
      "text": "L. Benini and G. de Micheli, \"Networks on chips: A new SoC paradigm,\" IEEE Comp., vol. 35, no. 1, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: on-chip interconnection networks,\" in Proc. DAC, 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Sgroi et al., \"Addressing the system-on-a-chip interconnect woes through communication-based design,\" in Proc. DAC, 2001.",
      "_id": "4445955"
    },
    {
      "text": "A. Hansson et al., \"Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip,\" in Proc. DATE, 2007.",
      "_id": "3655013"
    },
    {
      "text": "A. Hansson et al., \"A unified approach to mapping and routing on a network on chip for both best-effort and guaranteed service traffic,\" VLSI Design, 2007.",
      "_id": "3632246"
    },
    {
      "text": "K. Goossens et al., \"A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification,\" in Proc. DATE, 2005.",
      "_id": "3994326"
    },
    {
      "text": "S. Stergiou et al., \"xpipes lite: A synthesis oriented design library for networks on chips,\" in Proc. DATE, 2005.",
      "_id": "3994484"
    },
    {
      "text": "V. Nollet et al., \"Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles,\" in Proc. DATE, 2005.",
      "_id": "3994439"
    },
    {
      "text": "J. Hu and R. MSrculescu, \"Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures,\" in Proc. DATE, 2003.",
      "_id": "4258502"
    },
    {
      "text": "K. Srinivasan et al., \"An automated technique for topology and route generation of application specific on-chip interconnection networks,\" in Proc. ICCAD, 2005.",
      "_id": "4013833"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Dyad: Smart routing for networks-on-chip,\" in Proc. DAC, 2004.",
      "_id": "4030729"
    },
    {
      "text": "K. Goossens et al., \"Transaction-based communication-centric debug,\" in Proc. NOCS, 2007.",
      "_id": "3521023"
    }
  ],
  "3332687": [
    {
      "text": "L. Benini and G. De-Micheli, \"Networks on Chips: A New SoC Paradigm,\" IEEE Computer, vol. 35, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    }
  ],
  "3332700": [],
  "3129371": [
    {
      "text": "K. Bernstein et al. Interconnects in the third dimension: Design challenges for 3D ICs. In Design Automation Conference, 2007.",
      "_id": "3552799"
    },
    {
      "text": "M. Petracca, B. G. Lee, K. Bergman, and L. Carloni. Design exploration of optical interconnection networks for chip multiprocessors. In 16th IEEE Symposium on High Performance Interconnects, Aug 2008.",
      "_id": "3480526"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. P. Carloni. Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Transactions on Computers, 57(9): 1246-1260, 2008.",
      "_id": "3427704"
    }
  ],
  "3332699": [],
  "3521024": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Inter-connection Networks,\" in 38th Design Automation Conference (DAC), 2001, pp. 684-689.",
      "_id": "4445857"
    },
    {
      "text": "S. Kumar, A. Jantsch, M. Millberg, J. \u00d6berg, J.-P Soininen, M. Forsell, K. Tiensyrj\u00e4, and A. Hemani, \"A Network on Chip Architecture and Design Methodology,\" in IEEE Computer Society Annual Symposium on VLSI(ISVLSI), 2002, pp. 117-124.",
      "_id": "4383766"
    },
    {
      "text": "P Gratz, C. Kim, R. McDonald, S. W. Keckler, and D. Burger, \"Implementation and Evaluation of On-Chip Network Architectures,\" in IEEE International Conference on Computer Design (ICCD), 2006.",
      "_id": "3855094"
    }
  ],
  "3521020": [
    {
      "text": "W.J. Dally et al., \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" Proc. DAC, pp.684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. Dobkin et al., \"An Asynchronous Router for Multiple Service Levels Networks on Chip,\" Proc. ASYNC'05:44-53.",
      "_id": "3982565"
    },
    {
      "text": "R. Dobkin et al., \"QNoC Asynchronous Router with Dynamic Virtual Channel Allocation,\" http://www.ee.technion.ac.il/~ran/papers/ARtrVC.pdf.",
      "_id": "3521020"
    }
  ],
  "3521022": [
    {
      "text": "Jingcao Hu, Radu Marculescu, \"DyAD - Smart Routing for Networks-on-Chip\", DAC 2004",
      "_id": "4030729"
    },
    {
      "text": "F. Moraes, N. Calazans, A. Mello, L. M\u00f6ller, and L. Ost, \"Hermes: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip\", Integration, the VLSI Journal, Oct. 2004.",
      "_id": "4094295"
    }
  ],
  "3129390": [
    {
      "text": "J. Bainbridge and S. Furber. Chain: a delay-insensitive chip area interconnect. IEEE Micro, 22:16-23, 2002.",
      "_id": "4335208"
    },
    {
      "text": "T. Dumitras and R. Marculescu. On-chip stochastic communication. In Proc of DATE, 2003.",
      "_id": "4258465"
    },
    {
      "text": "M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Fault tolerant algorithms for network-on-chip interconnect. In Proceedings of the IEEE Computer society Annual Symposium on VLSI, 2004.",
      "_id": "4172514"
    },
    {
      "text": "H. Zimmer and A. Jantsch. A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip. In Proc of CODES+ISSS, pages 188-193, October 2003.",
      "_id": "4256264"
    }
  ],
  "3521034": [],
  "3521025": [
    {
      "text": "U. Y. Ogras, J. Hu, R. Marculescu, \"Key Research Problems in NoC Design: A Holistic Perspective,\"in Proc.CODES+ISSS, Jersey City, NJ, Sept. 2005, pp. 69-74.",
      "_id": "3990722"
    },
    {
      "text": "Vassos Soteriou, H. Wang, and Li-Shiuan Peh, \"A Statistical Traffic Model for On-Chip Interconnection Networks\", Proc. of the IEEE Intl Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), Sept. 2006.",
      "_id": "3885903"
    }
  ],
  "3521028": [
    {
      "text": "T Bjerregaard and S. Mahadevan, \"A Survey of Research and Practices of Network-on-Chip,\" ACM Computing Surveys, Vol. 38, March 2006.",
      "_id": "3763265"
    }
  ],
  "3521026": [
    {
      "text": "Jingcao Hu and R. Marculescu. Energy-aware mapping for tile-based noc architectures under performance constraints. In Design Automation Conference. Proceedings of the ASP-DAC 2003. Asia and South Pacific, pages 233-239, 21-24 Jan. 2003.",
      "_id": "4251109"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In Proceedings of the 31st Annual International Symposium on Computer Architecture, pages 188-197, 19-23 June 2004.",
      "_id": "4168353"
    }
  ],
  "3521030": [
    {
      "text": "L. Benini and G. de Micheli, \"Networks on Chips: A New SoC paradigm\", in Computer, vol. 35, 2002, pp 70-78.",
      "_id": "4318618"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard and M. Renaudin, \"An Asynchronous NoC Architecture Providing Low Latency Service and its Multi-Level Design Framework\", in 11 International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'05), New-York, USA 2005, pp. 54-63.",
      "_id": "3982562"
    },
    {
      "text": "E. Beigne and P. Vivet, \"Design of On-chip and Off-chip Interfaces for a GALS NoC Architecture\", Proceedings 12 International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC2006, Grenoble, France, March 2006, pp. 172-181.",
      "_id": "3821449"
    }
  ],
  "3521041": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on Chips: A New SoC Paradigm,\" IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, L. Benini, \"Xpipes: A Latency Insensitive Parameterized Network-on-Chip Architecture for Multiprocessor SoCs,\" Proceedings of 21 International Conference on Computer Design, pp. 536-539, Oct. 2003.",
      "_id": "2575625"
    },
    {
      "text": "S. Murali, G. De Micheli. \"SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs,\" Proceedings of 41 Design Automation Conference (DAC), pp. 914-919, 2004.",
      "_id": "4134087"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth Constrained Mapping of Cores onto NoC Architectures,\" Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), vol. 2, pp. 896-901, Feb. 2004.",
      "_id": "4134772"
    },
    {
      "text": "Jingcao Hu, R. Marculescu, \"Energy- and Performance-Aware Mapping for Regular NoC Architectures,\" IEEE Transactions on Computer-Aided Design of Integrated circuits and systems, vol. 24, no. 4, pp. 551-562, April. 2005.",
      "_id": "3967318"
    }
  ],
  "3521043": [
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and, A. Kolodny, \"QNoC: QoS Architecture and Design Process for Network on Chip\", Journal of Systems Architecture, Volume 50, February 2004.",
      "_id": "4100912"
    },
    {
      "text": "F. Moraes, N. Calazans, A. Mello, L. M\u00f6ller, and L. Ost, \"Hermes: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip\", Integration, the VLSI Journal, Oct. 2004.",
      "_id": "4094295"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli, \"A Methodology for Mapping Multiple Use-Cases onto Networks on Chips\", Proc. Design, Automation and Test in Europe (DATE) 2006.",
      "_id": "3834141"
    },
    {
      "text": "J. Duato, I. Johnson, J. Flich, F. Naven, P. Garcia, and T. Nachiondo, \"A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks\", Proc. High-Performance Computer Architecture (HPCA), 2005.",
      "_id": "4008187"
    },
    {
      "text": "U. Y. Ogras and R. Marculescu, \"Prediction-based Flow Control for Network-on-Chip Traffic\", In Proc. ACM/IEEE Design Automation Conf., 2006.",
      "_id": "3731694"
    },
    {
      "text": "M. Coenen, S. Murali, A. Radulescu, K. Goossens, and G. De Micheli, \"A Buffer-Sizing Algorithm for Networks on Chip using TDMA and Credit-Based End-to-End Flow Control\", In Proc. International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2006.",
      "_id": "3830515"
    }
  ],
  "3521033": [],
  "3521021": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on chips: A new soc paradigm. Computer, 35(1):70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Comput. Surv., 38(1): 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "J. Hu and R. Marculescu. Dyad: smart routing for networks-on-chip. In DAC '04: Proceedings of the 41st annual conference on Design automation, pages 260-263, New York, NY, USA, 2004. ACM Press.",
      "_id": "4030729"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch. The nostrum backbone - a communication protocol stack for networks on chip. In VLSID '04: Proceedings of the 17th International Conference on VLSI Design, page 693, Washington, DC, USA, 2004. IEEE Computer Society.",
      "_id": "4195046"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, and G. Konjevod. An automated technique for topology and route generation of application specific on-chip interconnection networks. In ICCAD '05: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, pages 231-237, Washington, DC, USA, 2005. IEEE Computer Society.",
      "_id": "4013833"
    }
  ],
  "3521035": [
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin. An asynchronous noc architecture providing low latency service and its multi-level design framework. In ASYNC '05: Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, pages 54-63, Washington, DC, USA, 2005. IEEE Computer Society.",
      "_id": "3982562"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: Onchip interconnection networks. In Proceedings of the 38th Design Automation Conference (DAC), pages 684-689, Las Vegas, NV, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu. Dyad: smart routing for networks-on-chip. In DAC '04: Proceedings of the 41st annual conference on Design automation, pages 260-263, New York, NY, USA, 2004. ACM Press.",
      "_id": "4030729"
    },
    {
      "text": "J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das. A low latency router supporting adaptivity for on-chip interconnects. InDAC '05: Proceedings of the 42nd annual conference on Design automation, pages 559-564, New York, NY, USA, 2005. ACM Press.",
      "_id": "3891501"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. SIGARCH Comput. Archit News, 32(2): 188, 2004.",
      "_id": "4168353"
    },
    {
      "text": "L. Shang, L.-S. Peh, A. Kumar, and N. K. Jha. Thermal modeling, characterization and management of on-chip networks. In MICRO 37: Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, pages 67-78, Washington, DC, USA, 2004. IEEE Computer Society.",
      "_id": "4178250"
    }
  ],
  "3521009": [
    {
      "text": "William J. Dally and Brian Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" in Proc. of the Design Automation Conf, pp 684-689, ACM, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "Shashi Kumar, Axel Jantsch, Juha-Pekka Soininen, Martti Forsell, Mikael Millberg, Johnny O'berg, Kari Tiensyrja, and Ahmed Hemani, \"A Network on Chip Architecture and Design Methodology,\" in Proceedings of the IEEE Computer Society Annual Symposium on VLSI, pp 105-112, 2002.",
      "_id": "4383766"
    },
    {
      "text": "Terry Tao Ye, Luca Benini, and Giovanni De Micheli, \"Packetized On-Chip Interconnect Communication Analysis for MPSoC,\" in Proceedings of the Design, Automation and Test in Europe Conference, pp 344-349, March 2003.",
      "_id": "4258658"
    }
  ],
  "3521045": [
    {
      "text": "N. Genko et al. A complete network-on-chip emulation framework. In Proceedings of DATE'05, pages 246-251, 2005.",
      "_id": "3994320"
    },
    {
      "text": "K. Goossens et al. A design flow for application-specific networks on chip with guaranteed performance to accelerate soc design and verification. In Proceedings of DATE'05, pages 1182-1187, Washington, DC, USA, 2005. IEEE Computer Society.",
      "_id": "3994326"
    },
    {
      "text": "E. Rijpkema et al. Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proceedings: Computers and Digital Techniques, 150(5):294-302, sep 2003.",
      "_id": "4258604"
    },
    {
      "text": "P. T. Wolkotte et al. An energy-efficient reconfigurable circuit-switched network-on-chip. In Proceedings of IPDPS'05, Denver, Colorado, USA, April 4-5 2005.",
      "_id": "4029938"
    }
  ],
  "3521042": [],
  "2685979": [],
  "3521036": [
    {
      "text": "M Millberg et al. The Nostrum backbone - a communication protocol stack for networks on chip. VLSI Design Conference, January 2004.",
      "_id": "4195046"
    },
    {
      "text": "E. Nilsson et al. Load distribution with the proximity congestion awareness in a network on chip. DATE 2003.",
      "_id": "4258571"
    }
  ],
  "3521040": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Design Automation Conf., pages 684-689, June 2001.",
      "_id": "4445857"
    }
  ],
  "3521038": [
    {
      "text": "I. Miro Panades, A. Greiner, and A. Sheibanyrad, \"A low cost Network-on-Chip with guaranteed service well suited to the GALS approach,\" in IEEE 1st Int. Conf. on Nano-Networks, 2006.",
      "_id": "3889739"
    },
    {
      "text": "E. Beign\u00e9 and P. Vivet, \"Design of On-chip and Offchip interfaces for a GALS NoC architecture,\" in Proc. 12th IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC06), pp. 172-181, March 2006.",
      "_id": "3821449"
    },
    {
      "text": "A. Sheibanyrad, I. Miro Panades, and A. Greiner, \"Systematic comparison between the asynchronous and the multi-synchronous implementations of a Network on Chip architecture,\" in Proc. IEEE Design, Automation and Test in Europe (DATE'07), April 2007.",
      "_id": "3655145"
    }
  ],
  "3521046": [
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of Network-on-chip. ACM Comput. Surv., 38(1):1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "W. Dally and B. Towles. Route Packets Not Wires: On chip Interconnection Networks. In Design Automation Conference, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "W. Ho and T. Pinkston. A methodology for designing efficient on-chip interconnects on well-behaved communication patterns. IEEE Transactions on Parallel and Distributed Systems, 17(2): 174-190, Feb. 2006.",
      "_id": "4268612"
    },
    {
      "text": "J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In Proceedings of Asia and South Pacific Design Automation Conference, 2003.",
      "_id": "4251109"
    },
    {
      "text": "S. Kumar, A. Jantsch, and J. P. Soininen. A network on chip architecture and design methodology. In International Conference on VLSI, pages 105-112, Apr. 2002.",
      "_id": "4383766"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. The NOSTRUM backbone - a communication protocol stack for networks on chip. In Proceedings of VLSI Design, India, 2004.",
      "_id": "4195046"
    },
    {
      "text": "S. Murali and G. D. Micheli. Bandwidth constrained mapping of cores onto NoC architectures. In Design Automation and Test in Europe Conference, 2004.",
      "_id": "4134772"
    },
    {
      "text": "S. Murali and G. D. Micheli. SUNMAP: a tool for automatic topology selection and generation for NoCs. In Design Automation Conference, 2004.",
      "_id": "4134087"
    },
    {
      "text": "E. Rijpkema, K. Goossens, A. adulescu, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In Design Automation and Test in Europe Conference, 2003.",
      "_id": "4258604"
    },
    {
      "text": "M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vencentelli. Addressing the system-on-a-chip interconnect woes through communication-based design. In Design Automation Conference, 2001.",
      "_id": "4445955"
    },
    {
      "text": "D. Wiklund and D. Liu. SoCBUS: switched network on chip for hard real time embedded systems. In Proceedings of IEEE International Symposium on Parallel and Distributed Processing, 2003.",
      "_id": "4283376"
    }
  ],
  "3521031": [
    {
      "text": "T. Bjerregaard and S. Manadevan. A survey of research and practices of network-on-chip. ACM Computing Surveys, 38:1-51, 2006.",
      "_id": "3763265"
    },
    {
      "text": "J. Hu and R. Marculescu. DyAD - smart routing for networks-on-chip. In Proc. of the 41st ACM/IEEE Design Automation Conference, 2004.",
      "_id": "4030729"
    },
    {
      "text": "F. Moraes, N. Calazans, L. Moller, and L. Ost. Hermes: An infrastructure for low area overhead packet-switching networks on chip. The VLSI Integration, 38:69-93, 2004.",
      "_id": "4094295"
    }
  ],
  "3521044": [],
  "3521032": [],
  "3521037": [],
  "3521047": [],
  "3332678": [
    {
      "text": "J.Hu and R. Marculescu, \"Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints\", Proceedings of Design Automation and Test in Europe, DATE'04, pp. 234-239.",
      "_id": "4134703"
    },
    {
      "text": "E. Beigne and P. Vivet, \"Design of On-chip and Off-chip Interfaces for a GALS NoC Architecture\", Proceedings of IEEE International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'2006, Grenoble, France, pp. 172-181, March 2006.",
      "_id": "3821449"
    },
    {
      "text": "X.-T. Tran, J. Durupt, Y. Thonnart, F. Bertrand, V. Beroulle, C. Robach, \"Implementation of a Design-for-Test Architecture for Asynchronous Networks-on-Chip\", In Proc. of International Conference on Network-on-Chip, NOCS'07, Princeton, USA, May 2007.",
      "_id": "3521042"
    }
  ],
  "3521039": [
    {
      "text": "T. Ahonen, et al. Topology optimization for application-specific networks-on-chip. In Proc. SLIP), 2004.",
      "_id": "4190713"
    },
    {
      "text": "F. Angiolini, et al. Contrasting a NoC and a traditional interconnect fabric with layout awareness. In Proc. DATE, 2006.",
      "_id": "3833969"
    },
    {
      "text": "N. Banerjee, et al. A power and performance model for network-on-chip architectures. In Proc. DATE, 2004.",
      "_id": "4134592"
    },
    {
      "text": "W. Hang-Sheng, et al. A technology-aware and energy-oriented topology exploration for on-chip networks. In Proc. DATE, 2005.",
      "_id": "3994511"
    },
    {
      "text": "W. H. Ho, et al. A methodology for designing efficient on-chip interconnects on well-behaved communication patterns. In Proc. HPCA, 2003.",
      "_id": "4268612"
    },
    {
      "text": "J. Hu, et al. Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures. In Proc. DATE, 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Manolache, et al. Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC. In Proc. DAC,",
      "_id": "3891518"
    },
    {
      "text": "S. Murali, et al. Designing application-specific networks on chips with floor-plan information. In Proc. ICCAD, 2006.",
      "_id": "3854914"
    },
    {
      "text": "K. Srinivasan, et al. An automated technique for topology and route generation of application specific on-chip interconnection networks. In Proc. ICCAD, 2005.",
      "_id": "4013833"
    }
  ],
  "3521029": [
    {
      "text": "Dally, W. J., Towles, B., \"Route Packets, Not Wires : On-Chip Interconnection Networks\", IEEE Proceedings of Design Automation Conference, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "Luca Benini and Giovanni De Micheli, \"Networks on Chips : A New SoC Paradigm\", IEEE Computer, vol. 35, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "Srinivasan Murali and Giovanni De Micheli, \"SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs\", IEEE Proceedings of Design Automation conference, pp. 914-919, June 2004.",
      "_id": "4134087"
    },
    {
      "text": "Jingcao Hu and Radu Marculescu, \"DyAD - smart routing for networks-on-chip\", IEEE Proceeding of Design Automation conference, pp.260-263, June 2004.",
      "_id": "4030729"
    },
    {
      "text": "V. Nolle, et. al., \"Operating-system controlled network on chip\", IEEE Proceedings of Design Automation Conference, pp.256-259, June 2004.",
      "_id": "4030781"
    }
  ],
  "2912725": [
    {
      "text": "W.J. Dally, B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proc. Design Automation Conference DAC'OI</em>, pp. 684-689.",
      "_id": "4445857"
    },
    {
      "text": "R. Marculescu, U.Y. Ogras, L.S. Peh, N. Enright Jerger, Y. Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <em>IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems</em>, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, G. De Micheli, \"Mapping and configuration methods for multi-use-case networks on chips\", <em>Proc. Asia South Pacific Design Automation Conference ASP-DAC'06</em>, pp. 146-151.",
      "_id": "3821097"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, G. De Micheli, \"A methodology for mapping multiple use-cases onto networks on chips\", <em>Proc. Design Automation and Test in Europe DATE'06</em>, pp. 118-123.",
      "_id": "3834141"
    },
    {
      "text": "A. Hansson, M. Coenen, K. Goossens, \"Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip\", <em>Proc. Design Automation and Test in Europe DATE'07</em>, pp. 954-959.",
      "_id": "3655013"
    },
    {
      "text": "A. Hansson, K. Goossens, \"Trade-offs in the configuration of a network on chip for multiple use-cases\", <em>Proc. International Symposium on Networks on Chip NOCS '07</em>, pp. 233-242.",
      "_id": "3521027"
    },
    {
      "text": "V. Nollet, T. Marescaux, P. Avasare, D. Verkest, J.Y. Mignolet, \"Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles\", <em>Proc. Design Automation and Test in Europe DATE'05</em>, pp. 234-239.",
      "_id": "3994439"
    },
    {
      "text": "F. Clermidy, R. Lemaire, Y. Thonnart, P. Vivet, \"A Communication and configuration controller for NoC based reconfigurable data flow architecture\", <em>Proc. International Symposium on Networks on Chip NOCS'09</em>, pp. 153-162.",
      "_id": "3129362"
    }
  ],
  "3332694": [],
  "3332703": [],
  "3332685": [
    {
      "text": "M. Coenen, et al. A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control. In CODES+ISSS, 2006.",
      "_id": "3830515"
    },
    {
      "text": "J.-P. Diguet, et al. NOC-centric security of reconfigurable SoC. In NOCS, 2007.",
      "_id": "3521019"
    },
    {
      "text": "R. Gindin, et al. NoC-Based FPGA: Architecture and Routing. In NOCS, 2007.",
      "_id": "3521022"
    },
    {
      "text": "A. Hansson, et al. Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. In DATE, 2007.",
      "_id": "3655013"
    },
    {
      "text": "A. Hansson. et al. Trade-offs in the configuration of a network on chip for multiple use-cases. In NOCS, 2007.",
      "_id": "3521027"
    },
    {
      "text": "A. Hansson. et al. A unified approach to mapping and routing on a network on chip for both best-effort and guaranteed service traffic. VLSI Design. 2007. Hindawi Publishing Corp.",
      "_id": "3632246"
    },
    {
      "text": "M. Millberg, et al. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In DATE, 2004.",
      "_id": "4134763"
    }
  ],
  "3363105": [
    {
      "text": "Moussa, H., Muller, O., Baghdadi, A., Jezequel, M., 2007. Butterfly and Benes-Based on-Chip Communication Networks for Multiprocessor Turbo Decoding. in Proc. of the conference on Design, Automation and Test in Europe.",
      "_id": "3655083"
    }
  ],
  "3362976": [
    {
      "text": "L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In Proceedings of the International Symposium on High-Performance Computer Architecture, pages 255-266, 2001.",
      "_id": "4453611"
    }
  ],
  "3363162": [
    {
      "text": "I. Panades, A. Greiner, A. Sheibanyrad, and G. STMicroelcctronics. A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach. Nano-Networks and Workshops, 2006. NanoNet'06. 1st International Conference on, pages 1-5, 2006.",
      "_id": "3889739"
    }
  ],
  "3363076": [
    {
      "text": "W. Kwon, et. al., \"An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication\", Proc. DATE, 2008.",
      "_id": "3465035"
    }
  ],
  "3363112": [
    {
      "text": "W. Dally, B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" In Proc. DAC, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "H. G. Lee, et al., \"On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM TODAES, vol. 12, no. 3, Aug. 2007.",
      "_id": "3628564"
    },
    {
      "text": "U. Y. Ogras, et al., \"Voltage-frequency is land partitioning for GALS-based networks-on-chip, In Proc. DAC, June 2007.",
      "_id": "3552909"
    }
  ],
  "3362996": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In Proc. DAC, Las Vegas, NV, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE TCAD, 24(4):551-562, Apr. 2005.",
      "_id": "3967318"
    },
    {
      "text": "U. Y Ogras, J. Hu, and R. Marculescu. Key research problems in NoC design: a holistic perspective. In Proc. CODES+ISSS, Jersey City, NJ, Sep. 2005.",
      "_id": "3990722"
    },
    {
      "text": "D. Shin and J. Kim. Power-aware communication optimization for networks-on-chips with voltage scalable links. In Proc. CODES+ISSS, Sept. 2004.",
      "_id": "4131686"
    },
    {
      "text": "T. Simunic and S. Boyd. Managing power consumption in networks on chip. In Proc. DATE. IEEE Computer Society, 2002.",
      "_id": "4358319"
    }
  ],
  "3363094": [],
  "3363077": [],
  "664109": [],
  "663992": [],
  "664007": [],
  "664010": [],
  "664009": [],
  "4030729": [],
  "4030781": [
    {
      "text": "S. Kumar, A. Jantsch, M. Millberg, J. berg, J. Soininen, M. Forsell, K. Tiensyrj, and A. Hemani, \"A network on chip architecture and design methodology,\" Proc. IEEE Computer Society Annual Symposium on VLSI, Apr. 2002.",
      "_id": "4383766"
    }
  ],
  "4030724": [
    {
      "text": "E. Rijpkema, et al., \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip,\" in Proceedings of DATE'03.",
      "_id": "4258604"
    },
    {
      "text": "William J. Dally and Brian Towles,\"Route Packets, Not Wires: On-Chip Interconnection Networks,\" in Proceedings of DAC'02.",
      "_id": "4445857"
    }
  ],
  "3731657": [
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. DAC</em>, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benin and G. De Micheli, \"Networks on chips: A new SoCparadigm\", <em>IEEE Computer</em>, vol. 35, no. 1, 2002.",
      "_id": "4318618"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-and Performance-Aware Mapping for Regular NoC Architectures\", <em>IEEE Trans. on Computer-Aided Design of Integrated Circuitsand Systems</em>, vol. 24, no. 4, April 2005.",
      "_id": "3967318"
    },
    {
      "text": "K. Srinivasan, \"Linear programming based techniques forsynthesis of Network-on-Chip architectures\", <em>Proc. ICCD</em>, 2004.",
      "_id": "3810372"
    },
    {
      "text": "E. Bolotin et al., \"Cost considerations in network on chip\", <em>Integration the VLSI Journal</em>, vol. 38, no. 1, Oct. 2004.",
      "_id": "4094282"
    },
    {
      "text": "Jiang Xu et al., \"A case study in networks-on-chip design forembedded video\", <em>Proc. DATE</em>, March 2004.",
      "_id": "4134897"
    }
  ],
  "3731698": [
    {
      "text": "S. Pasricha et al., \"Floorplan aware automated synthesis of bus based communication architectures\", <em>In proc DAC</em>, 2005.",
      "_id": "3891546"
    }
  ],
  "3731597": [],
  "3731728": [],
  "3731659": [
    {
      "text": "W. J. Dally et al., \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>the Proc. of DAC</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "T. Dumitras and R. Marculescu, \"On-chip stochastic communication\", <em>DATE</em>, pp. 790-795, 2003.",
      "_id": "4258465"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures\", <em>Proc. DATE</em>, pp. 16-20, Feb. 2004.",
      "_id": "4134772"
    },
    {
      "text": "Cesar Marcon et al., \"Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique\", <em>the Proc. of DATE</em>, pp. 502-507, 2005.",
      "_id": "3994412"
    }
  ],
  "3731694": [
    {
      "text": "L. Benini and G De Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. DAC</em>, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures\", <em>IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 24, no. 4, April 2005.",
      "_id": "3967318"
    },
    {
      "text": "E. Nilsson et al., \"Load distribution with the proximity congestion awareness in a network on chip\", <em>Proc. DATE</em>, March 2003.",
      "_id": "4258571"
    },
    {
      "text": "A. Pullini et al., \"Fault tolerance overhead in network-on-chip flowcontrol schemes\", <em>Proc. Symp. on IC and System Design</em>, September 2005.",
      "_id": "4051898"
    }
  ],
  "3731684": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>IEEE Computers</em>, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures\", <em>Proc. DATE</em>, March 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali and G. De Micheli, \"SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs\", <em>Proc. DAC</em>, 2004.",
      "_id": "4134087"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth Constrained Mapping of Cores onto NoC Architectures\", <em>DATE</em>, vol. 2, pp. 20896-20899, 2004.",
      "_id": "4134772"
    },
    {
      "text": "A. Hansson et al., \"A unified approach to constrained mapping and routing on network-on-chip architectures\", <em>Proc. ISSS</em>, pp. 75-80, 2005.",
      "_id": "3990703"
    },
    {
      "text": "J. Kim et al., \"A low latency router supporting adaptivity for on-chip interconnects\", <em>Proc. DAC.</em>, June 2005.",
      "_id": "3891501"
    },
    {
      "text": "J. Hu and R. Marculescu, \"DyAD - Smart Routing for Networks-on-Chip\", <em>Proc. DAC</em>, June 2004.",
      "_id": "4030729"
    },
    {
      "text": "H. Zimmer et al., \"A Fault Model Notation and Error-Control Scheme for switch-to-Switch Buses in a Network-on-Chip\", <em>ISSS/CODES</em>, 2003.",
      "_id": "4256264"
    },
    {
      "text": "M. Pirretti et al., \"Fault Tolerant Algorithms for Network-On-Chip Interconnect\", <em>Proc. of ISVLSI</em>, Feb 2004.",
      "_id": "4172514"
    }
  ],
  "3731662": [],
  "1903896": [
    {
      "text": "A. Kohler, G. Schley and M. Radetzki, \"Fault tolerant network on chip switching with graceful performance degradation\", <em>Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on</em>, vol. 29, no. 6, pp. 883-896, 2010.",
      "_id": "2995751"
    },
    {
      "text": "R. Marculescu, U. Y. Ogras, L. shiuan Peh, N. E. Jerger and Y. Hoskote, \"Outstanding research problems in noc design: system microarchitecture and circuit perspectives\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 28, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "S. Murali, D. Atienza, L. Benini and G. De Michel, \"A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip\", <em>Proceedings of the 43rd annual Design Automation Conference DAC.</em>, pp. 845-848, 2006.",
      "_id": "3731684"
    },
    {
      "text": "Z. Zhang, A. Greiner and S. Taktak, \"A reconfigurable routing algorithm for a fault-tolerant 2d-mesh network-on-chip\", <em>Design Automation Conference. DAC. 45th ACM/IEEE</em>, pp. 441-446, 2008.",
      "_id": "3363162"
    }
  ],
  "1903893": [],
  "1903804": [],
  "1903948": [],
  "1903814": [],
  "1903760": [],
  "1903954": [],
  "1903769": [],
  "1903881": [
    {
      "text": "R. Das, S. Narayanasamy, S. Satpathy and R. G. Dreslinski, \"Catnap: energy proportional multiple network-on-chip\", <em>Proc. ISCA</em>, 2013.",
      "_id": "2342596"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, H. Amano and D. Wang, \"Run-time power gating of on-chip routers using look-ahead routing\", <em>Proc. ASPDAC</em>, 2008.",
      "_id": "3447704"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura and H. Amano, \"Ultra fine-grained run-time power gating of on-chip routers for cmps\", <em>Proc. NoCs</em>, 2010.",
      "_id": "2912715"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Wang and H. Amano, \"Adding slow-silent virtual channels for low-power on-chip networks\", <em>Proc. NoCs</em>, 2008.",
      "_id": "3332693"
    },
    {
      "text": "A. Samih, R. Wang, A. Krishna, C. Maciocco, C. Tai and Y. Solihin, \"Energy-efficient interconnect via router parking\", <em>Proc. HPCA</em>, 2013.",
      "_id": "2305214"
    },
    {
      "text": "C. Sun, C.-H. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>Proc. NoCs</em>, 2012.",
      "_id": "2437752"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, et al., \"On-chip interconnection architecture of the tile processor\", <em>Micro IEEE</em>, vol. 27, no. 5, 2007.",
      "_id": "3609802"
    }
  ],
  "1903752": [
    {
      "text": "T. Bjerregaard and J. Sparso, \"A router architecture for connection-oriented service guarantees in the mango clockless network-on-chip\", <em>DATE</em>, 2005.",
      "_id": "3994262"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"Qnoc: Qos architecture and design process for network on chip\", <em>Journal of Systems Architecture</em>, vol. 50, pp. 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "B. Grot, S. W. Keckler and O. Mutlu, \"Preemptive virtual clock: A flexible efficient and cost-effective qos scheme for networks-on-chip\", <em>MICRO-42</em>, 2009.",
      "_id": "3315485"
    },
    {
      "text": "J. W. Lee, M. C. Ng and K. Asanovi\u00f3, \"Globally-synchronized frames for guaranteed quality-of-service in on-chip networks\", <em>ISCA-35</em>, 2008.",
      "_id": "3509412"
    },
    {
      "text": "B. Li, L. Zhao, R. Iyer, L.-S. Peh, M. Leddige, M. Espig, et al., \"Coqos: Coordinating qos-aware shared resources in noc-based socs\", <em>J. Parallel Distrib Comput.</em>, vol. 71, no. 5, pp. 700-713, 2011.",
      "_id": "2732989"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip\", <em>DATE</em>, 2004.",
      "_id": "4134763"
    },
    {
      "text": "S. Satpathy, R. Das, R. Dreslinski, D. Sylvester, T. Mudge and D. Blaauw, \"High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service\", <em>DA C-49</em>, 2012.",
      "_id": "2448689"
    },
    {
      "text": "W.-D. Weber, J. Chou, I. Swarbrick and D. Wingard, \"A router architecture for connection-oriented service guarantees in the mango clockless network-on-chip\", <em>DATE</em>, 2005.",
      "_id": "3994262"
    }
  ],
  "1616052": [
    {
      "text": "Aleksandr Biberman et al., \"Photonic Network-on-Chip Architectures Using Multilayer Deposited Silicon Materials for High-Performance Chip Multiprocessors\", <em>ACM Journal on Emerging Technologies in Computing Systems</em>, vol. 7, no. 2, pp. 1-7, 2011.",
      "_id": "2728709"
    },
    {
      "text": "Yan Pan, John Kim and Gokhan Memik, \"FlexiShare: Channel Sharing for an Energy-Efficient Nanophotonic Crossbar\", <em>HPCA</em>, 2010.",
      "_id": "3050669"
    },
    {
      "text": "Xiang Zhang and Ahmed Louri, \"A Multilayer Nanophotonic Interconnection Network for On-Chip Many-core Communications\", <em>DAC</em>, 2010.",
      "_id": "2932363"
    },
    {
      "text": "George Kurian et al., \"ATAC: a 1000-core cache-coherent processor with on-chip optical network\", <em>PACT</em>, 2010.",
      "_id": "3008978"
    },
    {
      "text": "Yan Pan et al., \"Firefly: Illuminating Future Network-on-Chip with Nanophotonics\", <em>In/SCA</em>, 2009.",
      "_id": "3303547"
    },
    {
      "text": "Sebastien Le Beux et al., \"Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology\", <em>DATE</em>, 2011.",
      "_id": "2796931"
    },
    {
      "text": "Ajay Josh et al., \"Silicon-Photonic Clos Networks for Global On-Chip Communication\", <em>NoCS</em>, 2009.",
      "_id": "3129374"
    },
    {
      "text": "Sebastien Le Beux et al., \"CHAMELEON: CHANNEL Efficient Optical Network-on-Chip\", <em>DATE</em>, 2014.",
      "_id": "2001218"
    }
  ],
  "1615994": [
    {
      "text": "N. Agarwal et al., \"Garnet: A detailed on-chip network model inside a full-system simulator\", <em>ISPASS</em>, pp. 33-42.",
      "_id": "3307437"
    },
    {
      "text": "A. Bakhoda et al., \"Throughput-effective on-chip networks for manycore accelerators\", <em>MICRO</em>, 2010.",
      "_id": "3097264"
    },
    {
      "text": "N. D. E. Jerger et al., \"Circuit-switched coherence\", <em>NOCS</em>, 2008.",
      "_id": "3332688"
    },
    {
      "text": "A. B. Kahng et al., \"Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration\", <em>DATE</em>, 2009.",
      "_id": "3254807"
    },
    {
      "text": "A. Kumar et al., \"Express virtual channels: Towards the ideal interconnection fabric\", <em>ISCA</em>, 2007.",
      "_id": "3699941"
    },
    {
      "text": "S. R. Vangal et al., \"An 80-tile sub-100-w teraflops processor in 65-nm cmos\", <em>Solid-State Circuits</em>, vol. 43, no. 1, pp. 29-41, 2008.",
      "_id": "3410591"
    },
    {
      "text": "D. Wentzlaff et al., \"On-chip interconnection architecture of the tile processor\", <em>Micro IEEE</em>, pp. 15-31, 2007.",
      "_id": "3609802"
    },
    {
      "text": "D. Wiklund et al., \"Socbus: Switched network on chip for hard real time embedded systems\", <em>IPDPS</em>, 2003.",
      "_id": "4283376"
    },
    {
      "text": "P. T. Wolkotte et al., \"An energy-efficient reconfigurable circuit-switched network-on-chip\", <em>IPDPS</em>, 2005.",
      "_id": "4029938"
    }
  ],
  "1616029": [
    {
      "text": "D. Abts, N. D. E. Jerger, J. Kim, D. Gibson and M. H. Lipasti, \"Achieving Predictable Performance Through Better Memory Controller Placement in Many-Core CMPs\", <em>Proceedings of ISCA</em>, 2009.",
      "_id": "3303522"
    },
    {
      "text": "A. Bakhoda, J. Kim and T. M. Aamodt, \"Throughput-effective on-chip networks for manycore accelerators\", <em>Proceedings of MICRO</em>, 2010.",
      "_id": "3097264"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", <em>IEEE Micro</em>, vol. 27, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "A. Kumar, L.-S. Peh and N. Jha, \"Token Flow Control\", <em>Proceedings of MICRO</em>, 2008.",
      "_id": "3521692"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, et al., \"On-Chip Interconnection Architecture of the Tile Processor\", <em>IEEE Micro</em>, vol. 27, pp. 15-31, 2007.",
      "_id": "3609802"
    }
  ],
  "1616156": [],
  "1616044": [
    {
      "text": "T. Moscibroda and O. Mutlu, \"A Case for Bufferless Routing in On-chip Networks\", <em>Proc. of ISCA ISCA '09</em>, pp. 196-207, 2009.",
      "_id": "3303544"
    },
    {
      "text": "H. Jang, B. S. An, N. Kulkarni, K. H. Yum and E. J. Kim, \"A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects\", <em>Proc. of NOCS</em>, pp. 193-200, 2012.",
      "_id": "2437742"
    }
  ],
  "1615970": [],
  "1616059": [
    {
      "text": "R. Das et al., \"Application-to-core mapping policies to reduce memory system interference in multi-core systems\", <em>HPCA</em>, 2013.",
      "_id": "2305188"
    }
  ],
  "1617376": [],
  "296487": [
    {
      "text": "Niket Agarwal, Tushar Krishna, Li-Shiuan Peh and Niraj K Jha, \"GARNET: A detailed on-chip network model inside a full-system simulator\", <em>Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, 2009.",
      "_id": "3307437"
    },
    {
      "text": "Dominic DiTomaso, Ashif Sikder, Avinash Kodi and Ahmed Louri, \"Machine learning enabled power-aware network-on-chip design\", <em>Proceedings of the 21st Conference on Design Automation & Test in Europe (DATE)</em>, 2017.",
      "_id": "1097600"
    },
    {
      "text": "Yoshi Shih-Chieh Huang, Kaven Chun-Kai Chou, Chung-Ta King and Shau-Yin Tseng, \"Ntpt: On the end-to-end traffic prediction in the on-chip networks\", <em>Proceedings of the 47th Design Automation Conference (DAC)</em>, 2010.",
      "_id": "2932250"
    },
    {
      "text": "Michael K Papamichael and James C Hoe, \"CONNECT: re-examining conventional wisdom for designing nocs in the context of FPGAs\", <em>Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays</em>, pp. 37-46, 2012.",
      "_id": "2560776"
    },
    {
      "text": "Jae-Yeon Won, Xi Chen, Paul Gratz, Jiang Hu and Vassos Soteriou, \"Up by their bootstraps: Online learning in artificial neural networks for CMP uncore power management\", <em>Proceedings of the 20th International Symposium on High Performance Computer Architecture (HPCA)</em>, 2014.",
      "_id": "2025503"
    }
  ],
  "296293": [
    {
      "text": "Y. Hoskote, S. Vangala, A. Singha, N. Borkar and S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61.",
      "_id": "3609769"
    },
    {
      "text": "R. Das, S. Narayanasamy, SK Satpathy and RG Dreslinski, \"Catnap: Energy proportional multiple network-on-chip\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 41, pp. 320-331, 2013.",
      "_id": "2342596"
    },
    {
      "text": "N. Barrow-Williams, C. Fensch and S. Moore, A communication characterisation of splash-2 and parsec, 2009.",
      "_id": "3296790"
    },
    {
      "text": "X. Chen, Z. Xu, H. Kim, P. Gratz, J. Hu, M. Kishinevsky, et al., \"In-network monitoring and control policy for dvfs of cmp networks-on-chip and last level caches\", <em>ACM Transactions on Design Automation of Electronic Systems (TODAES)</em>, vol. 18, no. 4, pp. 47, 2013.",
      "_id": "2437738"
    },
    {
      "text": "R. Hesse, J. Nicholls and NE Jerger, \"Fine-grained bandwidth adaptivity in networks-on-chip using bidirectional channels\", <em>Intl. Symp. on Networks on Chip (NoCS)</em>, pp. 132-141, 2012.",
      "_id": "2437741"
    },
    {
      "text": "Y. Yao and Z. Lu, \"Dvfs for nocs in cmps: A thread voting approach\", <em>Intl. Symp. on High Performance Computer Architecture (HPCA)</em>, pp. 309-320, 2016.",
      "_id": "1436646"
    },
    {
      "text": "J. Won, X. Chen, P. Gratz, J. Hu and V. Soteriou, \"Up by their bootstraps: Online learning in artificial neural networks for cmp uncore power management\", <em>Intl. Symp. on High Performance Computer Architecture (HPCA)</em>, pp. 308-319, 2014.",
      "_id": "2025503"
    },
    {
      "text": "L. Chen, D. Zhu, M. Pedram and TM Pinkston, \"Power punch: Towards non-blocking power-gating of noc routers\", <em>Intl. Symp. on High Performance Computer Architecture (HPCA)</em>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "N. Agarwal, T. Krishna, L. Peh and N. Jha, \"Garnet: A detailed on-chip network model inside a full-system simulator\", <em>Intl. Symp. on Performance Analysis of Systems and Software (ISPASS)</em>, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "R. Hesse and N. E. Jerger, \"Improving dvfs in nocs with coherence prediction\", <em>Intl. Symp. on Networks-on-Chip</em>, pp. 24, 2015.",
      "_id": "1618242"
    }
  ],
  "296453": [
    {
      "text": "V. Y.Raparti and S. Pasricha, \"DAPPER: Data Aware Approximate NoC for GPGPU Architectures\", <em>Proc. IEEE/ACM NOCS</em>, 2018.",
      "_id": "679311"
    },
    {
      "text": "D. Park et al., \"Exploring fault-tolerant network-on-chip architectures\", <em>Proc. of the Intl. Conf. on Dependable Systems and Networks (DSN)</em>, 2006.",
      "_id": "3836132"
    },
    {
      "text": "D. Ancajas et al., \"Fort-nocs: Mitigating the threat of a compromised noc\", <em>Proc. ACM Design Automation Conference</em>, 2014.",
      "_id": "1903760"
    },
    {
      "text": "T. Boraten et al., \"Packet security with path sensitization for NoCs\", <em>Proc. IEEE DATE</em>, 2016.",
      "_id": "1413384"
    },
    {
      "text": "H.M. Wassel et al., \"SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip\", <em>Proc. ACM SIGARCH Computer Architecture News</em>, vol. 41, no. 3, pp. 583-594.",
      "_id": "2342652"
    },
    {
      "text": "S.V.R Chittamuru, I. Thakkar and S. Pasricha, \"SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures\", <em>Proc. ACM//IEEE Design Automation Conference (DAC)</em>, 2018.",
      "_id": "664007"
    },
    {
      "text": "M.K. Papamichael et al., \"CONNECT: re-examining conventional wisdom for designing nocs in the context of FPGAs\", <em>Proc. FPGA</em>, 2012.",
      "_id": "2560776"
    },
    {
      "text": "S.R. Vangal et al., \"An 80-tile sub-100-w teraflops processor in 65-nm cmos\", <em>IEEE Journal of Solid-State Circuits</em>, vol. 43, no. 1, pp. 29-41, 2008.",
      "_id": "3410591"
    },
    {
      "text": "V. Catania et al., \"Noxim: An open extensible and cycle-accurate network on chip simulator\", <em>Proc. IEEE ASAP</em>, 2015.",
      "_id": "1688279"
    },
    {
      "text": "J. Hestness et al., \"Netrace: dependency-driven trace-based network-onchip simulation\", <em>Proc. ACM NocArch</em>, 2010.",
      "_id": "3097278"
    }
  ],
  "296395": [
    {
      "text": "S. Gopal, S. Das, D. Heo and P. P. Pande, \"Energy and Area Efficient Near Field Inductive Coupling: A Case Study on 3D NoC\", <em>International Symposium on Networks-on-Chip (NOCS)</em>, pp. 5:1-5:8, 2017.",
      "_id": "1012862"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, I. Fujiwara, T. Kagami, Y. Take, T. Kuroda, et al., \"Low-latency wireless 3D NoCs via randomized shortcut chips\", <em>Design Automation Test in Europe Conference Exhibition (DATE)</em>, pp. 1-6, 2014.",
      "_id": "2001405"
    },
    {
      "text": "N. Miura, Y. Koizumi, Y. Take, H. Matsutani, T. Kuroda, H. Amano, et al., \"A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface\", <em>IEEE Micro</em>, vol. 33, no. 6, pp. 6-15, 2013.",
      "_id": "2211760"
    }
  ],
  "296489": [],
  "296360": [
    {
      "text": "S. Charles et al., \"Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs\", <em>NOCS</em>, pp. 1-8, 2018.",
      "_id": "679294"
    },
    {
      "text": "B.K. Daya et al., \"SCORPIO: A 36-Core Research Chip Demonstrating Snoopy Coherence on a Scalable Mesh NoC with In-Network Ordering\", <em>ISCA</em>, pp. 25-36, 2014.",
      "_id": "2062393"
    },
    {
      "text": "J. Liu et al., \"Network Footprint Reduction through Data Access and Computation Placement in NoC-Based Manycores\", <em>DAC</em>, pp. 181, 2015.",
      "_id": "1616059"
    },
    {
      "text": "L. Yang et al., \"Task Mapping on SMART NoC: Contention Matters Not the Distance\", <em>DAC</em>, pp. 88, 2017.",
      "_id": "1005450"
    }
  ],
  "296449": [],
  "3153934": [],
  "3153991": [],
  "3154012": [
    {
      "text": "K. Bernstein, et al., \"Interconnects in the Third Dimension: Design Challenges for 3D ICs,\" Proc. DAC 2007, pp.562-567.",
      "_id": "3552799"
    },
    {
      "text": "F. Li et al., \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", Proc. ISCA 2006, pp. 130-141.",
      "_id": "3874928"
    },
    {
      "text": "C. Addo-Quaye, \"Thermal-aware mapping and placement for 3-D NoC designs,\" Proc. IEEE Int. Syst.-on-Chip Conf., 2005, pp. 25-28.",
      "_id": "4056405"
    },
    {
      "text": "D. Park et al. \"MIRA: A Multi-layered On-Chip Interconnect Router Architecture\", Proc. ISCA 2008, pp. 251-261.",
      "_id": "3509420"
    }
  ],
  "3153924": [],
  "3154025": [
    {
      "text": "L.Benini and G.De Micheli, \"Networks on Chips: A New SoC Paradigm\", IEEE Computers, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "J. Hu et al., 'Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures', Proc. DATE, March 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali, G. De Micheli, \"Bandwidth Constrained Mapping of Cores on to NoC Architectures\", Proc. DATE 2004.",
      "_id": "4134772"
    },
    {
      "text": "W.H.Ho, T.M.Pinkston, \"A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns\", HPCA, 2003.",
      "_id": "4268612"
    },
    {
      "text": "S. Murali et al., \"Designing Application-Specific Networks on Chips with Floorplan Information\", pp. 355-362, ICCAD 2006.",
      "_id": "3854914"
    },
    {
      "text": "K.Lahiri et al., \"Design Space Exploration for Optimizing On-Chip Communication Architectures\", IEEE TCAD, pp. 952- 961, June 2004.",
      "_id": "4113487"
    },
    {
      "text": "S. Pasricha et al., \"Floorplan-aware automated synthesis of bus-based communication architectures\", Proc. DAC '05.",
      "_id": "3891546"
    },
    {
      "text": "L. Leung, C. Tsui, \"Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands\", DAC 2007.",
      "_id": "3552883"
    },
    {
      "text": "U. Y. Ogras et al., ' Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip ', in Proc. DAC, June 2007.",
      "_id": "3552909"
    },
    {
      "text": "Miro-Panades, I. et al., \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", NoC Symposium , 2008.",
      "_id": "3332696"
    },
    {
      "text": "S. Stergiou et al., \"xpipesLite: a Synthesis Oriented Design Library for Networks on Chips\", pp. 1188-1193, Proc. DATE 2005.",
      "_id": "3994484"
    }
  ],
  "3153978": [
    {
      "text": "G. Chen et al. Application mapping for chip multiprocessors. In Proc. of DAC '08.",
      "_id": "3362996"
    },
    {
      "text": "Z. Chishti et al. Optimizing replication, communication, and capacity allocation in cmps. In Proce. of ISCA '05.",
      "_id": "4031142"
    },
    {
      "text": "C.-L. Chou and R. Marculescu. User-aware dynamic task allocation in networks-on-chip. In DATE, pages 1232-1237, 2008.",
      "_id": "3464947"
    }
  ],
  "2932345": [
    {
      "text": "R. Das, S. Eachempati, A. Mishra, V. Narayanan and C. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs\", <em>HPCA</em>, pp. 175-186, Feb. 2009.",
      "_id": "3274256"
    },
    {
      "text": "R. Kumar, V. Zyuban and D. M. Tullsen, \"Interconnections in Multi-Core Architectures: Understanding Mechanisms Overheads and Scaling\", <em>ISCA</em>, pp. 408-419, 2005.",
      "_id": "4031153"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan and M. Kandemir, \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", <em>ISCA</em>, vol. 34, no. 2, pp. 130-141, 2006.",
      "_id": "3874928"
    }
  ],
  "2932363": [
    {
      "text": "M. J. Cianchetti et al., \"Phastlane: a rapid transit optical routing network\", <em>ISCA '09</em>, pp. 441-450, 2009.",
      "_id": "3303528"
    },
    {
      "text": "H. Gu et al., \"A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip\", <em>ISVLSI '09</em>, vol. 0, pp. 19-24, 2009.",
      "_id": "3308561"
    },
    {
      "text": "A. Joshi et al., \"Silicon-photonic clos networks for global on-chip communication\", <em>NOCS '09</em>, pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "A. Kahng et al., \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>DATE</em>, pp. 423-428, April 2009.",
      "_id": "3254807"
    },
    {
      "text": "J. Kim et al., \"A novel dimensionally-decomposed router for on-chip communication in 3d architectures\", <em>SIGARCH Comput. Archit. News</em>, vol. 35, no. 2, pp. 138-149, 2007.",
      "_id": "3699939"
    },
    {
      "text": "A. Kumar et al., \"A 4.6tbits/s 3.6ghz single-cycle noc router with a novel switch allocator in 65nm cmos\", <em>ICCD '07</em>, October 2007.",
      "_id": "3678172"
    },
    {
      "text": "Y. Pan et al., \"Firefly: illuminating future network-on-chip with nanophotonics\", <em>ISCA '09</em>, pp. 429-440, 2009.",
      "_id": "3303547"
    },
    {
      "text": "D. Park et al., \"Mira: A multi-layered on-chip interconnect router architecture\", <em>ISCA '08</em>, pp. 251-261, 2008.",
      "_id": "3509420"
    },
    {
      "text": "S. Pasricha, \"Exploring serial vertical interconnects for 3d ics\", <em>DAC'09</em>, pp. 581-586, 2009.",
      "_id": "3154012"
    },
    {
      "text": "A. Shacham et al., \"On the design of a photonic network-on-chip\", <em>NOCS '07</em>, pp. 53-64, 2007.",
      "_id": "3521040"
    },
    {
      "text": "Y. Xu et al., \"A low-radix and low-diameter 3d interconnection network design\", <em>HPCA '09</em>, pp. 30-42, 2009.",
      "_id": "3274287"
    }
  ],
  "2932356": [],
  "2932300": [
    {
      "text": "J. Owens, W. J. Dally, R. Ho, D.N. Jayasimha, S.W. Keckler and L. S. Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 96-108, 2007.",
      "_id": "3609787"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A survey of research and practices of network-on-chip\", <em>ACM Comp. Surveys</em>, vol. 38, no. 1, pp. 1-51, 2006.",
      "_id": "3763265"
    },
    {
      "text": "A. Kumar et al., \"Express virtual channels: towards the ideal interconnection fabric\", <em>Proc. of ISCA</em>, pp. 150-161, 2007.",
      "_id": "3699941"
    },
    {
      "text": "U. Ogras and R. Marculescu, \"Application-specific network-on-chip architecture customization via long-range link insertion\", <em>Proc. of DAC</em>, 2005.",
      "_id": "4013803"
    },
    {
      "text": "A. Kahng, B. Li, L. Peh and K. Samadi, \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration\", <em>Proc. of DATE</em>, 2009.",
      "_id": "3254807"
    }
  ],
  "2932296": [],
  "2932237": [],
  "2932295": [],
  "2932252": [],
  "2932262": [
    {
      "text": "M. Al Faruque and J. Henkel, \"Minimizing Virtual Channel Buffer for Routers in On-Chip Communication Architectures\", <em>Proc. DATE</em>, pp. 1238-1243, 2008.",
      "_id": "3464977"
    },
    {
      "text": "V. Chandra, A. Xu, H. Schmit and L. Pileggi, \"An Interconnect Channel Design Methodology for High-Performance Integrated Circuits\", <em>Proc. DATE</em>, pp. 1138-1143, 2004.",
      "_id": "4134626"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. DAC</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", <em>IEEE MICRO</em>, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Hu, U. Y. Ogras and R. Marculescu, \"System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design\", <em>IEEE Trans. on CAD</em>, vol. 25, no. 12, pp. 2919-2933, 2006.",
      "_id": "3803026"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh and K. Samadi, \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration\", <em>Proc. DATE</em>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "G. De Micheli and L. Benini, \"Networks On Chip: A New Paradigm for Systems on Chip Design\", <em>Proc. DATE</em>, pp. 2-6, 2002.",
      "_id": "4358267"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yusif and C. R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers\", <em>Proc. MICRO</em>, pp. 333-346, 2006.",
      "_id": "3887184"
    },
    {
      "text": "K. Sekar, K. Lahiri, A. Raghunathan and S. Dey, \"FLEXBUS: A High Performance System-on-Chip Communication Architecture with a Dynamically Configurable Topology\", <em>Proc. DAC</em>, pp. 571-574, 2005.",
      "_id": "3891561"
    },
    {
      "text": "L. Shang, L.-S. Peh and N. K. Jha, \"Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks\", <em>Proc. HPCA</em>, pp. 91-102, 2003.",
      "_id": "4268631"
    },
    {
      "text": "G. Varatkar and R. Marculescu, \"On-Chip Traffic Modeling and Synthesis for MPEG-2 Video Applications\", <em>IEEE Trans. on VLSI</em>, vol. 12, no. 1, pp. 108-119, 2004.",
      "_id": "4119278"
    }
  ],
  "2932215": [],
  "2932250": [],
  "2932254": [
    {
      "text": "M. Millberg, E. Nilsson, R. Thid and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip\", <em>Proc. DATE</em>, 2004.",
      "_id": "4134763"
    },
    {
      "text": "T. Bjerregaard and J. Sparso, \"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip\", <em>Proc. Design Automation and Test in Europe</em>, 2005.",
      "_id": "3994262"
    },
    {
      "text": "Y.-C. Lan, S.-H. Lo, Y.-C. Lin, Y.-H. Hu and S.-J. Chen, \"BiNoC: a bidirectional NoC architecture with dynamic self-reconfigurable channel\", <em>Proc. International Symposium on Networks on chip</em>, 2009.",
      "_id": "3129382"
    }
  ],
  "2932189": [
    {
      "text": "U.Y. Ogras et al., \"Voltage-frequency island partitioning for GALS-based Networks-on-Chip\", <em>ACM DAC</em>, 2007.",
      "_id": "3552909"
    }
  ],
  "2932349": [
    {
      "text": "M. Briere, B. Girodias et al., \"System Level Assessment of an Optical NoC in an MPSoC Platform\", <em>DATE</em>, 2007.",
      "_id": "3654946"
    },
    {
      "text": "M. Petracca, B.G. Lee et al., \"Design Exploration of Optical Interconnection Networks for Chip Multiprocessors\", <em>HOTI</em>, 2008.",
      "_id": "3480526"
    },
    {
      "text": "H. Gu, W. Zhang and J. Xu, \"A Low-power Fat Tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip\", <em>DATE</em>, 2009.",
      "_id": "3254778"
    }
  ],
  "2181429": [],
  "2181290": [
    {
      "text": "K. Goossens and A. Hansson, \"The aethereal network on chip after ten years: Goals evolution lessons and future\", <em>Design Automation Conference (DAC) 2010 47th ACM/IEEE</em>, pp. 306-311, june 2010.",
      "_id": "2932237"
    },
    {
      "text": "A. Hansson, M. Subburaman and K. Goossens, \"Aelite: A flit-synchronous network on chip with composable and predictable services\", <em>Design Automation Test in Europe Conference Exhibition 2009. DATE '09</em>, pp. 250-255, april 2009.",
      "_id": "3254784"
    },
    {
      "text": "N. D. E. Jerger, L.-S. Peh and M. H. Lipasti, \"Circuit-switched coherence\", <em>NOCS</em>, pp. 193-202, 2008.",
      "_id": "3332688"
    },
    {
      "text": "A. Kumar, L.-S. Peh and N. K. Jha, \"Token flow control\", <em>Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture MICRO 41</em>, pp. 342-353, 2008.",
      "_id": "3521692"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu and N. K. Jha, \"Express virtual channels: towards the ideal interconnection fabric\", <em>ISCA</em>, pp. 150-161, 2007.",
      "_id": "3699941"
    },
    {
      "text": "J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler and L.-S. Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 96-108, 2007.",
      "_id": "3609787"
    },
    {
      "text": "M. Schoeberl, F. Brandner, J. Sparso and E. Kasapaki, \"A statically scheduled time-division-multiplexed network-on-chip for real-time systems\", <em>Networks-on-Chip International Symposium on</em>, vol. 0, pp. 152-160, 2012.",
      "_id": "2437751"
    }
  ],
  "2181401": [],
  "2181466": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and J. Sparso, \"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip\", <em>DATE</em>, pp. 1226-1231, 2005.",
      "_id": "3994262"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>DAC</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh and K. Samadi, \"ORION 2.0: A power-area simulator for interconnection networks\", <em>IEEE Trans. on VLSI</em>, pp. 191-196, 2012.",
      "_id": "2513141"
    },
    {
      "text": "A. K. Mishra, R. Das, S. Eachempati, R. Iyer, N. Vijaykrishnan and C. R. Das, \"A case for dynamic frequency tuning in on-chip networks\", <em>MICRO</em>, pp. 292-303, 2009.",
      "_id": "3315514"
    },
    {
      "text": "U. Ogras, R. Marculescu, D. Marculescu and E. G. Jung, \"Design and management of voltage-frequency island partitioned networks-on-chip\", <em>IEEE Trans. on VLSI</em>, vol. 17, no. 3, pp. 330-341, 2009.",
      "_id": "3224299"
    },
    {
      "text": "Y. Qian, Z. Lu and W. Dou, \"Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip\", <em>NOCS</em>, pp. 44-53, 2009.",
      "_id": "3129388"
    },
    {
      "text": "L. Shang, L.-S. Peh and N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>HPCA</em>, pp. 91-102, 2003.",
      "_id": "4268631"
    },
    {
      "text": "A. Sharifi, H. Zhao and M. Kandemir, \"Feedback control for providing QoS in NoC based multicores\", <em>DATE</em>, pp. 1384-1389, 2010.",
      "_id": "3033147"
    }
  ],
  "2181393": [],
  "2181334": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Design Automation Conference 2001. Proceedings</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "E. Carvalho, N. Calazans and F. Moraes, \"Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs\", <em>18th IEEE/IFIP International Workshop on Rapid System Prototyping 2007. RSP 2007</em>, pp. 34-40, 2007.",
      "_id": "3721846"
    },
    {
      "text": "C.-L. Chou, U. Y. Ogras and R. Marculescu, \"Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 27, no. 10, pp. 1866-1879, Oct. 2008.",
      "_id": "3427776"
    },
    {
      "text": "E. L. d.S. Carvalho, N. L. Calazans and F. G. Moraes, \"Dynamic Task Mapping for MPSoCs\", <em>IEEE Design & Test of Computers</em>, vol. 27, no. 5, pp. 26-35, Oct. 2010.",
      "_id": "2943059"
    },
    {
      "text": "A. Weichslgartner, S. Wildermann and J. Teich, \"Dynamic decentralized mapping of tree-structured applications on NoC architectures\", <em>2011 Fifth IEEE/ACM International Symposium on Networks on Chip (NoCS)</em>, pp. 201-208, 2011.",
      "_id": "2685981"
    },
    {
      "text": "M. Asadinia, M. Modarressi, A. Tavakkol and H. Sarbazi-Azad, \"Supporting non-contiguous processor allocation in mesh-based CMPs using virtual point-to-point links\", <em>Design Automation & Test in Europe Conference & Exhibition (DATE) 2011</em>, pp. 1-6, 2011.",
      "_id": "2796913"
    },
    {
      "text": "C.-L. Chou and R. Marculescu, \"Contention-aware application mapping for Network-on-Chip communication architectures\", <em>IEEE International Conference on Computer Design 2008. ICCD 2008</em>, pp. 164-169, 2008.",
      "_id": "3486832"
    },
    {
      "text": "J. W. Brand, C. Ciordas, K. Goossens and T. Basten, \"Congestion-Controlled Best-Effort Communication for Networks-on-Chip\", <em>Design Automation & Test in Europe Conference & Exhibition 2007. DATE '07</em>, pp. 1-6, 2007.",
      "_id": "3654944"
    },
    {
      "text": "S. Ma, N. Enright Jerger and Z. Wang, \"DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip\", <em>Proceedings of the 38th annual international symposium on Computer architecture</em>, pp. 413-424, 2011.",
      "_id": "2854947"
    },
    {
      "text": "M. Ebrahimi et al., \"HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks\", <em>2012 Sixth IEEE/ACM International Symposium on Networks on Chip (NoCS)</em>, pp. 19-26, 2012.",
      "_id": "2437739"
    }
  ],
  "2181298": [
    {
      "text": "K. Bhardwaj, \"An MILP Based Aging Aware Routing Algorithm for NoCs\", <em>Proc. of DATE (2012)</em>, pp. 326-331.",
      "_id": "2548274"
    },
    {
      "text": "K. Bhardwaj, \"Towards Graceful Aging Degradation in NoCs Through an Adaptive Routing Algorithm\", <em>Proc. of DAC</em>, pp. 382-391, 2012.",
      "_id": "2448558"
    },
    {
      "text": "R. Das, \"Performance and power optimization through data compression in Network-on-Chip architectures\", <em>HPCA</em>, pp. 215-225, 2008.",
      "_id": "3480592"
    },
    {
      "text": "D. Fick, \"Vicis: a reliable network for unreliable silicon\", <em>Proc. of DAC</em>, pp. 812-817, 2009.",
      "_id": "3254130"
    },
    {
      "text": "J. Hestness, \"Netrace: dependency-driven trace-based network-on-chip simulation\", <em>Proc. of WNOCA</em>, pp. 31-36, 2010.",
      "_id": "3097278"
    },
    {
      "text": "D. Park, \"Exploring Fault-Tolerant Network-on-Chip Architectures\", <em>Proc. of DSN (2006)</em>, pp. 93-104.",
      "_id": "3836132"
    }
  ],
  "3891518": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: a new SoC paradigm\", <em>IEEE Computer;</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Dumitras and R. Marculescu, \"On-chip stochastic communication\", <em>Proc. of DATE</em>, 2003.",
      "_id": "4258465"
    },
    {
      "text": "M. Pirretti, d. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir and I. M. J, \"Fault tolerant algorithms for network-on-chip interconnect\", <em>Proc. of the ISVLSI</em>, 2004.",
      "_id": "4172514"
    }
  ],
  "3891501": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on Chips: A New SocParadigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip interconnection Networks\", <em>Proceedings of the 38th Design Automation Conference</em>, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"DyAD - Smart Routing for Networks-on-Chip\", <em>In Proceedings of the 41 'st ACM/IEEE DAC</em>, 2004.",
      "_id": "4030729"
    },
    {
      "text": "R. M. Jingcao Hu, \"Energy-aware mapping for tile-based noc architectures under performance constraints\", <em>Proc. of ASPDAC</em>, January 2003.",
      "_id": "4251109"
    },
    {
      "text": "R. Mullins et al., \"Low-latency virtual-channel routers for on-chip networks\", <em>Proc. of the 31st ISCA</em>, pp. 188, 2004.",
      "_id": "4168353"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", <em>Proceedings of the 7th International Symposium on High-Performance Computer Architecture</em>, 2001.",
      "_id": "4453611"
    },
    {
      "text": "L. Shang, L.-S. Peh, A. Kumar and N. K. Jha, \"Thermal Modeling Characterization and Management of On-Chip Networks\", <em>Proc. of the 37th MICRO</em>, 2004.",
      "_id": "4178250"
    },
    {
      "text": "H.-S. Wang, L.-S. Peh and S. Malik, \"Power-Driven Design of Router Microarchitectures in On-Chip Networks\", <em>Proceedings of the 36th MICRO</em>, November 2003.",
      "_id": "4291892"
    }
  ],
  "3891546": [],
  "3891561": [],
  "1319780": [
    {
      "text": "D. Abts et al., \"Achieving predictable performance through better memory controller placement in many-core cmps\", <em>ISCA</em>, 2009.",
      "_id": "3303522"
    },
    {
      "text": "A. Bakhoda et al., \"Throughput-effective on-chip networks for manycore accelerators\", <em>MICRO</em>, 2010.",
      "_id": "3097264"
    },
    {
      "text": "R. Das et al., \"Catnap: Energy proportional multiple network-on-chip\", <em>ISCA</em>, 2013.",
      "_id": "2342596"
    },
    {
      "text": "Y. Hoskote et al., \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, 2007.",
      "_id": "3609769"
    },
    {
      "text": "H. Jang et al., \"Bandwidth-efficient on-chip interconnect designs for gpgpus\", <em>DAC</em>, 2015.",
      "_id": "1616029"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks\", <em>MICRO</em>, 2009.",
      "_id": "3315502"
    },
    {
      "text": "G. Michelogiannakis et al., \"Evaluating bufferless flow control for on-chip networks\", <em>NOCS</em>, 2010.",
      "_id": "2912717"
    },
    {
      "text": "T. Moscibroda et al., \"A case for bufferless routing in on-chip networks\", <em>ISCA</em>, 2009.",
      "_id": "3303544"
    },
    {
      "text": "C. Sun et al., \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>NoCS</em>, 2012.",
      "_id": "2437752"
    },
    {
      "text": "D. Wentzlaff et al., \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, 2007.",
      "_id": "3609802"
    },
    {
      "text": "J. Zhan et al., \"Dimnoc: A dim silicon approach towards power-efficient on-chip network\", <em>DAC</em>, 2015.",
      "_id": "1616156"
    }
  ],
  "1319707": [],
  "1319644": [
    {
      "text": "N. Agarwal, T. Krishna, L-S. Peh and N. K. Jha, \"GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    },
    {
      "text": "C.-H. O. Chen et al., \"Smart. A single-cycle reconfigurable noc for soc applications\", <em>Design; Automation Test m Europe Conference Exhibition (DATE). 2013</em>, pp. 338-343, March 2013.",
      "_id": "2280580"
    },
    {
      "text": "B. K. Daya et al., \"Scorpio: A 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering\", <em>Proceeding of the 41st Annual international Symposium on Computer Architecuture. ISCA 14</em>, 2014.",
      "_id": "2062393"
    },
    {
      "text": "C. Fallin et al., \"Chipper: A low-complexity bufferless deflection router\", <em>High Performance Computer Architecture (HPCA). 2011 IEEE 17th International Symposium on</em>, 2011.",
      "_id": "2820520"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>Proceedings of 36th Annual International Symposium on Computer Architecture ISCA '09</em>, 2009.",
      "_id": "3303544"
    }
  ],
  "1319758": [],
  "1319618": [
    {
      "text": "R. Marculescu, Y. Ogras, L-S. Peh, N. D. E. Jerger and Y. V. Hoskote, \"Outstanding research problems in NoC design: System microarchitecture and circuit perspectives\", <em>TCAD</em>, vol. 28, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "N. D. E. Jerger, L. Peh and M. H. Lipasti, \"Virtual circuit tree multicasting: A case for on-chip hardware multicast support\", <em>ISCA</em>, pp. 229-240, 2008.",
      "_id": "3509405"
    },
    {
      "text": "S. Deb, A. Ganguly, K. Chang, P. P. Pande, B. Belzer and D. H. Heo, \"Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects\", <em>Conference on Application-Specific Systems Architectures and Processors</em>, pp. 73-80, 2010.",
      "_id": "3015665"
    },
    {
      "text": "X. Wang, T. Ahonen and J. Nurmi, \"Applying CDMA technique to network-on-chip\", <em>IEEE Trans. VLSI Syst.</em>, vol. 15, pp. 1091-1100, 2007.",
      "_id": "3630854"
    },
    {
      "text": "A. Ghiribaldi, D. Bertozzi and S. M. Nowick, \"A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems\", <em>DATE</em>, pp. 332-337, 2013.",
      "_id": "2280618"
    },
    {
      "text": "Y. Thonnart, P. Vivet and F. Clermidy, \"A fully-asynchronous low-power framework for GALS NoC integration\", <em>DATE</em>, pp. 33-38, 2010.",
      "_id": "3033163"
    },
    {
      "text": "D. Gebhardt, J. You and K. S. Stevens, \"Comparing energy and latency of asynchronous and synchronous NoCs for embedded SoCs\", <em>NOCS</em>, pp. 115-122, 2010.",
      "_id": "2912706"
    },
    {
      "text": "T. Krishna and L. Peh, \"Single-cycle collective communication over a shared network fabric\", <em>NOCS</em>, pp. 1-8, 2014.",
      "_id": "1900875"
    },
    {
      "text": "M. N. Horak, S. M. Nowick, M. Carlberg and U. Vishkin, \"A low-overhead asynchronous interconnection network for GALS chip multiprocessors\", <em>TCAD</em>, vol. 30, pp. 494-507, 2011.",
      "_id": "2912709"
    }
  ],
  "1319635": [],
  "1319728": [],
  "3552909": [
    {
      "text": "W. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" In Proc. of DAC, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip,\" In Proc. of DATE, Feb. 2004.",
      "_id": "4134763"
    }
  ],
  "3552900": [],
  "3552895": [
    {
      "text": "J. Hu and R. Marculescu. DyAD: Smart routing for networks-on-chip. In Proc. of the 41st Design Automation Conference, June 2004.",
      "_id": "4030729"
    },
    {
      "text": "F. G. Moraes, N. Calazans, A. Mello, L. M\u00f6ller, and L. Ost. HERMES: an infrastructure for low area overhead packet-switching networks on chip. Integration, the VLSI Journal, 38(1):69-93, 2004.",
      "_id": "4094295"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In Proceedings of the 31st Annual Symposium on Computer Architecture, 2004.",
      "_id": "4168353"
    },
    {
      "text": "M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vencentelli. Addressing the system-on-a-chip interconnect woes through communication-based design. In Proceedings of the 38th Design Automation Conference, 2001.",
      "_id": "4445955"
    }
  ],
  "3552883": [
    {
      "text": "W. J. Dally, B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" in Proc. of DAC, 2001",
      "_id": "4445857"
    },
    {
      "text": "D. Shin and J. Kim, \"Power-Aware Communication Optimization for Networks-On-Chips With Voltage Scalable Links,\" in Proc. of International Workshop on Hardware/Software Codesign, 2004",
      "_id": "4131686"
    },
    {
      "text": "Cesar Marcon et al., \"Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique,\" in Proc. of DATE, pp. 502-507, 2005",
      "_id": "3994412"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures,\" in Proc. DATE, pp. 16-20, Feb. 2004",
      "_id": "4134772"
    }
  ],
  "3552934": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Design Automation Conf., pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. P. Carloni. On the design of a photonic network on chip. In The 1st IEEE Intl Symp. on Networks-on-Chips (NOCS), May 2007.",
      "_id": "3521040"
    },
    {
      "text": "S. Vangal et al. An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS. In Intl. Solid State Circuits Conf., Feb. 2007.",
      "_id": "3704101"
    }
  ],
  "3552888": [],
  "3552797": [],
  "3552805": [],
  "3552799": [],
  "3552906": [],
  "3552928": [],
  "3552931": [],
  "1005516": [],
  "1005595": [],
  "1005481": [
    {
      "text": "T. Bjerregaard and J. Sparso, \"A router architecture for connection-oriented service guarantees in the mango clockless network-on-chip\", <em>Design Automation and Test in Europe</em>, vol. 2, pp. 1226-1231, 2005.",
      "_id": "3994262"
    },
    {
      "text": "B. K. Daya, C.-H. O. Chen, S. Subramanian, W.-C. Kwon, S. Park, T. Krishna, et al., \"Scorpio: A 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering\", <em>Proceeding of the 41 st Annual International Symposium on Computer Architecuture ISCA'14</em>, 2014.",
      "_id": "2062393"
    },
    {
      "text": "T. Krishna and L.-S. Peh, \"Single-cycle collective communication over a shared network fabric\", <em>Networks-on-Chip (NoCS) 2014 Eighth IEEE/ACM International Symposium on</em>, pp. 1-8, Sept 2014.",
      "_id": "1900875"
    },
    {
      "text": "T. Krishna, C.-H. Chen, W. C. Kwon and L.-S. Peh, \"Breaking the on-chip latency barrier using smart\", <em>High Performance Computer Architecture 2013 IEEE 19th International Symposium on</em>, 2013.",
      "_id": "2305201"
    },
    {
      "text": "C.-H. O. Chen, S. Park, T. Krishna, S. Subramanian, A. P. Chandrakasan and L.-S. Peh, \"Smart: A single-cycle reconfigurable noc for soc applications\", <em>Design Automation Test in Europe Conference Exhibition (DATE) 2013</em>, pp. 338-343, March 2013.",
      "_id": "2280580"
    },
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh and N. K. Jha, \"GARNET: A Detailed On-Chip Network Model Inside a Full-System Simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    },
    {
      "text": "B. K. Daya, L.-S. Peh and A. P. Chandrakasan, \"Quest for high-performance bufferless nocs with single-cycle express paths and self-learning throttling\", <em>Proceedings of the 53rd Annual Design Automation Conference</em>, pp. 36:1-36:6, 2016.",
      "_id": "1319644"
    },
    {
      "text": "N. Jerger, L.-S. Peh and M. Lipasti, \"Virtual circuit tree multicasting: A case for on-chip hardware multicast support\", <em>Computer Architecture 2008. ISCA '08. 35th International Symposium on</em>, pp. 229-240, June 2008.",
      "_id": "3509405"
    },
    {
      "text": "L. Wang, Y. Jin, H. Kim and E. J. Kim, \"Recursive partitioning multicast: A bandwidth-efficient routing for networks-on-chip\", <em>Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip NOCS '09</em>, pp. 64-73, 2009.",
      "_id": "3129393"
    }
  ],
  "1005487": [],
  "1005450": [],
  "2448591": [
    {
      "text": "J. Duato et al., \"A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks\", <em>11th International Symposium on High-Performance Computer Architecture (HPCA '05)</em>, 2005.",
      "_id": "4008187"
    },
    {
      "text": "S. Foroutan et al., \"An analytical method for evaluating network-on-chip performance\", <em>DATE '10 Proceedings of the Conference on Design Automation and Test in Europe</em>, pp. 1629-1632, 2010.",
      "_id": "3032959"
    },
    {
      "text": "E. Salminen et al., \"On network-on-chip comparison\", <em>DSD 2007. 10th Euromicro Conference on Digital System Design Architectures Methods and Tools</em>, 2007.",
      "_id": "3656982"
    },
    {
      "text": "P. P. Pande et al., \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures\", <em>IEEE TRANSACTIONS ON COMPUTERS</em>, pp. 1025-1040, 2005.",
      "_id": "3967217"
    },
    {
      "text": "F. Li et al., \"Design and management of 3D chip multiprocessors using network-in-memory\", <em>the 33rd International Symposium on Computer Architecture (ISCA'06)</em>, 2006.",
      "_id": "3874928"
    },
    {
      "text": "D. Abts et al., \"Achieving predictable performance through better memory controller placement in many-core cmps\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 37, pp. 451-461, 2009.",
      "_id": "3303522"
    }
  ],
  "2448607": [],
  "2448558": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh and N. K. Jha, <em>Garnet: A detailed on-chip network model inside a full-system simulator</em>, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "C. Hernandez, F. Silla and J. Duato, \"A methodology for the characterization of process variation in noc links\", <em>Proc. of DATE</em>, pp. 685-690, 2010.",
      "_id": "3032987"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh and K. Samadi, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>DATE</em>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "B. Li, L.-S. Peh and P. Patra, \"Impact of process and temperature variations on network-on-chip design exploration\", <em>NOCS</em>, pp. 117-126, 2008.",
      "_id": "3332690"
    },
    {
      "text": "A. K. Mishra, N. Vijaykrishnan and C. R. Das, \"A case for heterogeneous on-chip interconnects for cmps\", <em>ISCA</em>, pp. 389-400, 2011.",
      "_id": "2854952"
    },
    {
      "text": "J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler and L.-S. Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 96-108, 2007.",
      "_id": "3609787"
    },
    {
      "text": "P. Gratz, B. Grot and S. W. Keckler, \"Regional congestion awareness for load balance in networks-on-chip\", <em>HPCA</em>, 2008.",
      "_id": "3480596"
    },
    {
      "text": "Y. C. Chang, C. T. Chiu and S. Y. Lin, \"On the design and analysis of fault tolerant noc architecture using spare routers\", <em>ASP-DAC</em>, 2011.",
      "_id": "2777171"
    }
  ],
  "2448623": [
    {
      "text": "A. B. Kahng, B. Li, L. -S. Peh and K. Samadi, \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration\", <em>Proc. DATE</em>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "N. Banerjee, P. Vellanki and K. S. Chatha, \"A power and performance model for network-on-chip architectures\", <em>Proc. DATE</em>, pp. 1250-1255, 2004.",
      "_id": "4134592"
    },
    {
      "text": "R. Mullins, A. West and S. Moore, \"The design and implementation of a low-latency on-chip network\", <em>Proc. ASPDAC</em>, pp. 164-169, 2006.",
      "_id": "3821096"
    }
  ],
  "2448673": [
    {
      "text": "C.-H. O. Chen et al., \"Physical vs. virtual express topologies with low-swing links for future many-core nocs\", <em>Int'l Symp. on Networks-an-Chip</em>, May 2010.",
      "_id": "2912702"
    },
    {
      "text": "M. Coppola et al., \"Spidergon: a novel on-chip communication network\", <em>Int'l Symp. on System-an-Chip</em>, pp. 15, 2004.",
      "_id": "4172309"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>DAC</em>, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "P. Gratz et al., \"On-chip interconnection networks of the trips chip\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 41-50, 2007.",
      "_id": "3609760"
    },
    {
      "text": "A. Kahng et al., \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>Proc. Design Automation and Test in Europe</em>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "A. Kumar et al., \"Express virtual channels: Towards the ideal interconnection fabric\", <em>Int'l Symp. on Computer Architecture</em>, June 2007.",
      "_id": "3699941"
    },
    {
      "text": "A. Kumar et al., \"Token flow control\", <em>MICRO</em>, Nov 2008.",
      "_id": "3521692"
    },
    {
      "text": "D. Wentzlaff et al., \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 15-31, 2007.",
      "_id": "3609802"
    }
  ],
  "2448689": [
    {
      "text": "S. Vangal et al., \"An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS\", <em>International Solid State Circuits Conference</em>, pp. 98-99, 2007.",
      "_id": "3704101"
    }
  ],
  "2448736": [
    {
      "text": "W. J. Dally and B. Towles, Route Packets Not Wires: On-Chip Interconnection Networks, DAC, 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. N. Udipi et al., Towards Scalable Energy-Efficient Bus-Based On-Chip Networks, HPCA, 2010.",
      "_id": "3050675"
    },
    {
      "text": "M. Kim et al., Polymorphic On-Chip Networks, ISCA, 2008.",
      "_id": "3509407"
    },
    {
      "text": "J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan and C. R. Das, \"Design and Analysis of an NoC Architecture from Performance Reliability and Energy Perspective\", <em>ANCS'OS</em>, 2005.",
      "_id": "3981113"
    }
  ],
  "754627": [],
  "754510": [
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proceedings of the 38th Design Automation Conference</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J.D. Owens, W.J. Dally, R. Ho, D.N. Jayasimha, S.W. Keckler and L.S. Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 96-108, Sept 2007.",
      "_id": "3609787"
    },
    {
      "text": "D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan and C.R. Das, \"Exploring fault-tolerant network-on-chip architectures\", <em>International Conference on Dependable Systems and Networks (DSN'06)</em>, pp. 93-104, June 2006.",
      "_id": "3836132"
    },
    {
      "text": "F. Dubois, A. Sheibanyrad, F. Petrot and M. Bahmani, \"Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs\", <em>IEEE Transactions on Computers</em>, vol. 62, no. 3, pp. 609-615, mar 2013.",
      "_id": "2231954"
    }
  ],
  "106414": [
    {
      "text": "K. Bergman, L. P. Carloni, A. Biberman, J. Chan and G. Hendry, Photonic network-on-chip design, Springer, 2014.",
      "_id": "1858757"
    },
    {
      "text": "Y. Xu, J. Yang and R. Melhem, \"Tolerating process variations in nanophotonic on-chip networks\", <em>ISCA. IEEE</em>, pp. 142-152, 2012.",
      "_id": "2603306"
    },
    {
      "text": "H. Li, A. Fourmigue, S. Le Beux, X. Letartre, I. O\u2019Connor and G. Nicolescu, \"Thermal aware design method for VCSEL-based on-chip optical interconnect\", <em>DATE. EDAA</em>, pp. 1120-1125, 2015.",
      "_id": "1711635"
    },
    {
      "text": "C. Nitta, M. Farrens and V. Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks\", <em>HPCA. IEEE</em>, pp. 122-131, 2011.",
      "_id": "2820544"
    },
    {
      "text": "W. Liu, M. Li, W. Chang, C. Xiao, Y. Xie, N. Guan, et al., \"Thermal sensing using micro-ring resonators in optical network-on-chip\", <em>DATE. IEEE</em>, 2019.",
      "_id": "383002"
    },
    {
      "text": "H. Gu, J. Xu and W. Zhang, \"A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip\", <em>DATE. IEEE</em>, pp. 3-8, 2009.",
      "_id": "3254778"
    },
    {
      "text": "H. Gu, K. H. Mo, J. Xu and W. Zhang, \"A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip\", <em>ISVLSI. IEEE</em>, pp. 19-24, 2009.",
      "_id": "3308561"
    }
  ],
  "754652": [
    {
      "text": "H. Kim, P. Ghoshal, B. Grot, P.V. Gratz and D.A. Jim\u00e9nez, \"Reducing Network-on-Chip Energy Consumption Through Spatial Locality Speculation\", <em>International Symposium on Networks-on-Chip (NOCS)</em>, 2011.",
      "_id": "2685968"
    },
    {
      "text": "A.K. Singh, M. Shafique, A. Kumar and J. Henkel, \"Mapping on multi/many-core systems: survey of current and emerging trends\", <em>Design Automation Conference (DAC)</em>, 2013.",
      "_id": "2181429"
    },
    {
      "text": "E. Carvalho, N. Calazans and F. Moraes, \"Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs\", <em>International Workshop on Rapid System Prototyping (RSP)</em>, 2007.",
      "_id": "3721846"
    }
  ],
  "754686": [],
  "106381": [
    {
      "text": "B. K. Joardar et. al, \"REGENT: A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs\", <em>DATE</em>, pp. 522-527, 2019.",
      "_id": "382965"
    }
  ],
  "754562": [
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A survey of research and practices of Network-on-chip\", <em>ACM Comput Surv</em>, vol. 38, no. 1, pp. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"QNoC: QoS architecture and design process for network on chip\", <em>J Syst Arch</em>, vol. 50, no. 2\u20133, pp. 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "M. Liu, M. Becker, M. Behnam and T. Nolte, \"Tighter time analysis for real-time traffic in on-chip networks with shared priorities\", <em>IEEE/ACM NOCS Symposium</em>, 2016.",
      "_id": "1320588"
    },
    {
      "text": "Z. Shi and A. Burns, \"Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching\", <em>IEEE/ACM NOCS Symposium</em>, pp. 161-170, 2008.",
      "_id": "3332698"
    }
  ],
  "106387": [],
  "106530": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "Z. Li, J. San Miguel and N. E. Jerger, \"The runahead network-onchip\", <em>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on.</em>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "R. Boyapati, J. Huang, P. Majumder, K. H. Yum and E. J. Kim, \"Approx-noc: A data approximation framework for network-on-chip architectures\", <em>Proceedings of the 44th Annual International Symposium on Computer Architecture</em>, pp. 666-677, 2017,  [online]  Available: http://doi.acm.org/10.1145/3079856.3080241.",
      "_id": "1161536"
    },
    {
      "text": "M. Hayenga, N. E. Jerger and M. Lipasti, \"Scarab: A single cycle adaptive routing and bufferless network\", <em>Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture</em>, pp. 244-254, 2009.",
      "_id": "3315492"
    },
    {
      "text": "C. Fallin, C. Craik and O. Mutlu, \"Chipper: A low-complexity bufferless deflection router\", <em>High Performance Computer Architecture (HPCA) 2011 IEEE 17th International Symposium on.</em>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "X. Wang, M. Yang, Y. Jiang, P. Liu, M. Daneshtalab, M. Palesi, et al., \"On self-tuning networks-on-chip for dynamic network-flow dominance adaptation\", <em>ACM Transactions on Embedded Computing Systems (TECS)</em>, vol. 13, no. 2s, pp. 73, 2014.",
      "_id": "2178008"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    }
  ],
  "754688": [
    {
      "text": "A. Hansson, K. Goossens, M. Bekooij and J. Huisken, \"CoMPSoC: A template for composable and predictable multi-processor system on chips\", <em>ACM Trans. Des. Autom. Electron. Syst.</em>, vol. 14, no. 1, pp. 2:1-2:24, Jan. 2009.",
      "_id": "3221996"
    },
    {
      "text": "C. Paukovits and H. Kopetz, \"Concepts of switching in the time-triggered network-on-chip\", <em>Proceedings of the 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2008)</em>, pp. 120-129, August 2008.",
      "_id": "3533212"
    }
  ],
  "383140": [
    {
      "text": "R. Boyapati et al., \"APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures\", <em>ISCA\u201917</em>, pp. 666-677.",
      "_id": "1161536"
    },
    {
      "text": "A. B. Ahmed et al., \"AxNoC: Low-power Approximate Network-on-Chips using Critical-Path Isolation\", <em>NOCS\u201918</em>.",
      "_id": "679292"
    },
    {
      "text": "V. Y. Raparti et al., \"DAPPER: Data Aware Approximate NoC for GPGPU Architectures\", <em>NOCS\u201918</em>.",
      "_id": "679311"
    },
    {
      "text": "X. Wang et al., \"On self-tuning networks-on-chip for dynamic network-flow dominance adaptation\", <em>TECS</em>, vol. 13, no. 2s, pp. 73, 2014.",
      "_id": "2178008"
    }
  ],
  "106442": [
    {
      "text": "U. Y. Ogras, R. Marculescu, D. Marculescu and E. G. Jung, \"Design and Management of Voltage-Frequency Island Partitioned Networks-on- Chip\", <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, vol. 17, no. 3, pp. 330-341, March 2009.",
      "_id": "3224299"
    }
  ],
  "382918": [],
  "754687": [
    {
      "text": "Kees Goossens and Andreas Hansson, \"The AEthereal network on chip after ten years: Goals evolution lessons and future\", <em>Proceedings of the 47th ACM/IEEE Design Automation Conference (DAC 2010)</em>, pp. 306-311, 2010.",
      "_id": "2932237"
    },
    {
      "text": "Martin Schoeberl, Florian Brandner, Jens Spars\u00f8 and Evangelia Kasapaki, \"A statically scheduled time-division-multiplexed network-on-chip for real-time systems\", <em>Proceedings of the 6th International Symposium on Networks-on-Chip (NOCS)</em>, pp. 152-160, May 2012.",
      "_id": "2437751"
    }
  ],
  "382965": [
    {
      "text": "A. Bakhoda, J. Kim and T. M. Aamodt, \"Throughput-Effective On-Chip Networks for Manycore Accelerators\", <em>MICRO</em>, pp. 421-432, 2010.",
      "_id": "3097264"
    }
  ],
  "383002": [
    {
      "text": "K. Bergman, L. P. Carloni, A. Biberman, J. Chan and G. Hendry, Photonic network-on-chip design, Springer, 2014.",
      "_id": "1858757"
    },
    {
      "text": "C. Nitta, M. Farrens and V. Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks\", <em>HPCA</em>, pp. 122-131, 2011.",
      "_id": "2820544"
    },
    {
      "text": "Y. Xu, J. Yang and R. Melhem, \"Tolerating process variations in nanophotonic on-chip networks\", <em>ISCA</em>, pp. 142-152, 2012.",
      "_id": "2603306"
    }
  ],
  "754667": [],
  "754751": [
    {
      "text": "T. Krishna et al., \"Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process\" in DATE, IEEE, 2017.",
      "_id": "1097682"
    },
    {
      "text": "M.J. Cianchetti et al., \"Phastlane: a Rapid Transit Optical Routing Network\", <em>the 36th ISCA</em>, 2009.",
      "_id": "3303528"
    },
    {
      "text": "Y. Pan et al., \"FlexiShare: Channel Sharing for an Energy-efficient Nanophotonic Crossbar\", <em>16th HPCA</em>, 2010.",
      "_id": "3050669"
    },
    {
      "text": "S. Le Beux et al., \"Chameleon: Channel Efficient Optical Network-on-Chip\", <em>DATE</em>, 2014.",
      "_id": "2001218"
    },
    {
      "text": "P. Yang et al., \"Inter/intra-chip optical interconnection network: opportunities challenges and implementations\", <em>NOCS</em>, 2016.",
      "_id": "1320602"
    }
  ],
  "754744": [
    {
      "text": "P. Bogdan, \"Mathematical modeling and control of multifractal workloads for data-center-on-a-chip optimization\", <em>NOCS</em>, 2015.",
      "_id": "1618234"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-and performance-aware mapping for regular NoC architectures\", <em>IEEE TCAD</em>, 2005.",
      "_id": "3967318"
    },
    {
      "text": "N. Jiang et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>ISPASS</em>, 2013.",
      "_id": "2346444"
    }
  ],
  "383125": [
    {
      "text": "K. Aisopos, A. DeOrio, L.-S. Peh and V. Bertacco, \"Ariadne: Agnostic reconfiguration in a disconnected network environment\", <em>Proc. of PACT</em>, pp. 298-309, 2011.",
      "_id": "2769256"
    },
    {
      "text": "J.-Y. Won, X. Chen, P. Gratz, J. Hu and V. Soteriou, \"Up by their bootstraps: Online learning in artificial neural networks for CMP uncore power management\", <em>Proc. of HPCA</em>, pp. 308-319, 2014.",
      "_id": "2025503"
    },
    {
      "text": "A. B. Kahng et al., \"Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration\", <em>Proc. of DATE</em>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "N. Jiang et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>Proc. of ISPASS</em>, pp. 86-96, 2013.",
      "_id": "2346444"
    }
  ],
  "754668": [],
  "754677": [],
  "382874": [
    {
      "text": "S. Charles et al., \"Exploration of memory and cluster modes in directory-based many-core cmps\", <em>NOCS</em>, pp. 1-8, 2018.",
      "_id": "679294"
    },
    {
      "text": "R. JS et al., \"Runtime detection of a bandwidth denial attack from a rogue network-on-chip\", <em>NOCS</em>, 2015.",
      "_id": "1618254"
    },
    {
      "text": "M. Ramakrishna et al., \"GCA: Global congestion awareness for load balance in networks-on-chip\", <em>TPDS</em>, 2016.",
      "_id": "2178006"
    }
  ],
  "382840": [
    {
      "text": "A. K. Mishra, N. Vijaykrishnan and C. R. Das, \"A case for heterogeneous on-chip interconnects for cmps\" in ACM SIGARCH Computer Architecture News, ACM, vol. 39, no. 3, pp. 389-400, 2011.",
      "_id": "2854952"
    },
    {
      "text": "A. E. Kiasari, Z. Lu and A. Jantsch, \"An analytical latency model for networks-on-chip\", <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, vol. 21, no. 1, pp. 113-123, 2013.",
      "_id": "2243540"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    }
  ],
  "1097600": [
    {
      "text": "R. Parikh, R. Das and V. Bertacco, \"Power-aware nocs through routing and topology reconfiguration\", <em>DAC-51</em>, pp. 1-6, June 2014.",
      "_id": "1903881"
    },
    {
      "text": "R. Das, S. Narayanasamy, S. K. Satpathy and R. G. Dreslinski, \"Catnap: Energy proportional multiple network-on-chip\", <em>ISCA-40</em>, 2013.",
      "_id": "2342596"
    },
    {
      "text": "B. K. Daya et al., \"Scorpio: A 36-core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network ordering\", <em>ISCA-41</em>, June 2014.",
      "_id": "2062393"
    },
    {
      "text": "N. D. E. Jerger, L. S. Peh and M. H. Lipasti, \"Circuit-switched coherence\", <em>NoCs-2</em>, 2008.",
      "_id": "3332688"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>ISCA-36</em>, June 2007.",
      "_id": "3303544"
    },
    {
      "text": "J. Zhan, J. Ouyang, F. Ge, J. Zhao and Y. Xie, \"DimNoC: A dim silicon approach towards power-efficient on-chip network\", <em>DAC-52</em>, 2015.",
      "_id": "1616156"
    },
    {
      "text": "A. Samih, R. Wang, A. Krishna, C. Maciocco, C. Tai and Y. Solihin, \"Energy-efficient interconnect via router parking\", <em>High Performance ComputerArchitecture (HPCA-19)</em>, 2013.",
      "_id": "2305214"
    },
    {
      "text": "H. Bokhari, H. Javaid, M. Shafique, J. Henkel and S. Parameswaran, \"darkNoC: Designing energy-efficient network-on-chip with multi-vt cells for dark silicon\", <em>DAC-51</em>, 2014.",
      "_id": "1903769"
    },
    {
      "text": "L. Chen, D. Zhu, M. Pedram and T. M. Pinkston, \"Power punch: Towards non-blocking power-gating of noc routers\", <em>High Performance ComputerArchitecture (HPCA-21)</em>, 2015.",
      "_id": "1736072"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura and H. Amano, \"Ultra fine-grained run-time power gating of on-chip routers for cmps\", <em>NOCS-4</em>, 2010.",
      "_id": "2912715"
    },
    {
      "text": "M. Hayenga, N. E. Jerger and M. Lipasti, \"Scarab: A single cycle adaptive routing and bufferless network\", <em>MICRO-42</em>, December 2009.",
      "_id": "3315492"
    },
    {
      "text": "G. Michelogiannakis, J. Balfour and W. J. Dally, \"Elastic-buffer flow control for on-chip networks\", <em>High-Performance Computer Architecture (HPCA-15)</em>, pp. 151-162, 2009.",
      "_id": "3274274"
    },
    {
      "text": "D. DiTomaso, A. Kodi and A. Louri, \"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers\", <em>High Performance Computer Architecture (HPCA-20)</em>, 2014.",
      "_id": "2025461"
    },
    {
      "text": "J. Won, X. Chen, P. V. Gratz, J. Hu and V. Soteriou, \"Up by their bootstraps: Online learning in artificial neural networks for CMP uncore power management\", <em>High Performance ComputerArchitecture (HPCA-20)</em>, 2014.",
      "_id": "2025503"
    },
    {
      "text": "C. Sun et al., \"Dsent - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>NoCS-6</em>, May 2012.",
      "_id": "2437752"
    }
  ],
  "1097603": [
    {
      "text": "R. Marculescu et al., \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <em>IEEE Trans. on Computer-Aided Design of Int. Circuits and Systems</em>, vol. 28, no. 1, pp. 3-21.",
      "_id": "3215582"
    },
    {
      "text": "U. Y. Ogras and R. Marculescu, \"It's a small world after all: NoC performance optimization via long-range link insertion\", <em>IEEE Trans. on VLSI</em>, vol. 14, no. 7, pp. 693-706.",
      "_id": "3810350"
    },
    {
      "text": "T. Krishna et al., \"Breaking the on-chip latency barrier using SMART\", <em>Proc. 19th International Symposium on High Performance Computer Architecture (HPCA 2013)</em>, pp. 378-389.",
      "_id": "2305201"
    },
    {
      "text": "S. Deb et al., \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <em>IEEE Jnl. on Emerging and Selected Topics in Circuits and Systems</em>, vol. 2, no. 2, pp. 228-39.",
      "_id": "2445947"
    },
    {
      "text": "J. Kim et al., \"Flattened butterfly: a cost-efficient topology for high-radix networks\", <em>ACM-SIGARCH Comp Archi. News</em>, vol. 35, no. 2, pp. 126-37.",
      "_id": "3699936"
    },
    {
      "text": "N. Abeyratne et al., \"Scaling towards kilo-core processors with asymmetric high-radix topologies\", <em>the Proc. of the 19th IEEE Intl. Symp. on High Performance Computer Architecture</em>, 2013.",
      "_id": "2305174"
    },
    {
      "text": "S. Park et al., \"Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI\", <em>Proc. Of DAC</em>, 2012.",
      "_id": "2448673"
    },
    {
      "text": "V. F. Pavlidis et al., \"3-D topologies for networks-on-chip\", <em>IEEE Trans. on Very Large Scale Integration (VLSI) Systems</em>, vol. 15, no. 10, pp. 1081-1090.",
      "_id": "3630825"
    },
    {
      "text": "A. Kumary et al., \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <em>Proc. ICCD-2007</em>.",
      "_id": "3678172"
    }
  ],
  "754763": [],
  "1097658": [
    {
      "text": "A. Ghiribaldi, D. Bertozzi and S.M. Nowick, \"A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems\", <em>Proc. of DATE Conf.</em>, pp. 332-227, 2013.",
      "_id": "2280618"
    }
  ],
  "383124": [],
  "1413384": [
    {
      "text": "H. M. G. Wassel, Y. Gao, J. K. Oberg, T. Huffmire, R. Kastner, F. T. Chong, et al., \"Surfnoc: A low latency and provably noninterfering approach to secure networks-on-chip\", <em>SIGARCH Comput. Archit. News</em>, vol. 41, no. 3, pp. 583-594, Jun. 2013.",
      "_id": "2342652"
    }
  ],
  "1097786": [
    {
      "text": "D. Abts, N. D. Enright Jerger, J. Kim, D. Gibson and M. H. Lipasti, \"Achieving predictable performance through better memory controller placement in many-core cmps\", <em>Proceedings of the 36th Annual International Symposium on Computer Architecture</em>, pp. 451-461, 2009.",
      "_id": "3303522"
    },
    {
      "text": "A. Bakhoda, J. Kim and T. M. Aamodt, \"Throughput-effective on-chip networks for manycore accelerators\", <em>Proceedings of the 2010 43rd annual IEEE/ACM international symposium on microarchitecture</em>, pp. 421-432, 2010.",
      "_id": "3097264"
    },
    {
      "text": "H. Jang, J. Kim, P. Gratz, K. H. Yum and E. J. Kim, \"Bandwidth-efficient on-chip interconnect designs for gpgpus\", <em>Proceedings of the 52nd Annual Design Automation Conference</em>, pp. 9, 2015.",
      "_id": "1616029"
    },
    {
      "text": "N. Jiang, J. Balfour, D. U. Becker, B. Towles, W. J. Dally, G. Michelo-giannakis, et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>Performance Analysis of Systems and Software (ISPASS) 2013 IEEE International Symposium on</em>, pp. 86-96, 2013.",
      "_id": "2346444"
    }
  ],
  "1097620": [
    {
      "text": "K. Bhardwaj, K. Chakraborty and S. Roy, \"An MILP-based aging-aware routing algorithm for NoCs\", <em>Proceedings of the Conference on Design Automation and Test in Europe (DATE'12)</em>, pp. 326-331, 2012.",
      "_id": "2548274"
    },
    {
      "text": "K. Bhardwaj, K. Chakraborty and S. Roy, \"Towards graceful aging degradation in NoCs through an adaptive routing algorithm\", <em>Design Automation Conference (DAC'12)</em>, pp. 382-391, 2012.",
      "_id": "2448558"
    },
    {
      "text": "D. M. Ancajas, K. Chakraborty and S Roy, \"Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach\", <em>Proceedings of the Conference on Design Automation and Test in Europe (DATE'13)</em>, pp. 1032-1037, 2013.",
      "_id": "2280537"
    },
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh and N. K. Jha, \"GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    }
  ],
  "1097843": [
    {
      "text": "L. Duong et al., \"Coherent crosstalk noise analyses in ring-based optical interconnects\", <em>DATE</em>, 2015.",
      "_id": "1711545"
    },
    {
      "text": "H. Li et al., \"Thermal aware design method for vcsel-based on-chip optical interconnect\", <em>DATE</em>, 2015.",
      "_id": "1711635"
    }
  ],
  "754570": [
    {
      "text": "B.S. Feero and P.P. Pande, \"Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation\", <em>IEEE Trans. on Computer</em>, vol. 53, no. 1, pp. 32-45, 2008.",
      "_id": "3215392"
    },
    {
      "text": "T. Krishna et al., \"Breaking the on-chip latency barrier using SMART\", <em>Proc. of HPCA</em>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "T. Krishna and L.S. Peh, \"Single-cycle collective communication over a shared network fabric\", <em>inProc. of NOCS</em>, pp. 1-8, 2014.",
      "_id": "1900875"
    },
    {
      "text": "K. Duraisamy and P.P. Pande, \"Performance evaluation and design tradeoffs for wireless-enabled SMART NoC\", <em>DATE</em>, pp. 1360-1365, 2017.",
      "_id": "1097603"
    },
    {
      "text": "A. Karkar et al., \"Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip\", <em>Proc. of DATE</em>, pp. 1-4, 2014.",
      "_id": "2001345"
    }
  ],
  "1097823": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on chips: a new soc paradigm\", <em>Computer</em>, vol. 35, pp. 70-78, Jan 2002.",
      "_id": "4318618"
    },
    {
      "text": "R. Marculescu, U. Y. Ogras, L. S. Peh, N. E. Jerger and Y. Hoskote, \"Outstanding research problems in NoC design: System microarchitecture and circuit perspectives\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 28, pp. 3-21, Jan. 2009.",
      "_id": "3215582"
    },
    {
      "text": "E. A. Rambo and R. Ernst, \"Worst-case communication time analysis of networks-on-chip with shared virtual channels\", <em>Proceedings of the 2015 Design Automation & Test in Europe Conference & Exhibition DATE '15</em>, pp. 537-542, 2015.",
      "_id": "1711699"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, et al., \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, vol. 27, pp. 15-31, Sept. 2007.",
      "_id": "3609802"
    },
    {
      "text": "Z. Shi and A. Burns, \"Real-time communication analysis for on-chip networks with wormhole switching\", <em>Networks-on-Chip 2008. NoCS 2008. Second ACM/IEEE International Symposium on</em>, pp. 161-170, Apr. 2008.",
      "_id": "3332698"
    },
    {
      "text": "Y. Qian, Z. Lu and W. Dou, \"Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip\", <em>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</em>, pp. 44-53, May 2009.",
      "_id": "3129388"
    },
    {
      "text": "Y. Ben-Itzhak, E. Zahavi, I. Cidon and A. Kolodny, \"Hnocs: Modular open-source simulator for heterogeneous NoCs\", <em>Embedded Computer Systems (SAMOS) 2012 International Conference on</em>, pp. 51-57, July 2012.",
      "_id": "2634087"
    }
  ],
  "1413482": [
    {
      "text": "J. Diemer and R. Ernst, Back suction: Service guarantees for latency-sensitive on-chip networks, NOCS, 2010.",
      "_id": "2912705"
    },
    {
      "text": "K. Goossens and A. Hansson, \"The aethereal network on chip after ten years: Goals evolution lessons and future\", <em>DAC</em>, 2010.",
      "_id": "2932237"
    },
    {
      "text": "A. Psarras, I. Seitanidis, C. Nicopoulos and G. Dimitrakopoulos, \"Phasenoc: Tdm scheduling at the virtual-channel level for efficient network traffic isolation\", <em>DATE</em>, 2015.",
      "_id": "1711692"
    },
    {
      "text": "Z. Shi and A. Burns, \"Real-time communication analysis for on-chip networks with wormhole switching\", <em>NoCS 2008</em>, 2008.",
      "_id": "3332698"
    },
    {
      "text": "E. A. Rambo and R. Ernst, \"Worst-case communication time analysis of networks-on-chip with shared virtual channels\", <em>DATE</em>, 2015.",
      "_id": "1711699"
    }
  ],
  "1413573": [
    {
      "text": "M. Ratezski et al., \"Methods for fault tolerance in networks-on - chip\", <em>ACM Computing Surveys</em>, vol. 14, no. 1, 2013.",
      "_id": "2166871"
    },
    {
      "text": "Y. C. Lan et al., \"BiNoC: A Bidirectional NoC Architecture with Dynamic Self-Reconfigurable Channel\", <em>Proc. of NOCS</em>, 2009.",
      "_id": "3129382"
    },
    {
      "text": "S. Volos et al., \"CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers\", <em>Proc. of NOCS</em>, 2012.",
      "_id": "2437754"
    },
    {
      "text": "M. Ebrahimi et al., \"Fault-Tolerant Routing Algorithm for 3D NoC Using Hamiltonian Path Strategy\", <em>Proc. of DATE</em>, 2013.",
      "_id": "2280601"
    },
    {
      "text": "D. Fick et al., \"A highly resilient routing algorithm for fault-tolerant NoCs\", <em>Proc. of DATE</em>, 2009.",
      "_id": "3254749"
    },
    {
      "text": "Chen Sun et al., \"DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling\", <em>Proc. of NOCS</em>, 2012.",
      "_id": "2437752"
    },
    {
      "text": "M. Modarressi et al., \"Application-Aware Topology Reconfiguration for On-Chip Networks\", <em>IEEE Trans. VLSI Sys.</em>, vol. 19, no. 11, 2011.",
      "_id": "2764956"
    },
    {
      "text": "J. Hestness, B. Grot and S. W. Keckler, \"Netrace: Dependency-Driven Trace-Based Network-on-Chip Simulation\", <em>Proc. of NoCArc</em>, 2010.",
      "_id": "3097278"
    }
  ],
  "1097597": [
    {
      "text": "S. Das, J. R. Doppa, P. P. Pande and K. Chakrabarty, \"Reliability and performance trade-offs for 3D NoC-enabled multicore chips\", <em>Proc of DATE</em>, pp. 1429-1432, 2016.",
      "_id": "1413403"
    }
  ],
  "1413373": [],
  "1413536": [
    {
      "text": "N. Kadayinti and D. K. Sharma, Testable Design of Repeaterless Low Swing On-Chip Interconnect, ArXiv e-prints, Nov. 2015,  [online]  Available: http://arxiv.org/abs/1511.0672.",
      "_id": "1413536"
    }
  ],
  "1097733": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan 2002.",
      "_id": "4318618"
    }
  ],
  "1413467": [],
  "1413539": [
    {
      "text": "Y. Pan, J. Kim et al., \"FlexiShare: channel sharing for an energy-efficient nanophotonic crossbar\", <em>HPCA</em>, Jan. 2010.",
      "_id": "3050669"
    },
    {
      "text": "Le S. Beux, J. Trajkovic et al., \"Optical ring network-on-chip (ORNoC): architecture and design methodology\", <em>DATE</em>, March 2011.",
      "_id": "2796931"
    },
    {
      "text": "Y. Xu, J. Yang et al., \"Tolerating process variations in nanophotonic on-chip networks\", <em>ISCA</em>, June 2012.",
      "_id": "2603306"
    }
  ],
  "1711511": [
    {
      "text": "X. Chen et al., \"In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches\", <em>ACM Trans. on Design Automation of Electronic Systems</em>, vol. 18, no. 4, pp. 1-21, Oct. 2013.",
      "_id": "2437738"
    },
    {
      "text": "A. K. Mishra et al., \"A case for dynamic frequency tuning in on-chip networks\", <em>Proc. 42nd Int. Symp. Microarchitecture (MICRO-42)</em>, pp. 292-303, Dec. 2009.",
      "_id": "3315514"
    },
    {
      "text": "L. Shang, L.-S. Peh and N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>Proc. 9th Int. Symp. High-Performance Computer Architecture (HPCA)</em>, pp. 123-124, 2003.",
      "_id": "4268631"
    },
    {
      "text": "N. Jiang et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>Proc. Int. Symp. Performance Analysis Systems and Software (ISPASS)</em>, pp. 86-96, 2013.",
      "_id": "2346444"
    },
    {
      "text": "U. Y. Ogras, R. Marculescu and D. Marculescu, \"Variation-adaptive feedback control for networks-on-chip with multiple clock domains\", <em>Proc. 45th Design Automation Conference (DAC)</em>, pp. 614-619, 2008.",
      "_id": "3363112"
    }
  ],
  "1413403": [
    {
      "text": "V. F. Pavlidis and E.G. Friedman, \"3-D Topologies for Networks-on-Chip\", <em>IEEE Trans. on VLSI Systems</em>, vol. 15, no. 10, pp. 1081-1090, 2007.",
      "_id": "3630825"
    },
    {
      "text": "I. Loi et al., \"A low-overhead fault tolerance scheme for TSV-based 3D network on chip links\", <em>Proc. of ICCAD</em>, pp. 598-602, 2008.",
      "_id": "3486560"
    }
  ],
  "1413525": [
    {
      "text": "S. Deb et al., \"Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects\", <em>Computers IEEE Transactions on</em>, vol. 62, no. 12, pp. 2382-2396, Dec. 2013.",
      "_id": "2231949"
    },
    {
      "text": "C. Wang et al., \"A Wireless Network-on-Chip Design for Multicore Platforms\", <em>19th International Euromicro Conference on Parallel Distributed and Network-Based Processing</em>, 2011.",
      "_id": "2876601"
    },
    {
      "text": "Y. Hoskote et al., \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", <em>Micro IEEE</em>, vol. 27, no. 5, pp. 51-61, Sept.\u2013Oct. 2007.",
      "_id": "3609769"
    },
    {
      "text": "H. Matsutani et al., \"Run-time power gating of on-chip routers using look-ahead routing\", <em>Design Automation Conference 2008. ASPDAC 2008</em>, pp. 55-60, 21\u201324 March 2008.",
      "_id": "3447704"
    },
    {
      "text": "R. Parikh, R. Das and V. Bertacco, \"Power-aware NoCs through routing and topology reconfiguration\", <em>Design Automation Conference (DAC) 2014 51st ACM/EDAC/IEEE</em>, pp. 1-6, 1\u20135 June 2014.",
      "_id": "1903881"
    },
    {
      "text": "Lizhong Chen, Di Zhu, M. Pedram and T.M. Pinkston, \"Power punch: Towards non-blocking power-gating of NoC routers\", <em>High Performance Computer Architecture (HPCA) 2015 IEEE 21st International Symposium</em>, pp. 378-389, 7\u201311 Feb. 2015.",
      "_id": "1736072"
    },
    {
      "text": "Amit Kumar et al., \"Express virtual channels: towards the ideal interconnection fabric\", <em>SIGARCH Comput. Archit. News</em>, vol. 35, no. 2, pp. 150-161, June 2007.",
      "_id": "3699941"
    }
  ],
  "1097682": [
    {
      "text": "Y. Demir and N. Hardavellas, \"SLaC: Stage laser control for a flattened butterfly network\", <em>HPCA</em>, 2016.",
      "_id": "1436595"
    },
    {
      "text": "D. Ding et al., \"O-router: an optical routing framework for low power on-chip silicon nano-photonic integration\", <em>DAC</em>, 2009.",
      "_id": "3153934"
    },
    {
      "text": "G. Hendry, J. Chan, L. P. Carloni and K. Bergman, \"VANDAL: A tool for the design specification of nanophotonic networks\", <em>DATE</em>, 2011.",
      "_id": "2797015"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>IEEE Transactions on Computers</em>, vol. 57, no. 9, pp. 1246-1260, 2008.",
      "_id": "3427704"
    }
  ],
  "1097707": [
    {
      "text": "S. Le Beux et al., \"Optical ring network-on-chip (ornoc): Architecture and design methodology\", <em>Design Automation & Test in Europe</em>, pp. 1-6, 2011.",
      "_id": "2796931"
    },
    {
      "text": "E. Fusella et al., \"Phonocmap: an application mapping tool for photonic networks-on-chip\", <em>2016 Design Automation & Test in Europe Conference & Exhibition (DATE)</em>, pp. 289-292, 2016.",
      "_id": "1413426"
    },
    {
      "text": "J. Chan et al., \"Physical-layer modeling and system-level design of chip-scale photonic interconnection networks\", <em>IEEE Transactions on computer-aided design of integrated circuits and systems</em>, pp. 1507-1520, 2011.",
      "_id": "2755156"
    }
  ],
  "1711606": [
    {
      "text": "N. Jerger, L.-S. Peh and M. Lipasti, \"Virtual circuit tree multicasting: A case for on-chip hardware multicast support\", <em>in Computer Architecture 2008. ISCA '08. 35th International Symposium on</em>, pp. 229-240, 2008.",
      "_id": "3509405"
    },
    {
      "text": "S. Deb, A. Ganguly, P. Pande, B. Belzer and D. Heo, \"Wireless noc as interconnection backbone for multicore chips: Promises and challenges\", <em>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</em>, vol. 2, pp. 228-239, June 2012.",
      "_id": "2445947"
    },
    {
      "text": "A. Karkar, N. Dahir, R. Al-Dujaily, K. Tong, T. Mak and A. Yakovlev, \"Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip\", <em>in Design Automation and Test in Europe Conference and Exhibition (DATE) 2014</em>, pp. 1-4, March 2014.",
      "_id": "2001345"
    },
    {
      "text": "A. Ganguly, K. Chang, S. Deb, P. Pande et al., \"Scalable hybrid wireless network-on-chip architectures for multicore systems\", <em>Computers IEEE Transactions on</em>, vol. 60, pp. 1485-1502, Oct 2011.",
      "_id": "2755033"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh and K. Samadi, \"Orion 2.0: A power-area simulator for interconnection networks\", <em>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</em>, vol. 20, pp. 191-196, Jan 2012.",
      "_id": "2513141"
    }
  ],
  "1711545": [
    {
      "text": "S. Le, J. Trajkovic et al., \"Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology\", <em>DATE</em>, 2011.",
      "_id": "2796931"
    },
    {
      "text": "Y. Xie, M. Nikdast et al., \"Crosstalk noise and bit error rate analysis for optical network-on-chip\", <em>in Design Automation Conference 47th ACM/IEEE</em>, pp. 657-660, 2010.",
      "_id": "2932349"
    },
    {
      "text": "J. Chan, G. Hendry et al., \"Physical-layer modeling and system-level design of chip-scale photonic interconnection networks\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 30, no. 10, pp. 1507-1520, 2011.",
      "_id": "2755156"
    },
    {
      "text": "A. Joshi, C. Batten et al., \"Silicon-photonic clos networks for global on-chip communication\", <em>in 3rd ACM/IEEE International Symposium on Networks-on-Chip</em>, pp. 124-133, 2009.",
      "_id": "3129374"
    }
  ],
  "1413400": [
    {
      "text": "C. Sun, C. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling\", <em>Proc. NOCS</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"On the Design of a Photonic Network-on-Chip\", <em>Proc. NOCS</em>, pp. 53-64, 2007.",
      "_id": "3521040"
    },
    {
      "text": "G. Hendry, J. Chan, L. P. Carloni and K. Bergman, \"VANDAL: A Tool for the Design Specification of Nanophotonic Networks\", <em>Proc. DATE</em>, pp. 1-6, 2011.",
      "_id": "2797015"
    },
    {
      "text": "L. Ramini, P. Grani, S. Bartolini and D. Bertozzi, \"Contrasting Wavelength-Routed Optical NoC Topologies for Power-Efficient 3D-stacked Multicore Processors using Physical-Layer Analysis\", <em>Proc. DATE</em>, pp. 1589-1594, 2013.",
      "_id": "2280780"
    },
    {
      "text": "H. Gu, J. Xu and W. Zhang, \"A Low-power Fat Tree-based Optical Network-On-Chip for Multiprocessor System-on-chip\", <em>Proc. DATE</em>, pp. 3-8, 2009.",
      "_id": "3254778"
    },
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang and A. Choudhary, \"Firefly: Illuminating Future Network-on-chip with Nanophotonics\", <em>Proc. ISCA</em>, pp. 429-440, 2009.",
      "_id": "3303547"
    },
    {
      "text": "C. Chen, T. Zhang, P. Contu, J. Klamkin, A.K. Coskun and A. Joshi, \"Sharing and Placement of on-chip Laser Sources in Silicon-Photonic NoCs\", <em>Proc. NOCS</em>, pp. 88-95, 2014.",
      "_id": "1900863"
    },
    {
      "text": "H. Li, A. Fourmigue, S. Le Beux, X. Letartre, I. O'Connor and G. Nicolescu, \"Thermal Aware Design Method for VCSEL-based On-chip Optical Interconnect\", <em>Proc. DATE</em>, pp. 1120-1125, 2015.",
      "_id": "1711635"
    },
    {
      "text": "A. Joshi, C. Batten, Y. Kwon, S. Beamer, I. Shamim, K. Asanovic, et al., \"Silicon-photonic Clos Networks for Global on-chip Communication\", <em>Proc. NOCS</em>, pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "F. Dubois, A. Sheibanyrad, F. Petrot and M. Bahmani, \"Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs\", <em>IEEE Trans. on Computers</em>, vol. 62, no. 3, pp. 609-615, 2011.",
      "_id": "2231954"
    },
    {
      "text": "D. Ding, Y. Zhang, H. Huang, R. T. Chen and D. Pan, \"O-Router: An Optical Routing Framework for Low Power On-Chip Silicon Nano-Photonic Integration\", <em>Proc. DAC</em>, pp. 264-269, 2009.",
      "_id": "3153934"
    }
  ],
  "1711483": [
    {
      "text": "D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester and D. Blaauw, \"A Highly Resilient Routing Algorithm for Fault-Tolerant NoCs\", <em>Design Automation and Test in Europe Conference</em>, pp. 21-26, 2009.",
      "_id": "3254749"
    },
    {
      "text": "D. Lee, R. Parikh and V. Bertacco, \"Brisk and Limited-Impact NoC Routing Reconfiguration\", 2014.",
      "_id": "2001377"
    },
    {
      "text": "E. Wachter, A. Erichsen, A. Amory and F. Moraes, \"Topology-agnostic fault-tolerant NoC routing method\" in , Proc. 21st Intl. Parallel and Distributed Processing in Proc, 2013.",
      "_id": "2280830"
    },
    {
      "text": "K. Aisopos, A. DeOrio, L.-S. Peh and V. Bertacc0, \"ARIADNE: agnostic reconfiguration in a disconnected network environment\" in , Proc. PACT, 2011.",
      "_id": "2769256"
    },
    {
      "text": "A. DeOrio et al., \"A reliable routing architecture and algorithm for NoCs\" in , IEEE Trans. CAD, vol. 31, no. 5, 2012.",
      "_id": "2502657"
    },
    {
      "text": "S. Rodrigo et al., \"Addressing manufacturing challenges with costefficient fault tolerant routing\", <em>Proc. NOCS</em>, 2010.",
      "_id": "2912723"
    },
    {
      "text": "Z. Zhang, A. Greiner and S. Taktak, \"A reconfigurable routing algorithm for a fault-tolerant 2D-mesh network-on-chip\", <em>Proc. DAC</em>, 2008.",
      "_id": "3363162"
    },
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, et al., \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", <em>Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip</em>.",
      "_id": "2912723"
    },
    {
      "text": "S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi and G. De Micheli, \"xpipes Lite: A Synthesis Oriented Design Library For Networks on Chips\", pp. 1188-1193, 2005.",
      "_id": "3994484"
    },
    {
      "text": "F. Gilabert, M.E. Gomez, S. Medardoni and D. Bertozzi, \"Improved utilization of NoC channel bandwidth by switch replication for cost-effective multi-processor systems-on-chip\", pp. 165-172, 2010.",
      "_id": "2912727"
    }
  ],
  "1711496": [],
  "1711635": [
    {
      "text": "A. Biberman et al., \"Photonic Network-on-Chip Architectures Using Multilayer Deposited Silicon Materials for High-Performance Chip Multiprocessors\" in , ACM Journal on Emerging Technologies in Computing Systems, vol. 7, no. 2, pp. 7:1-7:25.",
      "_id": "2728709"
    },
    {
      "text": "Luca Ramini et al., \"Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis\" in , Proceedings of DATE, 2013.",
      "_id": "2280780"
    },
    {
      "text": "C. Chen et al., \"Sharing and Placement of On-chip Laser Sources in Silicon-Photonic NoCs\", <em>Proc. International Symposium on Networks-on-Chip</em>, 2014.",
      "_id": "1900863"
    }
  ],
  "1711494": [],
  "106512": [
    {
      "text": "J. Yin et al., \"Modular Routing Design for Chiplet-Based Systems\", <em>ISCA</em>, 2018.",
      "_id": "821757"
    },
    {
      "text": "Y. Thonnart and M. Zid, \"Technology assessment of silicon interposers for manycore SoCs: Active passive or optical?\", <em>NDCS</em>, 2014.",
      "_id": "1900889"
    },
    {
      "text": "M. Briere et al., \"System Level Assessment of an Optical NoC in an MPSoC Platform\", <em>DATE</em>, 2007.",
      "_id": "3654946"
    },
    {
      "text": "A. Narayan, Y. Thonnart, P. Vivet, C. F. Tortolero and A. K. Coskun, \"WAVES: Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs\", <em>DATE</em>, 2019.",
      "_id": "383028"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"Photonic Networks-on- Chip for Future Generations of Chip Multiprocessors\", <em>IEEE Transactions on Computers</em>, vol. 57, no. 9, 2008.",
      "_id": "3427704"
    },
    {
      "text": "M. J. Cianchetti, J. C. Kerekes and D. H. Albonesi, \"Phastlane: A Rapid Transit Optical Routing Network\", <em>ISCA</em>, 2009.",
      "_id": "3303528"
    },
    {
      "text": "Y. Pan et al., \"Firefly: Illuminating Future Network-on-chip with Nanophotonics\", <em>ISCA</em>, 2009.",
      "_id": "3303547"
    },
    {
      "text": "A. Joshi et al., \"Silicon-photonic clos networks for global on-chip communication\", <em>NOCS</em>, 2009.",
      "_id": "3129374"
    },
    {
      "text": "Y. Pan, J. Kim and G. Memik, \"FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar\", <em>HPCA</em>, 2010.",
      "_id": "3050669"
    },
    {
      "text": "S. Le Beux, J. Trajkovic, I. O\u2019Connor, G. Nicolescu, G. Bois and P. Paulin, \"Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology\", <em>DATE</em>, 2011.",
      "_id": "2796931"
    },
    {
      "text": "Y. -H. Kao and H. J. Chao, \"BLOCON: A Bufferless Photonic Clos network-on-chip architecture\", <em>NOCS</em>, 2011.",
      "_id": "2685967"
    },
    {
      "text": "P. K. Hamedani, N. E. Jerger and S. Hessabi, \"QuT: A low-power optical Network-on-Chip\", <em>NOCS</em>, 2014.",
      "_id": "1900869"
    }
  ],
  "1097802": [
    {
      "text": "B. D. de Dinechin, D. van Amstel, M. Poulhies and G. Lager, \"Time-critical computing on a single-chip massively parallel processor\", <em>Proceedings of the Conference on Design Automation & Test in Europe DATE '14</em>, pp. 97:1-97:6, 2014.",
      "_id": "2001270"
    },
    {
      "text": "T. Majumder, P. P. Pande and A. Kalyanaraman, \"On-chip network-enabled many-core architectures for computational biology applications\", <em>2015 Design Automation Test in Europe Conference Exhibition (DATE)</em>, pp. 259-264, March 2015.",
      "_id": "1711658"
    }
  ],
  "1413648": [
    {
      "text": "N. Agarwal, T. Krishna et al., \"GARNET: A Detailed On-chip Network Model Inside a Full-system Simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    },
    {
      "text": "X. Chen, Z. Xu et al., \"In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches\", <em>International Symposium on Network on Chip (NoCS)</em>, 2012.",
      "_id": "2437738"
    },
    {
      "text": "R. Das, O. Mutlu et al., \"Application-aware Prioritization Mechanisms for On-chip Networks\", <em>International Symposium on Microarchitecture (MICRO)</em>, Jul. 2009.",
      "_id": "3315482"
    },
    {
      "text": "A. B. Kahng, B. Li et al., \"ORION 2.0: A Power-Area Simulator for Interconnection Networks\", <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, vol. 20, no. 1, pp. 191-196, Jan. 2009.",
      "_id": "2513141"
    },
    {
      "text": "Z. Lu and Y. Wang, \"Dynamic Flow Regulation for IP Integration on Network-on-Chip\", <em>NoCS</em>, 2012.",
      "_id": "2437745"
    },
    {
      "text": "A. K. Mishra, R. Das et al., \"A Case for Dynamic Frequency Tuning in On-chip Networks\", <em>MICRO</em>, Jul. 2009.",
      "_id": "3315514"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", <em>International Symposium on High-Performance Computer Architecture (HPCA)</em>, 2001.",
      "_id": "4453611"
    }
  ],
  "1413571": [
    {
      "text": "E. A. Rambo and R. Ernst, \"Worst-case communication time analysis of networks-on-chip with shared virtual channels\", <em>Proc. of DATE'15</em>, 2015.",
      "_id": "1711699"
    },
    {
      "text": "M. Radetzki, C. Feng, X. Zhao and A. Jantsch, \"Methods for faulttolerance in networks on chip\", <em>ACM Computing Surveys</em>, vol. 44, 2012.",
      "_id": "2166871"
    },
    {
      "text": "J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan and C. Das, \"Design and analysis of an NoC architecture from performance reliability and energy perspective\", <em>Proc. of ANCS 2005</em>, 2005.",
      "_id": "3981113"
    }
  ],
  "1413557": [],
  "1711513": [
    {
      "text": "B. Feero and P. Pande, \"Networks-on-chip in a three-dimensional environment: A performance evaluation\", <em>IEEE Trans. Comput.</em>, vol. 58, no. 1, pp. 32-45, Jan. 2009.",
      "_id": "3215392"
    },
    {
      "text": "K. Bernstein et al., \"Interconnects in the third dimension: Design challenges for 3d ics\", <em>in Proc. DAC</em>, pp. 562-567, Jun. 2007.",
      "_id": "3552799"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson and Y. Xie, \"Design and management of 3d chip multiprocessors using network-in-memory\", <em>in Proc. ISCA</em>, pp. 130-141, 2006.",
      "_id": "3874928"
    },
    {
      "text": "J. Kim et al., \"A novel dimensionally-decomposed router for on-chip communication in 3d architectures\", <em>in Proc. ISCA</em>, pp. 138-149, May 2007.",
      "_id": "3699939"
    }
  ],
  "1711654": [
    {
      "text": "Chen Xiaowen, Lu Zhonghai and A. Jantsch, \"Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller\", 2010.",
      "_id": "3032914"
    },
    {
      "text": "L-S Peh and W. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>High-Performance Computer Architecture. HPCA</em>, pp. 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "A Kumar et al., \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <em>Computer Design. ICCD 2007. 25th International Conference on</em>, pp. 63-70, 2007.",
      "_id": "3678172"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks\", <em>Microarchitecture. MICRO-42. 42nd Annual IEEE/ACM International Symposium on</em>, pp. 255-266, 2009.",
      "_id": "3315502"
    }
  ],
  "106297": [
    {
      "text": "S. V. R. Chittamuru et al., \"Soteria: Exploiting process variations to enhance hardware security with photonic noc architectures\", <em>DAC</em>, 2018.",
      "_id": "664007"
    },
    {
      "text": "S. Charles et al., \"Real-time Detection and Localization of DoS Attacks in NoC based SoCs\", <em>DATE</em>, 2019.",
      "_id": "382874"
    },
    {
      "text": "D. M. Ancajas et al., \"Fort-nocs: Mitigating the threat of a compromised noc\", <em>DAC</em>, 2014.",
      "_id": "1903760"
    },
    {
      "text": "N. Agarwal et al., \"GARNET: A detailed on-chip network model inside a full-system simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    },
    {
      "text": "S. Charles et al., \"Exploration of memory and cluster modes in directory-based many-core cmps\", <em>NOCS</em>, 2018.",
      "_id": "679294"
    }
  ],
  "1711495": [],
  "382882": [
    {
      "text": "M. Ebrahimi, M. Daneshtalab and J. Plosila, \"Fault-tolerant routing algorithm for 3D NoC using hamiltonian path strategy\", <em>Proc. Design Automation & Test in Europe Conference & Exhibition</em>, pp. 1601-1604, 2013.",
      "_id": "2280601"
    },
    {
      "text": "V. Catania, A. Mineo, S. Monteleone, M. Palesi and D. Patti, \"Noxim: An open extensible and cycle-accurate network on chip simulator\", <em>Proc. International Conference on Application-specific Systems Architectures and Processors</em>, pp. 162-163, 2015.",
      "_id": "1688279"
    }
  ],
  "106533": [
    {
      "text": "B. K. Daya et al., \"Low-power on-chip network providing guaranteed services for snoopy coherent and artificial neural network systems\", <em>DAC</em>, 2017.",
      "_id": "1005481"
    },
    {
      "text": "H. Kwon et al., \"Maeri: Enabling flexible dataflow mapping over dnn accelerators via reconfigurable interconnects\", <em>ASPLOS</em>, 2018.",
      "_id": "730348"
    }
  ],
  "1413555": [
    {
      "text": "A. Psarras et al., \"Phase-noc: Tdm scheduling at the virtual-channel level for efficient network traffic isolation\", <em>DATE 2015</em>.",
      "_id": "1711692"
    },
    {
      "text": "H. M. G. Wassel et al., \"Surfnoc: A low latency and provably noninterfering approach to secure networks-on-chip\", <em>SIGARCH Comput. Archit. News</em>, vol. 41, no. 3, pp. 583-594, June 2013.",
      "_id": "2342652"
    },
    {
      "text": "M. Millberg et al., \"The nostrum backbone-a communication protocol stack for networks on chip\", <em>IEEE VLSI Design</em>, 2004.",
      "_id": "4195046"
    },
    {
      "text": "E. A. Rambo and R. Ernst, \"Worst-case communication time analysis of networks-on-chip with shared virtual channels\", <em>DATE</em>, 2015.",
      "_id": "1711699"
    },
    {
      "text": "M. Schoeberl et al., \"A statically scheduled time-division-multiplexed network-on-chip for real-time systems\", <em>NoCS</em>, 2012.",
      "_id": "2437751"
    },
    {
      "text": "Z. Shi and A. Burns, \"Real-time communication analysis for on-chip networks with wormhole switching\", <em>NoCS</em>, 2008.",
      "_id": "3332698"
    }
  ],
  "1711663": [
    {
      "text": "L. P. Carloni, P. Pande and Y. Xie, \"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges\", <em>in Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</em>, pp. 93-102, 2009.",
      "_id": "3129360"
    },
    {
      "text": "S. Deb, A. Ganguly, P. Pande, B. Belzer and D. Heo, \"Wireless noc as interconnection backbone for multicore chips: Promises and challenges\", <em>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</em>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "A. Mineo, M. Palesi, G. Ascia and V. Catania, \"An adaptive transmitting power technique for energy efficient mm-wave wireless nocs\", <em>in Design Automation Test in Europe Conference (DATE14)</em>, Mar. 2014.",
      "_id": "2001411"
    },
    {
      "text": "D. Zhao and Y. Wang, \"Sd-mac: Design and synthesis of a hardware-efficient collision-free qos-aware mac protocol for wireless network-on-chip\", <em>Computers IEEE Transactions on</em>, vol. 57, no. 9, pp. 1230-1245, 2008.",
      "_id": "3427739"
    },
    {
      "text": "D. DiTomaso, A. Kodi, S. Kaya and D. Matolak, \"iwise: Inter-router wireless scalable express channels for network-on-chips (nocs) archi-tecture\", <em>in High Performance Interconnects (HOTI) 2011 IEEE 19th Annual Symposium on</em>, pp. 11-18, 2011.",
      "_id": "2820366"
    },
    {
      "text": "S. Deb, K. Chang, X. Yu, S. Sah, M. Cosic, A. Ganguly, et al., \"Design of an energy-efficient cmos-compatible noc architecture with millimeter-wave wireless interconnects\", <em>Comput-ers IEEE Transactions on</em>, vol. 62, no. 12, pp. 2382-2396, Dec 2013.",
      "_id": "2231949"
    },
    {
      "text": "D. Zhao, Y. Wang, J. Li and T. Kikkawa, \"Design of multi-channel wireless noc to improve on-chip communication capacity!\", <em>in Networks on Chip (NoCS) 2011 Fifth IEEE/ACM International Symposium on</em>, pp. 177-184, 2011.",
      "_id": "2685984"
    }
  ],
  "1711699": [
    {
      "text": "R. Marculescu, U. Ogras, L. Peh, N. Jerger and Y. Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 28, no. 1, pp. 3, 2009.",
      "_id": "3215582"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"QNoC: QoS Architecture and Design Process for Network on Chip\", <em>J. Syst. Archit.</em>, vol. 50, no. 2-3, pp. 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "J. Lee, M. C. Ng and K. Asanovic, \"Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks\", <em>ISCA</em>, 2008.",
      "_id": "3509412"
    },
    {
      "text": "Z. Shi and A. Burns, \"Real-time communication analysis for on-chip networks with wormhole switching\" in Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, Washington, DC, USA:IEEE Computer Society, pp. 161-170, 2008.",
      "_id": "3332698"
    },
    {
      "text": "Y. Qian, Z. Lu and W. Dou, \"Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip\", <em>in Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</em>, pp. 44-53, May 2009.",
      "_id": "3129388"
    },
    {
      "text": "Y. Ben-Itzhak, E. Zahavi, I. Cidon et al., \"HNOCS: modular open-source simulator for heterogeneous NoCs\", <em>Embedded Computer Systems (SAMOS) 2012 International Conference on. IEEE</em>, pp. 51-57, 2012.",
      "_id": "2634087"
    }
  ],
  "2001338": [
    {
      "text": "Y.Hoskote et al., A 5-GHz Mesh Interconnect for a Teraflops Processor: IEEE Micro, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    }
  ],
  "1711658": [
    {
      "text": "S. Deb et al., \"Design of an energy efficient CMOS compatible NoC architecture with millimeter-wave wireless interconnects\", <em>IEEE Trans. Comput.</em>, pp. 2382-2396, 2013.",
      "_id": "2231949"
    },
    {
      "text": "A. Ganguly, K. Chang, S. Deb, P. Pande, B. Belzer and C. Teuscher, \"Scalable hybrid wireless network-on-chip architectures for multi-core systems\", <em>IEEE Trans. Comput.</em>, vol. 60, no. 10, pp. 1485-1502, 2010.",
      "_id": "2755033"
    }
  ],
  "1711657": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "R. Marculescu and P. Bogdan, \"The Chip Is the Network: Toward a Science of Network-on-Chip Design\", <em>Foundations and Trends in Electronic Design Automation</em>, vol. 2, no. 4, pp. 371-461, March 2009.",
      "_id": "3172575"
    },
    {
      "text": "U. Y. Ogras and R. Marculescu, \"It's a small world after all: NoC performance optimization via long-range link insertion\", <em>IEEE Trans. Very Large Scale Integr. Syst.</em>, vol. 14, no. 7, pp. 693-706, 2006.",
      "_id": "3810350"
    },
    {
      "text": "S. Deb, A. Ganguly, P.P. Pande, B. Belzer and D. Heo, \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges\", <em>Emerging and Selected Topics in Circuits and Systems IEEE Journal on</em>, vol. 2, no. 2, pp. 228-239, June 2012.",
      "_id": "2445947"
    },
    {
      "text": "A. Ganguly, K. Chang, S. Deb, P.P. Pande, B. Belzer and C. Teuscher, \"Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems\", <em>Computers IEEE Transactions on</em>, vol. 60, no. 10, pp. 1485, Oct. 2011.",
      "_id": "2755033"
    }
  ],
  "1711788": [],
  "1097563": [
    {
      "text": "F. Karim, A. Nguyen and S. Dey, \"An interconnect architecture for networking systems on chips\", <em>IEEE Micro</em>, vol. 22, no. 5, pp. 36-45, Sep. 2002.",
      "_id": "4335232"
    },
    {
      "text": "C. Zeferino, M. Kreutz and A. Susin, \"Rasoc: a router soft-core for networks-on-chip\", <em>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</em>, vol. 3, pp. 198-203, Feb 2004.",
      "_id": "4134900"
    },
    {
      "text": "V. Catania, A. Mineo, S. Monteleone, M. Palesi and D. Patti, \"Noxim: An open extensible and cycle-accurate network on chip simulator\", <em>Application-specific Systems Architectures and Processors (ASAP) 2015 IEEE 26th International Conference on</em>, pp. 162-163, 2015.",
      "_id": "1688279"
    },
    {
      "text": "E. A. Rambo, A. Tschiene, J. Diemer, L. Ahrendts and R. Ernst, \"Fmea-based analysis of a network-on-chip for mixed-critical systems\", <em>2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</em>, pp. 33-40, Sept 2014.",
      "_id": "1900883"
    }
  ],
  "1413426": [],
  "1711762": [],
  "2001411": [
    {
      "text": "S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H.Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar, \"An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS,\" IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 29-41, Jan. 2008.",
      "_id": "3410591"
    },
    {
      "text": "D. Zhao and Y. Wang, \"Sd-mac: Design and synthesis of a hardwareefficient collision-free qos-aware mac protocol for wireless network-onchip,\" Computers, IEEE Transactions on, vol. 57, no. 9, pp. 1230-1245, 2008.",
      "_id": "3427739"
    },
    {
      "text": "S. Deb, A. Ganguly, P. Pande, B. Belzer, and D. Heo, \"Wireless noc as interconnection backbone for multicore chips: Promises and challenges,\" Emerging and Selected Topics in Circuits and Systems, IEEE Journal on, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "D. DiTomaso, A. Kodi, S. Kaya, and D. Matolak, \"iwise: Inter-router wireless scalable express channels for network-on-chips (nocs) architecture,\" in High Performance Interconnects (HOTI), 2011 IEEE 19th Annual Symposium on, 2011, pp. 11-18.",
      "_id": "2820366"
    },
    {
      "text": "S. Deb, A. Ganguly, K. Chang, P. Pande, B. Beizer, and D. Heo, \"Enhancing performance of network-on-chip architectures with millimeterwave wireless interconnects,\" in Application-specific Systems Architectures and Processors (ASAP), 2010 21st IEEE International Conference on, 2010, pp. 73-80.",
      "_id": "3015665"
    },
    {
      "text": "A. Ganguly, K. Chang, S. Deb, P. Pande, B. Belzer, and C. Teuscher, \"Scalable hybrid wireless network-on-chip architectures for multicore systems,\" Computers, IEEE Transactions on, vol. 60, no. 10, pp. 1485-1502, 2011.",
      "_id": "2755033"
    },
    {
      "text": "C. Wang, W.-H. Hu, and N. Bagherzadeh, \"A wireless network-on-chip design for multicore platforms,\" in Parallel, Distributed and Network-Based Processing (PDP), 2011 19th Euromicro International Conference on, 2011, pp. 409-416.",
      "_id": "2876601"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-and performance-aware mapping for regular NoC architectures,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 4, pp. 551-562, Apr. 2005.",
      "_id": "3967318"
    }
  ],
  "1413388": [
    {
      "text": "L. Carloni, P. Pande and Y. Xie, \"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges\", <em>ACM/IEEE International Symposium on Networks-on-Chip</em>, pp. 93-102, 2009.",
      "_id": "3129360"
    },
    {
      "text": "S. Deb, A. Ganguly, P. P. Pande, B. Belzer and D. Heo, \"Wireless NoC as interconnection backbone for multicore chips: Promises and challenges\", <em>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</em>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "S. Deb, K. Chang, X. Yu, S. P. Sah, M. Cosic, A. Ganguly, et al., \"Design of an energy-efficient CMOS-compatible NoC architecture with millimeter-wave wireless interconnects\", <em>IEEE Transactions on Computers</em>, vol. 62, no. 12, pp. 2382-2396, Dec. 2013.",
      "_id": "2231949"
    },
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on chips: a new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "A. Mineo, M. Palesi, G. Ascia and V. Catania, \"An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs\", <em>Design Automation and Test in Europe</em>, pp. 1-6, 2014.",
      "_id": "2001411"
    },
    {
      "text": "A. Mineo, M. S. Rusli, M. Palesi, G. Ascia, V. Catania and M. N. Marsono, \"A closed loop transmitting power self-calibration scheme for energy efficient winoc architectures\", <em>Design Automation Test in Europe Conference (DATE15)</em>, Mar. 2015.",
      "_id": "1711663"
    },
    {
      "text": "V. Catania, A. Mineo, S. Monteleone, M. Palesi and D. Patti, \"Noxim: An open extensible and cycle-accurate network on chip simulator\", <em>IEEE International Conference on Application-specific Systems Architectures and Processors</em>, Jul. 2015.",
      "_id": "1688279"
    }
  ],
  "2001270": [
    {
      "text": "Z. Lu, M. Millberg, A. Jantsch, A. Bruce, P. van der Wolf, and T. Henriksson, \"Flow regulation for on-chip communication,\" in Proceedings of the Conference on Design, Automation and Test in Europe, ser. DATE '09, 2009, pp. 578-581.",
      "_id": "3254856"
    }
  ],
  "1711692": [],
  "2001305": [
    {
      "text": "K. Goossens et al., \"The aethereal network on chip after ten years: Goals, evolution, lessons, and future,\" in Proc. DAC, 2010.",
      "_id": "2932237"
    },
    {
      "text": "A. Hansson et al., \"aelite: A flit-synchronous network on chip with composable and predictable services,\" in Proc. DATE, 2009.",
      "_id": "3254784"
    },
    {
      "text": "M. Millberg et al., \"The Nostrum backbone-A communication protocol stack for Networks on Chip,\" in In Proc. VLSI Design, 2004.",
      "_id": "4195046"
    },
    {
      "text": "M. Schoeberl et al., \"A Statically Scheduled Time-Division- Multiplexed Network-on-Chip for Real-Time Systems,\" in Proc. NOCS, 2012.",
      "_id": "2437751"
    },
    {
      "text": "D. Wiklund et al., \"SoCBUS: switched network on chip for hard real time embedded systems,\" in Proc. IPDPS, 2003.",
      "_id": "4283376"
    },
    {
      "text": "J. Sparso et al., \"An area-efficient network interface for a TDM-based Network-on-Chip,\" in Proc. DATE, 2013.",
      "_id": "2280808"
    },
    {
      "text": "W. Jang and D. Pan, \"Application-Aware NoC Design for Efficient SDRAM Access,\" Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 30, no. 10, 2011.",
      "_id": "2932254"
    },
    {
      "text": "M. Daneshtalab et al., \"A Low-Latency and Memory-Efficient On-chip Network,\" in Proc. NOCS, 2010.",
      "_id": "2912704"
    }
  ],
  "2001377": [
    {
      "text": "K. Aisopos, A. DeOrio, L.-S. Peh, and V. Bertacco, \"ARIADNE: agnostic reconfiguration in a disconnected network environment,\" in Proc. PACT, 2011.",
      "_id": "2769256"
    },
    {
      "text": "A. DeOrio et al., \"A reliable routing architecture and algorithm for NoCs,\" IEEE Trans. CAD, vol. 31, no. 5, 2012.",
      "_id": "2502657"
    },
    {
      "text": "B. Fu, Y. Han, J. Ma, H. Li, and X. Li, \"An abacus turn model for time/space-efficient reconfigurable routing,\" in Proc. ISCA, 2011.",
      "_id": "2854937"
    },
    {
      "text": "M. Pirretti et al., \"Fault tolerant algorithms for network-on-chip interconnect,\" in Proc. ISVLSI, 2004.",
      "_id": "4172514"
    },
    {
      "text": "S. Rodrigo et al., \"Addressing manufacturing challenges with costefficient fault tolerant routing,\" in Proc. NOCS, 2010.",
      "_id": "2912723"
    },
    {
      "text": "E. Wachter, A. Erichsen, A. Amory, and F. Moraes, \"Topology-agnostic fault-tolerant NoC routing method,\" in Proc. DATE, 2013.",
      "_id": "2280830"
    },
    {
      "text": "Z. Zhang, A. Greiner, and S. Taktak, \"A reconfigurable routing algorithm for a fault-tolerant 2D-mesh network-on-chip,\" in Proc. DAC, 2008",
      "_id": "3363162"
    }
  ],
  "2001207": [],
  "2001222": [
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A Survey of Research and Practices of Network-on-Chip,\" ACM Comput. Surv., vol. 38, no. 1, 2006.",
      "_id": "3763265"
    }
  ],
  "2001327": [
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi, \"Orion 2.0 a fast and accurate noc power and area model for early-stage design space exploration,\" ser. DATE '09, 2009, pp. 423-428.",
      "_id": "3254807"
    }
  ],
  "2001455": [
    {
      "text": "A. Udipi, N. Muralimanohar, R. Balasubramonian, A. Davis, N. Jouppi. Combining memory and a controller with photonics through 3d-stacking to enable scalable and energy efficient systems. ISCA 11.",
      "_id": "2854960"
    },
    {
      "text": "A. Hansson et al. Avoiding messagedependent deadlock in network-based systems on chip. VLSI Design, vol. 2007. 2007",
      "_id": "3632245"
    },
    {
      "text": "F. Gilabert, M.E. Gomez, S. Medardoni, D. Bertozzi. Improved utilization of noc channel bandwidth by switch replication for cost-effective multiprocessor systems-on-chip. (NOCS), 2010. ACM/IEEE International Symposium on, 2010, pp. 165-172.",
      "_id": "2912727"
    },
    {
      "text": "S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, P. Paulin. Optical ring network-on-chip (ornoc): Architecture and design methodology. (DATE), 2011, 2011, pp. 1-6.",
      "_id": "2796931"
    },
    {
      "text": "S. Beamer, C. Sun, Y. Kwon, A. Joshi, C. Batten, V. Stojanovic, K. Asanovic. Re-architecting DRAM memory systems with monolithically integrated silicon photonics. ISCA '10.",
      "_id": "3083651"
    }
  ],
  "2280542": [
    {
      "text": "R. Marculescu, et al, \"Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives\" IEEE TCAD, 2009.",
      "_id": "3215582"
    },
    {
      "text": "D. Park, et al, \"Exploring Fault-Tolerant Network-on-Chip Architectures,\" in Proc. DSN, 2006.",
      "_id": "3836132"
    },
    {
      "text": "C.A. Zeferino and A.A. Susin, \"SoCIN: A Parametric and Scalable Network-on-Chip,\" in Proc. SBCCI, 2003.",
      "_id": "4298769"
    },
    {
      "text": "A.B. Kahng, et al, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration,\" in Proc. DATE, 2009.",
      "_id": "3254807"
    },
    {
      "text": "J. Kim, et al, \"Design and analysis of an NoC architecture from performance, reliability and energy perspective,\" in Proc. ANCS, 2005.",
      "_id": "3981113"
    }
  ],
  "2280530": [
    {
      "text": "N. Banerjee et al., \"A Power and Performance Model for Network-on-Chip Architectures,\" in Proceedings of DATE, 2004, vo. 2, pp. 12501255.",
      "_id": "4134592"
    },
    {
      "text": "F. Gilabert, et al, \"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-effective Multi-processor Systems-on-Chip,\" in Proceedings of ACM/IEEE NOCS, 2010, pp. 165-172.",
      "_id": "2912727"
    },
    {
      "text": "M.R. Kakoee, et al, \"ReliNoC: A Reliable Network for Priority-based On-chip Communication,\" in Proceedings of DATE, 2011, pp. 1-6.",
      "_id": "2797029"
    },
    {
      "text": "R. Das, et al, \"Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs,\" in Proceedings of IEEE HPCA, 2009, pp. 175-186.",
      "_id": "3274256"
    },
    {
      "text": "R. Hesse, et al, \"Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels\", in Proceedings of ACM/IEEE NoCS, 2012. pp. 132-141.",
      "_id": "2437741"
    }
  ],
  "2280537": [
    {
      "text": "DAS, R. AND OTHERS Application-aware prioritization mechanisms for on-chip networks. In Proc. of MICRO (2009), pp. 280-291.",
      "_id": "3315482"
    },
    {
      "text": "LI, Z. AND OTHERS Latency criticality aware on-chip communication. In Proc. of DATE (2009), pp. 1052-1057.",
      "_id": "3254845"
    },
    {
      "text": "MISHRA, A. K. AND OTHERS A case for heterogeneous on-chip interconnects for CMPs. In Proc. of ISCA (2011), pp. 389-400.",
      "_id": "2854952"
    },
    {
      "text": "OWENS, J. D. AND OTHERS Research Challenges for On-Chip Interconnection Networks. IEEE Micro 27, 5 (2007), 96-108.",
      "_id": "3609787"
    },
    {
      "text": "WENTZLAFF, D. AND OTHERS On-Chip Interconnection Architecture of the Tile Processor. Micro, IEEE (sept.-oct. 2007).",
      "_id": "3609802"
    }
  ],
  "1711625": [
    {
      "text": "D. Wentzlaff et al., \"On-chip interconnection architecture of the Tile processor\", <em>Micro IEEE</em>, vol. 27, no. 5, 2007.",
      "_id": "3609802"
    },
    {
      "text": "Y. Pan et al., \"Firefly: Illuminating future network-on-chip with nanophotonics\", <em>Proc. ISCA</em>, 2009.",
      "_id": "3303547"
    }
  ],
  "1711662": [
    {
      "text": "B. K. Daya et al., \"SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering\", <em>Proc. of ISCA</em>, 2014.",
      "_id": "2062393"
    },
    {
      "text": "Bolotin Evgeny et al., \"QNoC: QoS architecture and design process for network on chip\", <em>Journal of Systems Architecture</em>, vol. 50, no. 2, pp. 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "T. Krishna et al., \"Breaking the On-Chip Latency Barrier Using SMART\", <em>Proc. of HPCA</em>, 2013.",
      "_id": "2305201"
    },
    {
      "text": "A. Kahng et al., \"Explicit Modeling of Control and Data for Improved NoC Router Estimation\", <em>Proceedings of DAC</em>, 2012.",
      "_id": "2448623"
    },
    {
      "text": "M. Modarressi et al., \"Application-Aware Topology Reconfiguration for On-Chip Networks\", <em>IEEE Transactions on Very Largescale Integrated Circuits and Systems</em>, vol. 19, no. 11, pp. 2010-2022, Nov. 2011.",
      "_id": "2764956"
    }
  ],
  "1413631": [],
  "2001405": [
    {
      "text": "U. Y. Ogras and R. Marculescu, \"It's a Small World After All: NoC Performance Optimization via Long-Range Link Insertion,\" IEEE Transactions on Very Large Scale Integration Systems, vol. 14, pp. 693-706, 2006.",
      "_id": "3810350"
    },
    {
      "text": "A. Ganguly, K. Chang, S. Deb, P. P. Pande, B. Belzer, and C. Teuscher, \"Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems,\" IEEE Transactions on Computers, vol. 60, no. 10, pp. 1485-1502, Oct. 2011.",
      "_id": "2755033"
    },
    {
      "text": "H. Matsutani, Y. Take, D. Sasaki, M. Kimura, Y. Ono, Y. Nishiyama, M. Koibuchi, T. Kuroda, and H. Amano, \"A Vertical Bubble Flow Network using Inductive-Coupling for 3-D CMPs,\" in Proceedings of the International Symposium on Networks-on-Chip (NOCS'11), May 2011, pp. 49-56.",
      "_id": "2685971"
    },
    {
      "text": "T. D. Richardson, C. Nicopoulos, D. Park, V. Narayanan, Y. Xie, C. Das, and V. Degalahal, \"A Hybrid SoC Interconnect with Dynamic TDMABased Transaction-Less Buses and On-Chip Networks,\" in Proceedings of International Conference on VLSI Design (VLSID'06), Jan. 2006, pp. 657-664.",
      "_id": "3907426"
    }
  ],
  "2001485": [],
  "2001345": [
    {
      "text": "N. Jerger and et al., \"Virtual circuit tree multicasting: A case for on-chip hardware multicast support,\" in Computer Architecture, 2008. ISCA '08. 35th International Symposium on, pp. 229-240, 2008.",
      "_id": "3509405"
    },
    {
      "text": "A. B. Kahng and et al., \"Orion 2.0: A power-area simulator for interconnection networks,\" Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. PP, no. 99, pp. 1-5, 2011.",
      "_id": "2513141"
    }
  ],
  "2001218": [],
  "2280620": [
    {
      "text": "C.A. Zeferino, M.E. Kreutz, and A.A. Susin. \"RASoC: a Router Soft-core for Networks-on-chip\". In Proc. of DATE, 2004.",
      "_id": "4134900"
    }
  ],
  "2001558": [
    {
      "text": "Chen, G., Li, F., Son, S. W., &Kandemir, M. (2008). Application mapping for chip multiprocessors. In Design Automation Conference.",
      "_id": "3362996"
    },
    {
      "text": "Faruque, A., Abdullah, M., Krist, R., &Henkel, J. (2008, June). ADAM: run-time agent-based distributed application mapping for on-chip communication. In Proceedings of the 45th annual Design Automation Conference (pp. 760-765). ACM.",
      "_id": "3464350"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu (2009). Express cube topologies for on-chip interconnects. In International Symposium on High Performance Computer Architecture (pp. 163-174).",
      "_id": "3274264"
    },
    {
      "text": "Hu, J., &Marculescu, R. (2003). Energy-aware mapping for tile-based NoC architectures under performance constraints. In Proceedings of the ASP-DAC.",
      "_id": "4251109"
    },
    {
      "text": "Kumar, A., Peh, L.-S., Kundu, P. &Jha, Niraj K. (2007). Express virtual channels: Towards the ideal interconnection fabric. In IEEE International Symposium on Computer Architecture.",
      "_id": "3699941"
    },
    {
      "text": "Lei, T., &Kumar, S. (2003, September). A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In Digital System Design, 2003. Proceedings. Euromicro Symposium on (pp. 180-187). IEEE.",
      "_id": "4260444"
    },
    {
      "text": "Murali, S., &De Micheli, G. (2004). Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings of the conference on Design, automation and test in Europe.",
      "_id": "4134772"
    },
    {
      "text": "Sun, C., Chen, C., Kurian, G., et al. (2012). DSENT-A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling. In International Symposium on Networks-on-Chip.",
      "_id": "2437752"
    }
  ],
  "383028": [
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>IEEE Trans. on Computers</em>, vol. 57, no. 9, 2008.",
      "_id": "3427704"
    },
    {
      "text": "A. Joshi et al., \"Silicon-photonic clos networks for global on-chip communication\", <em>Proc. Int. Symp. on Networks-on-Chip (NoCS)</em>, 2009.",
      "_id": "3129374"
    }
  ],
  "2280580": [],
  "2280618": [
    {
      "text": "Y Thonnart, P. Vivet, F. Clermidy, \"A fully-asynchronous low-power framework for GALS NOC integration\", DATE 2010.",
      "_id": "3033163"
    },
    {
      "text": "D. Lattard et al., \"A reconfigurable baseband platform based on an asynchronous network-on-chip, ISSCC, Jan. 2008.",
      "_id": "3410475"
    },
    {
      "text": "M.N. Horak, S. Nowick, M. Carlberg, U. Vishkin, \"A low-overhead asynchronous interconnection network for GALS chip multiprocessors\", IEEE TCAD, Vol. 30:4, pp. 494-507, 2011.",
      "_id": "2912709"
    },
    {
      "text": "J. Bainbridge and S. Furber, \"CHAIN: A delay-insensitive chip area interconnect\", IEEE Micro, Vol. 22:5, pp. 16-23, 2002.",
      "_id": "4335208"
    },
    {
      "text": "L. Plana et al., \"A GALS infrastructure for a massively parallel multiprocessor\", IEEE Des. Test Comput., Vol. 24:5, pp. 454-463, 2007.",
      "_id": "3581351"
    },
    {
      "text": "T. Bjerregaard and J. Sparsoe, \"A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip\", in Proc. DATE, Mar. 2005, pp. 1226-1231.",
      "_id": "3994262"
    },
    {
      "text": "R. Dobkin, Y Vishnyakov, E. Friedman, and R. Ginosar, \"An asynchronous router for multiple service levels networks on chip\", ASYNC 2005, pp. 44-53.",
      "_id": "3982565"
    },
    {
      "text": "G. Gill, S.S. Attarde, G. Lacourba, S.M. Nowick, \"A low-latency adaptive asynchronous interconnection network using bi-modal router nodes\", NOCS 2011, pp. 193-200.",
      "_id": "2685962"
    }
  ],
  "2280597": [],
  "2001463": [
    {
      "text": "S. Kumar et al. A network on chip architecture and design methodology. In VLSI. Proc. IEEE Computer Society Annual Symposium on, 2002.",
      "_id": "4383766"
    }
  ],
  "2280601": [
    {
      "text": "E. Rijpkema et al., \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip,\" in Proc. of DATE, pp. 350-355, 2003.",
      "_id": "4258604"
    },
    {
      "text": "M. Koibuchi et al., \"A lightweight fault-tolerant mechanism for network-on-chip\", in Proc. of NOCS, pp. 13-22, 2008.",
      "_id": "3332689"
    },
    {
      "text": "S. Pasricha, Y. Zou, \"A low overhead fault tolerant routing scheme for 3D Networks-on-Chip,\" in Proc. of ISQED, pp. 204-211, 2011.",
      "_id": "2859434"
    },
    {
      "text": "S. Akbari et al., \"AFRA: A low cost high performance reliable routing for 3D mesh NoCs,\" in Proc. of DATE, pp. 332-337, 2012.",
      "_id": "2548258"
    },
    {
      "text": "M. Ebrahimi et al., \"Exploring Partitioning Methods for 3D Networks-on-Chip Utilizing Adaptive Routing Model,\" in Proc. of NOCS, pp. 73-80, 2011.",
      "_id": "2685957"
    }
  ],
  "2280588": [],
  "2280759": [
    {
      "text": "P. Gratz, C. Kim, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Kecker, and D. Burger, \"On-chip interconnection networks of the trips chip,\" IEEE Micro, Vol. 27, no. 5, pp. 41-50, 2007.",
      "_id": "3609760"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, \"A 5-GHz mesh interconnect for a teraflops processor,\" IEEE Micro, Vol. 27, pp. 51-61, Sep.-Oct. 2007.",
      "_id": "3609769"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, \"Express virtual channels: Towards the ideal interconnection fabric,\" in Int'l Symp. on Computer Architecture (ISCA), Jun. 2007.",
      "_id": "3699941"
    },
    {
      "text": "A. Kumar, L.-S. Peh, and N. K. Jha, \"Token flow control,\" in Int'l Symp. on Microarchitecture (MICRO), Nov. 2008.",
      "_id": "3521692"
    },
    {
      "text": "M. Hayenga, N. E. Jerger, and M. Lipasti, \"Scarab: A single cycle adaptive routing and bufferless network,\" in Int'l Symp. on Microarchitecture (MICRO), Dec. 2009.",
      "_id": "3315492"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks,\" in Int'l Symp. on Computer Architecture (ISCA), Jun. 2009.",
      "_id": "3303544"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L.-S. Peh, and V. Stojanovic, \"DSENT - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,\" International Symposium on Networks-on-Chip (NOCS), May 2010.",
      "_id": "2437752"
    },
    {
      "text": "S. Park, T. Krishna, C.-H. O. Chen, B. Daya, A. P. Chandrakasan, and L.-S. Peh, \"Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI,\" ACM/IEEE Design Automation Conference (DAC), June 2012.",
      "_id": "2448673"
    }
  ],
  "2280591": [
    {
      "text": "C.-L. Chou et al, \"FARM: Fault-aware resource management in NoC-based multiprocessor platforms,\" in IEEE Conference on Design, Automation and Test in Europe (DATE), 2011.",
      "_id": "2796963"
    },
    {
      "text": "A. Das et al., \"Reliability-Driven Task Mapping for Lifetime Extension of Networks-on-Chip Based Multiprocessor Systems,\" in IEEE Conference on Design, Automation and Test in Europe (DATE), 2013.",
      "_id": "2280590"
    },
    {
      "text": "J. Hu et al., \"Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints,\" in IEEE Conference on Design, Automation and Test in Europe (DATE), 2004.",
      "_id": "4134703"
    }
  ],
  "2280723": [
    {
      "text": "M. Kim, J. Davis, M. Oskin, and T. Austin, \"Polymorphic On-Chip Networks,\" in Computer Architecture, 2008. ISCA'08. 35th International Symposium on, pp. 101-112, June 2008.",
      "_id": "3509407"
    },
    {
      "text": "L. P. H. Wang and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks,\" in Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on, pp. 105-116, dec. 2003.",
      "_id": "4291892"
    },
    {
      "text": "F. Karim, A. Nguyen, and S. Dey, \"An interconnect architecture for networking systems on chips,\" Micro, IEEE, Vol. 22, pp. 36-45 sep/oct 2002.",
      "_id": "4335232"
    },
    {
      "text": "A. Mandai, S. P. Khatri, and R. N. Mahapatra, \"A fast, source-synchronous ring-based network-on-chip design,\" in DATE, pp. 1489-1494, 2012.",
      "_id": "2548410"
    },
    {
      "text": "W. Dally and B. Towles, \"Route packets, not wires: on-chip interconnection networks,\" in Design Automation Conference, 2001. Proceedings, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "Y Thonnart, P. Vivet, and F. Clermidy, \"A fully-asynchronous low-power framework for GALS NoC integration,\" in Proceedings of the Conference on Design, Automation and Test in Europe, DATE'10, (3001 Leuven, Belgium, Belgium), pp. 33-38, European Design and Automation Association, 2010.",
      "_id": "3033163"
    },
    {
      "text": "M. Horak, S. Nowick, M. Carlberg, and U. Vishkin, \"A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors,\" in Networks-on-Chip (NOCS), 2010 Fourth ACM/IEEE International Symposium on, pp. 43-50, may 2010.",
      "_id": "2912709"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. Keckler, and D. Burger, \"Implementation and Evaluation of On-Chip Network Architectures,\" in Computer Design, 2006. ICCD 2006. International Conference on, pp. 477-484, oct. 2006.",
      "_id": "3855094"
    }
  ],
  "2001397": [
    {
      "text": "Y. Qian, Z. Lu, and W. Dou, \"Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip,\" in Proc. of The 3rd NOCS, pp. 44-53, May 2009.",
      "_id": "3129388"
    },
    {
      "text": "Z. Lu, M. Millberg, A. Jantsch, A. Bruce, P. van der Wolf, and T. Henriksson, \"Flow regulation for on-chip communication,\" in Proc. of DATE 2009, pp. 578-581, April 2009.",
      "_id": "3254856"
    }
  ],
  "2001534": [
    {
      "text": "P. Wettin, et al., \"Energy-Efficient Multicore Chip Design Through Cross-Layer Approach.\" Proc. of DATE, 2013, pp. 725-730.",
      "_id": "2280846"
    },
    {
      "text": "R. Marculescu, et al., \"Out-standing Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives,\" IEEE Trans. CAD of Integr. Circuits Syst., vol. 28, no. 1, 2009, pp. 3-21.",
      "_id": "3215582"
    },
    {
      "text": "U.Y. Ogras and R. Marculescu, \"Application-Specific Network-on-Chip Architecture Customization via Long-Range Link Insertion,\" Proc. of ICCAD, 2005, pp.246-253.",
      "_id": "4013803"
    },
    {
      "text": "U.Y. Ogras and R. Marculescu, \"It's a Small World After All: NoC Performance Optimization via Long-Range Link Inser-tion,\" IEEE Trans. Very Large Scale Integr. Syst., vol. 14, no. 7, 2006, pp. 693-706.",
      "_id": "3810350"
    },
    {
      "text": "S. Deb, et al., \"Design of an Energy Efficient CMOS Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects, \" IEEE Trans. Comput., 2012, pp. 2382-2396.",
      "_id": "2231949"
    },
    {
      "text": "S. Deb, et al., \"Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges,\" IEEE J. Emerg. Sel. Topic Circuits Syst., vol. 2, no. 2, 2012, pp. 228-239.",
      "_id": "2445947"
    },
    {
      "text": "D. Zhao and Y. Wang, \"SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip,\" IEEE Trans. Comput., vol. 57, no. 9, 2008, pp. 1230-1245.",
      "_id": "3427739"
    },
    {
      "text": "A. Ganguly, et al., \"Scalable Hybrid Wireless Network-on-Chip Architectures for Multi-Core Systems,\" IEEE Trans. Comput., vol. 60, no. 10, 2011, pp.1485-1502.",
      "_id": "2755033"
    },
    {
      "text": "A. Ganguly, et al., \"Complex Network Inspired Fault-Tolerant NoC Architectures with Wireless Links,\" Proc. of NOCS, 2011, pp. 169-176.",
      "_id": "2685960"
    },
    {
      "text": "P.P. Pande, et al., \"Performance Evaluation and Design Trade-offs for Network-on-Chip Interconnect Architectures,\" IEEE Trans. Comput., vol. 54, no. 8, 2005, pp. 1025-1040.",
      "_id": "3967217"
    },
    {
      "text": "A. Kumar, L.-S. Peh, and N.K. Jha, \"Token Flow Control,\" Proc. of MICRO, 2008, pp. 342-353.",
      "_id": "3521692"
    }
  ],
  "2001449": [
    {
      "text": "L. Bononi and N. Concer, \"Simulation and analysis of network on chip architectures: ring, spidergon and 2d mesh,\" Proceedings of DATE: Designers' forum, pp. 154-159, 2006.",
      "_id": "3833995"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch, \"The nostrum backbone-A communication protocol stack for networks on chip,\" VLSID'04, pp. 693-696, 2004.",
      "_id": "4195046"
    },
    {
      "text": "A. B. Kahng, B. Li, L. S. Peh, and K. Samadi, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration,\" DATE'09, pp. 423-428, 2009.",
      "_id": "3254807"
    }
  ],
  "2548292": [
    {
      "text": "U. Y. Ogras, J. Hu, and R. Marculescu, Key Research Problems in NoC Design: A Holistic Perspective, Proceedings of the International Conference on Hardware-Software Codesign and System Synthesis, pp. 69-74, September 2005.",
      "_id": "3990722"
    },
    {
      "text": "J. Hu and R. Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the Asia and South Pacific Design Automation Conference, pp. 233-239, January 2003.",
      "_id": "4251109"
    },
    {
      "text": "J. Hu and R. Marculescu, Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures, Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 688 - 693, March 2003.",
      "_id": "4258502"
    },
    {
      "text": "C. Chou and R. Marculescu, Contention-aware application mapping for Network-on-Chip communication architectures, Proceedings of the 26th International Conference on Computer Design, pp.164-169, October 2009.",
      "_id": "3486832"
    },
    {
      "text": "V. Nollet, T. Marescaux, D. Verkest, J. Mignolet, and S. Vernalde, Operating-system controlled network on chip, Proceedings of the 41st Annual Design Automation Conference, pp. 256-259, June 2004.",
      "_id": "4030781"
    }
  ],
  "2548312": [
    {
      "text": "L. Shang, et al., \"Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks,\" in HPCA, Anaheim, CA, 2003.",
      "_id": "4268631"
    },
    {
      "text": "L. Shang, et al., \"Thermal modeling, characterization and management of on-chip networks,\" in IEEE MICRO, 2004, pp. 67-78.",
      "_id": "4178250"
    },
    {
      "text": "B. Towles and W. J. Dally, \"Route packets, not wires: On-chip interconnection networks.,\" presented at the 38th Design Automation Conference (DAC), 2001.",
      "_id": "4445857"
    },
    {
      "text": "H. Wang, et al., \"Power-driven design of router microarchitectures in on-chip networks,\" in IEEE MICRO, 2003.",
      "_id": "4291892"
    },
    {
      "text": "M. Zhang and K. Asanovic, \"Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors,\" in ISCA, 2005, pp. 336-345.",
      "_id": "4031180"
    }
  ],
  "2001418": [
    {
      "text": "A. Ghiribaldi, D. Bertozzi, and S. M. Nowick, \"A transition-signaling bundled data noc switch architecture for cost-effective gals multicore systems,\" in Design, Automation Test in Europe Conference Exhibition (DATE), 2013, 2013, pp. 332-337.",
      "_id": "2280618"
    },
    {
      "text": "F. Feliciian and S. Furber, \"An asynchronous on-chip network router with quality-of-service (qos) support,\" in SOC Conference, 2004. Proceedings. IEEE International, sept. 2004, pp. 274-277.",
      "_id": "4192008"
    }
  ],
  "2548305": [
    {
      "text": "C. Neeb, M. J. Thul, and N. Wehn, \"Network-on-chip-centric approach to interleaving in high throughput channel decoders,\" in IEEE International Symposium on Circuits and Systems, 2005, pp. 1766-1769.",
      "_id": "4032128"
    },
    {
      "text": "H. Moussa, A. Baghdadi, and M. Jezequel, \"Binary De Bruijn onchip network for a flexible multiprocessor LDPC decoder,\" in ACM/IEEE Design Automation Conference, 2008, pp. 429-434.",
      "_id": "3363105"
    }
  ],
  "2280820": [
    {
      "text": "L. Benini, \"Application specific NoC design,\" in Proceedings, ser. DATE '06, 2006.",
      "_id": "3833981"
    },
    {
      "text": "S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. De Micheli, and L. Raffo, \"Designing application-specific networks on chips with floorplan information,\" in ICCAD '06, 2006.",
      "_id": "3854914"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, and G. Konjevod, \"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks,\" in ICCAD '05, 2005.",
      "_id": "4013833"
    }
  ],
  "1413348": [
    {
      "text": "R. Das, S. Narayanasamy, S. K. Satpathy and R. G. Dreslinski, \"Catnap: Energy proportional multiple network-on-chip\", <em>Proc. ISCA</em>, 2013.",
      "_id": "2342596"
    },
    {
      "text": "M. Radetzki, C. Feng, X. Zhao and A. Jantsch, \"Methods for fault tolerance in networks-on-chip\", <em>ACM Computer Survey</em>, 2013.",
      "_id": "2166871"
    },
    {
      "text": "P. Gratz, B. Grot and S. Keckler, \"Regional congestion awareness for load balance in networks-on-chip\", <em>Proc. HPCA</em>, 2008.",
      "_id": "3480596"
    },
    {
      "text": "J. Escamilla, J. Flich and P. Garcia, \"ICARO: Congestion isolation in networks-on-chip\", <em>Proc. NOCS 2014</em>.",
      "_id": "1900866"
    },
    {
      "text": "M. Thottethodi, A. Lebeck and S. Mukherjee, \"Self-tuned congestion control for multiprocessor networks\", <em>Proc. HPCA</em>, 2001.",
      "_id": "4453615"
    }
  ],
  "2001467": [],
  "2280665": [
    {
      "text": "A. B. Kahng, B. Lin and S. Nath, \"Explicit Modeling of Control and Data for Improved NoC Router Estimation\", Proc. DAC, 2012, pp. 392-397.",
      "_id": "2448623"
    }
  ],
  "2001433": [
    {
      "text": "R. Kumar, V. Zyuban, and D. M. Tullsen, \"Interconnections in Multi-Core architectures: Understanding mechanisms, overheads and scaling,\" in Int. Symp. on Computer Architecture, 2005, pp. 408-419.",
      "_id": "4031153"
    },
    {
      "text": "N. D. E. Jerger, L.-S. Peh, and M. H. Lipasti, \"Circuit-switched coherence,\" in Procs of the Int. Symp. on Networks-on-Chip, 2008, pp. 193-202.",
      "_id": "3332688"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore, \"The design and implementation of a low-latency on-chip network,\" in Procs. of the Asia and South Pacific Design Automation Conference, 2006, pp. 164-169.",
      "_id": "3821096"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in Procs of the Int. Symp. on High-Performance Computer Architecture, 2001, pp. 255-.",
      "_id": "4453611"
    }
  ],
  "2280661": [],
  "2001454": [
    {
      "text": "R. Marculescu, U. Ogras, L. Peh, N. Jerger, and Y. Hoskote, \"Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 1, p. 3, 2009.",
      "_id": "3215582"
    },
    {
      "text": "T. Dumitra\u015f, S. Kerner, and R. Marculescu, \"Towards on-chip faulttolerant communication,\" in Proceedings of the 2003 Asia and South Pacific Design Automation Conference, ser. ASP-DAC '03. New York, NY, USA: ACM, 2003, pp. 225-232.",
      "_id": "4251088"
    },
    {
      "text": "M. Pirretti, G. Link, R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. Irwin, \"Fault tolerant algorithms for network-on-chip interconnect,\" in VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on, feb. 2004, pp. 46-51.",
      "_id": "4172514"
    },
    {
      "text": "J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan, and C. Das, \"Design and analysis of an NoC architecture from performance, reliability and energy perspective,\" in Architecture for Networking and Communications Systems, 2005. ANCS 2005. Symposium on, 2005, pp. 173-182.",
      "_id": "3981113"
    },
    {
      "text": "A. Kohler, G. Schley, and M. Radetzki, \"Fault tolerant network on chip switching with graceful performance degradation,\" Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 29, no. 6, pp. 883-896, 2010.",
      "_id": "2995751"
    },
    {
      "text": "J. Diemer and R. Ernst, \"Back Suction: Service Guarantees for Latency-Sensitive On-Chip Networks,\" in The 4th ACM/IEEE International Symposium on Networks-on-Chip, 2010.",
      "_id": "2912705"
    }
  ],
  "2280590": [
    {
      "text": "C.-L. Chou et al, \"FARM: Fault-aware resource management in NoC-based multiprocessor platforms,\" in IEEE Conference on Design, Automation and Test in Europe (DATE), 2011.",
      "_id": "2796963"
    }
  ],
  "2280735": [
    {
      "text": "S. Vangal, et al., \"An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS,\" ISSCC, 2007, pp. 98-99.",
      "_id": "3704101"
    }
  ],
  "2548394": [
    {
      "text": "M. Winter and G.P. Fettweis \"Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.\" Design, Automation & Test in Europe Conference & Exhibition (DATE), Page 1-6, March 2011.",
      "_id": "2797190"
    },
    {
      "text": "D. Wiklund and L. Dake, \"SoCBUS: Switched network on chip for hard real time embedded systems.\" In Proc. Int. Parallel Distrib. Process.Symp., 2003, p. 8.",
      "_id": "4283376"
    },
    {
      "text": "M. Millberg et al. \"Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip.\" In Proc. of DATE, pages 890-895, February 2004.",
      "_id": "4134763"
    },
    {
      "text": "A. Hansson, K. Goossens, and A. Radulescu. \"A Unified Approach to Constrained Mapping and Routing on Network-on-Chip Architectures\". In Proc. of 3rd Int. Conf. on HW/SW Codesign and System Synthesis, pages 75-80, 2005.",
      "_id": "3990703"
    },
    {
      "text": "J. Hu and R. Marculescu. \"Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints.\" In Proc. of DATE, pages 234-239, February 2004.",
      "_id": "4134703"
    }
  ],
  "2001392": [
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip,\" in DATE, 2004.",
      "_id": "4134763"
    },
    {
      "text": "A. Hansson, M. Subburaman, and K. Goossens, \"Aelite: A flit-synchronous network on chip with composable and predictable services,\" in DATE, 2009.",
      "_id": "3254784"
    },
    {
      "text": "J. W. Lee, M. C. Ng, and K. Asanovi, \"Globally synchronized frames for guaranteed quality-of-service in on-chip networks,\" Journal of Parallel and Distributed Computing, vol. 72, no. 11, pp. 1401-1411, 2012.",
      "_id": "3509412"
    },
    {
      "text": "M. Winter and G. Fettweis, \"Guaranteed service virtual channel allocation in NoCs for run-time task scheduling,\" in DATE, 2011.",
      "_id": "2797190"
    },
    {
      "text": "D. Wiklund and D. Liu, \"SoCbus: switched network on chip for hard real time embedded systems,\" in IEEE Parallel and Distributed Processing Symposium, 2003.",
      "_id": "4283376"
    },
    {
      "text": "S. Liu, A. Jantsch, and Z. Lu, \"Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC,\" in DATE,2012.",
      "_id": "2548394"
    },
    {
      "text": "R. Stefan, A. Molnos, A. Ambrose, and K. Goossens, \"A TDM NoC supporting QoS, multicast, and fast connection set-up,\" in DATE, 2012.",
      "_id": "2548496"
    }
  ],
  "2280780": [
    {
      "text": "A. Shacham, K. Bergman, L P. Carloni, \"On the Design of a Photonic Network-on-chip\", NOCS'07: International Symposium on Networks-on-Chip, May 2007.",
      "_id": "3521040"
    },
    {
      "text": "S. Beamer et al., \"Re-Architecting DRAM Memory Systems with Monolithically Integrated Silicon Photonics\", ISCA'10: International Symposium on Computer Architecture, June 2010.",
      "_id": "3083651"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. P. Carloni \"Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors\", IEEE Trans. on Computers, Vol.57, n.9, pp. 1246-1260, September 2008.",
      "_id": "3427704"
    },
    {
      "text": "L. Ramini, D. Bertozzi and L P. Carloni \"Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints\", NOCS'12: International Symposium on Networks-on-Chip, May 2012.",
      "_id": "2437749"
    },
    {
      "text": "D. Ludovici et al., \"Assessing Fat-Tree Topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints\", DATE'09: Conference on Design, Automation and Test in Europe, April 2009.",
      "_id": "3254857"
    },
    {
      "text": "S. Le Beux et al., \"Optical Ring Network-on-Chip (ORNoC): Architecture and Design Methodology\", DATE'11: Conference on Design, Automation and Test in Europe, March 2011.",
      "_id": "2796931"
    }
  ],
  "2548410": [
    {
      "text": "M. Kim, J. Davis, M. Oskin, and T. Austin, \"Polymorphic On-Chip Networks,\" in Computer Architecture, 2008. ISCA '08. 35th International Symposium on, pp. 101-112, june 2008.",
      "_id": "3509407"
    },
    {
      "text": "L. P. H Wang and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks,\" in Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on, pp. 105-116, dec. 2003.",
      "_id": "4291892"
    },
    {
      "text": "F. Karim, A. Nguyen, and S. Dey, \"An interconnect architecture for networking systems on chips,\" Micro, IEEE, vol. 22, pp. 36-45, sep/oct 2002.",
      "_id": "4335232"
    },
    {
      "text": "W. Dally and B. Towles, \"Route packets, not wires: on-chip interconnection networks,\" in Design Automation Conference, 2001. Proceedings, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "Y. Thonnart, P. Vivet, and F. Clermidy, \"A fully-asynchronous low-power framework for GALS NoC integration,\" in Proceedings of the Conference on Design, Automation and Test in Europe, DATE '10, (3001 Leuven, Belgium, Belgium), pp. 33-38, European Design and Automation Association, 2010.",
      "_id": "3033163"
    }
  ],
  "2548466": [
    {
      "text": "L. Benini et al., \"Networks on Chips: A New SoC Paradigm,\" Computer, vol. 35, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "P. P. Pande et al., \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures,\" IEEE Transactions on Computers, vol. 54, pp. 1025-1040, 2005.",
      "_id": "3967217"
    },
    {
      "text": "T. Bjerregaard et al., \"A Survey of Research and Practices of Network-on-Chip,\" ACM Comput. Surv., vol. 38, June 2006.",
      "_id": "3763265"
    },
    {
      "text": "-, \"Power-Aware NoC Reuse on the Testing of Core-Based Systems,\"in Proc. Int. Test Conf, 2003, pp. 612-621.",
      "_id": "4287873"
    }
  ],
  "2280772": [],
  "2280600": [
    {
      "text": "F. Clermidy, D. Darve, D. Dutoit, W. Lafi, P. Vivet, \"3D Embedded multi-core: Some perspectives,\" DATE 2011, pp. 1-6, March 2011.",
      "_id": "2796967"
    },
    {
      "text": "Y. Thonnart, P. Vivet and F. Clermidy, \"A Fully-Asynchronous Low-Power Framework for GALS NoC Integration,\", Proc. of Design And Test in Europe, DATE'10, Dresden, Germany, March 2010.",
      "_id": "3033163"
    }
  ],
  "2548314": [
    {
      "text": "W. J. Dally and B. Towles, Route Packets, Not Wires: On-Chip Interconnection Networks, DAC, 2001.",
      "_id": "4445857"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, H. Amano, and T. Yoshinaga, \"Prediction router: Yet another low latency on-chip router architecture,\" HPCA, 2009.",
      "_id": "3274273"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks\", MICRO-42, 2009.",
      "_id": "3315502"
    }
  ],
  "2280763": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: a new SoC paradigm,\" Computer, 2002.",
      "_id": "4318618"
    },
    {
      "text": "F Moraes et al, \"Hermes: an infrastructure for low area overhead packet-switching networks on chip,\" Integr. VLSI J., 2004.",
      "_id": "4094295"
    }
  ],
  "2548359": [],
  "1413409": [],
  "2548346": [
    {
      "text": "L;Fiorin, Gianluca Palermo, and Cristina Silvano. MPSoCs run-time monitoring through networks-on-chip. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '09). pp. 558-561.",
      "_id": "3254750"
    }
  ],
  "2548274": [
    {
      "text": "R. Marculescu, Y. Ogras, L.-S. Peh, N. D. E. Jerger, and Y. V. Hoskote, \"Outstanding research problems in noc design: System, microarchitecture, and circuit perspectives,\" TCAD, vol. 28, no. 1, pp. 3-21, 2009.",
      "_id": "3215582"
    },
    {
      "text": "J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, and L.-S. Peh, \"Research challenges for on-chip interconnection networks,\" IEEE Micro, vol. 27, no. 5, pp. 96-108, 2007.",
      "_id": "3609787"
    },
    {
      "text": "C. Hernandez, F. Silla, and J. Duato, \"A methodology for the characterization of process variation in noc links,\" in Proc. of DATE, 2010, pp. 685-690.",
      "_id": "3032987"
    },
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, \"Garnet: A detailed on-chip network model inside a full-system simulator,\" 2009, pp. 33-42.",
      "_id": "3307437"
    },
    {
      "text": "B. Li, L.-S. Peh, and P. Patra, \"Impact of process and temperature variations on network-on-chip design exploration,\" in NOCS, 2008, pp. 117-126.",
      "_id": "3332690"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration,\" in DATE, 2009, pp. 423-428.",
      "_id": "3254807"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy- and performance-aware mapping for regular noc architectures,\" TCAD, vol. 24, no. 4, pp. 551-562, 2005.",
      "_id": "3967318"
    },
    {
      "text": "N. Nikitin, S. Chatterjee, J. Cortadella, M. Kishinevsky, and \u00dc. Y. Ogras, \"Physical-aware link allocation and route assignment for chip multiprocessing,\" in NOCS, 2010, pp. 125-134.",
      "_id": "2912719"
    }
  ],
  "2548496": [
    {
      "text": "A. Adriahantenaina et al. SPIN: a scalable, packet switched, on-chip micro-network. In DATE, 2003.",
      "_id": "4258404"
    },
    {
      "text": "L. Benini et al. Networks on chips: a new SoC paradigm. Comp., 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard et al. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In DATE, 2005.",
      "_id": "3994262"
    },
    {
      "text": "E. Bolotin et al. QNoC: QoS architecture and design process for network on chip. Journal of Systems Architecture, 2004.",
      "_id": "4100912"
    },
    {
      "text": "K. Goossens et al. The aethereal network on chip after ten years: Goals, evolution, lessons, and future. In DAC, 2010.",
      "_id": "2932237"
    },
    {
      "text": "A. Hansson and K. Goossens. Trade-offs in the configuration of a network on chip for multiple use-cases. In NOCS, 2007.",
      "_id": "3521027"
    },
    {
      "text": "A. Hansson et al. aelite: A flit-synchronous network on chip with composable and predictable services. In DATE, 2009.",
      "_id": "3254784"
    },
    {
      "text": "A. Hansson et al. CoMPSoC: A template for composable and predictable multi-processor system on chips. TODAES, 2009.",
      "_id": "3221996"
    },
    {
      "text": "M. Millberg et al. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip. In DATE, 2004.",
      "_id": "4134763"
    },
    {
      "text": "S. Murali et al. Mapping and configuration methods for multi-use-case networks on chips. In ASPDAC, 2006.",
      "_id": "3821097"
    },
    {
      "text": "S. Stergiou et al. Xpipes lite: a synthesis oriented design library for networks on chips. In DATE, 2005.",
      "_id": "3994484"
    },
    {
      "text": "P.T. Wolkotte et al. An Energy-Efficient reconfigurable Circuit-Switched Network-on-Chip. In IPDPS, 2005.",
      "_id": "4029938"
    },
    {
      "text": "P.T. Wolkotte et al. An energy-efficient reconfigurable circuit-switched network-on-chip. In IPDPS, 2005.",
      "_id": "4029938"
    },
    {
      "text": "C.A. Zeferino and A.A. Susin. SoCIN: a parametric and scalable network-on-chip. In SBCCI, 2003.",
      "_id": "4298769"
    }
  ],
  "2548455": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: a new soc paradigm,\"Computer, vol. 35, no. 1, pp. 70-78, jan 2002.",
      "_id": "4318618"
    },
    {
      "text": "M.A. Al Faruque, T. Ebi, and J. Henkel, \"Configurable links for runtime adaptive on-chip communication,\" in Design, Automation Test in Europe Conference Exhibition, 2009. DATE '09., april 2009, pp. 256-261.",
      "_id": "3254747"
    },
    {
      "text": "P. Bogdan and R. Marculescu, \"Quantum-like effects in network-on-chip buffers behavior,\" in Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE, june 2007, pp. 266 -267.",
      "_id": "3552805"
    },
    {
      "text": "Jingcao Hu and R. Marculescu, \"Energy- and performance-aware mapping for regular noc architectures,\" Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 24, no. 4, pp. 551-562, april 2005.",
      "_id": "3967318"
    },
    {
      "text": "A. Pullini, F. Angiolini, P. Meloni, D. Atienza, Srinivasan Murali, L. Raffo, G. De Micheli, and L. Benini, \"Noc design and implementation in 65nm technology,\" in Networks-on-Chip, 2007. NOCS 2007. First International Symposium on, may 2007, pp. 273-282.",
      "_id": "3521039"
    }
  ],
  "2280846": [
    {
      "text": "U. Y. Ogras and R. Marculescu, \"It's a small world after all: NoC performance optimization via long-range link insertion,\" IEEE Trans. Very Large Scale Integr. Syst., vol. 14, no. 7, 2006, pp. 693-706.",
      "_id": "3810350"
    },
    {
      "text": "S. Deb, et. al, \"Wireless NoC as interconnection backbone for multicore chips: promises and challenges,\" IEEE J. Emerg. Sel. Topic Circuits Syst., vol. 2, no. 2, 2012, pp. 228-239.",
      "_id": "2445947"
    },
    {
      "text": "U. Ogras, R. Marculescu, D. Marculescu, \"Variation-adaptive feedback control for networks-on-chip with multiple clock domains,\" Proc. Design Automation Conference, 2008, pp. 614-619.",
      "_id": "3363112"
    },
    {
      "text": "A. Ganguly, et al., \"Scalable hybrid wireless network-on-chip architectures for multi-core systems,\" IEEE Trans. on Compt., vol. 60, no. 10, pp. 1485-1502.",
      "_id": "2755033"
    },
    {
      "text": "A. Kumar, et al., \"Token flow control,\" Proc. of the 41 IEEE/ACM International Symposium on Microarchitecture, 2008, pp. 342-353.",
      "_id": "3521692"
    },
    {
      "text": "K. Chang, et al., \"Performance evaluation and design trade-offs for wireless network-on-chip architectures,\" ACM J. Emerg. Technol. Comput. Syst., vol. 8, no. 3, 2012.",
      "_id": "2473602"
    },
    {
      "text": "L. Shang et al., \"Dynamic Voltage scaling with Links for Power Optimization of Interconnection Networks\", Proc. of HPCA, 2003.",
      "_id": "4268631"
    },
    {
      "text": "A. Ganguly, P. Wettin, K. Chang, and P. P. Pande, \"Complex network inspired fault-tolerant NoC architectures with wireless links\", Proc. of ACM/IEEE NOC Symposium, 2011.",
      "_id": "2685960"
    }
  ],
  "2280808": [
    {
      "text": "A. Hansson, M. Subburaman, and K. Goossens, \"aelite: a flit-synchronous network on chip with composable and predictable services,\" in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), 2009, pp. 250-255.",
      "_id": "3254784"
    },
    {
      "text": "M. Schoeberl, F. Brandner, J. Spars\u00f8, and E. Kasapaki, \"A statically scheduled time-division-multiplexed network-on-chip for real-time systems,\" in Proceedings of the 6th International Symposium on Networks-on-Chip (NOCS). Lyngby, Denmark: IEEE, May 2012, pp. 152-160.",
      "_id": "2437751"
    },
    {
      "text": "T. Bjerregaard and J. Spars\u00f8, \"A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip,\" in Proc. Design Automation and Test in Europe (DATE). IEEE Computer Society Press, 2005, pp. 1226-1231.",
      "_id": "3994262"
    },
    {
      "text": "D. Wiklund and D. Liu, \"SoCBUS: Switched network on chip for hard real time embedded systems,\" in Proc. IEEE International Parallel and Distributed Processing Symposium, IPDPS 2003. IEEE Computer Society, 2003, p. 78a.",
      "_id": "4283376"
    },
    {
      "text": "K. Goossens and A. Hansson, \"The aethereal network on chip after ten years: Goals, evolution, lessons, and future,\" in Proc. ACM/IEEE Design Automation Conference (DAC), Jun. 2010, pp. 306-311.",
      "_id": "2932237"
    },
    {
      "text": "A. Hansson, K. Goossens, M. Bekooij, and J. Huisken, \"CoMPSoC: A Template for Composable and Predictable Multi-Processor System on Chips,\" Transactions on Design Automation of Electronic Systems, vol. 14, no. 1, 2009.",
      "_id": "3221996"
    }
  ],
  "2548357": [],
  "2548417": [],
  "2548332": [
    {
      "text": "S. Tang and X. Qiang, \"A multi-core debug platform for NoC-based systems,\" in Proc. ACM/IEEE Design Automation Conference, 2007, pp. 1-6.",
      "_id": "3655163"
    }
  ],
  "2548258": [
    {
      "text": "Y. Hoskote, et al. 2007. A 5-GHz Mesh Interconnect for a Teraflops Processor. IEEE Micro, September, 2007.",
      "_id": "3609769"
    },
    {
      "text": "John Kim. Low-cost router microarchitecture for on-chip networks. In MICRO. ACM, New York, USA, 2009.",
      "_id": "3315502"
    },
    {
      "text": "A. Rahmani, et al. Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures. In NoCs, Pittsburgh, Pennsylvania, May, 2010.",
      "_id": "2685976"
    },
    {
      "text": "D. Fick, et al.A Highly Resilient Routing Algorithm for Fault-Tolerant NoCs. In DATE, 2009.",
      "_id": "3254749"
    }
  ],
  "2280830": [
    {
      "text": "Flich, J.; Mejia, A.; Lopez, P.; Duato, J. \"Region-Based Routing: An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips\". In: NOCS 2007, pp. 183-194.",
      "_id": "3521021"
    },
    {
      "text": "DeOrio, A.; et al. \"A Reliable Routing Architecture and Algorithm for NoCs\". IEEE Transactions on CAD of Integrated Circuits and Systems, v.31(5), 2012, pp. 726-739.",
      "_id": "2502657"
    },
    {
      "text": "Fick, D. et al. \"A Highly Resilient Routing Algorithm for Fault-Tolerant NoCs\". In: DATE 2009, pp. 21-26.",
      "_id": "3254749"
    },
    {
      "text": "Schonwald, T.; et al. \"Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures\". In: Euromicro, 2007, pp. 527-534.",
      "_id": "3656984"
    }
  ],
  "2001234": [],
  "2797162": [
    {
      "text": "S. Stergiou, \"Xpipes Lite: a Synthesis Oriented Design Library for Networks on Chips\", <em>DAC</em>, pp. 559-564, 2005.",
      "_id": "3994484"
    },
    {
      "text": "D. Wentzlaff, \"On-Chip Interconnection Architecture of the Tile Processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 15-31, 2007.",
      "_id": "3609802"
    },
    {
      "text": "V. Bertacco, D. Fick, A. DeOrio, J. Hu, D. Blaauw and D. Sylvester, \"VICIS: A Reliable Network for Unreliable Silicon\", <em>DAC 2009</em>, pp. 812-817.",
      "_id": "3254130"
    },
    {
      "text": "A.M Amory, E. Briao, E. Cota, M. Lubaszewski and F.G. Moraes, \"A Scalable Test Strategy for Network-on-Chip Routers\".",
      "_id": "4036465"
    },
    {
      "text": "B. Vermeulen, J. Delissen and K. Goossens, \"Bringing Communication Networks on a Chip: Test and Verification Implications\", <em>IEEE Communications Magazine</em>, vol. 41, pp. 74-81, 2003.",
      "_id": "4210800"
    },
    {
      "text": "C. Grecu, P. Pande and R. Saleh, \"BIST for Network-on-Chip Interconnect Infrastructures\", <em>VLSI Test Symposium</em>, pp. 6, 2006.",
      "_id": "3909047"
    }
  ],
  "2796985": [
    {
      "text": "V.F. Pavlidis and E.G. Friedman, \"3-D Topologies for Networks-On-Chip\", <em>IEEE Trans. Very Large Scale Integr. (VLSI) Systems</em>, pp. 1081-1090, Oct. 2007.",
      "_id": "3630825"
    },
    {
      "text": "B.S. Feero and P.P. Pande, \"Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation\", <em>IEEE Trans. Comput.</em>, vol. 58, pp. 32-45, Jan. 2009.",
      "_id": "3215392"
    }
  ],
  "2280863": [],
  "2797056": [
    {
      "text": "C.A. Zeferino, M.E. Kreutz and A.A. Susin, \"RASoC: a Router Soft-core for Networks-on-chip\", <em>Proc. of Design Automation and Test in Europe Conference and Exhibition February 2004</em>.",
      "_id": "4134900"
    }
  ],
  "2797023": [
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"QNoC: QoS architecture and design process for network on chip\", <em>Journal of Systems Architecture</em>, vol. 50, no. 2, pp. 105-128, Feb. 2004.",
      "_id": "4100912"
    },
    {
      "text": "A. Mello, L. Tedesco, N. Calazans and F. Moraes, \"Virtual channels in networks on chip: implementation and evaluation on hermes NoC\", <em>Proceedings of the 18th annual symposium on Integrated circuits and system design</em>, pp. 178-183, 2005.",
      "_id": "4051888"
    }
  ],
  "2797190": [
    {
      "text": "L. Benini and G. Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, vol. 45, no. 1, pp. 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "E. Bolotin et al., \"QNoC: QoS Architecture and Design Process for Network-on-Chip\", <em>Systems Architecture</em>, vol. 50, pp. 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "W. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. of DAC</em>, pp. 84-89, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. Hansson and K. Goossens, \"Trade-offs in the Configuration of a Network-on-Chip for Multiple Use-Cases\", <em>Proc. of NOCS</em>, pp. 233-242, May 2007.",
      "_id": "3521027"
    },
    {
      "text": "A. Hansson, K. Goossens and A. Radulescu, \"A Unified Approach to Constrained Mapping and Routing on Network-on-Chip Architectures\", <em>Proc. of 3rd Int. Conf. on HW/SW Codesign and System Synthesis</em>, pp. 75-80, 2005.",
      "_id": "3990703"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints\", <em>Proc. of DATE</em>, pp. 234-239, February 2004.",
      "_id": "4134703"
    },
    {
      "text": "M. Millberg et al., \"Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip\", <em>Proc. of DATE</em>, pp. 890-895, February 2004.",
      "_id": "4134763"
    }
  ],
  "2796913": [],
  "2797201": [
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A survey of research and practices of network-on-chip\", <em>ACM Computing Surveys</em>, vol. 38, no. 1, pp. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan and M. Kan-demir, \"Design and management of 3D chip multiprocessors using Network-in-Memory\", <em>ISCA</em>, pp. 130-141, 2006.",
      "_id": "3874928"
    },
    {
      "text": "B. Feero and P. Pande, \"Networks-on-chip in a three-dimensional environment: A performance evaluation\", <em>IEEE Transactions on Computers</em>, vol. 58, no. 1, pp. 32-45, 2009.",
      "_id": "3215392"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Exploiting the Routing Flexibility for Energy/Performance-Aware Mapping of Regular NoC Architectures\", <em>DATE</em>, pp. 141-155, 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures\", <em>DATE</em>, pp. 896-901, 2004.",
      "_id": "4134772"
    },
    {
      "text": "C. Addo-Quaye, \"Thermal-aware mapping and placement for 3-D NoC designs\", <em>IEEE International SOC Conference</em>, pp. 25-28, 2005.",
      "_id": "4056405"
    },
    {
      "text": "A. Kahng, B. Li, L. Peh and K. Samadi, \"ORION 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>DATE</em>, pp. 423-428, 2009.",
      "_id": "3254807"
    }
  ],
  "2796944": [],
  "2796937": [],
  "2797029": [
    {
      "text": "F. Gilabert, \"Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-Processor Systems-on-Chip\", <em>Proc.ACM/IEEE NoCS</em>, pp. 165-172, 2010.",
      "_id": "2912727"
    },
    {
      "text": "David Fick, \"Vicis: A Reliable Network for Unreliable Silicon\", <em>Proc. ACM/IEEE DAC</em>, pp. 812-817, 2009.",
      "_id": "3254130"
    },
    {
      "text": "D. Fick, \"A highly resilient routing algorithm for fault-tolerant NoCs\", <em>ACM/IEEE DATE</em>, pp. 21-26, 2009.",
      "_id": "3254749"
    },
    {
      "text": "S. Rodrigo, \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", <em>ACM/IEEE NoCS</em>, pp. 25-32, 2010.",
      "_id": "2912723"
    },
    {
      "text": "J. Flich, \"An efficient Implementation of Distributed Routing Algorithms for NoCs\", <em>Proc. ACM/IEEE NoCS</em>, pp. 87-96, 2008.",
      "_id": "3332681"
    },
    {
      "text": "T. Bjerregaard, \"A survey of research and practices of network-on-chip\", <em>ACM Computer Survey</em>, vol. 38, no. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "A. Mello, \"Virtual Channels in Networks-on-Chip: Implementation and Evaluation on Hermes NoC\", <em>ACM/IEEE SBCCI</em>, pp. 178-183, 2005.",
      "_id": "4051888"
    },
    {
      "text": "Young Jin, \"Virtual channels vs. multiple physical networks: a comparative analysis\", <em>Proc. ACM/IEEE DAC</em>, pp. 162-165, 2010.",
      "_id": "2932356"
    },
    {
      "text": "L.-S. Peh, \"GARNET: A detailed on-chip network model inside a full-system simulator\", <em>Proc. IEEE ISPASS</em>, pp. 33-42, 2009.",
      "_id": "3307437"
    }
  ],
  "2796908": [
    {
      "text": "A. Kahng et al., \"ORION 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>DATE</em>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "S. Manolache, P. Eles and Z. Peng, \"Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC\", <em>DAC</em>, pp. 266-269, 2005.",
      "_id": "3891518"
    }
  ],
  "2796931": [
    {
      "text": "J. MarkCianchetti, Joseph C. Kerekes and H. Albonesi, \"Phast-lane: a Rapid Transit Optical Routing Network\", <em>Proceedings of the 36th International Symposium on Computer Architecture</em>, pp. 441-450, 2009.",
      "_id": "3303528"
    },
    {
      "text": "Huaxi Gu, Jiang Xu and Wei Zhang, \"A Low-Power fat Tree-Based Optical Network-on-Chip for Multiprocessor System-on-Chip\", <em>Proceedings of the conference on Design Automation and Test in Europe</em>, pp. 3-8, 2009.",
      "_id": "3254778"
    },
    {
      "text": "Ajay Joshi, Christopher Batten, Yong-Jin Kwon, Scott Beamer, Imran Shamim, Krste Asanovic, et al., \"Silicon-Photonic Clos Networks for Global on-Chip Communication\", <em>Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip</em>, pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "Yan Pan, J. Kim and G. Memik, \"FlexiShare: Channel Sharing for an Energy-Efficient Nanophotonic Crossbar\", <em>Proceedings of the 16th IEEE International Symposium on High Performance Computer Architecture</em>, pp. 1-12, January 2010.",
      "_id": "3050669"
    },
    {
      "text": "Yan Pan, Prabhat Kumar, John Kim, Gokhan Memik, Yu Zhang and Alok Choudhary, \"Firefly: Illuminating Future Network-on-Chip with Nanophotonics\", <em>Proceedings of the 36th annual International Symposium on Computer Architecture</em>, pp. 429-440, 2009.",
      "_id": "3303547"
    },
    {
      "text": "Assaf Shacham, Keren Bergman and P. LucaCarloni, \"Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors\", <em>IEEE Transactions on Computers</em>, vol. 57, pp. 1246-1260, September 2008.",
      "_id": "3427704"
    }
  ],
  "2797125": [
    {
      "text": "J.-P. Diguet, S. Evain, R. Vaslin, G. Gogniat and E. Juin, \"NOC-centric Security of Reconfigurable SoC\", <em>NOCS '07: Proceedings of the First International Symposium on Networks-on-Chip</em>, pp. 223-232, 2007.",
      "_id": "3521019"
    },
    {
      "text": "L. Fiorin, G. Palermo, S. Lukovic, V. Catalano and C. Silvano, \"Secure Memory Accesses on Networks-on-Chip\", <em>IEEE Trans. Comput.</em>, vol. 57, no. 9, pp. 1216-1229, 2008.",
      "_id": "3427639"
    },
    {
      "text": "I. M. Panades, A. Greiner and A. Sheibanyrad, \"A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach\", <em>2006 First International Conference on Nano-Networks (Nano-Net)</em>.",
      "_id": "3889739"
    }
  ],
  "2797167": [],
  "2797015": [
    {
      "text": "Y. Pan, \"Firefly: Illuminating future network-on-chip with nanophotonics\", <em>Proceedings of the International Symposium on Computer Architecture. 2009</em>.",
      "_id": "3303547"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>IEEE Transactions on Computers</em>, vol. 57, no. 9, pp. 1246-1260, 2008.",
      "_id": "3427704"
    },
    {
      "text": "M. Petracca, B. G. Lee, K. Bergman and L. Carloni, \"Design exploration of optical interconnection networks for chip multiprocessors\", <em>16th IEEE Symposium on High Performance Interconnects Aug 2008</em>.",
      "_id": "3480526"
    },
    {
      "text": "J. Chan, \"Phoenixsim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks\", <em>DATE: Design Automation and Test in Europe</em>, Mar. 2010.",
      "_id": "3032908"
    }
  ],
  "2796905": [],
  "3032908": [
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>IEEE Trans. on Comput.</em>, vol. 57, no. 9, pp. 12A6-1260, Sep. 2008.",
      "_id": "3427704"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"On the design of a photonic network-on-chip\", <em>Symp. on Networks-on-Chip</em>, pp. 53-64, May 2007.",
      "_id": "3521040"
    }
  ],
  "3033004": [
    {
      "text": "D. Lattard et al., \"A Reconfigurable Baseband Platform Based on an Asynchronous Network-on-Chip\", <em>Journal of Solid-State Circuits (JSSC)</em>, vol. 43, pp. 223-235, Jan. 2008.",
      "_id": "3410475"
    },
    {
      "text": "F. Clermidy, R. Lemaire, Y. Thonnart and P. Vivet, \"A Communication and Configuration Controller for NoC based Reconfigurable Data Flow Architecture\", <em>ACMI IEEE Symp. on Networks-on-Chip (NoCS \u201809)</em>, pp. 153-162, May 2009.",
      "_id": "3129362"
    }
  ],
  "3032987": [
    {
      "text": "A. Pullini et al., \"NoC Design and Implementation in 65nm Technology\".",
      "_id": "3521039"
    },
    {
      "text": "Y. Hoskote et al., \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", <em>IEEE Micro Magazine</em>, pp. 51-61, Sept-Oct. 2007.",
      "_id": "3609769"
    },
    {
      "text": "R. Kumar et al., \"Interconnections in multi-core architectures: Understanding mechanisms overheads and scaling\", <em>ISCA</em>, June 2005.",
      "_id": "4031153"
    },
    {
      "text": "J.D. Owens et al., \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, 2007.",
      "_id": "3609787"
    },
    {
      "text": "D. Ludovici et al., \"Assessing Fat-Tree Topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints\", <em>DATE 2009</em>.",
      "_id": "3254857"
    }
  ],
  "3033001": [
    {
      "text": "Z. Lu, M. Millberg, A. Jantsch, A. Bruce, P. van der Wolf and T. Henriksson, \"Flow Regulation for On-Chip Communication\", <em>Proceedings of the Design Automation and Test in Europe Conference (DATE)</em>, April 2009.",
      "_id": "3254856"
    }
  ],
  "2280855": [],
  "2797106": [],
  "3033058": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proceedings of the 38th Design Automation Conference</em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proceedings of the 38th Design Automation Conference</em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "Dennis Abts et al., \"Achieving predictable performance through better memory controller placement in many-core cmps\", <em>The 36th International Symposium on Computer Architecture</em>, pp. 451-461, June 2009.",
      "_id": "3303522"
    }
  ],
  "3033086": [
    {
      "text": "David Fick et al., \"Vicis: A reliable network for unreliable silicon\", <em>DAC'09</em>, July 2009.",
      "_id": "3254130"
    }
  ],
  "3033031": [],
  "3033163": [
    {
      "text": "M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi and L. Benini, \"Xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture for Multi-Processor SoCs\", <em>Proceedings of the IEEE International Conference on Computer Design (ICCD'03)</em>, pp. 536, 2003.",
      "_id": "2575625"
    },
    {
      "text": "R. Dobkin, V. Vishnyakov, E. Friedman and R. Ginosar, \"An Asynchronous Router for Multiple Service Levels Networks on Chip\", <em>Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'05)</em>, pp. 44-53, march 2005.",
      "_id": "3982565"
    },
    {
      "text": "T. Bjerregaard and J. Sparso, \"A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip\", <em>Proceedings of the IEEE Design Automation and Test in Europe Conference (DATE'05)</em>, pp. 1226-1231, march 2005.",
      "_id": "3994262"
    }
  ],
  "3033010": [
    {
      "text": "D. Abts, N. Enright Jerger, J. Kim, D. Gibson and M. Lipasti, \"Achieving predictable performance through better memory controller placement in many-core CMPs\", <em>Proceedings of ISCA</em>, June 2009.",
      "_id": "3303522"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh and K. Samadi, \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration\", <em>Proceedings of Design and Test in Europe</em>, April 2009.",
      "_id": "3254807"
    },
    {
      "text": "L.-S. Peh and W. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>Proceedings of HPCA</em>, pp. 255-266, January 2001.",
      "_id": "4453611"
    }
  ],
  "2548321": [
    {
      "text": "D. Wu, B.M. Al Hashimi, M.T. Schmitz, \"Improving routing efficiency for network-on-chip through contention-aware input selection\", in proceedings of ASPDAC, pp. 36-41, 2006.",
      "_id": "3821154"
    },
    {
      "text": "M. Daneshtalab, et al., \"A Low-Latency and Memory-Efficient On-Chip Network,\" in Proceedings of 4th ACM/IEEE NOCS, 2010, France.",
      "_id": "2912704"
    },
    {
      "text": "J.C. Hu, R. Marculescu, \"DyAD - smart routing for networks-on-chip\", in proceedings of DAC, pp. 260-263, 2004.",
      "_id": "4030729"
    },
    {
      "text": "M. Li, Q. Zeng, W. Jone, \"DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip\", in proceedings of DAC, pp. 849-852, 2006.",
      "_id": "3731662"
    },
    {
      "text": "P. Gratz, et al., \"Regional Congestion Awareness for Load Balance in Networks-on-Chip\", in proceedings of HPCA, pp. 203-214, 2008.",
      "_id": "3480596"
    },
    {
      "text": "S. Ma, N.E. Jerger, and Z. Wang, \"DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip\", in proceedings of ISCA, 2011, pp.413-424.",
      "_id": "2854947"
    }
  ],
  "3032892": [
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"QNoC: QoS Architecture and Design Process for Network on Chip\", <em>Journal of Systems Architecture</em>, vol. 50, pp. 105-128, February 2004.",
      "_id": "4100912"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"Cost Considerations in Network on Chip\", <em>Integration - the VLSI Journal</em>, vol. 38, pp. 19-42, 2004.",
      "_id": "4094282"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-Aware Mapping for Tile-Based NoC Architectures Under Performance Constraints\", <em>Proc. Asia South Pacific design automation (ASP-DAC)</em>, pp. 233-239, 2003.",
      "_id": "4251109"
    },
    {
      "text": "S. Murali and G. De, \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\", <em>Proc. Design Automation and Test in Europe Conference (DATE)</em>, pp. 896-901, 2004.",
      "_id": "4134772"
    },
    {
      "text": "C. Marcon, N. Calazans, F. Moraes, A. Susin, I. Reis and F. Hessel, \"Exploring NoC Mapping Strategies: an Energy and Timing Aware Technique\", <em>Proc. Design Automation and Test in Europe Conference (DATE)</em>, pp. 502-507, 2005.",
      "_id": "3994412"
    },
    {
      "text": "G. Ascia, V. Catania and M. Palesi, \"Multi-Objective Mapping for Mesh-Based NoC Architectures\", <em>Proc. International conference on hardware/software co-design and system synthesis</em>, pp. 182-187, 2004.",
      "_id": "4131651"
    },
    {
      "text": "K. Srinivasan and K.S. Chatha, \"A Technique for Low Energy Mapping and Routing in Network-on-Chip Architectures\", <em>Proc. Low Power Electronics and Design 2005</em>, pp. 387-392.",
      "_id": "4033916"
    },
    {
      "text": "A. Hansson, K. Goossens and A. Radulescu, \"A Unified Approach to Constrained Mapping and Routing on Network-on-Chip Architectures\", <em>Proc. International conference on Hardware/software co-design and system synthesis (CODES ISSS)</em>, pp. 75-80, 2005.",
      "_id": "3990703"
    },
    {
      "text": "K. Goossens, J. Dielissen, O. P. Gangwal, S. G. Pestana, A. Radulescu and E. Rijpkema, \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SoC Design and Verification\", <em>Proc. Design Automation and Test in Europe Conference (DATE)</em>, pp. 1182-1187, 2005.",
      "_id": "3994326"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens and G. De, \"Mapping and Configuration Methods for Multi-Use-Case Networks on Chips\", <em>Proc. Asia South Pacific design automation</em>, pp. 146-151, 2006.",
      "_id": "3821097"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens and G. De, \"A Methodology for Mapping Multiple use-cases onto Networks on Chips\", <em>Proc. Design Automation and Test in Europe Conference (DATE) 2006</em>, pp. 118-123.",
      "_id": "3834141"
    },
    {
      "text": "R. Gindin, I. Cidon and I. Keidar, \"NoC-Based FPGA: Architecture and Routing\", <em>First International Symposium on Networks-on-Chip (NOCS)</em>, pp. 253-264, 2007.",
      "_id": "3521022"
    }
  ],
  "2796963": [],
  "2796967": [
    {
      "text": "Y. Thonnart, P. Vivet and F. Clermidy, \"A Fully-Asynchronous Low-Power Framework for GALS NoC Integration\", <em>Proc. of Design And Test in Europe DATE\u2019 10 March 2010</em>.",
      "_id": "3033163"
    },
    {
      "text": "E. Beign\u00e9, F. Clermidy, J. Durupt, H. Lhermet, S. Miermont, Y. Thonnart, et al., \"An Asynchronous Power Aware and Adaptive NoC based Circuit\", <em>IEEE Journal Of Solid State Circuits</em>, vol. 44, pp. 1167-1177, April 2009.",
      "_id": "3196541"
    }
  ],
  "2797059": [
    {
      "text": "Y. Thonnart, P. Vivet and F. Clermidy, \"A Fully-Asynchronous Low-Power Framework for GALS NoC Integration\", <em>IEEE International Conference on Design Automation and Test in Europe Mars 2010</em>.",
      "_id": "3033163"
    }
  ],
  "3032866": [],
  "3032962": [
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, et al., \"An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS\", <em>Proceeding of International Solid-State Circuit Conference</em>, pp. 98-99, 2007.",
      "_id": "3704101"
    },
    {
      "text": "B. Towles and W. Dally, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proceeding of Design Automation Conference</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Briere, L. Carrel, T. Michalke, F. Mieyeville, I. O'Connor and F. Gaffiot, \"Design and Behavioral Modeling Tools for Optical Network-on-Chip\", <em>Proceeding of Design Automation and Test in Europe Conference and Exihibition</em>, pp. 738-739, 2004.",
      "_id": "4134618"
    },
    {
      "text": "H. Gu, Xu and W. Zhang, \"A Low-Power Fat Tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip\", <em>Proceeding of Design Automation and Test in Europe Conference and Exihibition</em>, pp. 3-8, 2009.",
      "_id": "3254778"
    }
  ],
  "3033142": [
    {
      "text": "J. Hu et al., \"Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular N oC Architectures\", <em>Proc. DATE</em>, March 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali and G. De Micheli, \"SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs\", <em>Proc. DAC 2004</em>.",
      "_id": "4134087"
    },
    {
      "text": "K. Srinivasan et al., \"A low complexity heuristic for design of custom network-on-chip architectures\", <em>Proc. DATE 06</em>, pp. 130-135.",
      "_id": "3834212"
    },
    {
      "text": "S. Murali et al., \"Designing Application-Specific Networks on Chips with Floorplan Information\" in , ICCAD, pp. 355-362, 2006.",
      "_id": "3854914"
    },
    {
      "text": "Palesi et al., \"Design of bandwidth aware and congestion avoiding efficient routing algorithms for Networks-on-Chip Platforms\", <em>Proc. Intl. Symp. on Networks-on-Chip</em>, 2008.",
      "_id": "3332695"
    },
    {
      "text": "A. B. Kahng et al., \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration\", <em>Proc. DATE 2009</em>.",
      "_id": "3254807"
    },
    {
      "text": "S. Murali et al., \"Synthesis of Networks on Chips for 3D Systems on Chips\", <em>ASPDAC 2009</em>, pp. 242-247.",
      "_id": "3236157"
    }
  ],
  "3032914": [
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A survey of research and practices of network-on-chip\", <em>ACM Comp. Surveys</em>, vol. 38, no. 1, pp. 1-51, Mar. 2006.",
      "_id": "3763265"
    },
    {
      "text": "J. D. Owens, W. J. Dally et al., \"Research challenges for on-chip interconnection networks\", <em>IEEE MICRO</em>, vol. 27, no. 5, pp. 96-108, Oct. 2007.",
      "_id": "3609787"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl et al., \"An 80-tile 1.28tflops network-on-chip in 65nm cmos\", <em>Int'l Solid-State Circuits Conf. (ISSCC07) Digest of Technical Papers</em>, pp. 98-100, Feb. 2007.",
      "_id": "3704101"
    },
    {
      "text": "P. Pande, C. Grecu, M. Jones, A. Ivanov and R. Saleh, \"Performance evaluation and design trade-offs for network-on-chip interconnect architectures\", <em>IEEE Trans. on Computer</em>, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.",
      "_id": "3967217"
    }
  ],
  "3033067": [
    {
      "text": "I.M. Panades, F. Clermidy, P. Vivet and A. Greiner, \"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture\", <em>Int. Symp. on Networks-on-Chip</em>, pp. 139-148, 2008.",
      "_id": "3332696"
    },
    {
      "text": "D. Ludovici, A. Strano, D. Bertozzi, L. Benini and G.N. Gaydadjiev, \"Comparing Tightly and Loosely Coupled Mesochronous Synchronizers in a NoC Switch Architecture\", <em>Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip</em>, pp. 244-249, 2009.",
      "_id": "3129383"
    },
    {
      "text": "D. Ludovici, F. Gilabert, S. Medardoni, C.G. Requena, M.E. G6mez, P. L6pez, et al., \"Assessing Fat-Tree Topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints\", <em>Proc. of DATE</em>, pp. 562-565, 2009.",
      "_id": "3254857"
    },
    {
      "text": "A. Pullini, F. Angiolini, D. Bertozzi and L. Benini, \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", <em>Proceedings of 18th Annual Symposium on Integrated Circuits and System Design (SBCCI) 2005</em>, pp. 224-229, Sep 4-7, 2005.",
      "_id": "4051898"
    },
    {
      "text": "S. Vangal et al., \"An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS\", <em>IEEE Journal of Solid-State Circuits</em>, vol. 43, no. 1, pp. 29-41, 2008.",
      "_id": "3410591"
    },
    {
      "text": "S. Stergiou et al., \"Xpipes Lite: a Synthesis Oriented Design Library for Networks on Chips\", <em>DAC</em>, pp. 559-564, 2005.",
      "_id": "3994484"
    },
    {
      "text": "E. Beigne, F. Clermidy, S. Miermont and P. Vivet, \"Dynamic Voltage and Frequency Scaling Architecture for Units integration within a GALS NoC\", <em>Proc. of Int. Svmn. on Networks-on-Chip</em>, pp. 129-138, 2008.",
      "_id": "3332678"
    },
    {
      "text": "U.Y. Ogras, R. MarculesCli, P. Choudhary and D. Marculescu, \"Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip\", <em>Proc. IEEE/ACM Design Automation Conf.</em>, pp. 110-115, 2007.",
      "_id": "3552909"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard and M. Renaudin, \"An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework\", <em>Proc. of the 11th IEEE Int. Symp. on Asynchronous Circuits and Systems</em>, pp. 54-63, 2005.",
      "_id": "3982562"
    },
    {
      "text": "E. Beigne and P. Vivet, \"Design of on-chip and off-chip interfaces for a GALS NoC architecture\", <em>Proc. of the 12th IEEE Int. Symp. on Asynchronous Circuits and Systems</em>, pp. 172, 2006.",
      "_id": "3821449"
    },
    {
      "text": "A. Tran, D. Truong and B. Baas, \"A GALS Many-Core Heterogeneous DSP Platform with source-Synchronous On-Chip Interconnection Network\", <em>Proc. of Int. Symp. on Networks-on-Chip</em>, 2009.",
      "_id": "3129392"
    }
  ],
  "3033170": [
    {
      "text": "S. Madduri et al., \"A monitor interconnect and support subsystem for multicore processors\", <em>Proc. of the IEEE/ACM Design Automation and Test in Europe Conference Nice France</em>, pp. 761-766, 2009.",
      "_id": "3254859"
    }
  ],
  "3254749": [
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computer Survey, 38(1), 2006.",
      "_id": "3763265"
    },
    {
      "text": "S. R. Vangal et al. An 80-tile sub-100w teraflops processor in 65-nm cmos. IEEE Journal of Solid-State Circuits, 2008.",
      "_id": "3410591"
    }
  ],
  "3032921": [
    {
      "text": "N. Dutt, \"Memory-aware noc exploration and design\", <em>Proc. DATE</em>, 2008.",
      "_id": "3464965"
    },
    {
      "text": "D. Kim, K. Kim, J.- Y. Kim, S.-J. Lee and H.-J. Yoo, \"Solutions for real chip implementation issues of noc and their application to memory-centric noc\", <em>Proc. NOCS</em>, pp. 472-477, 2007.",
      "_id": "3521029"
    },
    {
      "text": "G. Chen, F. Li, S. Son and M. Kandemir, \"Application mapping for chip multiprocessors\", <em>Proc. DAC</em>, pp. 620-625, 2008.",
      "_id": "3362996"
    }
  ],
  "3254778": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chip: A new paradigm for systems on chip design\", Design, Automation and Test in Europe Conference and Exhibition, 2002.",
      "_id": "4358267"
    },
    {
      "text": "M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, \"Addressing the system-on-a-chip interconnect woes through communication-based design\", Design Automation Conference, 2001.",
      "_id": "4445955"
    },
    {
      "text": "W. Dally, B. Towles, \"Route packets, not wires: On-chip interconnection networks\", Design Automation Conference, 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Kumar, A. Jantsch, J.P. Soininen, M. Forsell, M. Millberg, J. \u00d6berg, K. Tiensyrj\u00e4, and A. Hemani, \"A network on chip architecture and design methodology\", IEEE Computer Society Annual Symposium on VLSI, 2002.",
      "_id": "4383766"
    },
    {
      "text": "A. Shacham, B.G. Lee, A. Biberman, K. Bergman, L.P. Carloni, \"Photonic NoC for DMA Communications in Chip Multiprocessors\", Hot Interconnects, 2007.",
      "_id": "3671861"
    },
    {
      "text": "M. Briere, B. Girodias, et al, \"System Level Assessment of an Optical NoC in an MPSoC Platform\", Design, Automation & Test in Europe Conference & Exhibition, 2007.",
      "_id": "3654946"
    },
    {
      "text": "A. Shacham, K. Bergman, L. P. Carloni, \"The Case for Low-Power Photonic Networks on Chip,\" in Design Automation Conference 2007, pp. 132-13.",
      "_id": "3552934"
    },
    {
      "text": "A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez, and C. A. Zeferino, \"SPIN: a scalable, packet switched, on-chip micronetwork,\" in Design, Automation and Test in Europe Conference and Exhibition(DATE), 2003, pp. 70-73.",
      "_id": "4258404"
    },
    {
      "text": "P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, \"Performance evaluation and design trade-offs for network-on-chip interconnect architectures,\" IEEE Transactions on Computers, vol. 54, pp. 1025-1040, Aug 2005.",
      "_id": "3967217"
    },
    {
      "text": "J. Kim, C. Nicopoulos, D. Park, R. Das, Yuan Xie, N. Vijaykrishnan, C. Das. \"A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures.\" Proceedings of the Annual International Symposium on Computer Architecture (ISCA), pp. 138-149, June 2007.",
      "_id": "3699939"
    }
  ],
  "3254850": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" in Proceedings of the 38th Design Automation Conference, June 2001, pp. 684-689.",
      "_id": "4445857"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, and G. Konjevod, \"An automated technique for topology and route generation of application specific on-chip interconnection networks,\" in Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design (ICCAD '05). Washington, DC, USA: IEEE Computer Society, 2005, pp. 231-237.",
      "_id": "4013833"
    },
    {
      "text": "W. H. Ho and T. M. Pinkston, \"A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns,\" in The Ninth International Symposium on High-Performance Computer Architecture (HPCA'03), Feb. 2003, p. 377.",
      "_id": "4268612"
    },
    {
      "text": "T. Ahonen, D. A. Siguenza-Tortosa, H. Bin, and J. Nurmi, \"Topology optimization for application-specific networks-on-chip,\" in Proceedings of the 2004 international workshop on System level interconnect prediction (SLIP '04). New York, NY, USA: ACM Press, 2004, pp. 53-60.",
      "_id": "4190713"
    },
    {
      "text": "S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, , and G. D. Micheli, \"Designing application-specific networks on chips with floorplan information,\" in Proceedings of the 2006 International Conference on Computer-Aided Design (ICCAD), 2006, pp. 355-362.",
      "_id": "3854914"
    },
    {
      "text": "M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, and A. Scandurra, \"Spidergon: a novel on-chip communication network,\" in Proceedings of 2004 International Symposium on System-on-Chip, 2004, pp. 15-.",
      "_id": "4172309"
    },
    {
      "text": "F. Moraes, N. Calazans, A. Mello, L. Moller, and L. Ost, \"Hermes: an infrastructure for low area overhead packet-switching networks on chip,\" Integration, the VLSI Journal, April 2004.",
      "_id": "4094295"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, \"Routing table minimization for irregular mesh nocs,\" in Proceedings of the conference on Design, Automation and Test in Europe, 2007, pp. 942-947.",
      "_id": "3654935"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. V. A. Clouard, and M. Renaudin, \"An asynchronous noc architecture providing low latency service and its multi-level design framework,\" in 11th IEEE International Symposium on Asynchronous Circuits and Systems, 2005, pp. 54-63.",
      "_id": "3982562"
    },
    {
      "text": "J. Flich, A. Mejia, P. Lopez, and J. Duato, \"Region-based routing: An efficient routing mechanism to tackle unreliable hardware in network on chips,\" in NOCS '07: Proceedings of the First International Symposium on Networks-on-Chip. Washington, DC, USA: IEEE Computer Society, 2007, pp. 183-194.",
      "_id": "3521021"
    }
  ],
  "3254802": [],
  "3033207": [
    {
      "text": "L.-S. Peh, N. Agarwal, N. Jha and T. Krishna, \"Garnet: A detailed on-chip network model inside a full-system simulator\", <em>Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, pp. 33-42, 2009.",
      "_id": "3307437"
    }
  ],
  "2797110": [
    {
      "text": "L. Benini and G. DeMicheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Trans. Comput.</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "D. Lattard, E. Beigne, F. Clemidy, Y. Durand, R. Lemaire, P. Vivet, et al., \"A Reconfigurable Baseband Platform Based on an Asynchronous Network-on-Chip\", <em>IEEE J. Solid-State Circuits (JSSC)</em>, vol. 43, no. 1, Jan. 2008.",
      "_id": "3410475"
    },
    {
      "text": "D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester and D. Blaauw, \"A Highly Resilient Routing Algorithm for Fault-Tolerant NoCs\", <em>Proc. Design Automation and Test in Europe 2009</em>, pp. 21-26, 2009.",
      "_id": "3254749"
    }
  ],
  "3254747": [
    {
      "text": "L. Benini and G. D. Micheli. \"Networks on Chips: a new SoC paradigm\". Computer, 35(1):70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. \"Route packets, not wires: on-chip interconnection networks\". DAC'01: Proc. of the 38th Conf. on Design Automation, pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. A. A. Faruque, R. Krist, and J. Henkel. \"ADAM: run-time agent-based distributed application mapping for on-chip communication\". DAC'08: Proc. of the 45th Conf. on Design Auto., pages 760-765, 2008.",
      "_id": "3464350"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. \"A 5-GHz mesh interconnect for a teraflops processor\". Micro, 27(5):51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "S. Murali and G. D. Micheli. \"Bandwidth-Constrained mapping of cores onto NoC architectures\". DATE'04: Proc. of the Design, Automation and Test in Europe Conf., pages 20896-20901, 2004.",
      "_id": "4134772"
    },
    {
      "text": "C. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das. \"ViChaR: a dynamic virtual channel regulator for network-on-chip routers\". MICRO'06: Proc. of the 39th Annual IEEE/ACM Int. Symposium on Microarchitecture, pages 333-346, 2006.",
      "_id": "3887184"
    },
    {
      "text": "U. Y. Ogras and R. Marculescu. \"Application-specific network-on-chip architecture customization via long-range link insertion\". ICCAD'05: Proc. of the 2005 IEEE/ACM Int. Conf. on Computer-aided design, pages 246-253, 2005.",
      "_id": "4013803"
    },
    {
      "text": "J. D. Owens, W. J. Dally, R. Ho, D. N. J. Jayasimha, S. W. Keckler, and L.-S. Peh. Research challenges for on-chip interconnection networks. IEEE Micro, 27(5):96-108, 2007.",
      "_id": "3609787"
    },
    {
      "text": "E. Rijpkema, K. G. W. Goossens, A. R\u01cedulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\". DATE '03: Proc. of the Conf. on Design, Automation and Test in Europe, pages 10350-10355, 2003.",
      "_id": "4258604"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, and A. Agarwal. \"On-Chip interconnection architecture of the tile processor\". IEEE Micro, 27(5):15-31, 2007.",
      "_id": "3609802"
    }
  ],
  "3254784": [
    {
      "text": "I. Miro Panades et al., \"A low cost network-on-chip with guaranteed service well suited to the gals approach,\" in Proc. NANONET, 2006.",
      "_id": "3889739"
    },
    {
      "text": "T. Bjerregaard et al., \"A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method,\" in Proc. DATE, 2007.",
      "_id": "3654933"
    },
    {
      "text": "D. Rostislav et al., \"An asynchronous router for multiple service levels networks on chip,\" in Proc. ASYNC, 2005.",
      "_id": "3982565"
    },
    {
      "text": "E. Beigne et al., \"An asynchronous NOC architecture providing low latency service and its multi-level design framework,\" in Proc. ASYNC, 2005.",
      "_id": "3982562"
    },
    {
      "text": "M. Millberg et al., \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip,\" in Proc. DATE, 2004.",
      "_id": "4134763"
    },
    {
      "text": "S. Stergiou et al., \"Xpipes lite: A synthesis oriented design library for networks on chips,\" in Proc. DATE, 2005.",
      "_id": "3994484"
    },
    {
      "text": "A. Pullini et al., \"Bringing NoCs to 65 nm,\" IEEE Micro, vol. 27, no. 5, 2007.",
      "_id": "3609788"
    },
    {
      "text": "I. Miro Panades and A. Greiner, \"Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in gals architectures,\" in Proc. NOCS, 2007.",
      "_id": "3521038"
    },
    {
      "text": "A. Hansson et al., \"Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip,\" in Proc. DATE, 2007.",
      "_id": "3655013"
    }
  ],
  "2280882": [
    {
      "text": "A. Banerjee, R. Mullins, and S. Moore, \"A Power and Energy Exploration of Network-on-Chip Architectures,\" in NOCS '07. IEEE Computer Society, 2007, pp. 163-172.",
      "_id": "3521011"
    },
    {
      "text": "B. Li, L.-S. Peh, and P. Patra, \"Impact of process and temperature variations on network-on-chip design exploration,\" in NoCS Second ACM/IEEE International Symposium on, 2008, pp. 117-126.",
      "_id": "3332690"
    },
    {
      "text": "U. Ogras, R. Marculescu, and D. Marculescu, \"Variation-adaptive feedback control for networks-on-chip with multiple clock domains,\" in DAC 45th ACM/IEEE, 2008, pp. 614-619.",
      "_id": "3363112"
    },
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, and N. Jha, \"Garnet: A detailed on-chip network model inside a full-system simulator,\" in IEEE Performance Analysis of Systems and Software, ISPASS, 2009.",
      "_id": "3307437"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh, and K. Samadi, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration,\" in DATE '09., 2009, pp. 423-428.",
      "_id": "3254807"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. Brown, and A. Agarwal, \"On-chip interconnection architecture of the tile processor,\" Micro, IEEE, 2007.",
      "_id": "3609802"
    }
  ],
  "3033012": [
    {
      "text": "K. Srinivasan, K. S. Chatha and G. Konjevod, \"Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures\", <em>IEEE Trans. on VLSI</em>, vol. 14, pp. 407-420, Apr. 2006.",
      "_id": "3810372"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha and G. Konjevod, \"An Automated Technique for Topology and Route Generation of Application Specific On-chip Interconnection Networks\", <em>Proc. ICCAD</em>, pp. 231-237, 2005.",
      "_id": "4013833"
    },
    {
      "text": "S. Murail, P. Meloni, F. Angionili, D. Atienza, S. Carta, L. Benini, et al., \"Designing Application-Specific Networks on Chips with Floorplan Information\", <em>Proc. ICCAD</em>, pp. 355-362, 2006.",
      "_id": "3854914"
    },
    {
      "text": "S. Murali and G. De Micheli, \"SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs\", <em>Proc. DAC</em>, pp. 914-919, 2004.",
      "_id": "4134087"
    }
  ],
  "3032959": [
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard and M. Renaudin, \"An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework\", <em>Proceedings of the 11 th IEEE International Symposium on Asynchronous Circuits and Systems: IEEE Computer Society</em>, 2005.",
      "_id": "3982562"
    },
    {
      "text": "S. G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens and O. P. Gangwal, \"Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach\", <em>Proceedings of the conference on Design automation and test in Europe</em>, vol. 2, 2004.",
      "_id": "4134793"
    },
    {
      "text": "A. Sheibanyrad, I. Miro Panades and A. Greiner, \"Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture\" in Design Automation and Test in Europe (DATE), Nice, France:EDA Consortium (IEEE, ACM), pp. 1090-1095, 2007.",
      "_id": "3655145"
    },
    {
      "text": "U. Y. Ogras and R. Marculescu, \"Analytical router modeling for networks-on-chip performance analysis\", pp. 1-6, 2007.",
      "_id": "3655102"
    },
    {
      "text": "E. Salminen, A. Kulmala and T. D. Hamalainen, \"On network-on-chip comparison\", <em>DSD 2007. 10th Euromicro Conference on Digital System Design Architectures Methods and Tools</em>, 2007.",
      "_id": "3656982"
    },
    {
      "text": "E. Salminen, A. Kulmala and T. D. Hamalainen, \"On network-on-chip comparison\", pp. 503-510, 2007.",
      "_id": "3656982"
    }
  ],
  "3254727": [
    {
      "text": "G. de Micheli and L. Benini, \"Networks on chip: A new paradigm for systems on chip design,\" in Proceedings of the conference on Design, automation and test in Europe, 2002.",
      "_id": "4358267"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" in Proceedings of the Design Automation Conference (DAC) 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Bononi and N. Concer, \"Simulation and analysis of network on chip architectures: ring, spidergon and 2d mesh,\" in Design, Automation and Test in Europe (DATE'06).",
      "_id": "3833995"
    },
    {
      "text": "S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. D. Micheli, and L. Raffo, \"Designing application-specific networks on chips with floorplan information,\" in Proceedings of the International Conference on Computer-aided design (ICCAD)'06.",
      "_id": "3854914"
    },
    {
      "text": "A. Hansson and K. Goossens, \"Trade-offs in the configuration of a network on chip for multiple use-cases,\" in Proc. of the Int. Symp. on Networks on Chip (NOCS).",
      "_id": "3521027"
    }
  ],
  "3254830": [
    {
      "text": "E. Rijpkema, et al., \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\", Proc. DATE, 2003.",
      "_id": "4258604"
    }
  ],
  "3254859": [
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A Survey of Research and Practices of Network-on-Chip,\" ACM Computing Surveys, vol. 38, no.1, Mar. 2006",
      "_id": "3763265"
    },
    {
      "text": "F. Moraes, N. Calazans, A. Mello, L. M\u00f6ller, L. Ost, \"HERMES: An infrastructure for low area overhead packet-switching networks on chip,\" Integration: The VLSI Journal, pp. 69-93, Oct. 2004",
      "_id": "4094295"
    },
    {
      "text": "L. Shang; L. Peh; N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks,\" International Symposium on High-Performance Computer Architecture, pp. 91-102, Feb. 2003",
      "_id": "4268631"
    }
  ],
  "3254807": [
    {
      "text": "A. Banerjee, R. Mullins and S. Moore, \"A Power and Energy Exploration of Network-on-Chip Architectures\", Proc. NoCs, 2007, pp. 163-172.",
      "_id": "3521011"
    },
    {
      "text": "N. Banerjee, P. Vellanki and K. S. Chatha, \"A Power and Performance Model for Network-on-Chip Architectures\", Proc. DATE, 2004, pp. 1250-1255.",
      "_id": "4134592"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks\", Proc. DAC, 2001, pp. 684-689.",
      "_id": "4445857"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", IEEE MICRO, 2007, pp. 51-61.",
      "_id": "3609769"
    },
    {
      "text": "A. Kumar, P. Kundu, A. Singh, L.-S. Peh and N. K. Jha, \" A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS\", Proc. ICCD, 2007, pp. 63-70.",
      "_id": "3678172"
    }
  ],
  "3033147": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>DAC</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>IEEE Computers</em>, vol. 35, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "Ch.L. Chou and R. Marculescu, \"User-Aware Dynamic Task Allocation in Networks-on-Chip\", <em>DATE</em>, 2008.",
      "_id": "3464947"
    },
    {
      "text": "E. Beigne et al., \"An Asynchronous NOC Architecture Providing Low Latency Service and its Multi-Level Design Framework\", <em>A SYNC</em>, 2005.",
      "_id": "3982562"
    },
    {
      "text": "R. Dobkin, R Ginosar and I. Cidon, \"QNoC Asynchronous Router with Dynamic Virtual Channel Allocation\", <em>NOCS</em>, 2007.",
      "_id": "3521020"
    },
    {
      "text": "M. Al Faruque and J. Henkel, \"Minimizing Virtual Channel Buffer for Routers in On-Chip Communication Architectures\", <em>DATE</em>, 2008.",
      "_id": "3464977"
    },
    {
      "text": "E. Rijpkema et al., \"Trade Offs in The Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip\", <em>DATE</em>, 2003.",
      "_id": "4258604"
    },
    {
      "text": "E. Bolotin et al., \"QNoC: QoS Architecture and Design Process for Network on Chip\", <em>Systems Architecture</em>, vol. 50, pp. 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "K. Goossens et al., \"Networks on Silicon: Combining Best-Effort and Guaranteed Services\", <em>DATE</em>, 2002.",
      "_id": "4358199"
    },
    {
      "text": "U. K. Ogras et al., \"Variation-Adaptive Feedback Control for Networks-on-Chip with Multiple Clock Domains\", <em>DAC</em>, 2008.",
      "_id": "3363112"
    }
  ],
  "3254806": [
    {
      "text": "K. Lahiri, A. Raghunathan, and S. Dey, \"Design space exploration for optimizing on-chip communication architectures,\" IEEE TCAD, vol.23, no.6, June 2004.",
      "_id": "4113487"
    },
    {
      "text": "J. Hu, U.Y. Ogras, and R. Marculescu, \"System-level buffer allocation for application-specific Networks-on-Chip router design,\" IEEE TCAD, vol.25, no.12, pp.2919-2933, November 2006.",
      "_id": "3803026"
    }
  ],
  "3254750": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SOC Paradigm,\" IEEE Computer, 2002.",
      "_id": "4318618"
    },
    {
      "text": "B. Vermeulen, K. Goossens, and S. Umrani, \"Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip,\" in Proc. of NOCS'08, 2008.",
      "_id": "3332702"
    },
    {
      "text": "S. Tang and Q. Xu, \"A multi-core debug platform for noc-based systems,\" in Proc. of DATE'07, 2007.",
      "_id": "3655163"
    },
    {
      "text": "J. van Den Brand, C. Ciordas, K. Goossens, and T. Basten, \"Congestion-Controlled Best-Effort Communication for Networks-on-Chip, \" in Proc. of DATE '07, 2007.",
      "_id": "3654944"
    },
    {
      "text": "J. P. Diguet, S. Evain, R. Vaslin, G. Gogniat, and E. Juin, \"NoC-centric security of reconfigurable soc,\" in Proc. of NOCS'07, 2007.",
      "_id": "3521019"
    }
  ],
  "3254857": [
    {
      "text": "S. Kumar et al., \" A Network on Chip Architecture and Design Methodology\", IEEE Computer Society Annual Symposium on VLSI, April 2002. pp. 105-112.",
      "_id": "4383766"
    },
    {
      "text": "Rijpkema, E.; Goossens, K.; Radulescu, A., \"Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip\", Design, Automation and Test in Europe (DATE'03), Mar. 2003, pp. 350-355.",
      "_id": "4258604"
    },
    {
      "text": "Antonio Pullini et al., \"Bringing NoCs to 65 nm\", IEEE Micro 27(5): pp.75-85 (2007).",
      "_id": "3609788"
    },
    {
      "text": "A.Adriahantenaina, H.Charlery, A.Greiner, L.Mortiez, C.A.Zeferino, \"SPIN: a Scalable, Packet Switched, On-chip Micro-Network\", DATE'03, Embedded Software Forum, pp.70-73, 2003.",
      "_id": "4258404"
    },
    {
      "text": "Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mara Engracia Gmez, Pedro Lpez, Jos Duato; \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", Int. Network-on-Chip Symp., pp.107-116, 2008.",
      "_id": "3332684"
    },
    {
      "text": "P.P.Pande, C.Grecu, M.Jones, A.Ivanov, R.Saleh; \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures\", IEEE Trans. on Computers, Vol.54, no. 8, 2005.",
      "_id": "3967217"
    },
    {
      "text": "A. Pullini, F. Angiolini, D. Bertozzi, L. Benini, \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", Proceedings of 18th Annual Symposium on Integrated Circuits and System Design (SBCCI) 2005, Florianpolis, Brazil, Sep 4-7, 2005, pp. 224-229.",
      "_id": "4051898"
    },
    {
      "text": "S.Stergiou et al., \"Xpipes Lite: a Synthesis Oriented Design Library for Networks on Chips\", DAC, pp.559-564, 2005.",
      "_id": "3994484"
    }
  ],
  "3033115": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, January 2002.",
      "_id": "4318618"
    }
  ],
  "3254845": [
    {
      "text": "P. Gratz, C. Kim, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Keckler, and D. Burger, \"On-chip interconnection networks of the TRIPS chip,\" IEEE Micro, vol. 27, no. 5, pp. 41-50, Sept. 2007.",
      "_id": "3609760"
    },
    {
      "text": "S. Vangal, et al., \"An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS,\" in Proc. Int. Solid-State Circuits Conf., Feb. 2007, pp. 98-589.",
      "_id": "3704101"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, \"Express virtual channels: towards the ideal interconnection fabric,\" in Proc. Int. Symp. Computer Architecture, June 2007.",
      "_id": "3699941"
    },
    {
      "text": "Z. Lu, M. Liu, and A. Jantsch, \"Layered switching for networks on chip,\" in Proc. Design Automation Conf., June 2007, pp. 122-127.",
      "_id": "3552895"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore, \"Low-latency virtualchannel routers for on-chip networks,\" in Proc. Int. Symp. Computer Architecture, 2004, pp. 188-197.",
      "_id": "4168353"
    },
    {
      "text": "A. Kumar, P. Kundu, A. Singh, L.-S. Peh, and N. Jha, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm cmos,\" in Proc. Int. Conf. on Computer Design, Oct. 2007, pp. 63-70.",
      "_id": "3678172"
    },
    {
      "text": "N. E. Jerger, M. Lipasti, and L.-S. Peh, \"Circuit-switched coherence,\" IEEE Computer Architecture Letters, vol. 6, no. 1, pp. 5-8, 2007.",
      "_id": "3332688"
    },
    {
      "text": "E. Bolotin, Z. Guz, I. Cidon, R. Ginosar, and A. Kolodny, \"The power of priority: NoC based distributed cache coherency,\" in Proc. Int. Symp. Networks-on-Chip, May 2007, pp. 117-126.",
      "_id": "3521012"
    }
  ],
  "3254739": [],
  "3033165": [
    {
      "text": "L. Benini et al., \"Networks on Chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, January 2002.",
      "_id": "4318618"
    }
  ],
  "3254744": [
    {
      "text": "J. Hu and R. Marculescu, \"DyAD-Smart Routing for Networks-on-Chip,\" in Proc. of DAC'04, pp. 260-263, USA.",
      "_id": "4030729"
    }
  ],
  "3254723": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chip: a new paradigm for systems on chip design,\" Proc. DATE 2002, pp. 418-419.",
      "_id": "4358267"
    },
    {
      "text": "C.-L. Chou, R. Marculescu, \"User-aware dynamic task allocation in networks-on-chip,\". Proc. DATE 2008, pp. 1232-1237.",
      "_id": "3464947"
    },
    {
      "text": "S. Murali, et. al.,\"Mapping and configuration methods for multi-use-case networks on chips\" Proc. ASPDAC, pp. 24-27, Jan. 2006.",
      "_id": "3821097"
    }
  ],
  "3254771": [
    {
      "text": "K. Goossens, B. Vermeulen, R. van Steeden, and M. Bennebroek, \"Transaction-based communication-centric debug,\" in Proc. Int'l Symposium on Networks on Chip (NOCS). Washington, DC, USA: IEEE Computer Society, May 2007, pp. 95-106.",
      "_id": "3521023"
    },
    {
      "text": "B. Vermeulen, K. Goossens, and S. Umrani, \"Debugging distributed-shared-memory communication at multiple granularities in networks on chip,\" in Proc. Int'l Symposium on Networks on Chip (NOCS), Apr. 2008, pp. 3-12.",
      "_id": "3332702"
    },
    {
      "text": "A. Hansson and K. Goossens, \"Trade-offs in the configuration of a network on chip for multiple use-cases,\" in Proc. Int'l Symposium on Networks on Chip (NOCS). Washington, DC, USA: IEEE Computer Society, May 2007, pp. 233-242.",
      "_id": "3521027"
    },
    {
      "text": "K. Goossens, J. Dielissen, O. P. Gangwal, S. Gonz\u00e1lez Pestana, A. R\u01cedulescu, and E. Rijpkema, \"A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification,\"in Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE). Washington, DC, USA: IEEE Computer Society, Mar. 2005, pp. 1182-1187.",
      "_id": "3994326"
    }
  ],
  "3033149": [
    {
      "text": "E. Carvalho, N. Calazans and F. Moraes, \"Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs\", <em>Proceedings of the 18th IEEE International Workshop on Rapid System Prototyping</em>, pp. 34-40, May 2007.",
      "_id": "3721846"
    },
    {
      "text": "V. Nollet, T. Marescaux, D. Verkest, J.-Y. Mignolet and S. Vernalde, \"Operating-system controlled Network on Chip\", <em>Proceedings of the 41st Design Automation Conference</em>, pp. 256-259, June 2004.",
      "_id": "4030781"
    }
  ],
  "3254870": [
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch. \"The Nostrum backbone - a communication protocol stack for networks on chip\" Proc. VLSI Design Conf., India (2004)",
      "_id": "4195046"
    }
  ],
  "3254917": [
    {
      "text": "H. G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu, \"On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on- chip approaches,\" ACM Trans. Des. Autom. Electron. Syst., vol. 12, no. 3, pp. 1-20, 2007.",
      "_id": "3628564"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" in Design Automation COnference (DAC) 2001. ACM, 2001.",
      "_id": "4445857"
    },
    {
      "text": "K. Sekar, K. Lahiri, A. Raghunathan, and S. Dey, \"Flexbus: a highperformance system-on-chip communication architecture with a dynamically configurable topology,\" in DAC '05. New York, NY, USA: ACM, 2005, pp. 571-574.",
      "_id": "3891561"
    },
    {
      "text": "C. Bobda and A. Ahmadinia, \"Dynamic interconnection of reconfigurable modules on reconfigurable devices,\" Design & Test of Computers, IEEE, vol. 22, no. 5, pp. 443-451, Sept.-Oct. 2005.",
      "_id": "3933488"
    }
  ],
  "3465014": [],
  "3465057": [
    {
      "text": "L. Benini, and G. D. Micheli, \"Networks on chips: a new SOC paradigm,\" IEEE computer, 35:70-78, Jan 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally, and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" in Proc. Of Design Automation Conference, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. C. Hu, and R. Marculescu, \"DyAD - smart routing for networks-on-chip,\" in Proc. of Design Automation Conference, pp. 260-263, 2004.",
      "_id": "4030729"
    },
    {
      "text": "M. Li, Q.-A. Zeng, and W.-B. Jone, \"DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip,\" in Proc. of Design Automation Conference, pp. 849-852, 2006.",
      "_id": "3731662"
    }
  ],
  "3465145": [
    {
      "text": "L. Benini and G. de Micheli. Networks on chips: A new SoC paradigm. Computer, 12(1):70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. DAC, pages 18-22, 2001.",
      "_id": "4445857"
    },
    {
      "text": "K. Goossens, B. Vermeulen, R. van Steeden, and M. Bennebroek. Transaction-based communication-centric debug. In Proc. NOCS, pages 95-106, 2007.",
      "_id": "3521023"
    },
    {
      "text": "S. Tang and Q. Xu. A Multi-Core Debug Platform for NoC-Based Systems. In Proc. DATE, pages 870-875, 2007.",
      "_id": "3655163"
    }
  ],
  "3464965": [],
  "3654944": [
    {
      "text": "T. Bjerregaard et al. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In Proc. DATE, 2005.",
      "_id": "3994262"
    },
    {
      "text": "K. Goossens et al. A design flow for application-specific Networks on Chip with guaranteed performance to accelerate SoC design and verification. In Proc. DATE, 2005.",
      "_id": "3994326"
    },
    {
      "text": "J. Hu et al. DyAD - smart routing for networks-on-chip. In Proc. DAC, 2004.",
      "_id": "4030729"
    },
    {
      "text": "U. Ogras et al. Prediction-based flow control for network-on-chip traffic. In Proc. DAC, 2006.",
      "_id": "3731694"
    }
  ],
  "3655013": [
    {
      "text": "L. Benini and G. de Micheli. Networks on chips: A new SoC paradigm. IEEE Comp., 35(1), 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In Proc. DAC, 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Gonz\u00e1lez Pestana et al. Cost-performance trade-offs in networks on chip: A simulation-based approach. In Proc. DATE, 2004.",
      "_id": "4134793"
    },
    {
      "text": "K. Goossens et al. A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In Proc. DATE, 2005.",
      "_id": "3994326"
    },
    {
      "text": "A. Hansson et al. A unified approach to constrained mapping and routing on network-on-chip architectures. In Proc. CODES+ISSS, 2005.",
      "_id": "3990703"
    },
    {
      "text": "J. Hu and R. M\u01cerculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In Proc. ASP-DAC, 2003.",
      "_id": "4251109"
    },
    {
      "text": "J. Hu and R. M\u01cerculescu. Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures. In Proc. DATE, 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali et al. Mapping and configuration methods for multi-use-case networks on chips. In Proc. ASP-DAC, 2006.",
      "_id": "3821097"
    },
    {
      "text": "V Nonet et al. Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In Proc. DATE, 2005.",
      "_id": "3994439"
    },
    {
      "text": "E. Rijpkema et al. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proc. Comp, and Dig. Techn., 150(5), 2003.",
      "_id": "4258604"
    },
    {
      "text": "M. Sgroi et al. Addressing the system-on-a-chip interconnect woes through communication-based design. In Proc. DAC, 2001.",
      "_id": "4445955"
    },
    {
      "text": "K. Srinivasan et al. An automated technique for topology and route generation of application specific on-chip interconnection networks. In Proc. ICCAD, 2005.",
      "_id": "4013833"
    }
  ],
  "3654933": [
    {
      "text": "J. Bainbridge and S. Furber. Chain: A delay-insensitive chip area interconnect. IEEE Micro, 22(5): 16-23, October 2002.",
      "_id": "4335208"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin. An asynchronous NOC architecture providing low latency service and its multi-level design framework. In Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2005), pages 54-63. IEEE, 2005.",
      "_id": "3982562"
    },
    {
      "text": "L. Benini and G. D. Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computing Surveys, 38, March 2006.",
      "_id": "3763265"
    },
    {
      "text": "M. MillBerg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In Proceedings of the Design, Automation and Testing in Europe Conference (DATE 2004). IEEE, 2004.",
      "_id": "4134763"
    },
    {
      "text": "M. D. Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini. Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. In Proceedings of the 21st International Conference on Computer Design (ICCD03). IEEE, 2003.",
      "_id": "2575625"
    }
  ],
  "3464960": [
    {
      "text": "M.Coppola et al, Spidergon: a novel on-chip communication network, IEEE SOC 2004",
      "_id": "4172309"
    }
  ],
  "3464977": [
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. \"QNoC: QoS architecture and design process for network on chip\". Journal of Syst. Archit. 50(2-3), pages 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "W. J. Dally and B. Towles. \"Route packets, not wires: on-chip interconnection networks\". DAC'01: Proc. of the 38th conf. on Design automation, pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Henkel, W. Wolf, and S. Chakradhar. \"On-chip networks: A scalable, communication-centric embedded system design paradigm\". VLSID'04: Proc. of the 17th int. conf. on VLSI Design, pages 845-851, 2004.",
      "_id": "4195022"
    },
    {
      "text": "J. Hu and R. Marculescu. \"Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures\". DATE'03: Proc. of the conf. on Design, Automation and Test in Europe, pages 10688-10693, 2003.",
      "_id": "4258502"
    },
    {
      "text": "T. Lei and S. Kumar. \"A two-step genetic algorithm for mapping task graphs to a network on chip architecture\". DSD'03: Proc. of the Euromicro Symposium on Digital Systems Design, pages 180-189, 2003.",
      "_id": "4260444"
    },
    {
      "text": "U. Y. Ogras, J. Hu, and R. Marculescu. \"Key research problems in NoC design: a holistic perspective\". CODES+ISSS'05: Proc. of the 3rd IEEE/ACM/IFIP int. conf. on Hardware/software codesign and system synthesis, pages 69-74, 2005.",
      "_id": "3990722"
    },
    {
      "text": "E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\". DATE'03: Proc. of the conf. on Design, Automation and Test in Europe, pages 10350-10355, 2003.",
      "_id": "4258604"
    },
    {
      "text": "D. Shin and J. Kim. \"Power-aware communication optimization for networks-on-chips with voltage scalable links\". CODES+ISSS'04: Proc. of the 2nd IEEE/ACM/IFIP int. conf. on Hardware/software codesign and system synthesis, pages 170-175, 2004.",
      "_id": "4131686"
    }
  ],
  "3254856": [],
  "3654946": [
    {
      "text": "L. Benini and G. De Micheli, Networks on Chips: A New SoC Paradigm, IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    }
  ],
  "3465065": [],
  "3465094": [
    {
      "text": "A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez, and C. A. Zeferino, \"SPIN: a scalable, packet switched, on-chip micro-network,\" in DATE 2003.",
      "_id": "4258404"
    },
    {
      "text": "D. Wiklund and L. Dake, \"SoCBUS: switched network on chip for hard real time embedded systems,\" in IPDPS 2003.",
      "_id": "4283376"
    },
    {
      "text": "E. Beigne et al, \"An asynchronous NOC architecture providing low latency service and its multi-level design framework,\" in 11th IEEE International Symposium on Asynchronous Circuits and Systems, 2005.",
      "_id": "3982562"
    },
    {
      "text": "A. Pullini et al, \"NoC Design and Implementation in 65nm Technology,\" in Networks-on-Chip, 2007. NOCS 2007. First International Symposium on, 2007, pp. 273-282.",
      "_id": "3521039"
    },
    {
      "text": "L. Kangmin, L. Se-Joong, and Y. Hoi-Jun, \"Low-power network-on-chip for high-performance SoC design,\" IEEE Transactions VLSI Systems, vol. 14, pp. 148-60, 2006.",
      "_id": "3810329"
    }
  ],
  "3655083": [
    {
      "text": "C. Neeb, M.J. Thul, N. When, \"Network-on-Chip-Centric Approach to Interleaving in High Throughput Channel Decoders\", 2005 IEEE International Symposium on Circuits and Systems (ISCAS), pages 1766-1769, Kobe, Japan, May 2005",
      "_id": "4032128"
    }
  ],
  "3254984": [
    {
      "text": "V. Soteriou, Wang Hangsheng, L. Peh, \"A Statistical Traffic Model for On-Chip Interconnection Networks\" 14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2006. Preceedings, pp.104 - 116.",
      "_id": "3885903"
    }
  ],
  "3994246": [],
  "3655113": [
    {
      "text": "A. M. Amory, E. Bri\u00e3o, \u00c9Cota, M. Lubaszewski, F. G. Moraes. A Scalable Test Strategy for Network-on-Chip Routers. Proc. of ITC 2005.",
      "_id": "4036465"
    },
    {
      "text": "B. Vermeulen, J. Dielissen, and K. Goossens. Bringing Communication Networks on a Chip: Test and Verification Implications. IEEE Communications Magazine, vol. 41-9, 2003, pp. 74-81.",
      "_id": "4210800"
    }
  ],
  "3465168": [
    {
      "text": "W. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. Proceedings of the 38th Design Automation Conference (DAC), pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. Keckler, and D. Burger. Implementation and Evaluation of On-Chip Network Architectures. International Conference on Computer Design (ICCD), 2006.",
      "_id": "3855094"
    },
    {
      "text": "J. Hu, U. Ogras, and R. Marculescu. System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 25(12):2919-2933, 2006.",
      "_id": "3803026"
    },
    {
      "text": "U. Ogras, J. Hu, and R. Marculescu. Key research problems in NoC design: a holistic perspective. Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 69-74, 2005.",
      "_id": "3990722"
    },
    {
      "text": "H. Wang, L. Peh, and S. Malik. Power-driven Design of Router Microarchitectures in On-chip Networks. MICRO, 2003.",
      "_id": "4291892"
    }
  ],
  "3465173": [],
  "3254873": [
    {
      "text": "L. Benini, and G. De Micheli. \"Networks on Chip: a New Paradigm for Systems on Chip Design\", in IEEE Computer,35(1), 2002.",
      "_id": "4358267"
    },
    {
      "text": "A. Kumar, et al. \"Express Virtual Channels: Towards the Ideal Interconnection Fabric\", in Proc. of the 34 ISCA, 2007.",
      "_id": "3699941"
    },
    {
      "text": "U. Ogras, et al., \"Application-Specific Network-on-Chip Architecture Customization via Long-Range Link Insertion\", in Proc. of DAC, 2005.",
      "_id": "4013803"
    }
  ],
  "3654979": [
    {
      "text": "L.Benini, G.De Micheli, \"Networks on chips: a new SoC paradigm,\" Computer, 35(1), pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "F.Worm et al., \"A Robust Self-Calibrating Transmission Scheme for On-Chip Networks,\" IEEE Trans. VLSI, 13(1), pp. 126-139, 2005.",
      "_id": "3973908"
    }
  ],
  "3465121": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC Paradigm,\" IEEE Computer, vol. 35, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" The 38th ACM Design Automation Conf., pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid and A. Jantsch, \"Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip,\" Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE'04), pp. 890-895, 2004.",
      "_id": "4134763"
    },
    {
      "text": "F. Karim, A. Nguyen and S. Dey, \"An Interconnect Architecture for Networking Systems on Chips,\" IEEE Micro, vol. 22, issue 5, pp. 36-45, Sept-Oct. 2002.",
      "_id": "4335232"
    },
    {
      "text": "I. M. Panades, A. Greiner and A. Sheibanyrad, \"A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach,\" Proc. the 1st Int'l Conf. and Workshop on Nano-Networks), pp. 1-5, 2006.",
      "_id": "3889739"
    },
    {
      "text": "E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage and E. Waterlander, \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip,\" IEE Proc. Computers and Digital Techniques, vol. 150, no. 5, pp. 294-302, Sep. 2003.",
      "_id": "4258604"
    },
    {
      "text": "J. Bainbridge and S. Furber, \"Chain: A Delay-Insensitive Chip Area Interconnect,\" IEEE Micro, vol. 22, issue 5, pp. 16-23, Sept-Oct. 2002.",
      "_id": "4335208"
    }
  ],
  "3465096": [],
  "3465184": [
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Comput. Surv., 38(1):1-54, 2006.",
      "_id": "3763265"
    },
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. DAC, pp. 18-22, 2001.",
      "_id": "4445857"
    },
    {
      "text": "C. Zeferino and A. Susin. SoCIN: A Parametric and Scalable Network-on-Chip. In Integrated Circuits and Systems Design, pp. 169-174, 2003.",
      "_id": "4298769"
    }
  ],
  "3655016": [
    {
      "text": "A. M. Amory, E. Briao, E. Cotal, M. Lubaszewski, and F. G. Moraes, \"A scalable test strategy for network-on-chip routers,\" in International Test Conference (ITC'05), 2005.",
      "_id": "4036465"
    },
    {
      "text": "C. Grecu, P. Pande, A. Ivanov, and R. Saleh, \"BIST for Network-on-Chip interconnect infrastructures,\" in Proceedings of the 24th IEEE VLSI Test Symposium (VTS'06), 2006.",
      "_id": "3909047"
    }
  ],
  "3465056": [
    {
      "text": "J. Bainbridge and S. Furber. Chain: a delay-insensitive chip area interconnect. IEEE Micro, 22(5):16-23, Sep/Oct 2002.",
      "_id": "4335208"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivetand A. Clouard, and M. Renaudin. An asynchronous noc architecture providing low latency service and its multi-level design framework. In 11th IEEE International Symposium on Asynchronous Circuits and Systems, pages 54-63, 2005.",
      "_id": "3982562"
    },
    {
      "text": "William J. Dally and Brian Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of the 38th Design Automation Conference, pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "Jongman Kim, Chrysostomos Nicopoulos, Dongkook Park, Reetuparna Das, Yuan Xie, N. Vijaykrishnan, Mazin S. Yousif, and Chita R. Das. A novel dimensionally-decomposed router for on-chip communication in 3d architectures. In Proceedings of the 34th International Symposium on Computer Architecture (ISCA), 2007.",
      "_id": "3699939"
    },
    {
      "text": "Kangmin Lee, Se-Joong Lee, and Hoi-Jun Yoo. Low-power network-on-chip for high-performance soc design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(2):148-160, February 2006.",
      "_id": "3810329"
    },
    {
      "text": "Srinivasan Murali, Martijn Coenen, Andrei Radulescu, Kees Goossens, and Giovanni De Micheli. Mapping and configuration methods for multi-use-case networks on chips. In Proceedings of the 2006 conference on Asia South Pacific design automation (ASP-DAC), pages 146-151, New York, NY, USA, 2006. ACM Press.",
      "_id": "3821097"
    },
    {
      "text": "Dobkin Rostislav, Victoria Vishnyakov, Eyal Friedman, and Ran Ginosar. An asynchronous router for multiple service levels networks on chip. In Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, pages 44-53, 2005.",
      "_id": "3982565"
    },
    {
      "text": "Pascal T. Wolkotte, Philip K.F. Holzenspies, and Gerard J.M. Smit. Fast, accurate and detailed noc simulations. In Proceedings of the First International Symposium on Networks-on-Chip (NOCS). IEEE Computer Society, 2007.",
      "_id": "3521045"
    },
    {
      "text": "Cesar Albenes Zeferino and Altamiro Amadeu Susin. SoCIN: A parametric and scalable network-on-chip. In Proceedings of the 16th Symposium on Integrated Circuits and Systems Design (SBCCI03), pages 34-43, 2003.",
      "_id": "4298769"
    }
  ],
  "3254858": [
    {
      "text": "M. Lukasiewycz, M. Gla\u00df, C. Haubelt, J. Teich, R. Regler, and B. Lang. Concurrent Topology and Routing Optimization in Automotive Network Integration. In Proc. of DAC '08, pages 626-629, June 2008.",
      "_id": "3363094"
    }
  ],
  "3994262": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of the 38th Design Automation Conference, pages 684-689. June 2001.",
      "_id": "4445857"
    },
    {
      "text": "T. Felicijan and S. B. Furber. An asynchronous on-chip network router with quality-of-service (QoS) support. In Proceedings IEEE International SOC Conference, pages 274-277. IEEE, 2004.",
      "_id": "4192008"
    },
    {
      "text": "M. MillBerg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In Proceedings of the Design, Automation and Testing in Europe Conference (DATE'04). IEEE, 2004.",
      "_id": "4134763"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In Proceedings of the International Symposium on Computer Architecture (ISCA) 2004. IEEE, 2004.",
      "_id": "4168353"
    },
    {
      "text": "E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J. V. Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In Proceedings of the Design, Automation and Test in Europe Conference (DATE'03), pages 350-355. IEEE, 2003.",
      "_id": "4258604"
    }
  ],
  "3654935": [
    {
      "text": "M. Millberg et al., \"The Nostrum Backbone-A Communication Protocol Stack for Networks on Chip,\" VLSI Design Conf., Jan 2004.",
      "_id": "4195046"
    },
    {
      "text": "S. Kumar et al., \"A Network on Chip Architecture and Design Methodology,\" ISVLSI 2002.",
      "_id": "4383766"
    },
    {
      "text": "Banerjee N. et al. \"A power and performance model for network-on-chip architectures\", DATE 2004.",
      "_id": "4134592"
    },
    {
      "text": "J. Hu, R. Marculescu, \"DyAD - Smart Routing for Networks-on-Chip, \" DAC 2004.",
      "_id": "4030729"
    },
    {
      "text": "J.Henkel, W.Wolf, and S.Chakradhar, \"On Chip Networks: A scalable communication-centric embedded system design paradigm\", in Procedings, VLSI Design 2004",
      "_id": "4195022"
    },
    {
      "text": "K. Srinivasan, at al. \"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks\", ICCAD 2005",
      "_id": "4013833"
    }
  ],
  "3655145": [
    {
      "text": "S. G. Pestana, E. Rijpkema, A. R\u01cedulescu, K. Goossens, O. P. Gangwal, \"Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach\", DATE 2004",
      "_id": "4134793"
    },
    {
      "text": "W. J. Dally, B. Towles, \"Route packets, not wires: on-chip interconnection networks\", DAC 2001",
      "_id": "4445857"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, A. Jantsch, \"Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip\", DATE 2004",
      "_id": "4134763"
    },
    {
      "text": "J. Bainbridge, S. Furber, \"Chain: A Delay-Insensitive Chip Area Interconnect\", IEEE Micro, vol. 22, no. 5, September/October 2002",
      "_id": "4335208"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard, M. Renaudin, \"An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework', ASYNC 2005",
      "_id": "3982562"
    },
    {
      "text": "T. Felicijan, S. B. Furber, \"An Asynchronous On-Chip Network Router with Quality-of-Service (QoS) Support', SOCC 2004",
      "_id": "4192008"
    }
  ],
  "3655050": [],
  "3254958": [],
  "3465070": [
    {
      "text": "F. Worm, P. Ienne, P. Thiran, and G. D. Micheli, \"A Robust Self-Calibrating Transmission Scheme for On-Chip Networks ,\" in IEEE transactions on very large scale integration (VLSI) system,vol.13,no.1, Jan. 2005.",
      "_id": "3973908"
    }
  ],
  "3033175": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proceedings of the Design Automation Conference</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "F. Moraes, N. Calazans, A. Mello, L. Moller and L. Ost, \"Hermes: an infrastructure for low area overhead packet-switching networks on chip\", <em>Integration the VLSI Journal</em>, vol. 38, no. 1, pp. 69-93, 2004.",
      "_id": "4094295"
    }
  ],
  "3655102": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: a new SoC paradigm,\" IEEE Computer, 35(1), Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures,\" IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(4), Apr. 2005.",
      "_id": "3967318"
    },
    {
      "text": "J. Hu, et. al., \"System-level buffer allocation for application-specific networks-on-chip router design,\" IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 25(12), Dec. 2006.",
      "_id": "3803026"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip,\" in Proc. DATE, Feb. 2004.",
      "_id": "4134763"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures,\" in Proc. DATE, March 2004.",
      "_id": "4134772"
    },
    {
      "text": "U. Y. Ogras and R. Marculescu, '\"It's a small world after all': NoC performance optimization via long-range link insertion,\" IEEE Trans. on VLSI, 14(7), 2006.",
      "_id": "3810350"
    },
    {
      "text": "G. Varatkar and R. Marculescu, \"On-Chip traffic modeling and synthesis for MPEG-2 video applications,\" IEEE Trans. on VLSI, 12(1), 2004.",
      "_id": "4119278"
    }
  ],
  "3465035": [
    {
      "text": "S. Vangal, et. al., \"An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS\", Proc. ISSCC, 2007.",
      "_id": "3704101"
    },
    {
      "text": "A. Pullini, et. al., \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", Proc. SBCCI, 2005.",
      "_id": "4051898"
    },
    {
      "text": "E. Nilsson, et. al., \"Load Distribution with the Proximity Congestion Awareness in a Network on Chip\", Proc. DATE, 2003.",
      "_id": "4258571"
    }
  ],
  "3464947": [
    {
      "text": "V. Nollet, et. al, \"Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles,\" Proc. DATE, Germany, March 2005.",
      "_id": "3994439"
    },
    {
      "text": "V. Nollet, T. Marescaux, D. Verkest, \"Operating-system controlled network on chip,\" Proc. DAC, San Diego, CA, June 2004.",
      "_id": "4030781"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chip: a new paradigm for systems on chip design,\" Proc. DATE, pp.418-419, Paris, France, March 2002.",
      "_id": "4358267"
    },
    {
      "text": "S. Murali, et. al, \"A methodology for mapping multiple usecases onto networks on chips,\" Proc. DATE, Munich, Germany, March 2006.",
      "_id": "3834141"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints,\" Proc. DATE, Paris, France, Feb. 2004.",
      "_id": "4134703"
    },
    {
      "text": "D. Wentzlaff, et. al, \"On-Chip Interconnection Architecture of the Tile Processor,\" IEEE Micro, vol. 27, No. 5, 15-31, Sep/Oct., 2007.",
      "_id": "3609802"
    },
    {
      "text": "Y. Hoskote, \"A 5-GHz Mesh Interconnect for a Teraflops Processor,\"IEEE Micro, vol. 27, No. 5, 51-61, Sep/Oct., 2007.",
      "_id": "3609769"
    }
  ],
  "3254927": [],
  "3994326": [
    {
      "text": "E. Bolotin et al. QNoC: QoS architecture and design process for network on chip. J. of Systems Architecture, 50(2-3):105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "J. Chan et al. NoCGEN: a template based reuse methodology for networks on chip architecture. In Proc. Int'l Conference on VLSI Design, 2004.",
      "_id": "4194987"
    },
    {
      "text": "T. Felicijan et al. An asynchronous on-chip network router with quality-of-service (QoS) support. In SoCC, 2004.",
      "_id": "4192008"
    },
    {
      "text": "S. Gonzalez Pestnna, et al. Cost-performance trade-offs in networks on chip: A simulation-based approach. In DATE, 2004.",
      "_id": "4134793"
    },
    {
      "text": "J. Hu et al. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In DATE, 2004.",
      "_id": "4134703"
    },
    {
      "text": "M. Millberg et al. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In DATE, 2004.",
      "_id": "4134763"
    },
    {
      "text": "S. Murali et al. SUNMAP: A tool for automatic topology selection and generation for NOCs. In DAC, 2003.",
      "_id": "4134087"
    },
    {
      "text": "E. Rijpkema et al. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In DATE, 2003.",
      "_id": "4258604"
    }
  ],
  "3994513": [
    {
      "text": "Willian J. Dally and Brian Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Design Automation Conference, pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "K. Goossens, J. van Meerbergen, A. Peeters, and P. Wielage. Networks on Silicon: Combining Best-Effort and Guaranteed Services. In Proceeding of DATE, 2002.",
      "_id": "4358199"
    },
    {
      "text": "E.Rijpkema, K. Goossens, A. Radulescu, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In Proceedings of Design Automation and Test Conference in Europe, March 2003.",
      "_id": "4258604"
    }
  ],
  "3994440": [
    {
      "text": "W. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks, \" In Proc. 38th DAC, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Exploiting the Routing Flexibility for Energy/ Performance Aware Mapping of Regular NoC Architectures, \" In Proc. DATE, March 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali, G. De Micheli, \"SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs, \" In Proc. 41 st DAC. June 2004.",
      "_id": "4134087"
    }
  ],
  "4134711": [
    {
      "text": "L.Benini, G.D.Micheli, \"Networks on Chips: A New SoC Paradigm\", IEEE Computers, pp. 70-78, Jan. 2002",
      "_id": "4318618"
    },
    {
      "text": "E.Rijpkema et al., \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip\",DATE 2003, pp. 350-355, Mar 2003",
      "_id": "4258604"
    },
    {
      "text": "S.Kumar et al., \"A network on chip architecture and design methodology\", ISVLSI 2002, pp.105-112, 2002",
      "_id": "4383766"
    },
    {
      "text": "J.Hu, R.Marculescu,\"Energy-Aware Mapping for Tile-based NOC Architectures Under Performance Constraints\", ASP-DAC 2003",
      "_id": "4251109"
    }
  ],
  "3994484": [
    {
      "text": "L.Benini and G.De Micheli, \"Networks on Chips: A New SoC Paradigm\", IEEE Computers, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "S.Kumar et al., \"A network on chip architecture and design methodology\", ISVLSI 2002, pp. 105-112, Apr 2002.",
      "_id": "4383766"
    },
    {
      "text": "E.Rijpkema et al., \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip\",DATE 2003, pp. 350-355, Mar 2003.",
      "_id": "4258604"
    },
    {
      "text": "M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon, \"Analyzing on-chip communication in a MPSoC environment\", Proc. DATE 2004.",
      "_id": "4134749"
    },
    {
      "text": "M. Dall'Osso et. al, \"xpipes: a Latency Insensitive Para-meterized Network-on-chip Architecture For Multi-Processor SoCs\", pp. 536-539, ICCD 2003.",
      "_id": "2575625"
    },
    {
      "text": "S.Murali, G.De.Micheli, \"Bandwidth Constrained Mapping of Cores onto NoC Architectures\", Proc. DATE 2004.",
      "_id": "4134772"
    },
    {
      "text": "S. Murali, G. De Micheli, \"SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs\", Proc. DAC 2004.",
      "_id": "4134087"
    },
    {
      "text": "W. H. Ho, T. Pinkston, \"'A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns\", International Symposium on High-Performance Computer Architecture, 2003.",
      "_id": "4268612"
    },
    {
      "text": "W.J.Dally, B.Towles, \"Route Packets, not Wires: On-Chip Interconnection Networks\", Design and Automation Conference DAC 2001, pp. 684-689, Jun 2001.",
      "_id": "4445857"
    },
    {
      "text": "D.Wiklund, D.Liu, \"SoCBUS: switched network on chip for hard real time embedded systems\", Proc. International Parallel and Distributed Processing Symposium 2003, pp. 78-85, 2003.",
      "_id": "4283376"
    }
  ],
  "3994503": [],
  "3994439": [],
  "4134772": [
    {
      "text": "L.Benini and G.De Micheli, \"Networks on Chips: A New SoC Paradigm\", IEEE Computers, pp. 70-78, Jan. 2002",
      "_id": "4318618"
    },
    {
      "text": "S.Kumar et al., \"A network on chip architecture and design methodology\", ISVLSI 2002, pp.105-112, 2002",
      "_id": "4383766"
    },
    {
      "text": "E.Rijpkema et al., \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip\",DATE 2003, pp. 350-355, Mar 2003",
      "_id": "4258604"
    },
    {
      "text": "J.Hu, R.Marculescu,\"Energy-Aware Mapping for Tile-based NOC Architectures Under Performance Constraints\", ASP-DAC 2003, Jan 2003",
      "_id": "4251109"
    }
  ],
  "4134749": [
    {
      "text": "L. Benini and G. Micheli. Networks on chips: a new soc paradigm. IEEE Computer, 35(1):70-78, January 2002.",
      "_id": "4318618"
    }
  ],
  "4134618": [],
  "3994487": [
    {
      "text": "P. Poplavko, et al. Task-level timing models for guaranteed performance in multiprocessor networks-on-chip. In CASES'03, p. 63-72. ACM, 2003.",
      "_id": "4253555"
    }
  ],
  "4258502": [
    {
      "text": "W. J. Dally, B. Towles, ?Route packets, not wires: On-chip interconnection networks,? Proc. DAC, pp. 684-689, June 2001",
      "_id": "4445857"
    },
    {
      "text": "S. Kumar, et al, ?A network on chip architecture and design methodology,? Proc. Symposium on VLSI, pp. 117-124, April 2002",
      "_id": "4383766"
    },
    {
      "text": "J. Hu, R. Marculescu, ?Exploiting the routing flexibility for energy/ performance aware mapping of regular NoC architectures,? CSSI Technical Report, Carnegie Mellon University, Sept. 2002. Available at http://www.ece.cmu.edu/ ~sld/publications.html",
      "_id": "4258502"
    }
  ],
  "4134806": [
    {
      "text": "L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-80, 2002.",
      "_id": "4318618"
    },
    {
      "text": "E. Bolotin et al. QNoC: QoS architecture and design process for network on chip. Journal of Systems Architecture, 49, Dec. 2003.",
      "_id": "4100912"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proc. DAC, 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Gonzalez Pestana et al. Cost-performance trade-offs in networks on chip: A simulation based approach. In Proc. DATE, 2004.",
      "_id": "4134793"
    },
    {
      "text": "K. Goossens et al. Networks on silicon: Combining best-effort and guaranteed services. In Proc. DATE, 2002.",
      "_id": "4358199"
    },
    {
      "text": "S. Kumar et al. A network on chip architecture and design methodology. In Proc. ISVLSI, 2002.",
      "_id": "4383766"
    },
    {
      "text": "E. Rijpkema et al. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In Proc. DATE, 2003.",
      "_id": "4258604"
    },
    {
      "text": "M. Sgroi et al. Addressing the system-on-a-chip interconnect woes through communication-based design. In Proc. DAC, 2001.",
      "_id": "4445955"
    },
    {
      "text": "D. Wiklund and D. Liu. Socbus: switched network on chip for hard real time embedded systems. In Proc. IPDPS, 2003.",
      "_id": "4283376"
    }
  ],
  "4134889": [
    {
      "text": "L. Benini, G. De Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, pages 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "E. Rijpkema, K.G.W. Goossens, A. Radulescu et al. Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip. In Proc. Int. Conf. on Design, Automation and Test in Europe(DATE), 2003.",
      "_id": "4258604"
    },
    {
      "text": "P. Paulin P. Magarshack. System-on-chip beyond the nanometer wall. In Proceedings of the Design Automation Conference (DAC), 2003.",
      "_id": "4258006"
    }
  ],
  "4258404": [],
  "3994320": [],
  "3994394": [],
  "3994405": [
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar. and A. Kolodny. QNoC: QoS architecture and design process for network on chip. In Journal of Systems Architecture. Elsevier, 2004.",
      "_id": "4100912"
    },
    {
      "text": "M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini. xpipes: A latency insensitive parameterized Network-on-Chip architecture for multi-processor SoCs. In Proceedings of 21st International Conference on Computer Design, pages 536-539. IEEE Computer Society, 2003.",
      "_id": "2575625"
    },
    {
      "text": "M. Loghi, F. Angiolini, D. Bertozzi, E. Benini, and R. Zafalon. Analyzing on-chip communication in a MPSoC environment. In Proceedings of the 2004 Design, Automation and Test in Europe Conference (DATE'04). IEEE. 2004.",
      "_id": "4134749"
    }
  ],
  "4258465": [],
  "4358267": [
    {
      "text": "W. Dally, \"Route packets, not wires: on-chip interconnection networks,\" DAC-Design Automation Conference, pp. 684-689, June 2001.",
      "_id": "4445857"
    }
  ],
  "3655163": [
    {
      "text": "L. Benini and G. de Micheli. Networks on chips: A new SoC paradigm. Computer, 12(1):70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Comput. Surv., 38(1):1-54, 2006.",
      "_id": "3763265"
    },
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. DAC, pp. 18-22, 2001.",
      "_id": "4445857"
    }
  ],
  "3994502": [],
  "3994511": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proc. Design Automation Conference, pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In Proc. Asia-South Pacific Design Automation Conference, 2003.",
      "_id": "4251109"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In Proc. International Symposium on Microarchitecture, 2003.",
      "_id": "4291892"
    }
  ],
  "4134657": [],
  "4258571": [
    {
      "text": "W. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. Design Automation Conference, IEEE, Las Vegas, USA, 2001",
      "_id": "4445857"
    },
    {
      "text": "S. Kumar, A. Jantsch, J-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrj\u00e4, and A .Hemani. A network on chip architecture and design methodology. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, April 2002",
      "_id": "4383766"
    }
  ],
  "4258479": [],
  "4258446": [],
  "3994412": [
    {
      "text": "W. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. DAC, Jun. 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Kumar et al. A network on chip architecture and design methodology. ISVLSI, pp. 105-112, Apr. 2002.",
      "_id": "4383766"
    },
    {
      "text": "J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. ASP-DAC, pp.233-239, Jan. 2003.",
      "_id": "4251109"
    },
    {
      "text": "S. Murali and G. De Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. DATE, pp.896-901, Feb. 2004.",
      "_id": "4134772"
    }
  ],
  "4134626": [
    {
      "text": "W. J. Dally and B. Towles, Route Packets, not wires: On-chip interconnectionnetworks, Proc. of 38th Design Automation Conference, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures Design Automation and Test in Europe, 2003.",
      "_id": "4258502"
    }
  ],
  "4358201": [],
  "4134703": [
    {
      "text": "W. J. Dally, B. Towles, \"Route packets, not wires: on-chip interconnection networks,\" Proc. DAC, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini, G. . De Micheli, \"Networks on chips: a new SoC paradigm,\" IEEE Computer, vol. 35, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "S. Kumar, et al, \"A network on chip architecture and design methodology,\" Proc. Symposium on VLSI, pp. 117-124, April 2002.",
      "_id": "4383766"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Energy-Aware mapping for tile-based NoC architectures under performance constraints,\" Proc. ASP-DAC, Jan. 2003.",
      "_id": "4251109"
    },
    {
      "text": "T. T. Ye, L. Benini and G. De Micheli, \"Packetized on-chip interconnect communication analysis for MPSoC,\" Proc. DATE, March 2003.",
      "_id": "4258658"
    }
  ],
  "4134851": [],
  "4358199": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In DAC, pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Sgroi, et al. Addressing the system-on-a-chip interconnect woes through communication-based design. In DAC'2001",
      "_id": "4445955"
    }
  ],
  "4134897": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chip: a new paradigm for systems on chip design\", Design, Automation and Test in Europe Conference, 2002.",
      "_id": "4358267"
    },
    {
      "text": "K. Goossens, J. van Meerbergen, A. Peeters, and P. Wielage, \"Networks on Silicon: Combining Best-Effort And Guaranteed Services\" Design, Automation and Test in Europe Conference, March, 2002.",
      "_id": "4358199"
    },
    {
      "text": "T. Dumitras, R. Marculescu, \"On-chip stochastic communication\" Design, Automation and Test in Europe Conference, 2003.",
      "_id": "4258465"
    }
  ],
  "4258658": [
    {
      "text": "Dally, William; Toles, Brian ?Route Packets, Not Wires: On-Chip Interconnection Networks? 38th Design Automation Conference, 2001. Proceedings",
      "_id": "4445857"
    },
    {
      "text": "Kumar, S. et. al ?A network on chip architecture and design methodology? VLSI on Annual Symposium, IEEE Computer Society ISVLSI 2002",
      "_id": "4383766"
    }
  ],
  "4134839": [],
  "4258604": [
    {
      "text": "J. Bainbridge and S. Furber. CHAIN: A delay-insensitive chip area interconnect. IEEE Micro, (5), 2002.",
      "_id": "4335208"
    },
    {
      "text": "L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-80, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In DAC, 2001.",
      "_id": "4445857"
    },
    {
      "text": "K. Goossens et al. Networks on silicon: Combining best-effort and guaranteed services. In DATE, 2002.",
      "_id": "4358199"
    },
    {
      "text": "M. Sgori et al. Addressing the system-on-A-chip interconnect woes through communication-based design. In DAC, 2001.",
      "_id": "4445955"
    }
  ],
  "4134760": [
    {
      "text": "Benini, L.; De Micheli, G. \"Networks on chips: a new SoC paradigm''. IEEE Computer, v. 35(1), 2002, pp. 70-78.",
      "_id": "4318618"
    },
    {
      "text": "Kumar, S.; et al. '\"A Network on Chip Architecture and Design Methodology\". In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2002, pp. 105-112.",
      "_id": "4383766"
    }
  ],
  "3994417": [],
  "4134608": [],
  "4134592": [
    {
      "text": "Luca Benini and Giovanni De Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, pages 70-78, January 2002.",
      "_id": "4318618"
    }
  ],
  "4134909": [],
  "4134793": [
    {
      "text": "L. Benini et al. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-80, 2002.",
      "_id": "4318618"
    },
    {
      "text": "E. Bolotin et al. QNoC: QoS architecture and design process for network on chip. The Journal of Systems Architecture, Dec. 2003.",
      "_id": "4100912"
    },
    {
      "text": "J. Hu et al. Energy-aware mapping for tile-based NoC architectures under performance constraints. In ASP-DAC 2003, 2003.",
      "_id": "4251109"
    },
    {
      "text": "S. Kumar et al. A network on chip architecture and design methodology. In ISVLSI, 2002.",
      "_id": "4383766"
    },
    {
      "text": "E. Rijpkema et al. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. DATE, 2003.",
      "_id": "4258604"
    },
    {
      "text": "G. Varatkar et al. Traffic analysis for on-chip networks design of multimedia applications. In DAC, 2002.",
      "_id": "4357837"
    },
    {
      "text": "D. Wiklund et al. SoCBUS: Switched network on chip for hard real time embedded systems. In IPDPS, 2003.",
      "_id": "4283376"
    }
  ],
  "4358342": [],
  "4358319": [
    {
      "text": "M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, \"Addressing the System-on-a-Chip Interconnect Woes through Communication-Based Design,\" Design Automation Conference, pp. 667-672, 2001.",
      "_id": "4445955"
    },
    {
      "text": "W. Dally, B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" Design Automation Conference, pp. 684-689, 2001.",
      "_id": "4445857"
    }
  ],
  "4134763": [
    {
      "text": "W. J. Dally and B. Towles, Route packets, not Wires: On-Chip Inter-Connection Networks. In Proc. of DAC 2001, June 2001",
      "_id": "4445857"
    },
    {
      "text": "M. Sgroi et al., Addressing the System-on-a-Chip Interconnect Woes through Communication-Based design. In Proc. of DAC 2001, June 2001",
      "_id": "4445955"
    },
    {
      "text": "S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. \u00d6berg, K.Tiensyrj\u00e4, and A. Hemani, A Network-on-Chip Architecture and Design Methodology. In Proc. of IEEE Comp. Society, April 2002",
      "_id": "4383766"
    },
    {
      "text": "K. Goossens et al., Networks on Silicon: Combining Best-Effort and Guaranteed Services, DATE 2002, March 2002",
      "_id": "4358199"
    },
    {
      "text": "M. Millberg, E. Nilsson R. Thid and A. Jantsch, The Nostrum Backbone-a Communication Protocol Stack for Networks on Chip, In Proc. of VLSI Design India, January 2004",
      "_id": "4195046"
    }
  ],
  "1436595": [
    {
      "text": "A. Joshi, C. Batten, Y.-J. Kwon, S. Beamer, I. Shamim, K. Asanovic, et al., \"Silicon-photonic clos networks for global on-chip communication\", <em>Proceedings of the IEEE International Symposium on Networks-on-Chip (NOCS)</em>, pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "J. Kim, W. J. Dally and D. Abts, \"Flattened butterfly: A cost-efficient topology for high-radix networks\", <em>Proceedings of the 34th Annual International Symposium on Computer Architecture ISCA'07</em>, pp. 126-137, June 2007.",
      "_id": "3699936"
    },
    {
      "text": "P. Koka, M. McCracken, H. Schwetman, X. Zheng, R. Ho and A. Krishnamoorthy, \"Silicon-photonic network architectures for scalable power-efficient multi-chip systems\", <em>Proceedings of the 37th Annual International Symposium on Computer Architecture ISCA \u201810</em>, pp. 117-128, 2010.",
      "_id": "3083681"
    },
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang and A. Choudhary, \"Firefly: Illuminating future network-on-chip with nanophotonics\", <em>Proceedings of the 36th Annual International Symposium on Computer Architecture ISCA '09</em>, 2009.",
      "_id": "3303547"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"Dsent - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>6th IEEE/ACM International Symposium on Networks-on-Chip</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    }
  ],
  "2025459": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, \"GARNET: A detailed on-chip network model inside a full-system simulator, \" in International Symposium on Performance Analysis of Systems and Software (ISPASS), Boston, USA, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "R. Das, S. Narayanasamy, S. K. Satpathy, and R. G. Dreslinski, \"Catnap: Energy Proportional Multiple Network-on-Chip, \" in 40th International Symposium on Computer Architecture (ISCA), 2013.",
      "_id": "2342596"
    },
    {
      "text": "M. Hayenga, N. E. Jerger, and M. Lipasti, \"SCARAB: A single cycle adaptive routing and bufferless network, \" in 42nd IEEE/ACM International Symposium on Microarchitecture (MICRO), New York, NY, USA, pp. 244-254, 2009.",
      "_id": "3315492"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, \"A 5- GHz mesh interconnect for a Teraflops processor, \" IEEE Micro, vol. 27, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "A. Joshi, C. Batten, Y.-J. Kwon, S. Beamer, I. Shamim, K. Asanovic, et al., \"Silicon-photonic clos networks for global on-chip communication, \" in 3rd International Symposium on Networks-on- Chip (NOCS), San Diego, USA, pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "Y.-H. Kao, N. Alfaraj, M. Yang, and H. J. Chao, \"Design of highradix Clos Network-on-Chip, \" in 4th International Symposium on Networks on Chip (NOCS), Grenoble, France, pp. 181-188, 2010.",
      "_id": "2912712"
    },
    {
      "text": "J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das, \"A low latency router supporting adaptivity for on-chip interconnects, \" in 42nd Design Automation Conference (DAC), Anaheim, CA, USA, pp. 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "S. Li, P. Li-Shiuan, and N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks, \" in 9th International Symposium on High-Performance Computer- Architecture (HPCA), Los Alamitos, USA, pp. 91-102, 2003.",
      "_id": "4268631"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, W. Daihan, and H. Amano, \"Run-time power gating of on-chip routers using look-ahead routing, \" in 13th Asia and South Pacific Design Automation Conference (ASP-DAC), Piscataway, NJ, USA, pp. 55-60, 2008.",
      "_id": "3447704"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Wang, and H. Amano, \"Adding slowsilent virtual channels for low-power on-chip networks, \" in 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS), Newcastle upon Tyne, UK, pp. 23-32, 2008.",
      "_id": "3332693"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura, and H. Amano, \"Ultra fine-grained run-time power gating of on-chip routers for CMPs, \" in 4th International Symposium on Networks on Chip (NOCS), Grenoble, France, pp. 61-68, 2010.",
      "_id": "2912715"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, \"ViChaR: a dynamic virtual channel regulator for network-on-chip routers, \" in 39th International Symposium on Microarchitecture (MICRO), Los Alamitos, USA, p. 12 pp., 2006.",
      "_id": "3887184"
    },
    {
      "text": "A. Samih, W. Ren, A. Krishna, C. Maciocco, C. Tai, and Y. Solihin, \"Energy-efficient interconnect via router parking, \" in 19th International Symposium on High Performance Computer Architecture (HPCA), 23-27 Feb. 2013, pp. 508-19, 2013.",
      "_id": "2305214"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"DSENT - A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling, \" in 6th International Symposium on Networks-on-Chip (NOCS), Copenhagen, Denmark, pp. 201-210, 2012.",
      "_id": "2437752"
    }
  ],
  "1436617": [
    {
      "text": "M. Badr and N. Enright Jerger, \"SynFull: Synthetic traffic models capturing cache coherent behaviour\", <em>ISCA</em>, 2014.",
      "_id": "2062383"
    },
    {
      "text": "N. Barrow-Williams et al., \"A communication characterisation of splash-2 and PARSEC\", <em>IEEE International Symposium on Workload Characterization</em>, pp. 86-97, Oct 2009.",
      "_id": "3296790"
    },
    {
      "text": "E. Bolotin et al., \"The power of priority: NoC based distributed cache coherency\", <em>NOCS</em>, pp. 117-126, May 2007.",
      "_id": "3521012"
    },
    {
      "text": "C. -H. O. Chen et al., \"Smart: a single-cycle reconfigurable noc for soc applications\", <em>DATE</em>, 2013.",
      "_id": "2280580"
    },
    {
      "text": "R. Das et al., \"Application-aware prioritization mechanisms for on-chip networks\", <em>MICRO</em>, 2009.",
      "_id": "3315482"
    },
    {
      "text": "R. Das et al., \"Catnap: Energy proportional multiple network-on-chip\", <em>ISCA</em>, 2013.",
      "_id": "2342596"
    },
    {
      "text": "C. Fallin et al., \"Chipper: A low-complexity bufferless deflection router\", <em>HPCA</em>, 2011.",
      "_id": "2820520"
    },
    {
      "text": "M. Hayenga et al., \"SCARAB: A single cycle adaptive routing and bufferless network\", <em>MICRO</em>, 2009.",
      "_id": "3315492"
    },
    {
      "text": "R. Hesse et al., \"Fine-grained bandwidth adaptivity in networks-on-chip using bidirectional channels\", <em>NOCS</em>, 2012.",
      "_id": "2437741"
    },
    {
      "text": "Y. Hoskote et al., \"A 5-GHz mesh interconnect for a Teraflops processor\", <em>Micro IEEE</em>, 2007.",
      "_id": "3609769"
    },
    {
      "text": "N. Jiang et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>ISPASS</em>, 2013.",
      "_id": "2346444"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks\", <em>MICRO</em>, 2009.",
      "_id": "3315502"
    },
    {
      "text": "A. Kumar et al., \"A 4.6tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <em>ICCD</em>, 2007.",
      "_id": "3678172"
    },
    {
      "text": "A. Kumar et al., \"Express virtual channels: Towards the ideal interconnection fabric\", <em>ISCA</em>, 2007.",
      "_id": "3699941"
    },
    {
      "text": "J. W. Lee et al., \"Globally-synchronized frames for guaranteed quality-of-service in on-chip networks\", <em>ISCA</em>, 2008.",
      "_id": "3509412"
    },
    {
      "text": "S. Ma et al., \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip\", <em>HPCA</em>, 2012.",
      "_id": "2567939"
    },
    {
      "text": "H. Matsutani et al., \"Prediction router: Yet another low latency on-chip router architecture\", <em>HPCA</em>, 2009.",
      "_id": "3274273"
    },
    {
      "text": "M. Millberg et al., \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip\", <em>Design Automation and Test in Europe Conference and Exhibition 2004. Proceedings</em>, vol. 2, pp. 890-895, Feb 2004.",
      "_id": "4134763"
    },
    {
      "text": "A. K. Mishra et al., \"A heterogeneous multiple network-on-chip design: an application-aware approach\", <em>DAC</em>, 2013.",
      "_id": "2181401"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>ISCA</em>, 2009.",
      "_id": "3303544"
    },
    {
      "text": "J. San Miguel and N. Enright Jerger, \"Data criticality in network-on-chip design\", <em>NOCS</em>, 2015.",
      "_id": "1618251"
    },
    {
      "text": "C. Sun et al., \"DSENT - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>NOCS</em>, 2012.",
      "_id": "2437752"
    },
    {
      "text": "J. van den Brand et al., \"Congestion-controlled best-effort communication for networks-on-chip\", <em>Design Automation Test in Europe Conference Exhibition 2007. DATE \u201807</em>, pp. 1-6, April 2007.",
      "_id": "3654944"
    },
    {
      "text": "S. Volos et al., \"CCNoC: Specializing on-chip interconnects for energy efficiency in cache-coherent servers\", <em>NOCS</em>, pp. 67-74, May 2012.",
      "_id": "2437754"
    },
    {
      "text": "D. Wentzlaff et al., \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, 2007.",
      "_id": "3609802"
    }
  ],
  "114131": [
    {
      "text": "C. Sun, C. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"Dsent - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>Proceedings of the IEEE/ACM International Symposium on Networks-on-Chip (NoCs)</em>, May 2012.",
      "_id": "2437752"
    },
    {
      "text": "N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D. E. Shaw, et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, April 2013.",
      "_id": "2346444"
    },
    {
      "text": "A. Mirhosseini, M. Sadrosadati, B. Soltani, H. Sarbazi-Azad and T. F. Wenisch, \"Binochs: Bimodal network-on-chip for cpu-gpu heterogeneous systems\", <em>IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</em>, Oct 2017.",
      "_id": "1012869"
    },
    {
      "text": "V. Y. Raparti and S. Pasricha, \"Dapper: Data aware approximate noc for gpgpu architectures\", <em>IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</em>, Oct 2018.",
      "_id": "679311"
    },
    {
      "text": "A. B. Ahmed, D. Fujiki, H. Matsutani, M. Koibuchi and H. Amano, \"Axnoc: Low-power approximate network-on-chips using critical-path isolation\", <em>IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</em>, Oct 2018.",
      "_id": "679292"
    },
    {
      "text": "N. Alfaraj, J. Zhang, Y. Xu and H. J. Chao, \"Hope: Hotspot congestion control for clos network on chip\", <em>Proceedings of the Fifth ACM/IEEE International Symposium</em>, May 2011.",
      "_id": "2685948"
    },
    {
      "text": "P. Gratz, B. Grot and S. W Keckler, \"Regional congestion awareness for load balance in networks-on-chip\", <em>IEEE International Symposium on High Performance Computer Architecture</em>, Feb 2008.",
      "_id": "3480596"
    },
    {
      "text": "I. Walter, I. Cidon, R. Ginosar and A. Kolodny, \"Access regulation to hot-modules in wormhole nocs\", <em>First International Symposium on Networks-on-Chip (NOCS'07)</em>, May 2007.",
      "_id": "3521043"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, et al., \"An 80-tile 1.28tflops network-on-chip in 65nm cmos\", <em>Proceedings of the International Solid-State Circuits Conference (ISSCC)</em>, February 2007.",
      "_id": "3704101"
    },
    {
      "text": "N. Agarwal, T. Krishna, L. Peh and N. K. Jha, \"Garnet: A detailed on-chip network model inside a full-system simulator\", <em>Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, April 2009.",
      "_id": "3307437"
    },
    {
      "text": "R. Boyapati, J. Huang, P. Majumder, K. H. Yum and E. J. Kim, \"Approx-noc: A data approximation framework for network-on-chip architectures\", <em>Proceedings of the International Symposium on Computer Architecture (ISCA)</em>, 2017.",
      "_id": "1161536"
    }
  ],
  "1736072": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh and N. K. Jha, \"GARNET: A detailed on-chip network model inside a full-system simulator\", <em>International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "L. Chen, L. Zhao, R. Wang and T. M. Pinkston, \"MP3: Minimizing Performance Penalty for Power-gating of Clos Network-on-Chip\", <em>20th IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em>, 2014.",
      "_id": "2025459"
    },
    {
      "text": "R. Das, S. Narayanasamy, S. K. Satpathy and R. G. Dreslinski, \"Catnap: Energy Proportional Multiple Network-on-Chip\", <em>40th International Symposium on Computer Architecture (ISCA)</em>, 2013.",
      "_id": "2342596"
    },
    {
      "text": "B. K. Daya, C. H. O. Chen, S. Subramanian, K. Woo-Cheol, P. Sunghyun, T. Krishna, et al., \"SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering\", <em>International Symposium on Computer Architecture (ISCA)</em>, 2014.",
      "_id": "2062393"
    },
    {
      "text": "C. Fallin, C. Craik and O. Mutlu, \"CHIPPER: A low-complexity bufferless deflection router\", <em>International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 144-55, 2011.",
      "_id": "2820520"
    },
    {
      "text": "P. Gratz, K. Changkyu, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Keckler, et al., \"On-chip interconnection networks of the TRIPS chip\", <em>IEEE Micro</em>, vol. 27, pp. 41-50, 2007.",
      "_id": "3609760"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler and O. Mutlu, \"Express cube topologies for on-chip interconnects\", <em>15th International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 163-74, 2009.",
      "_id": "3274264"
    },
    {
      "text": "M. Hayenga, N. E. Jerger and M. Lipasti, \"SCARAB: A single cycle adaptive routing and bufferless network\", <em>42nd IEEE/ACM International Symposium on Microarchitecture (MICRO)</em>, 2009.",
      "_id": "3315492"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-GHz mesh interconnect for a Teraflops processor\", <em>IEEE Micro</em>, vol. 27, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu and N. K. Jha, \"Express virtual channels: Towards the ideal interconnection fabric\", <em>34th Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 150-161, 2007.",
      "_id": "3699941"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, W. Daihan and H. Amano, \"Run-time power gating of on-chip routers using look-ahead routing\", <em>13th Asia and South Pacific Design Automation Conference (ASP-DAC)</em>, pp. 55-60, 2008.",
      "_id": "3447704"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Wang and H. Amano, \"Adding slow-silent virtual channels for low-power on-chip networks\", <em>2nd International Symposium on Networks-on-Chip (NOCS)</em>, 2008.",
      "_id": "3332693"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura and H. Amano, \"Ultra fine-grained run-time power gating of on-chip routers for CMPs\", <em>4th International Symposium on Networks on Chip (NOCS)</em>, 2010.",
      "_id": "2912715"
    },
    {
      "text": "R. Parikh, R. Das and V. Bertacco, \"Power-aware NoCs through routing and topology reconfiguration\", <em>51st ACM/EDAC/IEEE Design Automation Conference (DAC)</em>, pp. 6, 2014.",
      "_id": "1903881"
    },
    {
      "text": "A. Samih, W. Ren, A. Krishna, C. Maciocco, C. Tai and Y. Solihin, \"Energy-efficient interconnect via router parking\", <em>IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 508-19, 23-27 Feb. 2013.",
      "_id": "2305214"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"DSENT - A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>6th IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    }
  ],
  "1120330": [],
  "778735": [
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang and A. Choud-hary, \"Firefly: Illuminating future network-on-chip with nanophotonics\", <em>SIGARCH Comput. Archit. News</em>, vol. 37, no. 3, pp. 429-440, Jun. 2009.",
      "_id": "3303547"
    },
    {
      "text": "Y. Demir and N. Hardavellas, \"Slac: Stage laser control for a flattened butterfly network\", <em>2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 321-332, March 2016.",
      "_id": "1436595"
    },
    {
      "text": "A. Joshi, C. Batten, Y.-J. Kwon, S. Beamer, I. Shamim, K. Asanovic, et al., \"Silicon-photonic clos networks for global on-chip communication\", <em>Networks-on-Chip 2009. NoCS 2009. 3rd ACM/IEEE International Symposium on</em>, pp. 124-133, May 2009.",
      "_id": "3129374"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>IEEE Transactions on Computers</em>, vol. 57, no. 9, pp. 1246-1260, Sept 2008.",
      "_id": "3427704"
    },
    {
      "text": "Z. Wang, Z. Pang, P. Yang, J. Xu, X. Chen, R. K. V. Maeda, et al., \"Moca: An inter/intra-chip optical network for memory\", <em>Proceedings of the 54th Annual Design Automation Conference 2017 ser. DAC '17</em>, pp. 86: 1-86: 6, 2017.",
      "_id": "1005595"
    },
    {
      "text": "S. Beamer, C. Sun, Y.-J. Kwon, A. Joshi, C. Batten, V. Stojanovi\u0107, et al., \"Re-architecting dram memory systems with monolithically integrated silicon photonics\", <em>SIGARCH Comput. Archit. News</em>, vol. 38, no. 3, pp. 129-140, Jun. 2010.",
      "_id": "3083651"
    },
    {
      "text": "C. Nitta, M. Farrens and V. Akella, \"Addressing system-level trimming issues in on-chip nanophotonic networks\", <em>2011 IEEE 17th International Symposium on High Performance Computer Architecture</em>, pp. 122-131, Feb 2011.",
      "_id": "2820544"
    },
    {
      "text": "G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu, J. Michel, et al., \"Atac: A 1000-core cache-coherent processor with on-chip optical network\", <em>Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques ser. PACT\u2019 10</em>, pp. 477-488, 2010.",
      "_id": "3008978"
    },
    {
      "text": "L. Zhou and A. K. Kodi, \"Probe: Prediction-based optical bandwidth scaling for energy-efficient nocs\", <em>2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</em>, pp. 1-8, April 2013.",
      "_id": "2178011"
    },
    {
      "text": "Z. Qian, D.-C. Juan, P. Bogdan, C.-Y. Tsui, D. Marculescu and R. Marculescu, \"Svr-noc: A performance analysis tool for network-on-chips using learning-based support vector regression model\", <em>Proceedings of the Conference on Design Automation and Test in Europe ser. DATE '13</em>, pp. 354-357, 2013.",
      "_id": "2280772"
    },
    {
      "text": "X. Zhang and A. Louri, \"A multilayer nanophotonic interconnection network for on-chip many-core communications\", <em>Proceedings of the 47th Design Automation Conference ser. DAC '10</em>, pp. 156-161, 2010.",
      "_id": "2932363"
    },
    {
      "text": "C. Sun, C.-H. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    }
  ],
  "2025503": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha. GARNET: a detailed on-chip network model inside a full-system simulator. In ISPASS, pages 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "P. Bogdan, R. Marculescu, S. Jain, and R. T. Gavila. An optimal control approach to power management for multivoltage and frequency islands multiprocessor platforms under highly variable workloads. In NOCS, pages 35-42, 2012.",
      "_id": "2437735"
    },
    {
      "text": "X. Chen, Z. Xu, H. Kim, P. Gratz, J. Hu, M. Kishinevsky, and U. Ogras. In-network monitoring and control policy for dvfs of cmp networks-on-chip and last level caches. In NOCS, pages 43-50, 2012.",
      "_id": "2437738"
    },
    {
      "text": "A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi. ORION 2.0: a power-area simulator for interconnection networks. TVLSI, 20(1):191-196, Jan. 2012.",
      "_id": "2513141"
    },
    {
      "text": "A. K. Mishra, R. Das, S. Eachempati, R. Iyer, N. Vijaykrishnan, and C. R. Das. A case for dynamic frequency tuning in on-chip networks. In MICRO, pages 292-303, 2009.",
      "_id": "3315514"
    },
    {
      "text": "U. Y. Ogras, R. Marculescu, and D. Marculescu. Variationadaptive feedback control for networks-on-chip with multiple clock domains. In DAC, pages 614-619, 2008.",
      "_id": "3363112"
    }
  ],
  "2025455": [
    {
      "text": "T. Dumitras, S. Kerner, and R. Marculescu. Towards on-chip faulttolerant communication. ASP-DAC, pages 225-232, 2003.",
      "_id": "4251088"
    },
    {
      "text": "D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw, and D. Sylvester. Vicis: A reliable network for unreliable silicon. DAC, pages 812-817, 2009.",
      "_id": "3254130"
    },
    {
      "text": "J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan, and C. R. Das. Design and analysis of an NoC architecture from performance, reliability and energy perspective. ANCS, pages 173-182, 2005.",
      "_id": "3981113"
    },
    {
      "text": "A. K. Kodi, A. Sarathy, and A. Louri. iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures. In ISCA, pages 241-250, 2008.",
      "_id": "3509409"
    },
    {
      "text": "A. Kumar, P. Kundu, A. P. Singh, L.-S. Peh, and N. K. Jha. A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In ICCD, pages 63-70, 2007.",
      "_id": "3678172"
    },
    {
      "text": "B. Li, L.-S. Peh, and P. Patra. Impact of Process and Temperature Variations on Network-on-Chip Design Exploration. In NOCS, 2008.",
      "_id": "3332690"
    },
    {
      "text": "A. K. Mishra, R. Das, S. Eachempati, R. R. Iyer, N. Vijaykrishnan, and C. R. Das. A case for dynamic frequency tuning in on-chip networks. In MICRO, pages 292-303, 2009.",
      "_id": "3315514"
    },
    {
      "text": "A. K. Mishra, N. Vijaykrishnan, and C. R. Das. A case for heterogeneous on-chip interconnects for CMPs. ISCA, 2011.",
      "_id": "2854952"
    },
    {
      "text": "\u00dc. Y. Ogras, R. Marculescu, and D. Marculescu. Variation-adaptive feedback control for networks-on-chip with multiple clock domains. In DAC, pages 614-619, 2008.",
      "_id": "3363112"
    },
    {
      "text": "D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R. Das. Exploring Fault-Tolerant Network-on-Chip Architectures. DSN, pages 93-104, 2006.",
      "_id": "3836132"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In HPCA, 2001.",
      "_id": "4453611"
    },
    {
      "text": "M. Simone, M. Lajolo, and D. Bertozzi. Variation tolerant NoC design by means of self-calibrating links. DATE, 2008.",
      "_id": "3465070"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L.-S. Peh, and V. Stojanovic. DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling. In NOCS, 2012.",
      "_id": "2437752"
    }
  ],
  "778740": [
    {
      "text": "N. Agarwal, T. Krishna, L. S. Peh and N. K. Jha, \"GARNET: A Detailed On-Chip Network Model Inside A Full-System Simulator\", <em>International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "B. K. Daya, C.-H. O. Chen, S. Subramanian, W.-C. Kwon, S. Park, T. Krishna, et al., \"SCORPIO: A 36-Core Research Chip Demonstrating Snoopy Coherence on a Scalable Mesh NoC With In-Network Ordering\", <em>International Symposium on Computer Architecture (ISCA)</em>, pp. 25-36, 2014.",
      "_id": "2062393"
    },
    {
      "text": "T. Krishna and L.-S. Peh, \"Single-Cycle Collective Communication Over A Shared Network Fabric\", <em>International Symposium on Networks on Chip (NoCS)</em>, pp. 1-8, 2014.",
      "_id": "1900875"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", <em>International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "Y. Yao and Z. Lu, \"Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs\", <em>International Symposium on Computer Architecture (ISCA)</em>, pp. 279-290, 2016.",
      "_id": "1474428"
    }
  ],
  "1120323": [
    {
      "text": "B. Towles, J. P. Grossman, B. Greskamp and D. E. Shaw, \"Unifying On-Chip and Inter-Node Switching Within the Anton 2 Network\", <em>ISCA</em>, pp. 1-12, June. 2014.",
      "_id": "2062434"
    }
  ],
  "1436646": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh and N. K. Jha, \"GARNET: A Detailed On-chip Network Model Inside a Full-system Simulator\", <em>International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, 2009.",
      "_id": "3307437"
    },
    {
      "text": "A. Ansari, A. Mishra, J. Xu and J. Torrellas, \"Tangle: Route-oriented Dynamic Voltage Minimization for Variation-afflicted Energy-efficient On-chip Networks\", <em>International Symposium on High-Performance Computer Architecture (HPCA)</em>, 2014.",
      "_id": "2025455"
    },
    {
      "text": "X. Chen, Z. Xu, H. Kim, P. Gratz, J. Hu, M. Kishinevsky, et al., \"In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches\", <em>International Symposium on Network on Chip (NoCS)</em>, 2012.",
      "_id": "2437738"
    },
    {
      "text": "R. Das, O. Mutlu, T. Moscibroda and C. R. Das, \"Application-aware Prioritization Mechanisms for On-chip Networks\", <em>International Symposium on Microarchitecture (MICRO)</em>, Jul. 2009.",
      "_id": "3315482"
    },
    {
      "text": "R. Hesse and N. E. Jerger, \"Improving DVFS in NoCs with Coherence Prediction\", <em>International Symposium on Networks on Chip (NoCS)</em>, 2015.",
      "_id": "1618242"
    },
    {
      "text": "A. K. Mishra, R. Das, S. Eachempati, R. Iyer, N. Vijaykrishnan and C. R. Das, \"A Case for Dynamic Frequency Tuning in On-chip Networks\", <em>International Symposium on Microarchitecture (MICRO)</em>, Jul. 2009.",
      "_id": "3315514"
    },
    {
      "text": "L.S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", <em>International Symposium on High-Performance Computer Architecture (HPCA)</em>, 2001.",
      "_id": "4453611"
    },
    {
      "text": "J.Y. Won, X. Chen, P. Gratz, J. Hu and V. Soteriou, \"Up By Their Bootstraps: Online Learning in Artificial Neural Networks for CMP Uncore Power Management\", <em>International Symposium on High-Performance Computer Architecture (HPCA)</em>, 2014.",
      "_id": "2025503"
    }
  ],
  "2305174": [
    {
      "text": "T W. Ainsworth and T M Pinkston, \"Characterizing the cell eib onchip network,\" IEEE Micro, vol. 27, no. 5, pp. 6-14, 2007 .",
      "_id": "3609738"
    },
    {
      "text": "L Bononi and N Concer, \"Simulation and analysis of network-on-chip architectures: Ring, spIdergon and 2d mesh,\" in DATE, 2006.",
      "_id": "3833995"
    },
    {
      "text": "R. Das, S. Eachempati, A. K. Mishra, N. Vij aykrishnan, and C. R. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps,\" in HPCA-I5, 2009.",
      "_id": "3274256"
    },
    {
      "text": "B Grot, J. Hestness, S W Keckler, and O Mutlu, \"Express cube topologies for on-chip interconnects,\" in HPCA-J5, 2009.",
      "_id": "3274264"
    },
    {
      "text": "B Grot, J. Hestness, S W Keckler, and O Mutlu, \"Kilo-noc: A heterogeneous network-on-chip architecture for scalability and service guarantees,\" in ISCA-38, 201 1 .",
      "_id": "2854942"
    },
    {
      "text": "Y.-H. Kao, N Alfaraj , M Yang, and H J Chao, \"Design of high-radix clos network-on-chip,\" in NOCS, 20 1 0 .",
      "_id": "2912712"
    },
    {
      "text": "R. Kumar, V. Zyuban, and D M Tullsen, \"Interconnections in multicore architectures: Understanding mechanisms, overheads and scaling,\" in ISCA-32, 2005.",
      "_id": "4031153"
    },
    {
      "text": "J. W. Lee, M. C. Ng, and K. Asanovic, \"Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks,\" in ISCA-35 200 8 .",
      "_id": "3509412"
    },
    {
      "text": "A. K. Mishra, R. Das, S Eachempati, V. Narayanan, R. Iyer, and C R. Das, \"A Case for Dynamic Frequency Tuning in On-Chip Networks,\" In MICRO-42, 2009.",
      "_id": "3315514"
    },
    {
      "text": "G. Passas, M Katevenis, and D Pnevmatikatos \"Vlsi microarchitectures for high-radix crossbar schedulers,\" in NOCS, 201 1 .",
      "_id": "2685975"
    },
    {
      "text": "G. Passas, M Katevenis, and D Pnevmatikatos, \"A 1 28 x 1 28 x 24gb/s crossbar interconnecting 1 28 tiles in a Single hop and occupying 6% of their area,\" in NOCS, 20 1 0 .",
      "_id": "2912721"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers,\" in HPCA-8, 200 1 .",
      "_id": "4453611"
    },
    {
      "text": "S. Satpathy, R. Das, R. Dreslinski, D. Sylvester, T Mudge, and D. Blaauw, \"High radix self-arbitrating switch fabric with multiple arbItratIon schemes and quality of service,\" in DA C-49, 20 1 2 .",
      "_id": "2448689"
    },
    {
      "text": "A. N. Udipi, N. Muralimanohar, and R. B alasubramonian, \"Towards scalable, energy-efficient, bus-based on-chip networks,\" in HPCA-I 6 20 1 0 .",
      "_id": "3050675"
    },
    {
      "text": "D. Wentzlaff, P. Griffin er al. , \"On-chip interconnection architecture of the tile processor,\" IEEE Micro, vol. 27, no. 5, pp. 1 5-3 1 , 2007 .",
      "_id": "3609802"
    }
  ],
  "1736082": [
    {
      "text": "Yao Wang and G.E. Suh, \"Efficient timing channel protection for on-chip networks\", <em>Networks on Chip (NoCS) 2012 Sixth IEEE/ACM International Symposium on</em>, pp. 142-151, May 2012.",
      "_id": "2437755"
    },
    {
      "text": "Hassan M. G. Wassel, Ying Gao, Jason K. Oberg, Ted Huffmire, Ryan Kastner, Frederic T. Chong, et al., \"Surfnoc: A low latency and provably non-interfering approach to secure networks-on-chip\", <em>Proceedings of the 40th Annual International Symposium on Computer Architecture ISCA '13</em>, pp. 583-594, 2013.",
      "_id": "2342652"
    },
    {
      "text": "Mario Badr and Natalie Enright Jerger, \"Synfull: Synthetic traffic models capturing cache coherent behaviour\", <em>Proceeding of the 41st Annual International Symposium on Computer Architecuture ISCA '14</em>, pp. 109-120, 2014.",
      "_id": "2062383"
    }
  ],
  "114141": [
    {
      "text": "H. Zheng and A. Louri, \"An energy-efficient network-on-chip design using reinforcement learning\", <em>DAC 2019</em>.",
      "_id": "296293"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>DAC 2001</em>.",
      "_id": "4445857"
    },
    {
      "text": "M. Poremba et al., \"There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes\", <em>ISCA 2017</em>.",
      "_id": "1161576"
    },
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh and N. K. Jha, \"GARNET: A Detailed On-chip Network Model Inside a Full-system Simulator\", <em>ISPASS 2009</em>.",
      "_id": "3307437"
    },
    {
      "text": "J. Yin et al., \"Efficient Synthetic Traffic Models for Large Complex SoCs\", <em>HPCA 2016</em>.",
      "_id": "1436648"
    },
    {
      "text": "M. Badr and N. Enright Jerger, \"SynFull: Synthetic Traffic Models Capturing Cache Coherent Behaviour\", <em>ISCA 2014</em>.",
      "_id": "2062383"
    },
    {
      "text": "M. Ebrahimi et al., \"Haraq: Congestion-aware learning model for highly adaptive routing algorithm in on-chip networks\", <em>NOCS 2012</em>.",
      "_id": "2437739"
    },
    {
      "text": "M. Clark et al., \"LEAD: Learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs\", <em>DAC 2018</em>.",
      "_id": "664010"
    },
    {
      "text": "D. DiTomaso et al., \"Machine learning enabled power-aware network-on-chip design\", <em>DATE 2017</em>.",
      "_id": "1097600"
    },
    {
      "text": "S. Van et al., \"Extending the power-efficiency and performance of photonic interconnects for heterogeneous multicores with machine learning\", <em>HPCA 2018</em>.",
      "_id": "778735"
    }
  ],
  "114110": [
    {
      "text": "M. R. Jokar, L. Zhang, J. M. Dallesasse, F. T. Chong and Y. Li, \"Direct-modulated optical networks for interposer systems\", <em>Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip</em>, pp. 10, 2019.",
      "_id": "320630"
    },
    {
      "text": "N. Binkert et al., \"The role of optics in future high radix switch design\" in ACM SIGARCH Computer Architecture News, ACM, vol. 39, pp. 437-448, 2011.",
      "_id": "2854927"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 37, no. 3, pp. 196-207, 2009.",
      "_id": "3303544"
    }
  ],
  "2025480": [
    {
      "text": "R. Das et al., \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs, \" in HPCA, 2009.",
      "_id": "3274256"
    },
    {
      "text": "C. Fallin et al., \"CHIPPER: A low-complexity bufferless deflection router, \" in HPCA, 2011.",
      "_id": "2820520"
    },
    {
      "text": "B. Grot et al., \"Express cube topologies for on-chip interconnects, \" in HPCA, 2009.",
      "_id": "3274264"
    },
    {
      "text": "B. Grot et al., \"Preemptive virtual clock: a flexible, efficient, and cost-effective qos scheme for networks-on-chip, \" in MICRO, 2009.",
      "_id": "3315485"
    },
    {
      "text": "B. Grot et al., \"Kilo-NOC: A heterogeneous network-on-chip architecture for scalability and service guarantees, \" in ISCA, 2011.",
      "_id": "2854942"
    },
    {
      "text": "N. Jiang et al., \"A detailed and flexible cycle-accurate Network-on- Chip simulator, \" in ISPASS, 2013.",
      "_id": "2346444"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks, \" in MICRO, 2009.",
      "_id": "3315502"
    },
    {
      "text": "A. Kumar et al., \"Token flow control, \" in MICRO, 2008.",
      "_id": "3521692"
    },
    {
      "text": "P. Kumar et al., \"Exploring concentration and channel slicing in onchip network router, \" in NOCS, 2009.",
      "_id": "3129381"
    },
    {
      "text": "J. W. Lee et al., \"Globally-synchronized frames for guaranteed qualityof- service in on-chip networks, \" in ISCA, 2008.",
      "_id": "3509412"
    },
    {
      "text": "S. Ma et al., \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip, \" in HPCA, 2012.",
      "_id": "2567939"
    },
    {
      "text": "G. Michelogiannakis et al., \"Evaluating bufferless flow control for on-chip networks, \" in NOCS, 2010.",
      "_id": "2912717"
    },
    {
      "text": "J. D. Owens et al., \"Research challenges for on-chip interconnection networks, \" IEEE Micro, vol. 27, no. 5, pp. 96-108, 2007.",
      "_id": "3609787"
    },
    {
      "text": "Y. Pan et al., \"FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar, \" in HPCA, 2010.",
      "_id": "3050669"
    },
    {
      "text": "A. Udipi et al., \"Towards scalable, energy-efficient, bus-based on-chip networks, \" in HPCA, 2010.",
      "_id": "3050675"
    },
    {
      "text": "I. Walter et al., \"Access regulation to hot-modules in wormhole nocs, \" in NOCS, 2007.",
      "_id": "3521043"
    }
  ],
  "1736078": [
    {
      "text": "L. Shang, L.-S. Peh and N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>Proc. 9th International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 91-102.",
      "_id": "4268631"
    },
    {
      "text": "J. Li, W. Huang, C. Lefurgy, L. Zhang, W. E. Denzel, R. R. Treumann, et al., \"Power shifting in Thrifty Interconnection Network\", <em>Proc. 17th International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 156-167.",
      "_id": "2820536"
    }
  ],
  "1120338": [
    {
      "text": "T. Krishna, C.-H. O. Chen, W. C. Kwon and L.-S. Peh, \"Breaking the On-chip Latency Barrier Using SMART\", <em>Proceedings of the 19th IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 378-389, Feb. 2013.",
      "_id": "2305201"
    },
    {
      "text": "C.-H. O. Chen, S. Park, T. Krishna, S. Subramanian, A. P. Chandrakasan and L.-S. Peh, \"SMART: A Single-cycle Reconfigurable NOC for SoC Applications\", <em>Proceedings of the Conference on Design Automation and Test in Europe (DATE)</em>, pp. 338-343, Mar. 2013.",
      "_id": "2280580"
    },
    {
      "text": "R. Hesse, J. Nicholls and N. E. Jerger, \"Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels\", <em>Proceedings of the 6th IEEE/ACM International Symposium on Networks-on-Chips (NOCS)</em>, pp. 132-141, May 2012.",
      "_id": "2437741"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling\", <em>Proceedings of the 6th IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</em>, pp. 201-210, May 2012.",
      "_id": "2437752"
    },
    {
      "text": "N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, J. Kim, et al., \"A Detailed and Flexible Cycle-Accurate Network-on-Chip Simulator\", <em>Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, pp. 86-96, Apr. 2013.",
      "_id": "2346444"
    },
    {
      "text": "A. Kumar, P. Kundu, A. P. Singh, L.-S. Peh and N. K. Jha, \"A 4.6Tbits/s 3.6GHz Single-cycle NOC Router with a Novel Switch Allocator in 65nm CMOS\", <em>Proceedings of the 25th International Conference on Computer Design (ICCD)</em>, pp. 63-70, Oct. 2007.",
      "_id": "3678172"
    },
    {
      "text": "R. Kumar, V. Zyuban and D. M. Tullsen, \"Interconnections in Multi-Core Architectures: Understanding Mechanisms Overheads and Scaling\", <em>Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 408-419, Nov. 2005.",
      "_id": "4031153"
    },
    {
      "text": "B. K. Daya, C.-H. O. Chen, S. Subramanian, W.-C. Kwon, S. Park, T. Krishna, et al., \"SCORPIO: A 36-core Research Chip Demonstrating Snoopy Coherence on a Scalable Mesh NOC with In-network Ordering\", <em>Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA)</em>, pp. 25-36, Nov. 2014.",
      "_id": "2062393"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler and O. Mutlu, \"Express Cube Topologies for On-Chip Interconnects\", <em>Proceedings of the 15th IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 163-174, Feb. 2009.",
      "_id": "3274264"
    },
    {
      "text": "M. M. Kim, J. D. Davis, M. Oskin and T. Austin, \"Polymor-phic On-Chip Networks\", <em>Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 101-112, Nov. 2008.",
      "_id": "3509407"
    },
    {
      "text": "M. Modarressi, A. Tavakkol and H. Sarbazi-Azad, \"Application-Aware Topology Reconfiguration for On-Chip Networks\", <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, vol. 19, no. 11, pp. 2010-2022, Nov. 2011.",
      "_id": "2764956"
    },
    {
      "text": "P. Gratz, B. Grot and S. W. Keckler, \"Regional Congestion Awareness for Load Balance in Networks-on-Chip\", <em>Proceedings of the 14th IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 203-214, Feb. 2008.",
      "_id": "3480596"
    },
    {
      "text": "S. Ma, N. E. Jerger and Z. Wang, \"DBAR: An Efficient Routing Algorithm to Support Multiple Concurrent Applications in Networks-on-chip\", <em>Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 413-424, Jun. 2011.",
      "_id": "2854947"
    },
    {
      "text": "B. Fu, Y. Han, J. Ma, H. Li and X. Li, \"An Abacus Turn Model for Time/Space-efficient Reconfigurable Routing\", <em>Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 259-270, Nov. 2011.",
      "_id": "2854937"
    },
    {
      "text": "M. A. Kinsy, M. H. Cho, T. Wen, E. Suh, M. van Dijk and S. Devadas, \"Application-aware Deadlock-free Oblivious Routing\", <em>Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 208-219, Nov. 2009.",
      "_id": "3303539"
    },
    {
      "text": "J. W. Lee, M. C. Ng and K. Asanovic, \"Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks\", <em>Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 89-100, Nov. 2008.",
      "_id": "3509412"
    },
    {
      "text": "R. Das, O. Mutlu, T. Moscibroda and C. R. Das, \"Application-aware Prioritization Mechanisms for On-chip Networks\", <em>Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)</em>, pp. 280-291, Dec. 2009.",
      "_id": "3315482"
    },
    {
      "text": "E. Bolotin, Z. Guz, I. Cidon, R. Ginosar and A. Kolodny, \"The Power of Priority: NOC Based Distributed Cache Coherency\", <em>Proceedings of the 1st IEEE/ACM International Symposium on Networks-on-Chip (NOCS)</em>, pp. 117-126, May 2007.",
      "_id": "3521012"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, H. Amano and T. Yoshinaga, \"Prediction Router: Yet Another Low Latency On-Chip Router Architecture\", <em>Proceedings of the 15th IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 367-378, Feb. 2009.",
      "_id": "3274273"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif and C. R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers\", <em>Proceedings of the 39th Annual IEEE/ACM International Symposium on Micro architecture (MICRO)</em>, pp. 333-346, Dec. 2006.",
      "_id": "3887184"
    },
    {
      "text": "Y. Xu, B. Zhao, Y. Zhang and J. Yang, \"Simple virtual channel allocation for high throughput and high frequency on-chip routers\", <em>Proceeding of the 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 1-11, Jan. 2010.",
      "_id": "3050681"
    },
    {
      "text": "R. Das, A. K. Mishra, C. Nicopoulos, D. Park, V. Narayanan, R. Iyer, et al., \"Performance and power optimization through data compression in Network-on-Chip architectures\", <em>Proceedings of the 14th IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 215-225, Feb. 2008.",
      "_id": "3480592"
    },
    {
      "text": "A. K. Mishra, N. Vijaykrishnan and C. R. Das, \"A Case for Heterogeneous On-chip Interconnects for CMPs\", <em>Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 389-400, Nov. 2011.",
      "_id": "2854952"
    },
    {
      "text": "R. Mullins, A. West and S. Moore, \"Low-Latency Virtual-Channel Routers for On-Chip Networks\", <em>Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 188-197, Nov. 2004.",
      "_id": "4168353"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu and N. K. Jha, \"Express Virtual Channels: Towards the Ideal Interconnection Fabric\", <em>Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 150-161, Jun. 2007.",
      "_id": "3699941"
    },
    {
      "text": "A. Kumar, L.-S. Peh and N. K. Jha, \"Token Flow Control\", <em>Proceedings of the 41st Annual IEEE/ACM International Symposium on Micro architecture (MICRO)</em>, pp. 342-353, Nov. 2008.",
      "_id": "3521692"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A Case for Bufferless Routing in On-Chip Networks\", <em>Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 196-207, Jun. 2009.",
      "_id": "3303544"
    },
    {
      "text": "M. Hayenga, N. E. Jerger and M. Lipasti, \"SCARAB: A Single Cycle Adaptive Routing and Bufferless Network\", <em>Proceedings of the 42nd Annual IEEE/ACM International Symposium on Micro architecture (MICRO)</em>, pp. 244-254, Dec. 2009.",
      "_id": "3315492"
    },
    {
      "text": "A. Abousamra, A. K. Jones and R. Melhem, \"Proactive Circuit Allocation in Multiplane NOCs\", <em>Proceedings of the 50th Annual Design Automation Conference (DAC)</em>, pp. 35:1-35:10, Jun. 2013.",
      "_id": "2181290"
    }
  ],
  "1120348": [
    {
      "text": "Y. Hoskote et al., \"A 5-GHz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61, Sept. 2007.",
      "_id": "3609769"
    },
    {
      "text": "D. Wentzlaff et al., \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, vol. 27, no. 5, Sep. 2007.",
      "_id": "3609802"
    },
    {
      "text": "K. Aisopos et al., \"ARIADNE: agnostic reconfiguration in a disconnected network environment\", <em>PACT</em>, 2011.",
      "_id": "2769256"
    },
    {
      "text": "D. Fick et al., \"A highly resilient routing algorithm for fault-tolerant nocs\", <em>DATE</em>, 2009.",
      "_id": "3254749"
    },
    {
      "text": "D. Lee et al., \"Brisk and limited-impact noc routing reconfiguration\", <em>DATE</em>, 2014.",
      "_id": "2001377"
    },
    {
      "text": "A. Samih et al., \"Energy-efficient interconnect via router parking\", <em>HPCA</em>, 2013.",
      "_id": "2305214"
    },
    {
      "text": "L. C. et al., \"Power punch: Towards non-blocking power-gating of noc routers\", <em>HPCA</em>, 2015.",
      "_id": "1736072"
    },
    {
      "text": "R. Parikh et al., \"Power-aware nocs through routing and topology reconfiguration\", <em>DAC</em>, 2014.",
      "_id": "1903881"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Sunmap: a tool for automatic topology selection and generation for nocs\", <em>DAC</em>, 2004.",
      "_id": "4134087"
    },
    {
      "text": "M. Fattah et al., \"A low-overhead fully-distributed guaranteed-delivery routing algorithm for faulty network-on-chips\", <em>NOCS</em>, 2015.",
      "_id": "1618238"
    },
    {
      "text": "M. Kinsy et al., \"Application-aware deadlock-free oblivious routing\", <em>ISCA</em>, 2009.",
      "_id": "3303539"
    },
    {
      "text": "A. Lankes et al., \"Comparison of deadlock recovery and avoidance mechanisms to approach message dependent deadlocks in on-chip networks\", <em>NOCS</em>, 2010.",
      "_id": "2912714"
    },
    {
      "text": "M. Balboni, J. Flich and D. Bertozzi, \"Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration\", <em>DATE '15</em>, 2015.",
      "_id": "1711483"
    },
    {
      "text": "E. Wachter et al., \"Topology-agnostic fault-tolerant noc routing method\", <em>DATE</em>, 2013.",
      "_id": "2280830"
    },
    {
      "text": "C. Fallin et al., \"Minbd: Minimally-buffered deflection routing for energy-efficient interconnect\", <em>NoCS</em>, 2012.",
      "_id": "2437740"
    },
    {
      "text": "R. Das et al., \"Catnap: Energy proportional multiple network-on-chip\", <em>ISCA</em>, 2013.",
      "_id": "2342596"
    },
    {
      "text": "C. Sun et al., \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>NOCS</em>, 2012.",
      "_id": "2437752"
    },
    {
      "text": "S. Park et al., \"Approaching the theoretical limits of a mesh noc with a 16-node chip prototype in 45nm SOI\", <em>DAC</em>, 2012.",
      "_id": "2448673"
    },
    {
      "text": "N. Agarwal et al., \"GARNET: A detailed on-chip network model inside a full-system simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    }
  ],
  "1120325": [
    {
      "text": "N. Binkert, A. Davis, N. P. Jouppi, M. McLaren, N. Murali-manohar, R. Schreiber, et al., \"The role of optics in future high radix switch design\", <em>2011 38th Annual International Symposium on Computer Architecture (ISCA)</em>, 2011.",
      "_id": "2854927"
    },
    {
      "text": "K. Bergman, L. P. Carloni, A. Biberman, J. Chan and G. Hendry, Photonic network-on-chip design, Springer, 2014.",
      "_id": "1858757"
    },
    {
      "text": "P. Koka, M. O. McCracken, H. Schwetman, C. H. O. Chen, X. Zheng, R. Ho, et al., \"A micro-architectural analysis of switched photonic multi-chip interconnects\", <em>2012 39th Annual International Symposium on Computer Architecture (ISCA)</em>, pp. 153-164, June 2012.",
      "_id": "2603280"
    },
    {
      "text": "M. Badr and N. E. Jerger, \"Synfull: Synthetic traffic models capturing cache coherent behaviour\", <em>SIGARCH Comput. Archit. News</em>, vol. 42, no. 3, pp. 109-120, Jun. 2014.",
      "_id": "2062383"
    },
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang and A. Choudhary, \"Firefly: Illuminating future network-on-chip with nanophotonics\", <em>SIGARCH Comput. Archit. News</em>, vol. 37, no. 3, pp. 429-440, Jun. 2009.",
      "_id": "3303547"
    },
    {
      "text": "S. Beamer, C. Sun, Y.-J. Kwon, A. Joshi, C. Batten, V. Stojanovic, et al., \"Re-architecting dram memory systems with monolithically integrated silicon photonics\", <em>SIGARCH Comput. Archit. News</em>, vol. 38, no. 3, 2010.",
      "_id": "3083651"
    },
    {
      "text": "A. Joshi, C. Batten, Y. J. Kwon, S. Beamer, I. Shamim, K. Asanovic, et al., \"Silicon-photonic clos networks for global on-chip communication\", <em>3rd ACM/IEEE International Symposium on Networks-on-Chip</em>, 2009.",
      "_id": "3129374"
    }
  ],
  "114118": [
    {
      "text": "T. W. Ainsworth and T. M. Pinkston, \"On characterizing performance of the cell broadband engine element interconnect bus\", <em>International Symposium on Networks-on-Chip</em>, May 2007.",
      "_id": "3521009"
    },
    {
      "text": "M. Badr and N. E. Jerger, \"Synfull: synthetic traffic models capturing cache coherent behaviour\", <em>International Symposium on Computer Architecture</em>, 2014.",
      "_id": "2062383"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Design Automation Conference</em>, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, H. Borkar and S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, Nov. 2007.",
      "_id": "3609769"
    },
    {
      "text": "H. Kwon, A. Samajdar and T. Krishna, \"Rethinking nocs for spatial neural network accelerators\", <em>International Symposium on Networks-on-Chip</em>, Oct. 2017.",
      "_id": "1012866"
    },
    {
      "text": "Y. Li, I.-J. Liu, Y. Yuan, D. Chen, A. Schwing and J. Huang, \"Accelerating distributed reinforcement learning with in-switch computing\", <em>International Symposium on Computer Architecture</em>, June 2019.",
      "_id": "452773"
    },
    {
      "text": "A. N. Udipi, N. Muralimanohar and R. Balasubramonian, \"Towards scalable energy-efficient bus-based on-chip networks\", <em>International Symposium on High-Performance Computer Architecture</em>, Jan. 2010.",
      "_id": "3050675"
    },
    {
      "text": "K. Wang, A. Louri, A. Karanth and R. Bunescu, \"Intellinoc: A holistic design framework for energy-efficient and reliable on-chip communication for manycores\", <em>International Symposium on Computer Architecture</em>, June 2019.",
      "_id": "452795"
    },
    {
      "text": "J.-Y. Won, X. Chen, P. Gratz, J. Hu and V. Soteriou, \"Up by their bootstraps: Online learning in artificial neural networks for cmp uncore power management\", <em>International Symposium on High Performance Computer Architecture</em>, June 2014.",
      "_id": "2025503"
    },
    {
      "text": "J. Yin, Z. Lin, O. Kayiran, M. Poremba, M. S. B. Altaf, N. E. Jerger, et al., \"Modular routing design for chiplet-based systems\", <em>International Symposium on Computer Architecture</em>, June 2018.",
      "_id": "821757"
    }
  ],
  "1736114": [
    {
      "text": "P. Gratz et al., \"Regional congestion awareness for load balance in networks-on-chip\", <em>Proceedings of HPCA'08</em>, pp. 203-214, Feb 2008.",
      "_id": "3480596"
    },
    {
      "text": "N. Jiang et al., \"Indirect adaptive routing on large scale interconnection networks\", <em>Proceedings of ISCA'09</em>, pp. 220-231, June 2009.",
      "_id": "3303536"
    },
    {
      "text": "N. Jiang et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>Proceedings of ISPASS'13</em>, pp. 86-96, April 2013.",
      "_id": "2346444"
    },
    {
      "text": "J. Kim et al., \"Flattened butterfly: A cost-efficient topology for high-radix networks\", <em>Proceedings of ISCA'07</em>, pp. 126-137, June 2007.",
      "_id": "3699936"
    },
    {
      "text": "J. Ahn et al., \"Network within a network approach to create a scalable high-radix router microarchitecture\", <em>Proceedings of HPCA'12</em>, pp. 1-12, Feb 2012.",
      "_id": "2567919"
    },
    {
      "text": "L. Shang et al., \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>Proceedings of HPCA'03</em>, pp. 91-102, Feb 2003.",
      "_id": "4268631"
    },
    {
      "text": "M. Li et al., \"Dyxy: a proximity congestion-aware deadlock-free dynamic routing method for network on chip\", <em>Proceedings of DAC'06</em>, pp. 849-852, June 2006.",
      "_id": "3731662"
    },
    {
      "text": "M. Ebrahimi et al., \"Catra-congestion aware trapezoid-based routing algorithm for on-chip networks\", <em>Proceedings of DATE'12</em>, pp. 320-325, March 2012.",
      "_id": "2548321"
    },
    {
      "text": "H. Matsutani et al., \"Prediction router: Yet another low latency on-chip router architecture\", <em>Proceedings of HPCA'09</em>, pp. 367-378, Feb 2009.",
      "_id": "3274273"
    }
  ],
  "114117": [
    {
      "text": "A. Bakhoda, J. Kim and T. M. Aamodt, \"Throughput-effective on-chip networks for manycore accelerators\", <em>Proceedings of the 43rd annual IEEE/ACM International Symposium on Microarchitecture (MICRO\u201910)</em>, pp. 421-432, 2010.",
      "_id": "3097264"
    },
    {
      "text": "A. K. Ziabari, J. L. Abell\u00e1n, Y. Ma, A. Joshi and D. Kaeli, \"Asymmetric noc architectures for gpu systems\", <em>9th IEEE/ACM International Symposium on Networks on Chip (NoCS\u201915)</em>, pp. 25, 2015.",
      "_id": "1618262"
    },
    {
      "text": "H. Jang, J. Kim, P. Gratz, K. H. Yum and E. J. Kim, \"Bandwidth-efficient on-chip interconnect designs for gpgpus\", <em>Proceedings of the 52nd Annual Design Automation Conference</em>, pp. 9, 2015.",
      "_id": "1616029"
    },
    {
      "text": "X. Zhao, S. Ma, Y. Liu, L. Eeckhout and Z. Wang, \"A low-cost conflict-free noc for gpgpus\", <em>Proceedings of the 53rd Annual Design Automation Conference</em>, pp. 34, 2016.",
      "_id": "1319780"
    },
    {
      "text": "D. Abts, N. D. Enright Jerger, J. Kim, D. Gibson and M. H. Lipasti, \"Achieving predictable performance through better memory controller placement in many-core cmps\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 37, no. 3, pp. 451-461, 2009.",
      "_id": "3303522"
    },
    {
      "text": "N. Jiang, J. Balfour, D. U. Becker, B. Towles, W. J. Dally, G. Michelogiannakis, et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201913)</em>, pp. 86-96, 2013.",
      "_id": "2346444"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>6th IEEE/ACM International Symposium on Networks on Chip (NoCS\u201912)</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    },
    {
      "text": "J. Yin, Z. Lin, O. Kayiran, M. Poremba, M. S. B. Altaf, N. Enright Jerger, et al., \"Modular routing design for chiplet-based systems\", <em>International Symposium on Computer Architecture</em>, 2018.",
      "_id": "821757"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler and O. Mutlu, \"Express cube topologies for on-chip interconnects\", <em>IEEE International Symposium on High Performance Computer Architecture (HPCA\u201909)</em>, pp. 163-174, 2009.",
      "_id": "3274264"
    }
  ],
  "1736073": [
    {
      "text": "J. H. Ahn, S. Choo and J. Kim, \"Network within a Network Approach to Create a Scalable High-Radix Router Microarchitecture\", <em>Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 1-12, 2012.",
      "_id": "2567919"
    },
    {
      "text": "G. Michelogiannakis, D. Sanchez, W. J. Dally and C. Kozyrakis, \"Evaluating Bufferless Flow Control for On-Chip Networks\", <em>Proc. IEEE/ACM NoCS</em>, 2010.",
      "_id": "2912717"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A Case for Bufferless Routing in On-Chip Networks\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 37, no. 3, pp. 196-207, 2009.",
      "_id": "3303544"
    },
    {
      "text": "A. Pullini, F. Angiolini, S. Murali, D. Atienza, G. De Micheli and L. Benini, \"Bringing NoCs to 65 nm\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 75-85, 2007.",
      "_id": "3609788"
    }
  ],
  "114123": [
    {
      "text": "A. Ramrakhyani, P. Gratz and T. Krishna, \"Synchronized progress in interconnection networks (SPIN): A new theory for deadlock freedom\", <em>Proceedings of the International Symposium on Computer Architecture</em>, 2018.",
      "_id": "821732"
    },
    {
      "text": "A. Ramrakhyani and T. Krishna, \"Static bubble: A framework for deadlock-free irregular on-chip topologies\", <em>International Symposium on High Performance Computer Architecture</em>, 2017.",
      "_id": "1120348"
    },
    {
      "text": "S. Ma, N. Enright Jerger and Z. Wang, \"Whole packet forwarding: Efficient design of fully-adaptive routing algorithms for networks-on-chip\", <em>Proceedings of the International Symposium on High Performance Computer Architecture</em>, 2012.",
      "_id": "2567939"
    },
    {
      "text": "J. Yin, Z. Lin, O. Kayiran, M. Poremba, M. S. B. Altaf, N. Enright Jerger, et al., \"Modular routing design for chiplet-based systems\", <em>Proceedings of the International Symposium on Computer Architecture</em>, 2018.",
      "_id": "821757"
    },
    {
      "text": "D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw and D. Sylvester, \"Vicis: a reliable network for unreliable silicon\", <em>Proceedings of the 46th Annual Design Automation Conference</em>, pp. 812-817, 2009.",
      "_id": "3254130"
    },
    {
      "text": "C. Iordanou, V. Soteriou and K. Aisopos, \"Hermes: Architecting a top-performing fault-tolerant routing algorithm for networks-on-chips\", <em>Computer Design (ICCD) 2014 32nd IEEE International Conference on</em>, pp. 424-431, 2014.",
      "_id": "1900871"
    },
    {
      "text": "A. DeOrio, D. Fick, V. Bertacco, D. Sylvester, D. Blaauw, J. Hu, et al., \"A reliable routing architecture and algorithm for NoCs\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 31, no. 5, pp. 726-739, 2012.",
      "_id": "2502657"
    },
    {
      "text": "K. Bhardwaj, K. Chakraborty and S. Roy, \"Towards graceful aging degradation in NoCs through an adaptive routing algorithm\", <em>Proceedings of the 49th Annual Design Automation Conference</em>, pp. 382-391, 2012.",
      "_id": "2448558"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>Proceedings of the 36th Annual International Symposium on Computer Architecture</em>, pp. 196-207, 2009.",
      "_id": "3303544"
    },
    {
      "text": "C. Fallin, C. Craik and O. Mutlu, \"CHIPPER: A low-complexity bufferless deflection router\", <em>Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture HPCA \u201911</em>, pp. 144-155, 2011.",
      "_id": "2820520"
    },
    {
      "text": "N. Agarwal, T. Krishna, L. Peh and N. K. Jha, \"Garnet: A detailed on-chip network model inside a full-system simulator\", <em>2009 IEEE International Symposium on Performance Analysis of Systems and Software</em>, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "C. Sun, C. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"Dsent - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    },
    {
      "text": "M. Ebrahimi and M. Daneshtalab, \"EbDa: A new theory on design and verification of deadlock-free interconnection networks\", <em>Proceedings of the International Symposium on Computer Architecture</em>, 2017.",
      "_id": "1161549"
    },
    {
      "text": "L. Chen and T. M. Pinkston, \"Worm-bubble flow control\" in High Performance Computer Architecture (HPCA2013) 2013 IEEE 19th International Symposium on, IEEE, pp. 366-377, 2013.",
      "_id": "2305186"
    },
    {
      "text": "K. Aisopos, A. DeOrio, L.-S. Peh and V. Bertacco, \"ARIADNE: agnostic reconfiguration in a disconnected network environment\", <em>PACT</em>, 2011.",
      "_id": "2769256"
    },
    {
      "text": "D. Lee, R. Parikh and V. Bertacco, \"Brisk and limited-impact NoC routing reconfiguration\", <em>DATE</em>, 2014.",
      "_id": "2001377"
    }
  ],
  "2567939": [
    {
      "text": "W. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In DAC 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. Das et al. Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. In HPCA 2009.",
      "_id": "3274256"
    },
    {
      "text": "R. Das et al. Performance and power optimization through data compression in network-on-chip architectures. In HPCA 2008.",
      "_id": "3480592"
    },
    {
      "text": "C. Fallin et al. CHIPPER: A low-complexity bufferless deflection router. In HPCA 2011.",
      "_id": "2820520"
    },
    {
      "text": "B. Fu et al. An abacus turn model for time/space-efficient reconfigurable routing. In ISCA 2011.",
      "_id": "2854937"
    },
    {
      "text": "P. Gratz, B. Grot, and S. Keckler. Regional congestion awareness for load balance in networks-on-chip. In HPCA 2008.",
      "_id": "3480596"
    },
    {
      "text": "P. Gratz et al. On-chip interconnection networks of the TRIPS chip. Micro, IEEE, 27(5):41-50, Sept.-Oct. 2007.",
      "_id": "3609760"
    },
    {
      "text": "M. Hayenga et al. SCARAB: A single cycle adaptive routing and bufferless network. In MICRO 2009.",
      "_id": "3315492"
    },
    {
      "text": "J. Hu and R. Marculescu. DyAD - smart routing for networks-on-chip. In DAC 2004.",
      "_id": "4030729"
    },
    {
      "text": "J. Kim et al. A low latency router supporting adaptivity for on-chip interconnects. In DAC 2005.",
      "_id": "3891501"
    },
    {
      "text": "M. Li et al. DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In DAC 2006.",
      "_id": "3731662"
    },
    {
      "text": "Z. Lu et al. Layered switching for networks on chip. In DAC 2007.",
      "_id": "3552895"
    },
    {
      "text": "S. Ma et al. DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In ISCA 2011.",
      "_id": "2854947"
    },
    {
      "text": "R. Marculescu et al. Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Trans. Comp.-Aided Des. Integ. Cir. Sys., 28:3-21, January 2009.",
      "_id": "3215582"
    },
    {
      "text": "R. Mullins et al. Low-latency virtual-channel routers for on-chip networks. In ISCA 2004.",
      "_id": "4168353"
    },
    {
      "text": "C. Nicopoulos et al. ViChar: A dynamic virtual channel regulator for network-on-chip routers. In MICRO 2006.",
      "_id": "3887184"
    },
    {
      "text": "U. Y. Ogras et al. Key research problems in noc design: a holistic perspective. In CODES+ISSS 2005.",
      "_id": "3990722"
    },
    {
      "text": "L.-S. Peh and W. Dally. A delay model and speculative architecture for pipelined routers. In HPCA 2001.",
      "_id": "4453611"
    },
    {
      "text": "D. Wentzlaff et al. On-chip interconnection architecture of the TILE processor. Micro, IEEE, 27(5):15-31, Sept.-Oct. 2007.",
      "_id": "3609802"
    },
    {
      "text": "Y. Xu et al. Simple virtual channel allocation for high throughput and high frequency on-chip routers. In HPCA 2010.",
      "_id": "3050681"
    }
  ],
  "2305184": [
    {
      "text": "N. Agarwal, T. Krishna, L. Peh, and N. Jha. Garnet: A detailed on-chip network model inside a full-system simulator. In Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on, pages 33-42. Ieee, 2009.",
      "_id": "3307437"
    },
    {
      "text": "W. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Design Automation Conference, 2001. Proceedings, pages 684-689. IEEE, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hestness, B. Grot, and S. Keckler. Netrace: dependency-driven trace-based network-on-chip simulation. In Proceedings of the Third International Workshop on Network on Chip Architectures, pages 31-36. ACM, 2010.",
      "_id": "3097278"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express virtual channels: towards the ideal interconnection fabric. In Proceedings of the 34th annual international symposium on Computer architecture, ISCA '07, pages 150-161, New York, NY, USA, 2007. ACM.",
      "_id": "3699941"
    },
    {
      "text": "R. Kumar, V. Zyuban, and D. Tullsen. Interconnections in multicore architectures: Understanding mechanisms, overheads and scaling. In Computer Architecture, 2005. ISCA'05. Proceedings. 32nd International Symposium on, pages 408-419. IEEE, 2005.",
      "_id": "4031153"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, H. Amano, and T. Yoshinaga. Prediction router: Yet another low latency on-chip router architecture. In High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on, pages 367-378. IEEE, 2009.",
      "_id": "3274273"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In Proceedings of the 31st annual international symposium on Computer architecture, ISCA '04, pages 188-, Washington, DC, USA, 2004. IEEE Computer Society.",
      "_id": "4168353"
    },
    {
      "text": "L.-S. Peh and W. Dally. A delay model and speculative architecture for pipelined routers. In High-Performance Computer Architecture, 2001. HPCA. The Seventh International Symposium on, pages 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "H. Wang, L. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, page 105. IEEE Computer Society, 2003.",
      "_id": "4291892"
    }
  ],
  "1120365": [
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, et al., \"An 80-tile 1.28 tflops network-on-chip in 65nm cmos\", <em>ISSCC</em>, pp. 98-99, 2007.",
      "_id": "3704101"
    },
    {
      "text": "M. A. Anders, \"High-performance energy-efficient noc fabrics: Evolution and future challenges\", <em>NOCS</em>, pp. i-i, 2014.",
      "_id": "1900859"
    },
    {
      "text": "P. K. Hamedani, N. E. Jerger and S. Hessabi, \"Qut: A low-power optical network-on-chip\", <em>NOCS</em>, pp. 80-87, 2014.",
      "_id": "1900869"
    },
    {
      "text": "Y. Demir and N. Hardavellas, \"Parka: Thermally insulated nanophotonic interconnects\", <em>NOCS</em>, pp. 1, 2015.",
      "_id": "1618237"
    },
    {
      "text": "K. Bergman, L. P. Carloni, A. Biberman, J. Chan and G. Hendry, Photonic network-on-chip design, Springer, 2014.",
      "_id": "1858757"
    },
    {
      "text": "C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>NOCS</em>, pp. 201-210, 2012.",
      "_id": "2437752"
    },
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang and A. Choudhary, \"Firefly: illuminating future network-on-chip with nanophotonics\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 37, pp. 429-440, 2009.",
      "_id": "3303547"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>Transactions on Computers</em>, vol. 57, pp. 1246-1260, 2008.",
      "_id": "3427704"
    },
    {
      "text": "A. Biberman, K. Preston, G. Hendry, N. Sherwood-Droz, J. Chan, J. S. Levy, et al., \"Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors\", <em>JETC</em>, vol. 7, pp. 7, 2011.",
      "_id": "2728709"
    },
    {
      "text": "A. Joshi, C. Batten, Y.-J. Kwon, S. Beamer, I. Shamim, K. Asanovic, et al., \"Silicon-photonic clos networks for global on-chip communication\", <em>NOCS</em>, pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu, J. Michel, et al., \"Atac: a 1000-core cache-coherent processor with on-chip optical network\", <em>PACT</em>, pp. 477-488, 2010.",
      "_id": "3008978"
    },
    {
      "text": "Y. Ben-Itzhak, E. Zahavi, I. Cidon and A. Kolodny, \"Hnocs: modular open-source simulator for heterogeneous nocs\", <em>SA MOS</em>, pp. 51-57, 2012.",
      "_id": "2634087"
    },
    {
      "text": "H. Li, A. Fourmigue, S. Le Beux, X. Letartre, I. O'Connor and G. Nicolescu, \"Thermal aware design method for vcsel-based on-chip optical interconnect\", <em>EDA Consortium</em>, pp. 1120-1125, 2015.",
      "_id": "1711635"
    },
    {
      "text": "M. Briere, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, et al., \"System level assessment of an optical noc in an mpsoc platform\", <em>EDA Consortium</em>, pp. 1084-1089, 2007.",
      "_id": "3654946"
    },
    {
      "text": "S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois and P. Paulin, \"Optical ring network-on-chip (ornoc): Architecture and design methodology\", <em>IEEE</em>, pp. 1-6, 2011.",
      "_id": "2796931"
    },
    {
      "text": "L. Ramini, P. Grani, S. Bartolini and D. Bertozzi, \"Contrasting wavelength-routed optical noc topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis\", <em>EDA Consortium</em>, pp. 1589-1594, 2013.",
      "_id": "2280780"
    },
    {
      "text": "M. J. Cianchetti, J. C. Kerekes and D. H. Albonesi, \"Phastlane: a rapid transit optical routing network\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 37, pp. 441-450, 2009.",
      "_id": "3303528"
    },
    {
      "text": "Y. Pan, J. Kim and G. Memik, \"Flexishare: Channel sharing for an energy-efficient nanophotonic crossbar\", <em>IEEE</em>, pp. 1-12, 2010.",
      "_id": "3050669"
    },
    {
      "text": "X. Zhang and A. Louri, \"A multilayer nanophotonic interconnection network for on-chip many-core communications\", <em>DAC</em>, pp. 156-161, 2010.",
      "_id": "2932363"
    },
    {
      "text": "Y.-H. Kao and H. J. Chao, \"Blocon: A bufferless photonic clos network-on-chip architecture\", <em>NOCS</em>, pp. 81-88, 2011.",
      "_id": "2685967"
    }
  ],
  "2567938": [
    {
      "text": "E. Bolotin et al. The Power of Priority: NoC Based Distributed Cache Coherency. In NOCS 2007.",
      "_id": "3521012"
    },
    {
      "text": "N. Enright Jerger. SigNet: Network-on-chip filtering for coarse vector directories. In DATE 2010.",
      "_id": "3033010"
    },
    {
      "text": "N. Enright Jerger et al. Virtual Circuit Tree Multicasting: A case for on-chip hardware multicast support. In ISCA 2008.",
      "_id": "3509405"
    },
    {
      "text": "P. Gratz et al. Regional Congestion Awareness for load balance in networks-on-chip. In HPCA 2008.",
      "_id": "3480596"
    },
    {
      "text": "P. Gratz et al. Implementation and evaluation of a dynamically routed processor operand network. In NOCS 2007.",
      "_id": "3521024"
    },
    {
      "text": "J. Kim et al. A low latency router supporting adaptivity for on-chip interconnects. In DAC 2005.",
      "_id": "3891501"
    },
    {
      "text": "A. Kumar et al. A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In ICCD 2007.",
      "_id": "3678172"
    },
    {
      "text": "S. Ma et al. DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In ISCA 2011.",
      "_id": "2854947"
    },
    {
      "text": "G. Michelogiannakis et al. Evaluating bufferless flow control for on-chip networks. In NOCS 2010.",
      "_id": "2912717"
    },
    {
      "text": "A. K. Mishra et al. A case for heterogeneous on-chip interconnects for CMPs. In ISCA 2011.",
      "_id": "2854952"
    },
    {
      "text": "J. Oh et al. TLSync: support for multiple fast barriers using on-chip transmission lines. In ISCA 2011.",
      "_id": "2854954"
    },
    {
      "text": "L.-S. Peh and W. Dally. A delay model and speculative architecture for pipelined routers. In HPCA 2001.",
      "_id": "4453611"
    },
    {
      "text": "L. Wang et al. Recursive Partitioning Multicast: A bandwidth-efficient routing for networks-on-chip. In NOCS 2009.",
      "_id": "3129393"
    }
  ],
  "2305214": [
    {
      "text": "K. Aisopos, A. DeOrio, L.-S. Peh, and V. Bertacco. Ariadne: Agnostic reconfiguration in a disconnected network environment. PACT '11, Washington, DC, USA, 2011.",
      "_id": "2769256"
    },
    {
      "text": "A. Banerjee, R. Mullins, and S. Moore. A power and energy exploration of network-on-chip architectures. NOCS '07, pages 163-172, Washington, DC, USA, 2007.",
      "_id": "3521011"
    },
    {
      "text": "N. A. et. al. GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator. 2009.",
      "_id": "3307437"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh, and K. Samadi. Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration. 2009.",
      "_id": "3254807"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, D. Wang, and H. Amano. Adding slowsilent virtual channels for low-power on-chip networks. In NoCS 2008. 2nd ACM/IEEE Intl. Symp. on, pages 23-32, 2008.",
      "_id": "3332693"
    },
    {
      "text": "A. K. Mishra, R. Das, S. Eachempati, R. Iyer, N. Vijaykrishnan, and C. R. Das. A case for dynamic frequency tuning in on-chip networks. MICRO 42, New York, NY, USA, 2009. ACM.",
      "_id": "3315514"
    },
    {
      "text": "A. K. Mishra, N. Vijaykrishnan, and C. R. Das. A case for heterogeneous on-chip interconnects for cmps. ISCA '11, New York, NY, USA, 2011. ACM.",
      "_id": "2854952"
    },
    {
      "text": "T. Moscibroda and O. Mutlu. A case for bufferless routing in on-chip networks. ISCA '09, New York, NY, USA, 2009. ACM.",
      "_id": "3303544"
    },
    {
      "text": "L. Shang, L.-S. Peh, and N. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In HPCA-9 2003., pages 91-102, 2003.",
      "_id": "4268631"
    }
  ],
  "3050668": [
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, et al., \"On-chip interconnection architecture of the Tile processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 15-31, Sept-Oct 2007.",
      "_id": "3609802"
    }
  ],
  "3480592": [
    {
      "text": "R. Kumar, V. Zyuban, and D. M. Tullsen. Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling. SIGARCH Comput. Archit. News, 33(2):408-419, 2005.",
      "_id": "4031153"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, and M. Kandemir. Design and management of 3d chip multiprocessors using network-in-memory. In ISCA '06: Proceedings of the 33rd annual international symposium on Computer Architecture, pages 130-141, 2006.",
      "_id": "3874928"
    },
    {
      "text": "R. Mullins, A.West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In ISCA '04: Proceedings of the 31st Annual International Symposium on Computer Architecture, page 188, 2004.",
      "_id": "4168353"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. The design and implementation of a low-latency on-chip network. In ASP-DAC '06: Proceedings of the 2006 conference on Asia South Pacific design automation, pages 164-169, 2006.",
      "_id": "3821096"
    },
    {
      "text": "D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R. Das. Exploring fault-tolerant network-on-chip architectures. In DSN '06: Proceedings of the International Conference on Dependable Systems and Networks (DSN'06), pages 93-104, 2006.",
      "_id": "3836132"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A delay model and speculative architecture for pipelined routers. In HPCA '01: Proceedings of the 7th International Symposium on High-Performance Computer Architecture, page 255, 2001.",
      "_id": "4453611"
    },
    {
      "text": "L. Shang, L.-S. Peh, A. Kumar, and N. K. Jha. Thermal modeling, characterization and management of on-chip networks. In MICRO 37: Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture, pages 67-78, 2004.",
      "_id": "4178250"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In MICRO 36: Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, page 105, 2003.",
      "_id": "4291892"
    }
  ],
  "3050681": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-GHz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan and C. R. Das, \"A low latency router supporting adaptivity for on-chip interconnects\", <em>DAC</em>, pp. 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "A. K. Kodi, A. Sarathy, Vivek Venkatesan and A. Louri, \"iDeal: Inter-router dual-function energy and area-efficient links for network-on-chip (NoC) architectures\", <em>International Symposium on Computer Architecture</em>, pp. 241-250, 2008.",
      "_id": "3509409"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu and N.K. Jha, \"A 4.6 Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS\", <em>International Conference on Computer Design</em>, pp. 63-70, 2007.",
      "_id": "3678172"
    },
    {
      "text": "A. Kumar, L.-S Peh, P. Kundu and N. K. Jha, \"Token Flow Control\", <em>International Symposium on Microarchitecture</em>, pp. 342-353, 2008.",
      "_id": "3521692"
    },
    {
      "text": "G. Michelogiannakis, J. Balfour and W. J. Dally, \"Elastic-buffer flow control for on-chip networks\", <em>International Symposium on High-Performance Computer Architecure</em>, pp. 151-162, 2009.",
      "_id": "3274274"
    },
    {
      "text": "T. Moscribroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>International Symposium on Computer Architecture</em>, pp. 196-207, 2009.",
      "_id": "3303544"
    },
    {
      "text": "R. Mullins, A. West and S. Moore, \"Low-latency virtual channel routers for on-chip networks\", <em>International Symposium on Computer Architecture</em>, pp. 184-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishman, M. S. Yousif and C. R. Das, \"ViChaR: A dynamic virtual channel regulator for network-on-chip routers\", <em>International Symposium on Microarchitecture</em>, pp. 333-344, 2006.",
      "_id": "3887184"
    },
    {
      "text": "L. S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>International Symposium on High-Performance Computer Architecure</em>, pp. 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "S. Vangel et al., \"An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS\", <em>The International Solid-State conference</em>, vol. 589, pp. 98-99, Feb. 2007.",
      "_id": "3704101"
    },
    {
      "text": "H.-S Wang, L.-S Peh and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks\", <em>International Symposium on Microarchitecture</em>, pp. 105-116, 2003.",
      "_id": "4291892"
    }
  ],
  "3274287": [
    {
      "text": "P. Gratz, C. Kim, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Keckler, D. C. Burger. On-Chip Interconnection Networks of the TRIPS Chip. IEEE Micro, 27(5):41-50, September/October 2007.",
      "_id": "3609760"
    },
    {
      "text": "J. Kim, D. Park, T. Theocharides, V. Narayanan, C. Das. A Low Latency Router Supporting Adaptivity for On-Chip Interconnects. Proc. of the 42nd Conf. on Design Auto., pp. 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express Virtual Channels: Towards the Ideal Interconnection Fabric. Proc. of the 34th Int. Sym. on Comp. Arch., pp. 150-161, 2007.",
      "_id": "3699941"
    },
    {
      "text": "R. Kumar, V. Zyuban, and D. M. Tullsen. Interconnections in Multicore Architectures: Understanding Mechanisms, Overheads and Scaling. Proc. of the 32nd Int. Sym. on Comp. Arch., pp. 408-419, Madison, USA, 2005.",
      "_id": "4031153"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, M. Kandemir. Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. Proc. of the 33rd Int. Sym. on Comp. Arch., pp. 130-141, 2006.",
      "_id": "3874928"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. Proc. of the 31st Int. Sym. on Comp. Arch., pp. 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "U. Y. O. and R. Marculescu. It's a Small World After All: NoC Performance Optimization via Long-Range Link Insertion. IEEE Trans. on VLSI Sys., 14(7):693-706, July 2006.",
      "_id": "3810350"
    },
    {
      "text": "D. Park, S. Eachempati, R. Das, A. K. Mishra, Y. Xie, V. Narayanan, C. Das. MIRA: A Multi-Layered On-Chip Interconnect Router Architecture. Proc. of the 35th Int. Sym. on Comp. Arch., pp. 251-261, 2008.",
      "_id": "3509420"
    }
  ],
  "778678": [
    {
      "text": "T. W. Ainsworth and T. M. Pinkston, \"On characterizing performance of the cell broadband engine element interconnect bus\", <em>International Symposium on Networks-on-Chip (NOCS)</em>, 2007.",
      "_id": "3521009"
    },
    {
      "text": "M. Badr and N. E. Jerger, \"Synfull: synthetic traffic models capturing cache coherent behaviour\", <em>ISCA</em>, 2014.",
      "_id": "2062383"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>DAC</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "C. Fallin, C. Craik and O. Mutlu, \"Chipper: A low-complexity bufferless deflection router\", <em>HPCA</em>, 2011.",
      "_id": "2820520"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. W. Keckler and D. Burger, \"Implementation and evaluation of on-chip network architectures\", <em>International Conference on Computer Design</em>, 2006.",
      "_id": "3855094"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler and O. Multu, \"Express cube topologies for on-chip interconnects\", <em>HPCA</em>, 2009.",
      "_id": "3274264"
    },
    {
      "text": "N. E. Jerger, L. S. Peh and M. Lipasti, \"Virtual circuit tree multicasting: A case for on-chip hardware multicast support\", <em>ISCA</em>, 2008.",
      "_id": "3509405"
    },
    {
      "text": "N. Jiang, J. Balfour, D. U. Becker, B. Towles, W. J. Dally, G. Michelogiannakis, et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\" in ISPASS, IEEE, 2013.",
      "_id": "2346444"
    },
    {
      "text": "J. Kim, W. J. Dally and D. Abts, \"Flattened butterfly: A cost-efficient topology for high-radix networks\", <em>ISCA</em>, 2007.",
      "_id": "3699936"
    },
    {
      "text": "A. K. Kodi, A. Sarathy and A. Louri, \"ideal: Inter-router dual-function energy and area-efficient links for network-on-chip (noc) architectures\", <em>ISCA</em>, 2008.",
      "_id": "3509409"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif and C. R. Das, \"Vichar: A dynamic virtual channel regulator for network-on-chip routers\", <em>MICRO</em>, 2006.",
      "_id": "3887184"
    },
    {
      "text": "A. N. Udipi, N. Muralimanohar and R. Balasubramonian, \"Towards scalable energy-efficient bus-based on-chip networks\", <em>HPCA</em>, 2010.",
      "_id": "3050675"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob et al., \"An 80-tile 1. 28 tflops network-on-chip in 65nm cmos\", <em>ISSCC</em>, 2007.",
      "_id": "3704101"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, et al., \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, 2007.",
      "_id": "3609802"
    }
  ],
  "2305186": [
    {
      "text": "P. Abad, V. Puente, P. Prieto, et al., \"Rotary router: An efficient architecture for CMP interconnection networks,\" in ISCA, 2007.",
      "_id": "3699920"
    },
    {
      "text": "N. Agarwal, et al., \"GARNET: A detailed on-chip network model inside a full-system simulator,\" in ISPASS, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "B. Fu, Y. Han, J. Ma, H. Li, and X. Li, \"An abacus turn model for time/space-efficient reconfigurable routing,\" in ISCA, 2011.",
      "_id": "2854937"
    },
    {
      "text": "P. Gratz, K. Changkyu, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Keckler, et al., \"On-chip interconnection networks of the TRIPS chip,\" IEEE Micro, vol. 27, pp. 41-50, 2007.",
      "_id": "3609760"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, \"A 5-GHz mesh interconnect for a Teraflops processor,\" IEEE Micro, vol. 27, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "A. Kahng, et al., \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,\" in DATE, 2009.",
      "_id": "3254807"
    },
    {
      "text": "S. Ma, N. E. Jerger, and Z. Wang, \"Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-onchip,\" in HPCA, pp. 467-478, 2012.",
      "_id": "2567939"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks,\" in ISCA, pp. 196-207, 2009.",
      "_id": "3303544"
    }
  ],
  "2567919": [
    {
      "text": "N. Binkert, et al., \"The Role of Optics in Future High Radix Switch Design, \" in ISCA, Jun 2011.",
      "_id": "2854927"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets, Not Wires: On- Chip Interconnection Networks,\" in DAC, 2001.",
      "_id": "4445857"
    },
    {
      "text": "N. Jiang, J. Kim, and W. J. Dally, \"Indirect Adaptive Routing on Large Scale Interconnection Networks,\" in ISCA, Jun 2009.",
      "_id": "3303536"
    },
    {
      "text": "A. Joshi, et al., \"Silicon-Photonic Clos Networks for Global On-chip Communication,\" in NOCS, Jun 2009.",
      "_id": "3129374"
    },
    {
      "text": "-, \"Flattened butterfly: A cost-efficient topology for high-radix networks,\" in ISCA, Jun 2007.",
      "_id": "3699936"
    }
  ],
  "1436648": [
    {
      "text": "N. Agarwal et al., \"GARNET: A Detailed On-chip Network Model Inside a Full-system Simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    },
    {
      "text": "A. B. Kahng et al., \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-stage Design Space Exploration\", <em>DATE 2009</em>.",
      "_id": "3254807"
    },
    {
      "text": "C. Sun et al., \"DSENT - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling\", <em>NoCS</em>, 2012.",
      "_id": "2437752"
    },
    {
      "text": "N. Jiang et al., \"A Detailed and Flexible Cycle-Accurate Network-on-Chip Simulator\", <em>ISPASS 2013</em>.",
      "_id": "2346444"
    },
    {
      "text": "V. Soteriou et al., \"A Statistical Traffic Model for On-chip Interconnection Networks\", <em>MASCOTS 2006</em>.",
      "_id": "3885903"
    }
  ],
  "2567932": [
    {
      "text": "A. Banerjee and S.W. Moore. Flow-aware allocation for on-chip networks. In Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.",
      "_id": "3129357"
    },
    {
      "text": "J. Duato, I. Johnson, J. Flich, F. Naven, P. Garcia, and T. Nachiondo. A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks. In High-Performance Computer Architecture. 11th International Symposium on, 2005.",
      "_id": "4008187"
    },
    {
      "text": "M. Thottethodi, A. Lebeck, and S. Mukherjee. Self-tuned congestion control for multiprocessor networks. In High- Performance Computer Architecture. The Seventh International Symposium on, 2001.",
      "_id": "4453615"
    }
  ],
  "3274256": [
    {
      "text": "Z. Chishti, M. D. Powell, and T. N. Vijaykumar, \"Optimizing replication, communication, and capacity allocation in cmps,\" SIGARCH Comput. Archit. News, vol. 33, no. 2, pp. 357-368, 2005.",
      "_id": "4031142"
    },
    {
      "text": "R. Kumar, V. Zyuban, and D. M. Tullsen, \"Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling,\" SIGARCH Comput. Archit. News, vol. 33, no. 2, pp. 408-419, 2005.",
      "_id": "4031153"
    },
    {
      "text": "T. W. Ainsworth and T. M. Pinkston, \"Characterizing the cell eib on-chip network,\" IEEE Micro, vol. 27, no. 5, pp. 6-14, 2007.",
      "_id": "3609738"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl et al., \"An 80-tile 1.28tflops networkon- chip in 65nm cmos,\" in Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, 11-15 Feb. 2007, pp. 98-589.",
      "_id": "3704101"
    },
    {
      "text": "R. Das, A. K. Mishra, C. Nicopoulos, D. Park, V. Narayanan, R. Iyer, and C. R. Das, \"Performance and Power Optimization through Data Compression in Network-on-Chip Architectures,\" in HPCA '08: Proceedings of the 14th International Symposium on High Performance Computer Architecture, 2008.",
      "_id": "3480592"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann et al., \"On-chip interconnection architecture of the tile processor,\" IEEE Micro, 2007.",
      "_id": "3609802"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik, \"A technology-aware and energyoriented topology exploration for on-chip networks,\" in DATE '05: Proceedings of the conference on Design, Automation and Test in Europe. Washington, DC, USA: IEEE Computer Society, 2005, pp. 1238-1243.",
      "_id": "3994511"
    },
    {
      "text": "S. Bourduas and Z. Zilic, \"A hybrid ring/mesh interconnect for network-on-chip using hierarchical rings for global routing,\" in NOCS, 2007, pp. 195-204.",
      "_id": "3521014"
    }
  ],
  "2820536": [
    {
      "text": "A. K. Kodi, A. Sarathy and A. Louri, <em>iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures</em>, pp. 241-250, 2008.",
      "_id": "3509409"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif and C. R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers\", <em>MICRO</em>, pp. 333-346, 2006.",
      "_id": "3887184"
    },
    {
      "text": "L. Shang, L.-S. Peh and N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>HPCA</em>, 2003.",
      "_id": "4268631"
    }
  ],
  "2820520": [
    {
      "text": "R. Das et al., \"Application-aware prioritization mechanisms for on-chip networks\", <em>MICRO-42</em>, 2009.",
      "_id": "3315482"
    },
    {
      "text": "R. Das et al., \"A\u00e9rgia: exploiting packet latency slack in on-chip networks\", <em>ISCA-37</em>, 2010.",
      "_id": "3083659"
    },
    {
      "text": "C. Fallin, C. Craik and O. Mutlu, \"CHIPPER: A low-complexity bufferless deflection router\", <em>SAFARI technical report TR-2010\u2013001</em>,  [online]  Available: http://www.ece.cmu.edu/~safari/tr.html.",
      "_id": "2820520"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald and S. Keckler, \"Implementation and evaluation of on-chip network architectures\", <em>ICCD</em>, 2006.",
      "_id": "3855094"
    },
    {
      "text": "A. Hansson, K. Goossens and A. Radulescu, \"Avoiding message-dependent deadlock in network-based systems-on-chip\", <em>VLSI Design</em>, 2007.",
      "_id": "3632245"
    },
    {
      "text": "M. Hayenga, N. Jerger and M. Lipasti, \"Scarab: A single cycle adaptive routing and bufferless network\", <em>MICRO-42</em>, 2009.",
      "_id": "3315492"
    },
    {
      "text": "Y. Hoskote et al., \"A 5-GHz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Kim, \"Low-cost router microarchitecture for on-chip networks\", <em>MICRO-42</em>, 2009.",
      "_id": "3315502"
    },
    {
      "text": "A. Kodi, A. Sarathy and A. Louri, \"iDEAL: Inter-router dual-function energy and area-efficient links for network-on-chip (NoC) architectures\", <em>ISCA-35</em>, 2008.",
      "_id": "3509409"
    },
    {
      "text": "G. Michelogiannakis et al., \"Elastic-buffer flow control for on-chip networks\", <em>HPCA-15</em>, 2009.",
      "_id": "3274274"
    },
    {
      "text": "G. Michelogiannakis et al., \"Evaluating bufferless flow-control for on-chip networks\", <em>NOCS</em>, 2010.",
      "_id": "2912717"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>ISCA-36</em>, 2009.",
      "_id": "3303544"
    },
    {
      "text": "J. Owens et al., \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, 2007.",
      "_id": "3609787"
    },
    {
      "text": "A. Udipi et al., \"Towards scalable energy-efficient bus-based on-chip networks\", <em>HPCA-16</em>, 2010.",
      "_id": "3050675"
    },
    {
      "text": "H. Wang, L. Peh and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks\", <em>MICRO-36</em>, 2003.",
      "_id": "4291892"
    }
  ],
  "2820544": [
    {
      "text": "M. J. Cianchetti, J. C. Kerekes and D. H. Albonesi, \"Phast-lane: a rapid transit optical routing network\", <em>SIGARCH Comput. Archit. News</em>, vol. 37, no. 3, pp. 441-450, 2009.",
      "_id": "3303528"
    },
    {
      "text": "A. Joshi, C. Batten et al., \"Silicon-photonic clos networks for global on-chip communication\", <em>NOCS \u201809: Proceedings of the 2009 3rd ACMIIEEE International Symposium on Networks-on-Chip</em>, pp. 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "A. Kahng and B. Li, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>DATE</em>, pp. 423-428, April 2009.",
      "_id": "3254807"
    },
    {
      "text": "Y. Pan, J. Kim and G. Memik, \"Flexishare: Channel sharing for an energy-efficient nanophotonic crossbar\", <em>High Performance Computer Architecture 2010. HPCA 2010. IEEE 16th International Symposium</em>, Jan. 2010.",
      "_id": "3050669"
    },
    {
      "text": "Y. Pan and P. Kumar, \"Firefly: illuminating future network-on-chip with nanophotonics\", <em>SIGARCH Comput. Archit. News</em>, vol. 37, no. 3, pp. 429-440, 2009.",
      "_id": "3303547"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"The case for low-power photonic networks on chip\", <em>DAC \u201807: Proceedings of the 44th annual Design Automation Conference</em>, pp. 132-135, 2007.",
      "_id": "3552934"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"On the design of a photonic network-on-chip\", <em>NOCS \u201807: Proceedings of the First International Symposium on Networks-on-Chip</em>, pp. 53-64, 2007.",
      "_id": "3521040"
    },
    {
      "text": "S. Vangal and J. Howard, \"An 80-tile sub-100-w teraflops processor in 65-nm cmos\", <em>Solid-State Circuits IEEE Journal</em>, vol. 43, no. 1, pp. 29-41, Jan. 2008.",
      "_id": "3410591"
    }
  ],
  "3274264": [
    {
      "text": "P. Gratz, B. Grot, and S. W. Keckler. Regional Congestion Awareness for Load Balance in Networks-on-Chip. In International Symposium on High-Performance Computer Architecture, pages 203-214, February 2008.",
      "_id": "3480596"
    },
    {
      "text": "P. Gratz, C. Kim, R.McDonald, S.W. Keckler, and D. Burger. Implementation and Evaluation of On-chip Network Architectures. In International Conference on Computer Design, pages 477-484, October 2006.",
      "_id": "3855094"
    },
    {
      "text": "P. Gratz, K. Sankaralingam, H. Hanson, P. Shivakumar, R. McDonald, S. W. Keckler, and D. Burger. Implementation and Evaluation of a Dynamically Routed Processor Operand Network. In International Symposium on Networks-on-Chip, pages 7-17, May 2007.",
      "_id": "3521024"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express Virtual Channels: Towards the Ideal Interconnection Fabric. In International Symposium on Computer Architecture, pages 150- 161, May 2007.",
      "_id": "3699941"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-Latency Virtual- Channel Routers for On-Chip Networks. In International Symposium on Computer Architecture, pages 188-197, June 2004.",
      "_id": "4168353"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In International Symposium on High-Performance Computer Architecture, pages 255-266, January 2001.",
      "_id": "4453611"
    },
    {
      "text": "S. Vangal et al. An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS. In International Solid-State Circuits Conference, pages 98-99, February 2007.",
      "_id": "3704101"
    },
    {
      "text": "D. Wentzlaff et al. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro, 27(5):15-31, September/October 2007.",
      "_id": "3609802"
    }
  ],
  "3274274": [
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computing Surveys, 38(1):1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "William J. Dally and Brian Towles. Route packets, not wires: On-chip interconnection networks. In DAC '01: Proceedings of the 38th Conference on Design Automation, pages 684- 689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "Andreas Hansson, Kees Goossens, and Andrei R\u01cedulescu. Avoiding message-dependent deadlock in network-based systems on chip. VLSI Design, May 2007.",
      "_id": "3632245"
    },
    {
      "text": "John Kim, William J. Dally, and Dennis Abts. Flattened butterfly: a cost-efficient topology for high-radix networks. In ISCA '07: Proceedings of the 34th annual International Symposium on Computer Architecture, pages 126-137, 2007.",
      "_id": "3699936"
    },
    {
      "text": "Robert Mullins, Andrew West, and Simon Moore. Lowlatency virtual-channel routers for on-chip networks. In ISCA '04: Proceedings of the 31st annual International Symposium on Computer Architecture, page 188, 2004.",
      "_id": "4168353"
    },
    {
      "text": "Erland Nilsson, Mikael Millberg, Johnny Oberg, and Axel Jantsch. Load distribution with the proximity congestion awareness in a network on chip. In DATE '03: Proceedings of the conference on Design, Automation and Test in Europe, pages 1126-1127, 2003.",
      "_id": "4258571"
    }
  ],
  "3050675": [
    {
      "text": "T. W. Ainsworth and T. M. Pinkston, \"Characterizing the Cell EIB On-Chip Network\", <em>IEEE Micro</em>, September/October 2007.",
      "_id": "3609738"
    },
    {
      "text": "M. Awasthi, K. Sudan, R. Balasubramonian and J. Carter, \"Dynamic Hardware-Assisted Software-Controlled Page Placement to Manage Capacity Allocation and Sharing within Large Caches\", <em>Proceedings of HPCA</em>, 2009.",
      "_id": "3274251"
    },
    {
      "text": "S. Bourduas and Z. Zilic, \"A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing\", <em>In Proceedings of NOCS</em>, 2007.",
      "_id": "3521014"
    },
    {
      "text": "W. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>In Proceedings of DAC</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler and O. Mutlu, \"Express Cube Topologies for On-Chip Interconnects\", <em>In Proceedings of HPCA</em>, 2009.",
      "_id": "3274264"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh and K. Samadi, \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration\", <em>In Proceedings of DATE</em>, 2009.",
      "_id": "3254807"
    },
    {
      "text": "A. Kumar, L. Peh, P. Kundu and N. Jha, \"Express Virtual Channels: Towards the Ideal Interconnection Fabric\", <em>In Proceedings of ISCA</em>, 2007.",
      "_id": "3699941"
    },
    {
      "text": "R. Kumar, V. Zyuban and D. Tullsen, \"Interconnections in Multi-Core Architectures: Understanding Mechanisms Overheads and Scaling\", <em>In Proceedings of ISCA</em>, 2005.",
      "_id": "4031153"
    },
    {
      "text": "R. Manevich, I. Walter, I. Cidon and A. Kolodny, \"Best of Both Worlds: A Bus-Enhanced NoC (BENoC)\", <em>In Proceedings of NOCS</em>, 2009.",
      "_id": "3129384"
    },
    {
      "text": "R. Marculescu, U. Ogras, L. Peh, N. Jerger and Y. Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 28, no. 1, January 2009.",
      "_id": "3215582"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, H. Amano and T. Yoshinaga, \"Prediction Router: Yet Another Low Latency On-Chip Router Architecture\", <em>In Proceedings of HPCA</em>, 2009.",
      "_id": "3274273"
    },
    {
      "text": "R. Mullins, A. West and S. Moore, \"Low-Latency Virtual-Channel Routers for On-Chip Networks\", <em>In Proceedings of ISCA</em>, 2004.",
      "_id": "4168353"
    },
    {
      "text": "C. Nicopoulos, D. Park, J. Kim, V. Narayanan, M. Yousif and C. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers\", <em>In Proceedings of MICRO</em>, 2006.",
      "_id": "3887184"
    },
    {
      "text": "L.-S. Peh and W. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", <em>In Proceedings of HPCA</em>, 2001.",
      "_id": "4453611"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, et al., \"An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS\", <em>In Proceedings of ISSCC</em>, 2007.",
      "_id": "3704101"
    },
    {
      "text": "H.-S. Wang, L.-S. Peh and S. Malik, \"Power-Driven Design of Router Microarchitectures in On-Chip Networks\", <em>In Proceedings of MICRO</em>, 2003.",
      "_id": "4291892"
    },
    {
      "text": "H.-S. Wang, L.-S. Peh and S. Malik, \"A Technology-aware and Energy-oriented Topology Exploration for On-chip Networks\", <em>In Proceedings of DATE</em>, 2005.",
      "_id": "3994511"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffman, L. Bao, B. Edwards, C. Ramey, et al., \"On-Chip Interconnection Architecture of the Tile Processor\", <em>In IEEE Micro</em>, vol. 22, 2007.",
      "_id": "3609802"
    }
  ],
  "2305201": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha. GARNET: A detailed on-chip network model inside a full-system simulator. In ISPASS, pages 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "J. Bainbridge and S. Furber. Chain: A delay-insensitive chip area interconnect. IEEE Micro, 22(5):16-23, Sept 2002.",
      "_id": "4335208"
    },
    {
      "text": "T. Bjerregaard and J. Sparso. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In DATE, pages 1226-1231, 2005.",
      "_id": "3994262"
    },
    {
      "text": "B. Grot, J. Hestness, S.W. Keckler, and O. Mutlu. Kilo-NOC: A heterogeneous network-on-chip architecture for scalability and service guarantees. In ISCA, pages 401-412, 2011.",
      "_id": "2854942"
    },
    {
      "text": "B. Grot et al. Express cube topologies for on-chip interconnects. In HPCA, pages 163-174, 2009.",
      "_id": "3274264"
    },
    {
      "text": "Y. Hoskote et al. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro, 27(5):51-61, Sept. 2007.",
      "_id": "3609769"
    },
    {
      "text": "T. N. K. Jain, P. V. Gratz, A. Sprintson, and G. Choi. Asynchronous bypass channels: Improving performance for multisynchronous nocs. pages 51-58, 2010.",
      "_id": "2912710"
    },
    {
      "text": "A. Kumar et al. A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In ICCD, pages 63-70, 2007.",
      "_id": "3678172"
    },
    {
      "text": "A. Kumar et al. Token Flow Control. In MICRO, 2008.",
      "_id": "3521692"
    },
    {
      "text": "G. Kurian et al. ATAC: A 1000-core cache-coherent processor with on-chip optical network. In PACT, pages 477-488, 2010.",
      "_id": "3008978"
    },
    {
      "text": "H. Matsutani et al. Prediction router: Yet another low latency on-chip router architecture. In MICRO, pages 367-378, 2009.",
      "_id": "3274273"
    },
    {
      "text": "R. Mullins et al. Low-latency virtual-channel routers for on-chip networks. In ISCA, pages 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "S. Park et al. Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI. In DAC, pages 398-405, 2012.",
      "_id": "2448673"
    },
    {
      "text": "C. Sun et al. DSENT-A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In NOCS, pages 201-210, 2012.",
      "_id": "2437752"
    },
    {
      "text": "D. Wentzlaff et al. On-chip interconnection architecture of the Tile Processor. IEEE Micro, 27(5):15-31, Sept. 2007.",
      "_id": "3609802"
    }
  ],
  "3480596": [
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In International Conference on Design Automation, pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Duato, I. Johnson, J. Flich, F. Naven, P. Garcia, and T. Nachiondo. A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks. In International Symposium on High-Performance Computer Architecture, pages 108-119, 2005.",
      "_id": "4008187"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. W. Keckler, and D. Burger. Implementation and Evaluation of On-Chip Network Architectures. In International Conference on Computer Design, pages 477-484, 2006.",
      "_id": "3855094"
    },
    {
      "text": "P. Gratz, K. Sankaralingam, H. Hanson, P. Shivakumar, R. McDonald, S. W. Keckler, and D. Burger. Implementation and Evaluation of a Dynamically Routed Processor Operand Network. In International Symposium on Networks-on-Chip, pages 7-17, 2007.",
      "_id": "3521024"
    },
    {
      "text": "J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das. A Low Latency Router Supporting Adaptivity for On-Chip Interconnects. In International Conference on Design Automation, pages 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express Virtual Channels: Towards the Ideal Interconnection Fabric. In International Symposium on Computer Architecture, pages 150-161, 2007.",
      "_id": "3699941"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. In International Symposium on Computer Architecture, pages 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "U. Y. Ogras and R. Marculescu. Prediction-based Flow Control for Network-on-Chip Traffic. In International Conference on Design Automation, pages 839-844, 2006.",
      "_id": "3731694"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In International Symposium on High-Performance Computer Architecture, pages 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "M. Thottethodi, A. R. Lebeck, and S. S. Mukherjee. Self-Tuned Congestion Control for Multiprocessor Networks. In International Symposium on High-Performance Computer Architecture, pages 107-118, 2001.",
      "_id": "4453615"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS. In IEEE International Solid-State Circuits Conference, pages 98-99, February 2007.",
      "_id": "3704101"
    }
  ],
  "3671919": [
    {
      "text": "Z. Chishti, M. D. Powell, and T. N. Vijaykumar, \"Optimizing Replication, Communication, and Capacity Allocation in CMPs,\" ISCA 2005.",
      "_id": "4031142"
    }
  ],
  "3050669": [
    {
      "text": "M. J. Cianchetti, J. C. Kerekes and D. H. Albonesi, \"Phastlane: A rapid transit optical routing network\", <em>Proc. of the Int'l Symposium on Computer Architecture (ISCA)</em>, 2009.",
      "_id": "3303528"
    },
    {
      "text": "R. Das, S. Eachempati, A. Mishra, V. Narayanan and C. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs\" in Int'l Symposium on High-Performance Computer Architecture (HPCA), Raleigh, NC, USA, pp. 175-186, Feb. 2009.",
      "_id": "3274256"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. Keckler and D. Burger, \"Implementation and evaluation of on-chip network architectures\", <em>Int'l Conference on Computer Design (ICCD)</em>, pp. 477-484, 2006.",
      "_id": "3855094"
    },
    {
      "text": "A. Joshi, C. Batten, Y.-J. Kwon, S. Beamer, I. Shamim, K. Asanovic, et al., \"Silicon-photonic clos networks for global on-chip communication\" in IEEE Int'l Symposium on Network-on-Chip (NOCS), San Diego, CA, 2009.",
      "_id": "3129374"
    },
    {
      "text": "P. Kumar, Y. Pan, J. Kim, G. Memik and A. Choudhary, \"Exploring concentration and channel slicing in on-chip network router\" in IEEE Int'l Symposium on Network-on-Chip (NOCS), San Diego, CA, 2009.",
      "_id": "3129381"
    },
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang and A. Choudhary, \"Firefly: Illuminating future network-on-chip with nanophotonics\", <em>Proc. of the Int'l Symposium on ComputerArchitecture (ISCA)</em>, 2009.",
      "_id": "3303547"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"The case for low-power photonic networks-on-chip\", <em>Proc. of Design Automation Conference (DAC)</em>, pp. 132-135, 2007.",
      "_id": "3552934"
    },
    {
      "text": "S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, et al., \"An 80-Tile sub-100-w teraflops processor in 65-nm cmos\", <em>Solid-State Circuits IEEE Journal of</em>, vol. 43, no. 1, pp. 29-41, 2008.",
      "_id": "3410591"
    },
    {
      "text": "L. Zheng, A. Mickelson, L. Shang, M. Vachharajani, D. Filipovic, W. Park, et al., \"Spectrum: A hybrid nanophotonic-electric on-chip network\", <em>Proc. of Design Automation Conference (DAC)</em>, Jun 2009.",
      "_id": "3153991"
    }
  ],
  "3274273": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, 35(1):70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. Proceedings of the Design Automation Conference (DAC'01), pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, N. Vijaykrishnan, M. Yousif, and C. Das. A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures. Proceedings of the International Symposium on Computer Architecture (ISCA'07), pages 138-149, 2007.",
      "_id": "3699939"
    },
    {
      "text": "M. Koibuchi, H. Matsutani, H. Amano, and T. M. Pinkston. A Lightweight Fault-tolerant Mechanism for Network-on-Chip. Proceedings of the International Symposium on Networks-on-Chip (NOCS'08) , pages 13-22, Apr. 2008.",
      "_id": "3332689"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express Virtual Channels: Towards the Ideal Interconnection Fabric. Proceedings of the International Symposium on Computer Architecture (ISCA'07), pages 150-161, June 2007.",
      "_id": "3699941"
    },
    {
      "text": "G. Michelogiannakis, D. N. Pnevmatikatos, and M. Katevenis. Approaching Ideal NoC Latency with Pre-Configured Routes. Proceedings of the International Symposium on Networks-on-Chip (NOCS'07), pages 153-162, May 2007.",
      "_id": "3521035"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. Proceedings of the International Symposium on Computer Architecture (ISCA'04), pages 188-197, June 2004.",
      "_id": "4168353"
    },
    {
      "text": "R.Mullins, A.West, and S.Moore. The Design and Implementation of a Low-Latency On-Chip Network. Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'06), pages 164-169, Jan. 2006.",
      "_id": "3821096"
    },
    {
      "text": "L.-S. Peh andW. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'01), pages 255-266, Jan. 2001.",
      "_id": "4453611"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. An 80-Tile 1.28TFLOPS Network-on- Chip in 65nm CMOS. Proceedings of the International Solid-State Circuits Conference (ISSCC'07), Feb. 2007.",
      "_id": "3704101"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik. A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks. Proceedings of the Design, Automation and Test in Europe Conference (DATE'05), pages 1238-1243, Mar. 2005.",
      "_id": "3994511"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, John F. Brown III, and A. Agarwal. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro, 27(5):15-31, Sept. 2007.",
      "_id": "3609802"
    }
  ],
  "3274250": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha. GARNET: A Detailed On-chip Network Model inside a Full-system Simulator. In Proceedings of International Symposium on Performance Analysis of Systems and Software, Apr. 2009.",
      "_id": "3307437"
    },
    {
      "text": "W. J. Dally and B. Towles. Route Packets, not Wires: On-chip Interconnection Networks. In Proceedings of Design Automation Conference, Jun. 2001.",
      "_id": "4445857"
    },
    {
      "text": "N. Enright Jerger, L.-S. Peh, and M. Lipasti. Virtual Circuit Tree Multicasting: A Case for On-chip Hardware Multicast Support. In Proceedings of International Symposium on Computer Architecture, Jun. 2008.",
      "_id": "3509405"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H.Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. An 80-Tile 1.28 TFLOPS Networkon- Chip in 65nm CMOS. In Proceedings of IEEE International Solid State Circuit Conference, Feb. 2007.",
      "_id": "3704101"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffman, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. Brown III, and A. Agarwal. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro, pages 15-31, 2007.",
      "_id": "3609802"
    }
  ],
  "3480589": [
    {
      "text": "U.Y. Ogras and R. Marculescu, \"'It's A Small World After All': NoC Performance Optimization Via Long-Range Link Insertion,\" in IEEE Transactions on VLSI Systems, vol. 14, no. 7, July 2006.",
      "_id": "3810350"
    }
  ],
  "2305188": [
    {
      "text": "D. Abts et al., \"Achieving predictable performance through better memory controller placement in many-core CMPs.\" in ISCA-36, 2009.",
      "_id": "3303522"
    },
    {
      "text": "R. Das et al., \"Application-aware prioritization mechanisms for on-chip networks,\" in MICRO-42, 2009.",
      "_id": "3315482"
    },
    {
      "text": "B. Grot et al., \"Kilo-NOC: A heterogeneous network-on-chip architecture for scalability and service guarantees,\" in ISCA-38, 2011.",
      "_id": "2854942"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-aware mapping for tile-based NoC architectures under performance constraints,\" in ASPDAC, 2003.",
      "_id": "4251109"
    },
    {
      "text": "J. W. Lee et al., \"Globally-synchronized frames for guaranteed qualityof-service in on-chip networks,\" in ISCA-35, 2008.",
      "_id": "3509412"
    },
    {
      "text": "T. Lei and S. Kumar, \"A two-step genetic algorithm for mapping task graphs to a network on chip architecture,\" in Euromicro Symposium on DSD, 2003.",
      "_id": "4260444"
    },
    {
      "text": "S. Ma et al., \"DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip,\" in ISCA-38, 2011.",
      "_id": "2854947"
    },
    {
      "text": "S. Murali and G. D. Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures,\" in DATE, 2004.",
      "_id": "4134772"
    }
  ],
  "3671914": [],
  "3671918": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, 35(1):70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "Z. Chishti, M. D. Powell, and T N. Vijaykumar. Optimizing Replication, Communication, and Capacity Allocation in CMPs. In Proceedings of ISCA, pages 357-368, 2005.",
      "_id": "4031142"
    },
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: OnChip Interconnection Networks. In Proceedings of DAC, pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "W. H. Ho and T M. Pinkston. A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns. In Proceedings of HPCA, pages 377-, 2003.",
      "_id": "4268612"
    },
    {
      "text": "R. D. Mullins, A. West, and S. W. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. In Proceedings of ISCA, pages 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In Proceedings of HPCA, pages 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "G. Varatkar and R. Marculescu. Traffic Analysis for On-Chip Networks Design of Multimedia Applications. In. Proceedings of DAC, pages 795 -800, 2002.",
      "_id": "4357837"
    }
  ],
  "4008187": [
    {
      "text": "L. Shang, L. S. Pen, and N. K. Jha, \"Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks\", in Proc. Int. Symp. on High-Performance Computer Architecture, pp. 91-102, Feb. 2003.",
      "_id": "4268631"
    },
    {
      "text": "M. Thottethodi, A. R. Lebeck, S. S. Mukherjee, \"Self-Tuned Congestion Control for Multiprocessor Networks\", in Proc. Int. Symp. High-Performance Computer Architecture, Feb. 2001.",
      "_id": "4453615"
    }
  ],
  "4268631": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-Chip interconnection networks\", <em>Proc. Design Automation Conference</em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    }
  ],
  "4008185": [
    {
      "text": "L. Shang, L.-S. Peh, and N. K. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proc. Int. Symp. High Performance Computer Architecture, pages 79-90, Feb. 2003.",
      "_id": "4268631"
    }
  ],
  "4008206": [],
  "4453611": [],
  "4453615": [],
  "4268612": [
    {
      "text": "W. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. of the Design Automation Conference</em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    }
  ],
  "2025461": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on chips: A new soc paradigm, \" IEEE Computer, vol. 35, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor, \" IEEE Micro, pp. 51-61, September/October 2007.",
      "_id": "3609769"
    },
    {
      "text": "G. Michelogiannakis, D. Sanchez, W. Dally, and C. Kozyrakis, \"Evaluating bufferless flow control for on-chip networks, \" in Fourth ACM/IEEE International Symposium on Networks-on-Chip (NOCS), May 2010, pp. 9-16.",
      "_id": "2912717"
    },
    {
      "text": "G. Michelogiannakis, J. Balfour, and W. J. Dally, \"Elastic-buffer flow control for on-chip networks, \" in Proceedings of the Fifteenth International Symposium on High-Performance Computer Architecture, 2009, pp. 151-162.",
      "_id": "3274274"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks, \" in Proceedings of the 36th annual International Symposium on Computer Architecture, June 2007.",
      "_id": "3303544"
    },
    {
      "text": "M. Hayenga, N. E. Jerger, and M. Lipasti, \"Scarab: A single cycle adaptive routing and bufferless network, \" in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 2009.",
      "_id": "3315492"
    },
    {
      "text": "A. DeOrio, L.-S. Peh, and V. Bertacco, \"Ariadne: Agnostic reconfiguration in a disconnected network environment, \" in International Conference on Parallel Architectures and Compilation Techniques (PACT), 2011, pp. 298-309.",
      "_id": "2769256"
    },
    {
      "text": "D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester, and D. Blaauw, \"A highly resilient routing algorithm for fault-tolerant nocs, \" in Proceedings of the Conference on Design, Automation and Test in Europe, 2009, pp. 21-26.",
      "_id": "3254749"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu, \"Kilo-noc: a heterogeneous network-on-chip architecture for scalability and service guarantees, \" in Proceedings of the 38th annual international symposium on Computer architecture, 2011, pp. 401-412.",
      "_id": "2854942"
    },
    {
      "text": "Y.-C. Lan, S.-H. Lo, Y.-C. Lin, Y.-H. Hu, and S.-J. Chen, \"Binoc: A bidirectional noc architecture with dynamic self-reconfigurable channel, \" in Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip, 2009, pp. 266-275.",
      "_id": "3129382"
    },
    {
      "text": "R. Hesse, J. Nicholls, and N. Jerger, \"Fine-grained bandwidth adaptivity in networks-on-chip using bidirectional channels, \" in Sixth IEEE/ACM International Symposium on Networks on Chip (NoCS), May 2012, pp. 132-141.",
      "_id": "2437741"
    },
    {
      "text": "P. Kumar, Y. Pan, J. Kim, G. Memik, and A. Choudhary, \"Exploring concentration and channel slicing in on-chip network router, \" in Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on- Chip, pp. 276-285.",
      "_id": "3129381"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, \"Vichar: A dynamic virtual channel regulator for networkon- chip routers, \" in Proceedings of the 39th Annual International Symposium on Microarchitecture (MICRO), December 9-13 2006, pp. 333-344.",
      "_id": "3887184"
    }
  ],
  "1161576": [],
  "1161536": [],
  "1161551": [],
  "125957": [
    {
      "text": "Y. Li, I.-J. Liu, Y. Yuan, D. Chen, A. Schwing and J. Huang, Accelerating Distributed Reinforcement Learning with In-Switch Computing, 2019.",
      "_id": "452773"
    },
    {
      "text": "N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D. E. Shaw, et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>2013 IEEE International Symposium on Performance Analysis of Systems and Software (IS-PASS)</em>, pp. 86-96, 2013.",
      "_id": "2346444"
    }
  ],
  "1775938": [
    {
      "text": "D. Abts, N. D. Enright Jerger, J. Kim, D. Gibson and M. H. Lipasti, \"Achieving Predictable Performance Through Better Memory Controller Placement in Many-Core CMPs\", <em>ACM SIGARCH Computer Architecture News</em>, vol. 37, no. 3, pp. 451-461, 2009.",
      "_id": "3303522"
    },
    {
      "text": "B. Towles, J. Grossman, B. Greskamp and D. E. Shaw, \"Unifying On-Chip and Inter-Node Switching within the Anton 2 Network\", <em>Proceedings of the 41st International Symposium on Computer Architecture (ISCA)</em>, 2014.",
      "_id": "2062434"
    }
  ],
  "2603280": [
    {
      "text": "S. Beamer C. Sun et al., \"R e-architecting DR AM memory systems with monolithically integrated silicon photonics,\" in ISCA, 2010 .",
      "_id": "3083651"
    },
    {
      "text": "Y. Pan, P. Kumar et al., \"Firefly : illuminating future networkon-chip with nanophotonics,\" in ISCA, 2009.",
      "_id": "3303547"
    },
    {
      "text": "P. Koka, M. O. McCracken et al., \"Silicon-photonic network architectures for scalable, power-efficient multi-chip systems,\" in ISCA, 2010.",
      "_id": "3083681"
    },
    {
      "text": "A. Shacham, B. Lee et al., \"Photonic NoC for DMA communications in chip multiprocessors,\" in HOTI, 2007 .",
      "_id": "3671861"
    },
    {
      "text": "C. Sun, C. - H. O. Chen et al., \"DSENT - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,\" in NOCS, 2012.",
      "_id": "2437752"
    },
    {
      "text": "H. Gu, K. H. Mo et al., \"A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip,\" in ISVLSI, 2009.",
      "_id": "3308561"
    },
    {
      "text": "N. Binkert, A. Davis et al., \"The role of optics in future high radix switch design,\" in ISCA, 2011.",
      "_id": "2854927"
    }
  ],
  "2854937": [
    {
      "text": "S.R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. An 80-tile sub-100-w teraflops processor in 65-nm cmos. IEEE Journal of Solid-State Circuits, 43(1):29-41, 2008.",
      "_id": "3410591"
    },
    {
      "text": "N. Barrow-Williams, C. Fensch, and S. Moore. A communication characterisation of splash-2 and parsec. In IEEE International Symposium on Workload Characterization, pages 86-97, 2009.",
      "_id": "3296790"
    },
    {
      "text": "Jongman Kim, Dongkook Park, T. Theocharides, N. Vijaykrishnan, and C.R. Das. A low latency router supporting adaptivity for on-chip interconnects. In Proceedings of Design Automation Conference, pages 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "J.W. van den Brand, C. Ciordas, K. Goossens, and T. Basten. Congestion-controlled best-effort communication for networks-on-chip. In Design, Automation Test in Europe Conference Exhibition, 2007., pages 1-6, 2007.",
      "_id": "3654944"
    },
    {
      "text": "J. Duato, I. Johnson, J. Flich, F. Naven, P. Garcia, and T. Nachiondo. A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks. In Proceedings of International Symposium on High-Performance Computer Architecture, pages 108-119, 2005.",
      "_id": "4008187"
    },
    {
      "text": "P. Gratz, B. Grot, and S.W. Keckler. Regional congestion awareness for load balance in networks-on-chip. In Proceedings ofIEEE International Symposium on High Performance Computer Architecture, pages 203-214, 2008.",
      "_id": "3480596"
    },
    {
      "text": "J. Flich, S. Rodrigo, and J. Duato. An efficient implementation of distributed routing algorithms for nocs. In Proceedings of ACM/IEEE International Symposium on Networks-on-Chip, pages 87-96, 2008.",
      "_id": "3332681"
    },
    {
      "text": "L.-S. Peh and W.J. Dally. A delay model and speculative architecture for pipelined routers. In Proceedings of International Symposium on High-Performance Computer Architecture, 2001.",
      "_id": "4453611"
    },
    {
      "text": "Z. Zhang, A. Greiner, and S. Taktak. A reconfigurable routing algorithm for a fault-tolerant 2d-mesh network-on-chip. In Proceedings of ACM/IEEE Design Automation Conference, pages 441-446, 2008.",
      "_id": "3363162"
    },
    {
      "text": "M. Palesi, R. Holsmark, S. Kumar, and V. Catania. Application specific routing algorithms for networks on chip. IEEE Transactions on Parallel and Distributed Systems, 20(3):316-330, 2009.",
      "_id": "3222780"
    },
    {
      "text": "Michel A. Kinsy, Myong Hyon Cho, Tina Wen, Edward Suh, Marten van Dijk, and Srinivas Devadas. Application-aware deadlock-free oblivious routing. In Proceedings of international symposium on Computer architecture, pages 208-219, New York, NY, USA, 2009. ACM.",
      "_id": "3303539"
    },
    {
      "text": "J. Cong, C. Liu, and G. Reinman. Aces: Application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip. In Proceedings of ACM/IEEE Design Automation Conference, pages 443-448, 2010.",
      "_id": "2932215"
    },
    {
      "text": "N. Agarwal, Li-Shiuan Peh, and N.K. Jha. In-network snoop ordering (inso): Snoopy coherence on unordered interconnects. In Proceedings of International Symposium on High Performance Computer Architecture, pages 67-78, 2009.",
      "_id": "3274250"
    },
    {
      "text": "A.B. Kahng, B. Lin, K. Samadi, and R.S. Ramanujam. Trace-driven optimization of networks-on-chip configurations. In Proceedings of ACM/IEEE Design Automation Conference (DAC), pages 437-442, 2010.",
      "_id": "2932262"
    },
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato. Addressing manufacturing challenges with cost-efficient fault tolerant routing. In Proceedings of International Symposium on Networks-on-Chip, pages 25-32, May 2010.",
      "_id": "2912723"
    }
  ],
  "821732": [
    {
      "text": "D. Wentzlaff et al., \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, vol. 27, Sept. 2007.",
      "_id": "3609802"
    },
    {
      "text": "A. Ramrakhyani and T. Krishna, \"Static bubble: A framework for deadlock-free irregular on-chip topologies\", <em>2017 IEEE International Symposium on High Performance Computer Architecture HPCA</em>, 2017.",
      "_id": "1120348"
    },
    {
      "text": "T. Moscibroda et al., \"A case for bufferless routing in on-chip networks\", <em>Proceedings of the 36th Annual International Symposium on Computer Architecture ISCA '09</em>, 2009.",
      "_id": "3303544"
    },
    {
      "text": "L. Chen et al., \"Power punch: Towards non-blocking power-gating of noc routers\", <em>21st IEEE International Symposium on High Performance Computer Architecture HPCA</em>, pp. 378-389, 2015.",
      "_id": "1736072"
    },
    {
      "text": "K. Aisopos et al., \"ARIADNE: agnostic reconfiguration in a disconnected network environment\", <em>International Conference on Parallel Architectures and Compilation Techniques</em>, 2011.",
      "_id": "2769256"
    },
    {
      "text": "P. Gratz et al., \"Regional congestion awareness for load balance in networks-on-chip\", <em>14th International Conference on High-Performance Computer Architecture (HPCA-14 2008)</em>, 2008.",
      "_id": "3480596"
    },
    {
      "text": "S. Ma et al., \"Dbar: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip\", <em>Proceedings of the 38th Annual International Symposium on Computer Architecture ISCA ' 11</em>, 2011.",
      "_id": "2854947"
    },
    {
      "text": "A. Samih et al., \"Energy-efficient interconnect via router parking\", <em>19th IEEE International Symposium on High Performance Computer Architecture</em>, 2013.",
      "_id": "2305214"
    },
    {
      "text": "L. Chen et al., \"Worm-bubble flow control\", <em>Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) HPCA '13</em>, 2013.",
      "_id": "2305186"
    },
    {
      "text": "C. Fallin et al., \"Minbd: Minimally-buffered deflection routing for energy-efficient interconnect\", <em>2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS)</em>, 2012.",
      "_id": "2437740"
    },
    {
      "text": "C. Fallin et al., \"Chipper: A low-complexity bufferless deflection router\", <em>Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture HPCA '11</em>, 2011.",
      "_id": "2820520"
    },
    {
      "text": "N. Agarwal et al., \"GARNET: A detailed on-chip network model inside a full-system simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    }
  ],
  "1775977": [],
  "2342617": [],
  "2603306": [
    {
      "text": "Beamer et al. Re-architecting dram memory systems with monolithically integrated silicon photonics. In ISCA, pages 129-140, 2010.",
      "_id": "3083651"
    },
    {
      "text": "Cianchetti et al. Phastlane: a rapid transit optical routing network. In ISCA, pages 441-450, 2009.",
      "_id": "3303528"
    },
    {
      "text": "A. Joshi et al. Silicon-photonic clos networks for global on-chip communication. In NOCS, pages 124-133, 2009.",
      "_id": "3129374"
    },
    {
      "text": "P. Koka et al. Silicon-photonic network architectures for scalable, power-efficient multi-chip systems. SIGAR CH Comput. Archit. News, 38, 2010.",
      "_id": "3083681"
    },
    {
      "text": "G. Kurian et al. Atac: a 1000-core cache-coherent processor with on-chip optical network. In PACT, pages 477-488, 2010.",
      "_id": "3008978"
    },
    {
      "text": "C. Nitta et al. Addressing system-level trimming issues in on-chip nanophotonic networks. In HPCA, pages 122-131, 2011.",
      "_id": "2820544"
    },
    {
      "text": "Y. Pan et al. Firefly: Illuminating future network-on-chip with nanophotonics. In ISCA, pages 429-440, 2009.",
      "_id": "3303547"
    },
    {
      "text": "Y. Pan et al. Flexishare: Channel sharing for an energy-efficient nanophotonic crossbar. In HPCA, pages 1-12, 2010.",
      "_id": "3050669"
    }
  ],
  "1775930": [],
  "821757": [
    {
      "text": "M. Ebrahimi and M. Daneshtalab, \"EbDa: A new theory on design and verification of deadlock-free interconnection networks\", <em>ISCA</em>, 2017.",
      "_id": "1161549"
    },
    {
      "text": "R. Holsmark et al., \"HiRA: A Methodology for Deadlock Free Routing in Hierarchical Networks on Chip\", <em>NOCS</em>, 2009.",
      "_id": "3129373"
    },
    {
      "text": "S. Bourduas and Z. Zilic, \"A hybrid ring/mesh interconnect for network-on-chip using hierarchical rings for global routing\", <em>NOCS</em>, 2007.",
      "_id": "3521014"
    },
    {
      "text": "R. Das et al., \"Design and Evaluation of a Hierarchical on-chip Interconnect for Next-generation CMPs\", <em>HPCA</em>, 2009.",
      "_id": "3274256"
    },
    {
      "text": "J. Cong et al., \"Aces: Application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip\", <em>DAC</em>, 2010.",
      "_id": "2932215"
    },
    {
      "text": "N. Agarwal et al., \"Garnet: A detailed on-chip network model inside a full-system simulator\", <em>ISPASS</em>, 2009.",
      "_id": "3307437"
    },
    {
      "text": "F. Dubois et al., \"Elevator-first: A deadlock-free distributed routing algorithm for vertically partially connected 3d-nocs\", <em>IEEE Trans. Comput.</em>, 2013.",
      "_id": "2231954"
    }
  ],
  "125948": [],
  "2854929": [
    {
      "text": "T. Ainsworth and T. Pinkston. Characterizing the Cell EIB On-Chip Network. IEEE Micro, 27(5):6-14, 2007.",
      "_id": "3609738"
    },
    {
      "text": "M. Awashti, K. Sudan, R. Balasubramonian, and J. Carter. Dynamic Hardware-Assisted Software-Controlled Page Placement to Manage Capacity Allocation and Sharing within Large Caches. In Proc. Int'l Symp. on High-Perf. Comp. Arch., pages 250-261, February 2009.",
      "_id": "3274251"
    },
    {
      "text": "M. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and R. Tam. CMP Network-on-Chip Overlaid With Multi-Band RF-Interconnect. In Proc. Int'l Symp. on High-Perf. Comp. Arch., pages 191-202, February 2008.",
      "_id": "3480589"
    },
    {
      "text": "W. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. Design Automation Conf., pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das. Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs. In Proc. Int'l Symp. on High-Perf. Comp. Arch., February 2009.",
      "_id": "3274256"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. A 5-GHz Mesh Interconnect for a Teraflops Processor. IEEE Micro, 27(5):51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Kim. Low-Cost Router Microarchitecture for On-Chip Networks. In Proc. Int'l Symp. on Microarch., pages 255-266, December 2009.",
      "_id": "3315502"
    },
    {
      "text": "R. Kumar, V. Zyuban, and D. Tullsen. Interconnections in Multi-core Architectures: Understanding Mechanisms, Overheads, and Scaling. In Proc. Int'l Symp. on Comp. Arch., pages 408-419, June 2005.",
      "_id": "4031153"
    },
    {
      "text": "J. Oh, M. Prvulovic, and A. Zajic. TLSync: Support for Multiple Fast Barriers Using On-Chip Transmission Lines. In Proc. Int'l Symp. on Comp. Arch., June 2011.",
      "_id": "2854954"
    },
    {
      "text": "A. Udipi, N. Muralimanohar, and R. Balasubramonian. Towards Scalable, Energy-Efficient, Bus-Based On-chip Networks. In Proc. Int'l Symp. on High-Perf. Comp. Arch., pages 1-12, January 2010.",
      "_id": "3050675"
    },
    {
      "text": "S. Vangal et al. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS. In IEEE Int'l Solid-State Circuits Conf., pages 98-100, February 2007.",
      "_id": "3704101"
    },
    {
      "text": "D. Wentzlaff et al. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro, 27(5):15-31, 2007.",
      "_id": "3609802"
    },
    {
      "text": "J. Xue, A. Garg, B. Ciftcioglu, J. Hu, S. Wang, I. Savidis, M. Jain, R. Berman, P. Liu, M. Huang, H. Wu, E. Friedman, G. Wicks, and D. Moore. An Intra-Chip Free-Space Optical Interconnect. In Proc. Int'l Symp. on Comp. Arch., pages 94-105, June 2010.",
      "_id": "3083719"
    },
    {
      "text": "M. Zhang and K. Asanovic. Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors. In Proc. Int'l Symp. on Comp. Arch., pages 336-345, June 2005.",
      "_id": "4031180"
    }
  ],
  "2603269": [
    {
      "text": "T. Ainsworth and T. Pinkston. Characterizing the Cell EIB On-Chip Network. IEEE Micro, 27(5):6-14, 2007.",
      "_id": "3609738"
    },
    {
      "text": "A. Carpenter, J. Hu, J. Xu, M. Huang, and H.Wu. A Case for Globally Shared-Medium On-Chip Interconnect. In Proc. Int'l Symp. on Comp Arch., June 2011.",
      "_id": "2854929"
    },
    {
      "text": "M. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and R. Tam. CMP Network-on-Chip Overlaid With Multi-Band RFInterconnect. In Proc. Int'l Symp. on High-Perf. Comp. Arch., pages 191-202, February 2008.",
      "_id": "3480589"
    },
    {
      "text": "M. Cianchetti, J. Kerekes, and D. Albonesi. Phastlane: A rapid transit optical routing network. In Proc. Int'l Symp. on Comp. Arch., pages 441-450, June 2009.",
      "_id": "3303528"
    },
    {
      "text": "W. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. Design Automation Conf., pages 684-689, June 2001",
      "_id": "4445857"
    },
    {
      "text": "R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das. Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs. In Proc. Int'l Symp. on High-Perf. Comp. Arch., February 2009.",
      "_id": "3274256"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. A 5-GHz Mesh Interconnect for a Teraflops Processor. IEEE Micro, 27(5):51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, V. Narayanan, M. S. Yousif, and C. R. Das. A Novel Dimensionally-decomposed Router for On-chip Communication in 3D Architectures. In Proc. Int'l Symp. on Comp. Arch., pages 138-149, June 2007.",
      "_id": "3699939"
    },
    {
      "text": "J. Oh, M. Prvulovic, and A. Zajic. TLSync: Support for Multiple Fast Barriers Using On-Chip Transmission Lines. In Proc. Int'l Symp. on Comp. Arch., June 2011.",
      "_id": "2854954"
    },
    {
      "text": "L. Peh andW. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In Proc. Int'l Symp. on High-Perf. Comp. Arch., pages 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. Carloni. On the Design of a Photonic Network-on-Chip. In First Proc. Int'l Symp. on Networks-on-Chip, pages 53-64, May 2007.",
      "_id": "3521040"
    },
    {
      "text": "A. Udipi, N. Muralimanohar, and R. Balasubramonian. Towards Scalable, Energy-Efficient, Bus-Based On-chip Networks. In Proc. Int'l Symp. on High-Perf. Comp. Arch., pages 1-12, January 2010.",
      "_id": "3050675"
    },
    {
      "text": "D. Wentzlaff et al. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro, 27(5):15-31, 2007.",
      "_id": "3609802"
    },
    {
      "text": "J. Xue, A. Garg, B. Ciftcioglu, J. Hu, S. Wang, I. Savidis, M. Jain, R. Berman, P. Liu, M. Huang, H. Wu, E. Friedman, G. Wicks, and D. Moore. An Intra-Chip Free-Space Optical Interconnect. In Pro. Int'l Symp. on Comp. Arch., pages 94-105, June 2010.",
      "_id": "3083719"
    }
  ],
  "2062434": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: a new SoC paradigm\"Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A survey of research and practices of network-on-chip\"ACM Computing Surveys, vol. 38, no. 1, 2006",
      "_id": "3763265"
    },
    {
      "text": "B. Grot, S. Keckler, and O. Mutlu, \"Preemptive virtual clock: A flexible, efficient, and cost-effective QOS scheme for networks-on-chip\"in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Dec. 2009, pp. 268-279",
      "_id": "3315485"
    },
    {
      "text": "J. Lee, M. C. Ng, and K. Asanov\u00edc, \"Globally-synchronized frames for guaranteed quality-of-service in on-chip networks\"in Proceedings of the 35th annual International Symposium on Computer Architecture (ISCA), Jun. 2008, pp. 89-100",
      "_id": "3509412"
    },
    {
      "text": "J. Owens, W. Dally, R. Ho, D. N. Jayasimha, S. Keckler, and L.-S. Peh, \"Research challenges for on-chip interconnection networks\"IEEE Micro, vol. 27, no. 5, pp. 96-108, 2007",
      "_id": "3609787"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik, \"A technology-Aware and energyoriented topology exploration for on-chip networks\"in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), Mar. 2005, pp. 1238-1243.",
      "_id": "3994511"
    }
  ],
  "2062393": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, \"GARNET: A Detailed On-Chip Network Model Inside a Full-System Simulator\"in ISPASS, 2009",
      "_id": "3307437"
    },
    {
      "text": "N. Agarwal, L.-S. Peh, and N. K. Jha, \"In-Network Snoop Ordering (INSO): Snoopy Coherence on Unordered Interconnects\"in HPCA, 2009",
      "_id": "3274250"
    },
    {
      "text": "P. Gratz, C. Kim, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Keckler, and D. Burger, \"On-chip interconnection networks of the trips chip\"IEEE Micro, vol. 27, no. 5, pp. 41-50, 2007",
      "_id": "3609760"
    },
    {
      "text": "G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu, J. Michel, L. C. Kimerling, and A. Agarwal, \"Atac: A 1000-core cache-coherent processor with on-chip optical network\"in PACT, 2010",
      "_id": "3008978"
    },
    {
      "text": "J. E. Miller, H. Kasture, G. Kurian, C. G. III, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal, \"Graphite: A distributed parallel simulator for multicores\"in HPCA, 2010",
      "_id": "3050668"
    },
    {
      "text": "S. Park, T. Krishna, C.-H. O. Chen, B. K. Daya, A. P. Chandrakasan, and L.-S. Peh, \"Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI\"in DAC, 2012",
      "_id": "2448673"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. B. III, and A. Agarwal, \"On-chip interconnection architecture of the tile processor\"IEEE Micro, vol. 27, no. 5, pp. 15-31, 2007.",
      "_id": "3609802"
    }
  ],
  "2062383": [
    {
      "text": "J. Hestness, B. Grot, and S. W. Keckler, \"Netrace: dependency-driven trace-based network-on-chip simulation\"in Proc. of the 3rd Interna-tional Workshop on Network on Chip Architectures, 2010, pp. 31-36",
      "_id": "3097278"
    },
    {
      "text": "N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, J. Kim, andW. J. Dally, \"A detailed and flexible cycle-Accurate networkon-chip simulator\"in Intl. Symp. Performance Analysis of Systems and Software, 2013",
      "_id": "2346444"
    },
    {
      "text": "M. Lodde, J. Flich, and M. E. Acacio, \"Heterogeneous NoC design for efficient broadcast-based coherence protocol support\"in International Symposium on Networks on Chip, 2012",
      "_id": "2437744"
    },
    {
      "text": "S. Ma, N. Enright Jerger, and Z. Wang, \"Supporting efficient collective communication in NoCs\"in Proc of Intl. Symposium on High Performance Computer Architecture, 2012, pp. 165-177",
      "_id": "2567938"
    },
    {
      "text": "J. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal, \"Graphite: A distributed parallel simulator for multicores\"in Proc. of Intl. Symposium on High Performance Computer Architecture, Jan. 2010, pp. 1-12",
      "_id": "3050668"
    },
    {
      "text": "A. Mishra, O. Mutlu, and C. Das, \"A heterogeneous multiple networkon-chip design: An application-Aware approach\"in Proc. of the Design Automation Conference, 2013",
      "_id": "2181401"
    },
    {
      "text": "M. Papamichael, J. Hoe, and O. Mutlu, \"FIST: A fast, lightweight, FPGA-friendly packet latency estimator for NoC modeling in fullsystem simulations\"in Intl Symp on Networks on Chip, 2011",
      "_id": "2685974"
    },
    {
      "text": "V. Soteriou, H. Wang, and L.-S. Peh, \"A statistical traffic model for on-chip interconnection networks\"in MASCOTS, 2006, pp. 104-116",
      "_id": "3885903"
    },
    {
      "text": "G. V. Varatkar and R. Marculescu, \"On-chip traffic modeling and synthesis for MPEG-2 video applications\"IEEE Trans on Very Large Scale Integration Systems, vol. 12, no. 1, pp. 108-119, 2004",
      "_id": "4119278"
    }
  ],
  "452773": [],
  "2854952": [
    {
      "text": "D. Abts, N. D. Enright Jerger, J. Kim, D. Gibson, and M. H. Lipasti. Achieving Predictable Performance Through Better Memory Controller Placement in Many-Core CMPs. In 36th ISCA, 2009.",
      "_id": "3303522"
    },
    {
      "text": "A. Bakhoda, J. Kim, and T. M. Aamodt. Throughput-Effective On-Chip Networks for Manycore Accelerators. In MICRO-43, 2010.",
      "_id": "3097264"
    },
    {
      "text": "R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das. Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs. In 15th HPCA, 2009.",
      "_id": "3274256"
    },
    {
      "text": "B. Grot, J. Hestness, S. Keckler, and O. Mutlu. Express Cube Topologies for on-Chip Interconnects. In 15th HPCA 2009.",
      "_id": "3274264"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. A 5-GHz Mesh Interconnect for a Teraflops Processor. In Micro, IEEE, volume 27, pages 51-61, Sept.-Oct. 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Kim, W. J. Dally, and D. Abts. Flattened Butterfly: A Cost-Efficient Topology for High-Radix Networks. In 34th ISCA, 2007.",
      "_id": "3699936"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express Virtual Channels: Towards the Ideal Interconnection Fabric. In 34th ISCA, 2007.",
      "_id": "3699941"
    },
    {
      "text": "A. Mishra, R. Das, S. Eachempati, R. Iyer, V. Narayanan, and C. Das. A Case for Dynamic Frequency Tuning in On-Chip Networks. In MICRO-42, 2010.",
      "_id": "3315514"
    },
    {
      "text": "T. Moscibroda and O. Mutlu. A Case for Bufferless Routing in On-Chip Networks. In 36th ISCA, 2009.",
      "_id": "3303544"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. In 31st ISCA, 2004.",
      "_id": "4168353"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli. Mapping and Configuration Methods for Multi-Use-Case Networks on Chips. In ASPDAC, 2006.",
      "_id": "3821097"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In 7th HPCA, 2001.",
      "_id": "4453611"
    },
    {
      "text": "L. Shang, L.-S. Peh, A. Kumar, and N. K. Jha. Thermal Modeling, Characterization and Management of On-Chip Networks. In MICRO-37, 2004.",
      "_id": "4178250"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik. A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks. In DATE, 2005.",
      "_id": "3994511"
    }
  ],
  "2854942": [],
  "2854951": [
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In 38th DAC, 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das. Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs. In 15th HPCA, 2009.",
      "_id": "3274256"
    },
    {
      "text": "P. Gratz, B. Grot, and S. Keckler. Regional Congestion Awareness for Load Balance in Networks-on-Chip. In 14th HPCA, 2008.",
      "_id": "3480596"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In 7th HPCA, 2001.",
      "_id": "4453611"
    }
  ],
  "2854927": [
    {
      "text": "J. Kim, W. J. Dally, and D. Abts. Flattened Butterfly: a Cost-efficient Topology for High-Radix Networks. In ISCA, Jun 2007.",
      "_id": "3699936"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. P. Carloni. On the Design of a Photonic Network-on-Chip. In NOCS, pages 53-64, 2007.",
      "_id": "3521040"
    }
  ],
  "3083681": [],
  "3083659": [],
  "821711": [
    {
      "text": "M. K. Papamichael and J. C. Hoe, \"CONNECT: reexamining conventional wisdom for designing NoCs in the context of FPGAs\", <em>FPGA</em>, 2012.",
      "_id": "2560776"
    },
    {
      "text": "B. Grot et al., \"Express cube topologies for on-chip interconnects\", <em>HPCA</em>, 2009.",
      "_id": "3274264"
    },
    {
      "text": "C. Fallin et al., \"Chipper: A low-complexity bufferless deflection router\", <em>HPCA</em>, 2011.",
      "_id": "2820520"
    },
    {
      "text": "B. K. Daya et al., \"Quest for high-performance buffer-less nocs with single-cycle express paths and self-learning throttling\", <em>DAC</em>, 2016.",
      "_id": "1319644"
    },
    {
      "text": "G. Michelogiannakis et al., \"Evaluating Bufferless Flow Control for On-Chip Networks\", <em>NOCS</em>, May 2010.",
      "_id": "2912717"
    }
  ],
  "2854960": [
    {
      "text": "S. Beamer et al. Re-Architecting DRAM Memory Systems with Monolithically Integrated Silicon Photonics. In Proceedings of ISCA, 2010.",
      "_id": "3083651"
    },
    {
      "text": "M. J. Cianchetti, J. C. Kerekes, and D. H. Albonesi. Phastlane: A Rapid Transit Optical Routing Network. In Proceedings of ISCA, 2009.",
      "_id": "3303528"
    },
    {
      "text": "C. Nitta, M. Farrens, and V. Akella. Addressing System-Level Trimming Issues in On-Chip Nanophotonic Networks. In Proceedings of HPCA, 2011.",
      "_id": "2820544"
    },
    {
      "text": "J. Xue et al. An Intra-Chip Free-Space Optical Interconnect. In Proceedings of ISCA, 2010.",
      "_id": "3083719"
    }
  ],
  "821715": [
    {
      "text": "J. Kim et al., \"Flattened butterfly: A cost-efficient topology for high-radix networks\", <em>Proceedings of ISCA'07</em>, pp. 126-137.",
      "_id": "3699936"
    },
    {
      "text": "L. Chen et al., \"Power punch: Towards non-blocking power-gating of noc routers\", <em>Proceedings of HPCA'15</em>, pp. 378-389.",
      "_id": "1736072"
    },
    {
      "text": "L. Chen et al., \"Mp3: Minimizing performance penalty for power-gating of clos network-on-chip\", <em>Proceedings of HPCA'14</em>, pp. 296-307, 2014.",
      "_id": "2025459"
    },
    {
      "text": "R. Das et al., \"Catnap: Energy proportional multiple network-on-chip\", <em>Proceedings of ISCA'13</em>, pp. 320-331.",
      "_id": "2342596"
    },
    {
      "text": "N. Jiang et al., \"Indirect adaptive routing on large scale interconnection networks\", <em>Proceedings of ISCA'09 Austin TX</em>, pp. 220-231.",
      "_id": "3303536"
    },
    {
      "text": "J. Won et al., \"Overcoming far-end congestion in large-scale networks\", <em>Proceedings of HPCA'15</em>, pp. 415-427.",
      "_id": "1736114"
    },
    {
      "text": "Y. Demir and N. Hardavellas, \"Slac: Stage laser control for a flattened butterfly network\", <em>Proceedings of HPCA'16</em>, pp. 321-332.",
      "_id": "1436595"
    },
    {
      "text": "L. Shang et al., \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>Proceedings of HPCA'03</em>, pp. 91-102.",
      "_id": "4268631"
    },
    {
      "text": "N. Jiang et al., \"A detailed and flexible cycle-accurate network-on-chip simulator\", <em>Proceedings of ISPASS'13</em>, pp. 86-96.",
      "_id": "2346444"
    },
    {
      "text": "J. Li et al., \"Power shifting in thrifty interconnection network\", <em>Proceedings of HPCA'11</em>, pp. 156-167.",
      "_id": "2820536"
    },
    {
      "text": "X. Chen, \"Exploring the design space of power-aware opto-electronic networked systems\", <em>Proceedings of HPCA'05</em>, pp. 120-131.",
      "_id": "4008185"
    }
  ],
  "2854947": [],
  "3509407": [
    {
      "text": "P. Abad, V. Puente, J. A. Gregorio, and P. Prieto. Rotary router: an efficient architecture for CMP interconnection networks. ACM SICARCH Computer Architecture News, 35(2):116-125, 2007.",
      "_id": "3699920"
    },
    {
      "text": "M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, and A. Scandurra. Spidergon: a novel on-chip communication network. In Proc. of the International Symposium on System-on-Chip, page 15, 2004.",
      "_id": "4172309"
    },
    {
      "text": "C. Grecu and M. Jones. Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Transactions on Computers, 54(8): 1025-1040, 2005.",
      "_id": "3967217"
    },
    {
      "text": "J. Hu, U. Y. Ogras, and R. Marculescu. System-level buffer allocation for application-specific networks-on-chip router design. IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, 25(12):2919-2933, December 2006.",
      "_id": "3803026"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express virtual channels: towards the ideal interconnection fabric. In Proc. of the International Symposium on Computer Architecture, pages 150-161, 2007.",
      "_id": "3699941"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In Proc. of the International Symposium on Computer Architecture, page 188, 2004.",
      "_id": "4168353"
    },
    {
      "text": "S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. D. Micheli, and L. Raffo. Designing application-specific networks on chips with floorplan information. In Proc. of the International Conference on Computer-Aided Design, pages 355-362, 2006.",
      "_id": "3854914"
    },
    {
      "text": "S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. D. Micheli, and L. Raffo. Designing application-specific networks on chips with floorplan information. In Proc. of the International Conference on Computer-Aided Design, pages 355-362, 2006.",
      "_id": "3854914"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In Proc. of the International Symposium on Microarchitecture, pages 105-115, 2003.",
      "_id": "4291892"
    }
  ],
  "2854954": [],
  "3083669": [],
  "821744": [
    {
      "text": "T. Krishna, C.-H. O. Chen, W. C. Kwon and L.-S. Peh, \"Breaking the on-chip latency barrier using SMART\", <em>High Performance Computer Architecture (HPCA 2013) 2013 IEEE 19th International Symposium on</em>, pp. 378-389, 2013.",
      "_id": "2305201"
    },
    {
      "text": "L. Alvarez, L. Vilanova, M. Moreto, M. Casas, M. Gonz\u00e1lez, X. Martorell, et al., \"Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures\", <em>Computer Architecture (ISCA) 2015 ACM/IEEE 42nd Annual International Symposium on</em>, pp. 720-732, 2015.",
      "_id": "1775930"
    },
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh and N. K. Jha, \"GARNET: A detailed on-chip network model inside a full-system simulator\", <em>Performance Analysis of Systems and Software 2009. ISPASS 2009. IEEE International Symposium on</em>, pp. 33-42, 2009.",
      "_id": "3307437"
    },
    {
      "text": "J. Cong, M. Gill, Y. Hao, G. Reinman and B. Yuan, \"On-chip interconnection network for accelerator-rich architectures\", <em>Proceedings of the 52nd Annual Design Automation Conference</em>, pp. 8, 2015.",
      "_id": "1615994"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\" in ACM SIGARCH Computer Architecture News, ACM, vol. 37, pp. 196-207, 2009.",
      "_id": "3303544"
    },
    {
      "text": "B. K. Daya, L.-S. Peh and A. P. Chandrakasan, \"Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling\", <em>Proceedings of the 53rd Annual Design Automation Conference</em>, pp. 36, 2016.",
      "_id": "1319644"
    },
    {
      "text": "M. Hayenga, N. E. Jerger and M. Lipasti, \"Scarab: A single cycle adaptive routing and bufferless network\", <em>Microarchitecture 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on</em>, pp. 244-254, 2009.",
      "_id": "3315492"
    },
    {
      "text": "Z. Li, J. San Miguel and N. E. Jerger, \"The runahead network-on-chip\", <em>High Performance Computer Architecture (HPCA) 2016 IEEE International Symposium on</em>, pp. 333-344, 2016.",
      "_id": "1436617"
    },
    {
      "text": "B. K. Daya, L.-S. Peh and A. P. Chandrakasan, \"Low-power on-chip network providing guaranteed services for snoopy coherent and artificial neural network systems\", <em>Design Automation Conference (DAC) 2017 54th ACM/EDAC/IEEE</em>, pp. 1-6, 2017.",
      "_id": "1005481"
    },
    {
      "text": "M. Karunaratne, A. K. Mohite, T. Mitra and L.-S. Peh, \"HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect\", <em>Proceedings of the 54th Annual Design Automation Conference 2017</em>, pp. 45, 2017.",
      "_id": "1005516"
    },
    {
      "text": "C.-H. O. Chen, S. Park, T. Krishna, S. Subramanian, A. P. Chandrakasan and L.-S. Peh, \"SMART: a single-cycle reconfigurable NoC for SoC applications\", <em>Proceedings of the Conference on Design Automation and Test in Europe</em>, pp. 338-343, 2013.",
      "_id": "2280580"
    }
  ],
  "3303547": [],
  "3303539": [],
  "3509405": [
    {
      "text": "N. Enright Jerger, , L.-S. Peh, and M. Lipasti, \"Circuit-switched coherence,\" in IEEE 2nd Network on Chip Symposium, 2008.",
      "_id": "3332688"
    },
    {
      "text": "P. Gratz et. al, \"Implementation, and evaluation of on-chip network architectures,\" in ICCD, 2006.",
      "_id": "3855094"
    },
    {
      "text": "Y. Jin, E. J. Kim, and K. H. Yum, \"A domain-specific on-chip network-design for large scale cache systems,\" in HPCA, 2007.",
      "_id": "3671918"
    },
    {
      "text": "A. Kumar et al, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS,\" in ICCD, 2007.",
      "_id": "3678172"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore, \"Low-latency virtual-channel routers for on-chip networks,\" in ISCA-31, 2004.",
      "_id": "4168353"
    }
  ],
  "3509412": [
    {
      "text": "T. Bjerregaard and J. Sparso. A router architecture for connection-oriented service guarantees in the mango clockless network-on-chip. In DATE, 2005.",
      "_id": "3994262"
    },
    {
      "text": "T. Felicijan and S. B. Furber. An asynchronous on-chip network router with quality-of-service (QoS) support. In Proceedings IEEE International SOC Conference, 2004.",
      "_id": "4192008"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express virtual channels: towards the ideal interconnection fabric. In ISCA, 2007.",
      "_id": "3699941"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In DATE, 2004.",
      "_id": "4134763"
    },
    {
      "text": "M. Thottethodi, A. R. Lebeck, and S. S. Mukherjee. Self-tuned congestion control for multiprocessor networks. In HPCA, 2001.",
      "_id": "4453615"
    }
  ],
  "452806": [
    {
      "text": "Z. Chishti, M. D. Powell and T. N. Vijaykumar, \"Optimizing Replication Communication and Capacity Allocation in CMPs\", <em>Proceedings of the International Symposium on Computer Architecture (ISCA)</em>, pp. 357-368, June 2005.",
      "_id": "4031142"
    },
    {
      "text": "M. Zhang and K. Asanovic, \"Victim Replication: Maximizing Capacity While Hiding Wire Delay in Tiled Chip Multiprocessors\", <em>Proceedings of the International Symposium on Computer Architecture (ISCA)</em>, pp. 336-345, June 2005.",
      "_id": "4031180"
    },
    {
      "text": "P. Kumar, Y. Pan, J. Kim, G. Memik and A. Choudhary, \"Exploring Concentration and Channel Slicing in On-chip Network Router\", <em>Proceedings of the International Symposium on Networks-on-Chip (NOCS)</em>, pp. 276-285, May 2009.",
      "_id": "3129381"
    },
    {
      "text": "C. Sun, C. H. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, et al., \"DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling\", <em>Proceedings of the International Symposium on Networks-on-Chip (NOCS)</em>, pp. 201-210, May 2012.",
      "_id": "2437752"
    },
    {
      "text": "L. Chen, L. Zhao, R. Wang and T. M. Pinkston, \"MP3: Minimizing performance penalty for power-gating of Clos network-on-chip\", <em>Proceedings of the Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 296-307, February 2014.",
      "_id": "2025459"
    },
    {
      "text": "Y. H. Kao, N. Alfaraj, M. Yang and H. J. Chao, \"Design of High-Radix Clos Network-on-Chip\", <em>Proceedings of the International Symposium on Networks-on-Chip (NOCS)</em>, pp. 181-188, May 2010.",
      "_id": "2912712"
    },
    {
      "text": "N. D. E. Jerger, L. S. Peh and M. H. Lipasti, \"Circuit-Switched Coherence\", <em>Proceedings o the International Symposium on Networks-on-Chip (NOCS)</em>, pp. 193-202, April 2008.",
      "_id": "3332688"
    },
    {
      "text": "M. B. Stensgaard and J. Sparso, \"ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology\", <em>Proceedings of the International Symposium on Networks-on-Chip (NOCS)</em>, pp. 55-64, April 2008.",
      "_id": "3332699"
    },
    {
      "text": "H. Kwon, A. Samajdar and T. Krishna, \"MAERI: Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects\", <em>Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)</em>, pp. 61-475, March 2018.",
      "_id": "730348"
    },
    {
      "text": "A. Mirshosseini, M. Sadrosadati, H. Soltani, H. Sarbazi-Azad and T. F. Wenisch, \"BiNoCHS: Bimodal Network-on-Chip for CPU-GPU Heterogeneous Systems\", <em>Proceedings of the International Symposium on Networks-on-Chip (NOCS)</em>, pp. 7:1-7:8, October 2017.",
      "_id": "1012869"
    },
    {
      "text": "Y. Jin, E. J. Kim and K. H. Yum, \"A Domain-Specific On-Chip Network Design for Large Scale Cache Systems\", <em>Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 318-327, February 2007.",
      "_id": "3671918"
    },
    {
      "text": "A. Bakhoda, J. Kim and T. M. Aamodt, \"Throughput-Effective On-Chip Networks for Manycore Accelerators\", <em>Proceedings of the International Symposium on Microarchitecture (MICRO)</em>, pp. 421-432, December 2010.",
      "_id": "3097264"
    },
    {
      "text": "X. Zhao, S. Ma, Y. Liu, L. Eeckhout and Z. Wang, \"A Low-Cost Conflict-Free NoC for GPGPUs\", <em>Proceedings of the Design Automation Conference (DAC)</em>, pp. 34:1-34:6, June 2016.",
      "_id": "1319780"
    },
    {
      "text": "A. K. Ziabari, J. L. Abellan, Y. Ma, A. Joshi and D. Kaeli, \"Asymmetric NoC Architectures for GPU Systems\", <em>Proceedings of the International Symposium on Networks-on-Chip (NOCS)</em>, pp. 25:1-25:8, July 2015.",
      "_id": "1618262"
    }
  ],
  "3083719": [],
  "1161549": [],
  "2342652": [],
  "3303528": [],
  "3303544": [],
  "452795": [],
  "3509420": [
    {
      "text": "L. S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in Proc. of the High Performance Computer Architecture (HPCA), pp. 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore, \"Low-latency virtual-channel routers for on-chip networks,\" in Proc. of the International Symposium on Computer Architecture (ISCA), pp. 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, V. Narayanan, M. S. Yousif, and C. R. Das, \"A novel dimensionally-decomposed router for onchip communication in 3D architectures,\" in Proc. of the ISCA, 2007.",
      "_id": "3699939"
    },
    {
      "text": "H. Wang, L.-S. Peh, and S. Malik, \"Power-driven Design of Router Microarchitectures in On-chip Networks,\" in Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, 2003.",
      "_id": "4291892"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson, Y. Xie, N. Vijaykrishnan., and M. Kandemir, \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory,\" in Proceedings of the ISCA, pp. 130-141, 2006.",
      "_id": "3874928"
    },
    {
      "text": "T. Dumitras, S. Kerner, and R. Marculescu, \"Towards on-chip fault-tolerant communication,\" in Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 225-232, 2003.",
      "_id": "4251088"
    },
    {
      "text": "D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan., and C. R. Das, \"Exploring Fault-Tolerant Network-on-Chip Architectures,\" in Proc. of the Dependable Systems and Networks (DSN), pp. 93-104, 2006.",
      "_id": "3836132"
    },
    {
      "text": "V. F. Pavlidis and E. G. Friedman, \"3-D Topologies for Networks-on-Chip,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, pp. 1081-1090, 2007.",
      "_id": "3630825"
    },
    {
      "text": "J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das, \"A low latency router supporting adaptivity for on-chip interconnects,\" in Proc. of the Design Automation Conference (DAC), pp. 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J, Kim, N. Vijaykrishnan, M, S. Yousif, and C. R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers,\" in Proceeding of the MICRO, pp. 333-346, 2006.",
      "_id": "3887184"
    },
    {
      "text": "A. Kumar, P. Kundu, A. P. Singh, L.-S. Peh, and N. K. Jha, \"A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS \" in Proc. of the ICCD, 2007.",
      "_id": "3678172"
    }
  ],
  "3509409": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on Chips: A New SOC Paradigm,\" IEEE Computer, vol. 35, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires : On-Chip Interconnection Networks,\" in Proceedings of the Design Automation Conference (DAC),Las Vegas, NV, USA, June 18-22 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. Kumar, V. Zyuban, and D. Tullsen, \"Interconnections in Multi-core Architectures: Understanding Mechanisms, Overheads and Scaling,\" in Proceedings of the Send Annual International Symposium on Computer Architecture (ISCA), Madison, Wisconsin, USA, June 4-8 2005, pp. 408-419.",
      "_id": "4031153"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A Survey of Research and Practices of Network-on-chip,\" ACM Computing Surveys, vol. 38, no. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-chip Routers,\" in Proceedings of the 39th Annual International Symposium on Microarchitecture (MICRO), Orlando, FL, USA, December 9-13 2006, pp. 333-344.",
      "_id": "3887184"
    },
    {
      "text": "J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, and L. S. Peh, \"Research Challenges for On-chip Interconnection Networks,\" IEEE Micro, vol. 27, no. 5, pp. 96-108, September-October 2007.",
      "_id": "3609787"
    },
    {
      "text": "H. S. Wang, L. S. Peh, and S. Malik, \"Power-driven Design of Router Microarchitectures in On-chip Networks,\" in Proceedings of the 36th Annual ACM/IEEE International Symposium on Microarchitecture, Washington DC, USA, December 03-05 2003, pp. 105-116.",
      "_id": "4291892"
    },
    {
      "text": "J. Kim, W. J. Dally, and D. Abts, \"Flattened Butterfly : A Cost-efficient Topology for High-radix Networks,\" in Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA), San Diego, CA, USA, June 9-13 2007, pp. 126-137.",
      "_id": "3699936"
    },
    {
      "text": "P. P. Pande, C. Grecu, A. Ivanov, and R. Saleh, \"Performance Evaluation and Design Trade-offs for Network-on-chip Interconnect Architectures,\" IEEE Transactions on Computers, vol. 54, no. 8, August 2005.",
      "_id": "3967217"
    },
    {
      "text": "P. Abad, V. Puente, J. A. Gregorio, and P. Prieto, \"Rotary Router: An Efficient Architecture for CMP Interconnection Networks,\" in Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA), San Diego, CA, USA, June 9-13 2007, pp. 116-125.",
      "_id": "3699920"
    },
    {
      "text": "L. S. Peh and W.J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers,\" in Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA), Nuevo Leone, Mexico, January 2001, pp. 255-266.",
      "_id": "4453611"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore, \"Low-latency Virtual Channel Routers for On-chip Networks,\" in Proceedings of International Symposium on Computer Architecture (ISCA), Munchen, Germany, June 19-23 2004, pp. 188-197.",
      "_id": "4168353"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-aware Mapping for Tile-based NoC Architectures Under Performance Constraints,\" in Proceedings of the 2003 Conference on Asia South Pacific Design Automation, Kitakyushu, Japan, January 21-24 2003, pp. 233-239.",
      "_id": "4251109"
    }
  ],
  "1474428": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh and N. K. Jha, \"GARNET: A Detailed On-chip Network Model Inside a Full-system Simulator\", <em>International Symposium on Performance Analysis of Systems and Software (ISPASS)</em>, 2009.",
      "_id": "3307437"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", <em>International Symposium on High-Performance Computer Architecture (HPCA) 2001</em>.",
      "_id": "4453611"
    }
  ],
  "3303536": [],
  "4031142": [],
  "3699936": [],
  "2342596": [],
  "3083651": [],
  "4031153": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In DAC-38, pages 684-689, 2001.",
      "_id": "4445857"
    }
  ],
  "4168353": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on Chips: A New SOC Paradigm. IEEE Computer, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proceedings of the 38th Design Automation Conference (DAC), June 2001.",
      "_id": "4445857"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In International Symposium on High-Performance Computer Architecture, pages 255-266, Jan 2001.",
      "_id": "4453611"
    }
  ],
  "4031180": [],
  "3699920": [],
  "3699939": [],
  "3699941": [],
  "3303522": [],
  "4318618": [],
  "3763265": [],
  "4383766": [
    {
      "text": "W. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. of the Design Automation Conference</em>, Jun. 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Sgroi et al., \"Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design\", <em>Proc. of the 38th Design Automation Conference</em>, Jun. 2001.",
      "_id": "4445955"
    }
  ],
  "3609802": [],
  "3967217": [
    {
      "text": "B. Vermeulen, \"Bringing Communication Networks on a Chip: Test and Verification Implications\", <em>IEEE Comm. Magazine</em>, pp. 74-81, Sept. 2003.",
      "_id": "4210800"
    },
    {
      "text": "G. Varatkar and R. Marculescu, \"Traffic Analysis for On-Chip Networks Design of Multimedia Applications\", <em>Proc. Design Automation Conf. (DAC)</em>, pp. 510-517, June 2002.",
      "_id": "4357837"
    },
    {
      "text": "L. Benini and G. DeMicheli, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "P. Magarshack and P.G. Paulin, \"System-on-Chip beyond the Nanometer Wall\", <em>Proc. Design Automation Conf. (DAC)</em>, pp. 419-424, June 2003.",
      "_id": "4258006"
    },
    {
      "text": "S. Kumar, \"A Network on Chip Architecture and Design Methodology\", <em>Proc. Int'l Symp. VLSI (ISVLSI)</em>, pp. 117-124, 2002.",
      "_id": "4383766"
    },
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. Design Automation Conf. (DAC)</em>, pp. 683-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "F. Karim, \"An Interconnect Architecture for Networking Systems on Chips\", <em>IEEE Micro</em>, vol. 22, no. 5, pp. 36-45, Sept./Oct. 2002.",
      "_id": "4335232"
    },
    {
      "text": "P.P. Pande, C. Grecu, A. Ivanov and R. Saleh, \"Design of a Switch for Network on Chip Applications\", <em>Proc. Int'l Symp. Circuits and Systems (ISCAS)</em>, vol. 5, pp. 217-220, May 2003.",
      "_id": "4285201"
    }
  ],
  "3427704": [
    {
      "text": "K. Bernstein, \"Interconnects in the Third Dimension: Design Challenges for 3D ICs\", <em>Proc. 44th Design Automation Conf.</em>, pp. 562-567, 2007-June.",
      "_id": "3552799"
    },
    {
      "text": "A. Shacham, K. Bergman and L.P. Carloni, \"The Case for Low-Power Photonic Networks on Chip\", <em>Proc. 44th Design Automation Conf.</em>, pp. 132-135, 2007-June.",
      "_id": "3552934"
    },
    {
      "text": "A. Shacham, K. Bergman and L.P. Carloni, \"On the Design of a Photonic Network on Chip\", <em>Proc. First IEEE Int'l Symp. Networks-on-Chips</em>, pp. 53-64, 2007-May.",
      "_id": "3521040"
    },
    {
      "text": "M. Brire, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, et al., \"System Level Assessment of an Optical NoC in an MPSoC Platform\", <em>Proc. Design Automation and Test in Europe</em>, 2007-Mar.",
      "_id": "3654946"
    },
    {
      "text": "S. Vangal, \"An 80-Tile 1.28 TFLOPS Network-on-Chip in 65 nm CMOS\", <em>Proc. IEEE Int'l Solid State Circuits Conf.</em>, 2007-Feb.",
      "_id": "3704101"
    },
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. 38th Design Automation Conf.</em>, pp. 684-689, 2001-June.",
      "_id": "4445857"
    },
    {
      "text": "J.D. Owens, W.J. Dally, R. Ho, D.J. Jayasimha, S.W. Keckler and L.-S. Peh, \"Research Challenges for On-Chip Interconnection Networks\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 96-108, Sept./Oct. 2007.",
      "_id": "3609787"
    }
  ],
  "3410591": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    }
  ],
  "3967318": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proc. Design Automation Conf.</em>, pp. 684-689, 2001-Jun.",
      "_id": "4445857"
    },
    {
      "text": "S. Kumar, \"A network on chip architecture and design methodology\", <em>Proc. Symp. VLSI</em>, pp. 105-112, 2002-Apr.",
      "_id": "4383766"
    },
    {
      "text": "G. Varatkar and R. Marculescu, \"On-chip traffic modeling and synthesis for MPEG-2 video applications\", <em>IEEE Trans. VLSI Syst.</em>, vol. 12, no. 1, pp. 108-119, Jan. 2004.",
      "_id": "4119278"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints\", <em>Proc. Design Automation Test Eur.</em>, pp. 234-239, 2004-Feb.",
      "_id": "4134703"
    }
  ],
  "4445857": [],
  "3704101": [
    {
      "text": "L. Benini, and G. De Micheli, \"Networks on Chips: A New SoC Paradigm,\" IEEE Computer, vol. 35, pp. 70-78, Jan., 2002.",
      "_id": "4318618"
    }
  ],
  "3609769": [
    {
      "text": "L. Benini, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. 38th Design Automation Conf. (DAC 01)</em>, pp. 681-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Vangal, \"An 80-Tile 1.28TFLOPS Network-on-Chip in 65 nm CMOS\", <em>Int'l Solid-State Circuits Conf Dig. Tech. Papers (ISSCC 07)</em>, pp. 98-99, 2007.",
      "_id": "3704101"
    },
    {
      "text": "H. Wang, L. Peh and S. Malik, \"Power-Driven Design of Router Microarchitectures in On-Chip Networks\", <em>Proc. 36th Ann. IEEE/ACM Int'l Symp. Microarchitecture (MICRO 36)</em>, pp. 105-116, 2003.",
      "_id": "4291892"
    },
    {
      "text": "P. Wolkotte, \"An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip\", <em>Proc. IEEE Int'l Parallel and Distributed Symp. (IPDS 05)</em>, pp. 155a, 2005.",
      "_id": "4029938"
    }
  ],
  "3215582": [
    {
      "text": "P. Abad, V. Puente, J. A. Gregorio and P. Prieto, \"Rotary router: An efficient architecture for CMP interconnection networks\", <em>Proc. Int. Symp. Comput. Architecture</em>, pp. 116-125, 2007-Jun.",
      "_id": "3699920"
    },
    {
      "text": "A. M. Amory, \"A scalable test strategy for network-on-chip routers\", <em>Proc. IEEE Int. Test Conf.</em>, pp. 591-599, 2005-Nov.",
      "_id": "4036465"
    },
    {
      "text": "F. Angiolini, P. Meloni, S. Carta, L. Benini and L. Raffo, \"Contrasting a NoC and a traditional interconnect fabric with layout awareness\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 124-129, 2006-Mar.",
      "_id": "3833969"
    },
    {
      "text": "G. Ascia, V. Catania and M. Palesi, \"Multi-objective mapping for mesh-based NoC architectures\", <em>Proc. Int. Conf. Hardware-Softw. Codesign Syst. Synthesis</em>, pp. 182-187, 2004-Sep.",
      "_id": "4131651"
    },
    {
      "text": "N. Banerjee, P. Vellank and K. S. Chatha, \"A power and performance model for network-on-chip architectures\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 1250-1255, 2004-Feb.",
      "_id": "4134592"
    },
    {
      "text": "E. Beigne, F. Clermidy, S. Miermont and P. Vivet, \"Dynamic voltage and frequency scaling architecture for units integration within a GALS NoC\", <em>Proc. Int. Symp. Netw. Chip</em>, pp. 129-138, 2008.",
      "_id": "3332678"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A survey of research and practices of network-on-chip\", <em>ACM Comput. Surv.</em>, vol. 38, no. 1, pp. 1-51, Mar. 2006.",
      "_id": "3763265"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"QNoC: QoS architecture and design process for network on chip\", <em>J. Syst. Architecture: EUROMICRO J.</em>, vol. 50, no. 2/3, pp. 105-128, Feb. 2004.",
      "_id": "4100912"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"Routing table minimization for irregular mesh NoCs\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 942-947, 2007-Apr.",
      "_id": "3654935"
    },
    {
      "text": "J. W. van den Brand, C. Ciordas, K. Goossens and T. Basten, \"Congestion-controlled best-effort communication for networks-on-chip\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 948-953, 2007-Apr.",
      "_id": "3654944"
    },
    {
      "text": "M. F. Chang, \"CMP network-on-chip overlaid with multi-band RF-interconnect\", <em>Proc. Int. Symp. High-Performance Comput. Architecture</em>, pp. 191-202, 2008-Feb.",
      "_id": "3480589"
    },
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. Des. Autom. Conf.</em>, pp. 684-689, 2001-Jun.",
      "_id": "4445857"
    },
    {
      "text": "N. Enright-Jerger, L. Peh and M. Lipasti, \"Circuit-switched coherence\", <em>Proc. Int. Symp. Netw.-on-Chips</em>, pp. 193-202, 2008-May.",
      "_id": "3332688"
    },
    {
      "text": "N. Enright-Jerger, L.-S. Peh and M. Lipasti, \"Virtual circuit tree multicasting: A case for on-chip hardware multicast support\", <em>Proc. Int. Symp. Comput. Architecture</em>, pp. 229-240, 2008-Jun.",
      "_id": "3509405"
    },
    {
      "text": "A. Ejlali, B. M. Al-Hashimi, P. Rosinger and S. G. Miremadi, \"Joint consideration of fault-tolerance energy-efficiency and performance in on-chip networks\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 1647-1652, 2007-Apr.",
      "_id": "3654979"
    },
    {
      "text": "N. Genko, G. De Micheli, D. Atienza, J. Mendias, R. Hermida and F. Catthoor, \"A complete network-on-chip emulation framework\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 246-251, 2005-Mar.",
      "_id": "3994320"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. W. Keckler and D. C. Burger, \"Implementation and evaluation of on-chip network architectures\", <em>Proc. Int. Conf. Comput. Des.</em>, pp. 477-484, 2006-Oct.",
      "_id": "3855094"
    },
    {
      "text": "C. Grecu, A. Ivanov, P. P. Pande, A. Jantsch, E. Salminen, U. Ogras, et al., \"Towards open network-on-chip benchmarks\", <em>Proc. Int. Symp. Netw.-on-Chip</em>, pp. 205, 2007-May.",
      "_id": "3521025"
    },
    {
      "text": "A. Hansson, M. Coenen and K. Goossens, \"Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 954-959, 2007-Apr.",
      "_id": "3655013"
    },
    {
      "text": "J. Henkel, W. Wolf and S. Chakradhar, \"On-chip networks: A scalable communication-centric embedded system design paradigm\", <em>Proc. VLSI Des.</em>, pp. 845-851, 2004-Jan.",
      "_id": "4195022"
    },
    {
      "text": "W. H. Ho and T. M. Pinkston, \"A methodology for designing efficient on-chip interconnects on well-behaved communication patterns\", <em>Proc. Int. Symp. High-Performance Comput. Architecture</em>, pp. 377-388, 2003-Feb.",
      "_id": "4268612"
    },
    {
      "text": "M. Hosseinabady, A. Dalirsani and Z. Navabi, \"Using the inter- and intra-switch regularity in NoC switch testing\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 361-366, 2007-Apr.",
      "_id": "3655016"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-aware mapping for tile-based NOC architectures under performance constraints\", <em>Proc. Asia South Pacific Des. Autom. Conf.</em>, pp. 233-239, 2003-Jan.",
      "_id": "4251109"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures\", <em>IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.</em>, vol. 24, no. 4, pp. 551-562, Apr. 2005.",
      "_id": "3967318"
    },
    {
      "text": "J. Hu, U. Y. Ogras and R. Marculescu, \"System-level buffer allocation for application-specific networks-on-chip router design\", <em>IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.</em>, vol. 25, no. 12, pp. 2919-2933, Dec. 2006.",
      "_id": "3803026"
    },
    {
      "text": "D. Kim, K. Kim, J. Kim, S. Lee and H. Yoo, \"Solutions for real chip implementation issues of NoC and their application to memory-centric NoC\", <em>Proc. Int. Symp. Netw.-on-Chips</em>, pp. 30-39, 2007-May.",
      "_id": "3521029"
    },
    {
      "text": "J. Kim, D. Park, C. Nicopoulos, V. Narayanan and C. Das, \"Design and analysis of an NoC architecture from performance reliability and energy perspective\", <em>Proc. 1st Symp. Architectures Netw. Commun. Syst.</em>, pp. 173-182, 2005-Oct.",
      "_id": "3981113"
    },
    {
      "text": "J. Kim, \"A novel dimensionally-decomposed router for on-chip communication in 3D architectures\", <em>Proc. Int. Symp. Comput. Architecture</em>, pp. 138-149, 2007-Jun.",
      "_id": "3699939"
    },
    {
      "text": "J. Kim, W. J. Dally and D. Abts, \"Flattened butterfly: A cost-efficient topology for high-radix networks\", <em>Proc. Int. Symp. Comput. Architecture</em>, pp. 126-137, 2007-Jun.",
      "_id": "3699936"
    },
    {
      "text": "A. Kumar, L. Peh, P. Kundu and N. K. Jha, \"Express virtual channels: Towards the ideal interconnection fabric\", <em>Proc. Int. Symp. Comput. Architecture</em>, pp. 150-161, 2007-Jun.",
      "_id": "3699941"
    },
    {
      "text": "R. Kumar, V. Zyuban and D. M. Tullsen, \"Interconnections in multi-core architectures: Understanding mechanisms overheads and scaling\", <em>Proc. Int. Symp. Comput. Architecture</em>, pp. 408-419, 2005-Jun.",
      "_id": "4031153"
    },
    {
      "text": "J. W. Lee, A. Ng and K. Asanovic, \"Globally-synchronized frames for guaranteed quality-of-service in on-chip networks\", <em>Proc. Int. Symp. Comput. Architecture</em>, pp. 89-100, 2008.",
      "_id": "3509412"
    },
    {
      "text": "Z. Lu, M. Liu and A. Jantsch, \"Layered switching for networks on chip\", <em>Proc. Des. Autom. Conf.</em>, pp. 122-127, 2007-Jun.",
      "_id": "3552895"
    },
    {
      "text": "S. Mahadevan, \"A network traffic generator model for fast network-on-chip simulation\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 780-785, 2005-Mar.",
      "_id": "3994405"
    },
    {
      "text": "R. Mullins, A. West and S. Moore, \"Low-latency virtual-channel routers for on-chip networks\", <em>Proc. Int. Symp. Comput. Architecture</em>, pp. 188-197, 2004-Jun.",
      "_id": "4168353"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens and G. De Micheli, \"A methodology for mapping multiple use-cases onto networks on chips\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 118-123, 2006-Mar.",
      "_id": "3834141"
    },
    {
      "text": "S. Murali, \"Designing application-specific networks on chips with floorplan information\", <em>Proc. Int. Conf. Comput.-Aided Des.</em>, pp. 355-362, 2006-Nov.",
      "_id": "3854914"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 896-901, 2004-Feb.",
      "_id": "4134772"
    },
    {
      "text": "C. A. Nicopoulos, \"ViChaR: A dynamic virtual channel regulator for network-on-chip routers\", <em>Proc. Int. Symp. Microarchitecture</em>, pp. 333-346, 2006-Dec.",
      "_id": "3887184"
    },
    {
      "text": "E. Nilsson, M. Millberg, J. Oberg and A. Jantsch, \"Load distribution with the proximity congestion awareness in a network on chip\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 1126-1127, 2003-Mar.",
      "_id": "4258571"
    },
    {
      "text": "U. Y. Ogras, J. Hu and R. Marculescu, \"Key research problems in NoC design: A holistic perspective\", <em>Proc. Int. Conf. Hardware-Softw. Codesign Syst. Synthesis</em>, pp. 69-74, 2005-Sep.",
      "_id": "3990722"
    },
    {
      "text": "U. Y. Ogras and R. Marculescu, \"Analytical router modeling for networks-on-chip performance analysis\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 1096-1101, 2007-Apr.",
      "_id": "3655102"
    },
    {
      "text": "P. P. Pande, C. Grecu, M. Jones, A. Ivanov and R. Saleh, \"Performance evaluation and design trade-offs for network-on-chip interconnect architectures\", <em>IEEE Trans. Comput.</em>, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.",
      "_id": "3967217"
    },
    {
      "text": "L. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>Proc. Int. Symp. High-Performance Comput. Architecture</em>, pp. 255-266, 2001-Jan.",
      "_id": "4453611"
    },
    {
      "text": "M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir and M. J. Irwin, \"Fault tolerant algorithms for network-on-chip interconnect\", <em>Proc. IEEE Symp. VLSI</em>, pp. 46-51, 2004-Feb.",
      "_id": "4172514"
    },
    {
      "text": "P. Poplavko, T. Basten, M. Bekooij, J. van Meerbergen and B. Mesman, \"Task-level timing models for guaranteed performance in multiprocessor networks-on-chip\", <em>Proc. Int. Conf. Compilers Architecture Synthesis Embedded Syst.</em>, pp. 63-72, 2003.",
      "_id": "4253555"
    },
    {
      "text": "A. Pullini, F. Angiolini, D. Bertozzi and L. Benini, \"Fault tolerance overhead in network-on-chip flow control schemes\", <em>Proc. Symp. Integr. Circuits Syst. Des.</em>, pp. 224-229, 2005-Sep.",
      "_id": "4051898"
    },
    {
      "text": "L. Shang, L. Peh and N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>Proc. Int. Symp. High-Performance Comput. Architecture</em>, pp. 91-102, 2003-Jan.",
      "_id": "4268631"
    },
    {
      "text": "L. Shang, L. Peh, A. Kumar and N. K. Jha, \"Thermal modeling characterization and management of on-chip networks\", <em>Proc. Int. Symp. Microarchitecture</em>, pp. 67-78, 2004-Dec.",
      "_id": "4178250"
    },
    {
      "text": "D. Shin and J. Kim, \"Power-aware communication optimization for networks-on-chips with voltage scalable links\", <em>Proc. Int. Conf. Hardware/Softw. Codesign Syst. Synthesis</em>, pp. 170-175, 2004-Sep.",
      "_id": "4131686"
    },
    {
      "text": "T. Simunic and S. Boyd, \"Managing power consumption in networks on chips\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 110-116, 2002-Mar.",
      "_id": "4119269"
    },
    {
      "text": "V. Soteriou, H.-S. Wang and L. Peh, \"A statistical traffic model for on-chip interconnection networks\", <em>Proc. Int. Symp. Model. Anal. Simul. Comput. Telecommun. Syst.</em>, pp. 104-116, 2006-Sep.",
      "_id": "3885903"
    },
    {
      "text": "T. Sparso, M. B. Stensgaard and J. Sparso, \"A scalable timing-safe network-on-chip architecture with an integrated clock distribution method\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 648-653, 2007-Apr.",
      "_id": "3654933"
    },
    {
      "text": "K. Srinivasan and K. S. Chatha, \"A technique for low energy mapping and routing in network-on-chip architectures\", <em>Proc. Int. Symp. Low Power Electron. Des.</em>, pp. 387-392, 2005-Aug.",
      "_id": "4033916"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha and G. Konjevod, \"Linear programming based techniques for synthesis of network-on-chip architectures\", <em>IEEE Trans. Very Large Scale Integr. (VLSI) Syst.</em>, vol. 14, no. 4, pp. 407-420, Apr. 2006.",
      "_id": "3810372"
    },
    {
      "text": "K. Srinivasan and K. S. Chatha, \"A low complexity heuristic for design of custom network-on-chip architectures\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 130-135, 2006-Mar.",
      "_id": "3834212"
    },
    {
      "text": "S. Vangal, \"An 80-tile 1.28TFLOPS network-on-chip in 65 nm CMOS\", <em>Proc. Solid-State Circuits Conf.</em>, pp. 98-589, 2007-Feb.",
      "_id": "3704101"
    },
    {
      "text": "G. Varatkar and R. Marculescu, \"On-chip traffic modeling and synthesis for MPEG-2 video applications\", <em>IEEE Trans. Very Large Scale Integr. (VLSI) Syst.</em>, vol. 12, no. 1, pp. 108-119, Jan. 2004.",
      "_id": "4119278"
    },
    {
      "text": "H. Wang, L. Peh and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks\", <em>Proc. Int. Symp. Microarchitecture</em>, pp. 105-116, 2003-Nov.",
      "_id": "4291892"
    },
    {
      "text": "H. Wang, L. Peh and S. Malik, \"A technology-aware and energy-oriented topology exploration for on-chip networks\", <em>Proc. Des. Autom. Test Eur. Conf.</em>, pp. 1238-1243, 2005-Mar.",
      "_id": "3994511"
    },
    {
      "text": "D. Wiklund and D. Liu, \"SoCBus: Switched network on chip for hard real time embedded systems\", <em>Proc. Int. Parallel Distrib. Process. Symp.</em>, pp. 78.1, 2003-Apr.",
      "_id": "4283376"
    },
    {
      "text": "P. T. Wolkotte, G. J. Smit, G. K. Rauwerda and L. T. Smit, \"An energy efficient reconfigurable circuit-switched network-on-chip\", <em>Proc. Int. Parallel Distrib. Process. Symp.</em>, pp. 155a, 2005-Apr.",
      "_id": "4029938"
    },
    {
      "text": "F. Worm, P. Ienne, P. Thiran and G. D. Micheli, \"A robust self-calibrating transmission scheme for on-chip networks\", <em>IEEE Trans. Very Large Scale Integr. (VLSI) Syst.</em>, vol. 12, no. 12, pp. 1360-1373, Dec. 2004.",
      "_id": "3973908"
    }
  ],
  "4251109": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proc. DAC</em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Kumar et al., \"A network on chip architecture and design methodology\", <em>Proc. Symposium on VLSI</em>, pp. 117-124, April 2002.",
      "_id": "4383766"
    }
  ],
  "3307437": [
    {
      "text": "N. E. Jerger, L.-S. Peh, and M. Lipasti. Virtual circuit tree multicasting: A case for on-chip hardware multicast support. In Proc. Int. Symp. Computer Architecture, June 2008.",
      "_id": "3509405"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express virtual channels: Towards the ideal interconnection fabric. In Proc. Int. Symp. Computer Architecture (and IEEE Micro Top Picks 2008), June 2007.",
      "_id": "3699941"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, V. Narayanan, M. S. Yousif, and C. Das. ViChaR: A dynamic virtual channel regulator for network-on-chip routers. In Proc. Int. Symp. Microarchitecture, Dec. 2006.",
      "_id": "3887184"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A delay model and speculative architecture for pipelined routers. In Proc. Int. Symp. High Performance Computer Architecture, pages 255-266, Jan. 2001.",
      "_id": "4453611"
    },
    {
      "text": "M. Zhang and K. Asanovic. Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors. In Proc. Int. Symp. Computer Architecture, pages 336-345, May 2005.",
      "_id": "4031180"
    }
  ],
  "4100912": [],
  "4094295": [],
  "3880996": [],
  "3609787": [
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. 38th Conf. Design Automation (DAC 01)</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "P. Gratz, \"Implementation and Evaluation of a Dynamically Routed Processor Operand Network\", <em>Proc. 1st Int'l Symp. Networks-on-Chip(NOCS 07)</em>, pp. 7-17, 2007.",
      "_id": "3521024"
    },
    {
      "text": "R. Mullins, A. West and S. Moore, \"Low-Latency Virtual-Channel Routers for On-Chip Networks\", <em>Proc. 31st Ann. Int'l Symp. Computer Architecture (ISCA 04)</em>, pp. 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    }
  ],
  "2346444": [
    {
      "text": "N. Jiang, J. Kim, and W. J. Dally, \"Indirect Adaptive Routing on Large Scale Interconnection Networks,\" in Proceedings of the 36th International Symposium on Computer Architecture, 2009.",
      "_id": "3303536"
    },
    {
      "text": "G. Michelogiannakis, J. Balfour, and W. J. Dally, \"Elastic-Buffer Flow Control for On-Chip Networks,\" in Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture, 2009.",
      "_id": "3274274"
    },
    {
      "text": "J. W. Lee, M. C. Ng, and K. Asanovic, \"Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks,\" in Proceedings of the 35th International Symposium on Computer Architecture, 2008.",
      "_id": "3509412"
    },
    {
      "text": "Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A. Choudhary, \"Firefly: Illuminating Future Network-on-Chip with Nanophotonics,\" in Proceedings of the 36th International Symposium on Computer Architecture, 2009.",
      "_id": "3303547"
    },
    {
      "text": "M. J. Cianchetti, J. C. Kerekes, and D. H. Albonesi, \"Phastlane: a rapid transit optical routing network,\" SIGARCH Computer Architecture News, vol. 37, no. 3, Jun. 2009.",
      "_id": "3303528"
    },
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jah, \"GARNET: A detailed on-chip network model inside a full-system simulator,\" in Proceedings of the IEEE Symposium on Performance Analysis of Systems and Software, 2009.",
      "_id": "3307437"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers,\" in Proceedings of the 7th International Symposium on High-Performance Computer Architecture, 2001.",
      "_id": "4453611"
    },
    {
      "text": "A. Kumar, P. Kundu, A. P. Singh, L.-S. Peh, and N. K. Jha, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS,\" in Proceedings of the 25th International Conference on Computer Design, 2007.",
      "_id": "3678172"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, \"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers,\" in Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, 2006.",
      "_id": "3887184"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. Brown III, and A. Agarwal, \"On-Chip Interconnection Architecture of the Tile Processor,\" IEEE Micro, vol. 27, no. 5, 2007.",
      "_id": "3609802"
    }
  ],
  "3630825": [
    {
      "text": "C. Addo-Quaye, \"Thermal-Aware Mapping and Placement for 3-D NoC Designs\", <em>Proceedings of the IEEE International System-on-Chip Conference</em>, pp. 25-28, September-2005.",
      "_id": "4056405"
    }
  ],
  "2624827": [
    {
      "text": "S. Beamer et al., \"Re-architecting DRAM memory systems with monolithically integrated silicon photonics,\" in ISCA, 2010.",
      "_id": "3083651"
    },
    {
      "text": "G. Kurian et al., \"ATAC: A 1000-core cache-coherent processor with on-chip optical network,\" in PACT, 2010.",
      "_id": "3008978"
    },
    {
      "text": "A. Joshi et al., \"Silicon-photonic clos networks for global on-chip communication,\" in NOCS, 2009.",
      "_id": "3129374"
    },
    {
      "text": "N. Agarwal et al., \"GARNET: A detailed on-chip network model inside a full-system simulator,\" in ISPASS, 2009, pp. 33-42.",
      "_id": "3307437"
    },
    {
      "text": "J. E. Miller et al., \"Graphite: A distributed parallel simulator for multicores,\" in HPCA, 2010.",
      "_id": "3050668"
    },
    {
      "text": "M. J. Cianchetti et al., \"Phastlane: a rapid transit optical routing network,\" in ISCA, 2009.",
      "_id": "3303528"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in HPCA, 2001.",
      "_id": "4453611"
    },
    {
      "text": "N. Banerjee et al., \"A power and performance model for network-onchip architectures,\" in DATE, 2004.",
      "_id": "4134592"
    },
    {
      "text": "A. Kahng et al., \"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,\" in DATE, 2009.",
      "_id": "3254807"
    },
    {
      "text": "J. Chan et al., \"PhoenixSim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks,\" in DATE, 2010.",
      "_id": "3032908"
    },
    {
      "text": "C. Nitta et al., \"Addressing system-level trimming issues in on-chip nanophotonic networks,\" in HPCA, 2011.",
      "_id": "2820544"
    },
    {
      "text": "-, \"The role of optics in future high radix switch design,\" ISCA, 2011.",
      "_id": "2854927"
    }
  ],
  "3465118": [],
  "3215392": [
    {
      "text": "C. Addo-Quaye, \"Thermal-Aware Mapping and Placement for 3D NoC Designs\", <em>Proc. IEEE Int'l System on Chip Conf. (SOCC '05)</em>, pp. 25-28, 2005.",
      "_id": "4056405"
    },
    {
      "text": "V.F. Pavlidis and E.G. Friedman, \"3-D Topologies for Networks-on-Chip\", <em>IEEE Trans. Very Large Scale Integration (VLSI '07)</em>, pp. 1081-1090, Oct. 2007.",
      "_id": "3630825"
    },
    {
      "text": "S. Vangal, \"An 80-Tile 1.28TFLOPS Network-on-Chip in 65 nm CMOS\", <em>Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC '07)</em>, pp. 98-99, 2007.",
      "_id": "3704101"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "P. Magarshack and P.G. Paulin, \"System-on-Chip beyond the Nanometer Wall\", <em>Proc. 40th Design Automation Conf. (DAC '03)</em>, pp. 419-424, 2003.",
      "_id": "4258006"
    },
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. 38th Design Automation Conf. (DAC '01)</em>, pp. 683-689, 2001-June.",
      "_id": "4445857"
    },
    {
      "text": "H.G. Lee, \"On-Chip Communication Architecture Exploration: A Quantitative Evaluation of Point-to-Point Bus and Network-on-Chip Approaches\", <em>ACM Trans. Design Automation of Electronic Systems</em>, vol. 12, no. 3, pp. 1-20, Aug. 2007.",
      "_id": "3628564"
    },
    {
      "text": "F. Li, \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", <em>Proc. 33rd Int'l Symp. Computer Architecture (ISCA '06)</em>, pp. 130-141, 2005-June.",
      "_id": "3874928"
    },
    {
      "text": "P.P. Pande, C. Grecu, M. Jones, A. Ivanov and R. Saleh, \"Performance Evaluation and Design Trade-Offs for Network on Chip Interconnect Architectures\", <em>IEEE Trans. Computers</em>, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.",
      "_id": "3967217"
    },
    {
      "text": "G.V. Varatkar and R. Marculescu, \"On-Chip Traffic Modeling and Synthesis for MPEG-2 Video Applications\", <em>IEEE Trans. Very Large Scale Integration (VLSI) Systems</em>, vol. 8, no. 3, pp. 335-339, June 2000.",
      "_id": "4119278"
    }
  ],
  "3874928": [
    {
      "text": "Benini and De Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, 2002.",
      "_id": "4318618"
    },
    {
      "text": "J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(4), Apr. 2005.",
      "_id": "3967318"
    },
    {
      "text": "J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan, and C. Das. Design and analysis of an NoC architecture from performance, reliability and energy perspective. In Proc. the Symposium on Architecture for Networking and Communications Systems, Oct. 2005.",
      "_id": "3981113"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In Proc. the 31st Annual International Symposium on Computer Architecture, June 2004.",
      "_id": "4168353"
    },
    {
      "text": "L.-S. Peh and W. Dally. A delay model and speculative architecture for pipelined routers. In The Seventh International Symposium on High-Performance Computer Architecture, Jan. 2001.",
      "_id": "4453611"
    },
    {
      "text": "T. Richardson, C. Nicopoulos, D. Park, V. Narayanan, Y. Xie, C. Das, and V. Degalahal. A Hybrid SoC Interconnect with Dynamic TDMA-Based Transaction-Less Buses and On-Chip Networks. In Proc. VLSI Design, 2006.",
      "_id": "3907426"
    },
    {
      "text": "A. Zhang and K. Asanovic. Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors. In Proc. the 32nd International Symposium on Computer Architecture, 2005.",
      "_id": "4031180"
    }
  ],
  "4445955": [],
  "4291892": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. Design Automation Conference</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, et al., \"Addressing the system-on-a-chip interconnect woes through communication-based design\", <em>Proc. Design Automation Conference</em>, pp. 667-672, 2001.",
      "_id": "4445955"
    },
    {
      "text": "L. Shang, L.-S. Peh and N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>Proc. International Symposium on High Performance Computer Architecture</em>, pp. 91-102, 2003.",
      "_id": "4268631"
    }
  ],
  "3810350": [
    {
      "text": "G. Ascia, V. Catania and M. Palesi, \"Multi-objective mapping for mesh-based NoC architectures\", <em>Proc. ISSS-CODES</em>, pp. 182-187, 2004.",
      "_id": "4131651"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: a new SoC paradigm\", <em>IEEE Comput.</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"QNoC: QoS architecture and design process for network on chip\", <em>J. Syst. Architecture: EUROMICRO J.</em>, vol. 50, pp. 105-128, Feb. 2004.",
      "_id": "4100912"
    },
    {
      "text": "V. Chandra, A. Xu, H. Schmit and L. Pileggi, \"An interconnect channel design methodology for high performance integrated circuits\", <em>Proc. DATE</em>, pp. 1138-1143, 2004.",
      "_id": "4134626"
    },
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. DAC</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "K. Goossens, \"A design flow for application-specific networks-on-chip with guaranteed performance to accelerate SoC design and verification\", <em>Proc. DATE</em>, pp. 1182-1187, 2005.",
      "_id": "3994326"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures\", <em>IEEE Trans. Comput. -Aided Design Integr. Circuits Syst.</em>, vol. 24, no. 4, pp. 551-562, Apr. 2005.",
      "_id": "3967318"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures\", <em>Proc. DATE</em>, pp. 896-903, 2004-Mar.",
      "_id": "4134772"
    },
    {
      "text": "S. Murali and G. De Micheli, \"SUNMAP: A tool for automatic topology selection and generation for NoCs\", <em>Proc. DAC</em>, pp. 914-919, 2004.",
      "_id": "4134087"
    },
    {
      "text": "S. Murali, M. Coenen, A. Radulescu, K. Goossens and G. De Micheli, \"Mapping and configuration methods for multi-use-case networks on chips\", <em>Proc. ASP-DAC</em>, pp. 146-151, 2006.",
      "_id": "3821097"
    },
    {
      "text": "M. Sgroi, \"Addressing the system-on-a-chip interconnect woes through communication-based design\", <em>Proc. DAC</em>, pp. 667-672, 2001.",
      "_id": "4445955"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha and G. Konjevod, \"Linear programming based techniques for synthesis of network-on-chip architectures\", <em>Proc. ICCD</em>, pp. 422-429, 2004.",
      "_id": "3810372"
    },
    {
      "text": "H. Wang, L. Peh and S. Malik, \"A technology-aware and energy-oriented topology exploration for on-chip networks\", <em>Proc. DATE</em>, pp. 1238-1243, 2005.",
      "_id": "3994511"
    }
  ],
  "3990722": [],
  "2734388": [],
  "4335232": [],
  "4031174": [],
  "3833379": [],
  "3321026": [
    {
      "text": "M. Petracca et al. Design exploration of optical interconnection networks for chip multiprocessors. Symp. on High-Performance Interconnects, Aug. 2008.",
      "_id": "3480526"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. Carloni. On the design of a photonic network-on-chip. Int'l Symp. on Networks-on-Chip, May 2007.",
      "_id": "3521040"
    }
  ],
  "4134087": [],
  "4445881": [],
  "4260444": [
    {
      "text": "William J. Dally and Brian Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>\n            Proceedings of the 38\n            th\n            Design Automation Conference ACM/IEEE\n          </em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "Shashi Kumar et al., \"A Network on Chip Architecture and Design Methodology\", <em>IEEE Computer Society Annual Symposium on VLSI</em>, pp. 117-124, April 2002.",
      "_id": "4383766"
    }
  ],
  "3715274": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Design Automation Conf., pages 684-689, June 2001.",
      "_id": "4445857"
    }
  ],
  "4283376": [
    {
      "text": "William J. Dally and Brian Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc of the Design Automation Conference (DAC)</em>, 2001.",
      "_id": "4445857"
    }
  ],
  "3810372": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Comput.</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "N. Banerjee, P. Vellanki and K. S. Chatha, \"A power and performance model for network-on-chip architectures\", <em>Proc. Des. Automat. Test Eur.</em>, pp. 1250-1255, 2004.",
      "_id": "4134592"
    }
  ],
  "4298769": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: a New SOC Paradigm\", <em>IEEE Computer</em>, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "S. Kumar et al., \"A Network on Chip Architecture and Design Methodology\", <em>IEEE Computer Society Annual Symposium on VLSI</em>, pp. 105-112, April 2002.",
      "_id": "4383766"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\" in DAC'2001, ACM Press, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. N. F. Karim et al., \"An Interconnect Architecture for Networking Systems on Chips\", <em>IEEE Micro</em>, pp. 36-45, Sep.-Oct. 2002.",
      "_id": "4335232"
    }
  ],
  "3887184": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>IEEE Computer</em>, vol. 35, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proceedings of the Design Automation Conference (DAC)</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Li, L. S. Peh and N. K. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks\", <em>Proceedings of the 9th International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 91-102, 2003.",
      "_id": "4268631"
    },
    {
      "text": "R. Kumar, V. Zyuban and D. M. Tullsen, \"Interconnections in multi-core architectures: understanding mechanisms overheads and scaling\", <em>Proceedings of the 32nd International Symposium on Computer Architecture (ISCA)</em>, pp. 408-419, 2005.",
      "_id": "4031153"
    },
    {
      "text": "W. Hangsheng, L. S. Peh and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks\", <em>Proceedings of the 36th Annual IEEEIACM International Symposium on Microarchitecture (MICRO)</em>, pp. 105-116, 2003.",
      "_id": "4291892"
    },
    {
      "text": "R. Mullins, A. West and S. Moore, \"Low-latency virtual-channel routers for on-chip networks\", <em>Proceedings of the International Symposium on Computer Architecture (ISCA)</em>, pp. 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "L. Shang, L. S. Peh, A. Kumar and N. K. Jha, \"Thermal Modeling Characterization and Management of On-Chip Networks\", <em>Proceedings of the International Symposium on Microarchitecture (MICRO)</em>, pp. 67-78, 2004.",
      "_id": "4178250"
    },
    {
      "text": "G. Varatkar and R. Marculescu, \"Traffic analysis for on-chip networks design of multimedia applications\", <em>Proceedings of the 39th Design Automation Conference (DAC)</em>, pp. 795-800, 2002.",
      "_id": "4357837"
    },
    {
      "text": "L. S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>Proceedings of the 7th International Symposium on High Performance Computer Architecture (HPCA)</em>, pp. 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "H. Jingcao and R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures\", <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 24, pp. 551-562, 2005.",
      "_id": "3967318"
    },
    {
      "text": "W. Hangsheng, L. S. Peh and S. Malik, \"A technology-aware and energy-oriented topology exploration for on-chip networks\", <em>Proceedings of the Design Automation and Test in Europe Conference and Exhibition (DATE)</em>, vol. 2, pp. 1238-1243, 2005.",
      "_id": "3994511"
    }
  ],
  "4335208": [
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. Design and Automation Conf.</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    }
  ],
  "3982562": [
    {
      "text": "K. Goossens and al., \"Trade Offs in the design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip\" Proceedings of DATE conf., 2003, pp.350-355.",
      "_id": "4258604"
    }
  ],
  "3678172": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. Design Automation Conf.</em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "P. Gratz et al., \"Implementation and evaluation of a dynamically routed processor operand network\", <em>Proc. Int. Symp. Networks-on-Chip</em>, pp. 7-17, May 2007.",
      "_id": "3521024"
    },
    {
      "text": "N. E. Jerger, M. Lipasti and L.-S. Peh, \"Circuit-switched coherence\", <em>Computer Architecture Letters</em>, vol. 6, no. 1, pp. 5-8, Jan. 2007.",
      "_id": "3332688"
    },
    {
      "text": "K. Lee, S.-J. Lee and H. J. Yoo, \"Low power network-on-chip for high performance SoC design\", <em>IEEE Trans. VLSI Systems</em>, vol. 14, no. 2, pp. 148-160, Feb. 2006.",
      "_id": "3810329"
    },
    {
      "text": "R. Mullins, A. West and S. Moore, \"The design and implementation of a low-latency on-chip network\", <em>Proc. Asia and South Pacific Design Automation Conf.</em>, pp. 164-169, Jan. 2006.",
      "_id": "3821096"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>Proc. Int. Symp. High Performance Computer Architecture</em>, pp. 255-266, Jan. 2001.",
      "_id": "4453611"
    },
    {
      "text": "A. Pullini et al., \"NoC design and implementation in 65nm technology\", <em>Proc. Int. Symp. Networks-on-Chip</em>, May 2007.",
      "_id": "3521039"
    },
    {
      "text": "S. Vangal et al., \"An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS\", <em>Proc. Int. Solid-State Circuits Conf.</em>, Feb. 2007.",
      "_id": "3704101"
    }
  ],
  "2755033": [
    {
      "text": "P.P. Pande, \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures\", <em>IEEE Trans. Computers</em>, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.",
      "_id": "3967217"
    },
    {
      "text": "V.F. Pavlidis and E.G. Friedman, \"3D Topologies for Networks-on-Chip\", <em>IEEE Trans. Very Large Scale Integration (VLSI) Sysrems</em>, vol. 15, no. 10, pp. 1081-1090, Oct. 2007.",
      "_id": "3630825"
    },
    {
      "text": "M.F. Chang, \"CMP Network-on-Chip Overlaid with Multi-Band RF-Interconnect\", <em>Proc. IEEE Int'l Symp. High-Performance Computer Architecture (HPCA)</em>, pp. 191-202, 2008-Feb.",
      "_id": "3480589"
    },
    {
      "text": "L. Benini and G.D. Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "U.Y. Ogras and R. Marculescu, \"It's a Small World After All: NoC Performance Optimization via Long-Range Link Insertion\", <em>IEEE Trans. Very Large Scale Integration (VLSI) Systems</em>, vol. 14, no. 7, pp. 693-706, July 2006.",
      "_id": "3810350"
    },
    {
      "text": "B. Feero and P.P. Pande, \"Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation\", <em>IEEE Trans. Computers</em>, vol. 58, no. 1, pp. 32-45, Jan. 2009.",
      "_id": "3215392"
    },
    {
      "text": "D. Park, \"MIRA: A Multi-Layered On-Chip Interconnect Router Architecture\", <em>IEEE Int'l Symp. Computer Architecture (ISCA)</em>, pp. 251-261, 2008-June.",
      "_id": "3509420"
    },
    {
      "text": "M. Briere, \"System Level Assessment of an Optical NoC in an MPSoC Platform\", <em>Proc. IEEE Design Automation and Test in Europe Conf. and Exhibition</em>, pp. 1084-1089, 2007-Apr.",
      "_id": "3654946"
    },
    {
      "text": "D. Zhao and Y. Wang, \"SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip\", <em>IEEE Trans. Computers</em>, vol. 57, no. 9, pp. 1230-1245, Sept. 2008.",
      "_id": "3427739"
    },
    {
      "text": "P. Bogdan and R. Marculescu, \"Quantum-Like Effects in Network-on-Chip Buffers Behavior\", <em>Proc. IEEE Design Automation Conf. (DAC)</em>, pp. 266-267, 2007-June.",
      "_id": "3552805"
    }
  ],
  "3795167": [
    {
      "text": "P. Magarshack and P. G. Paulin, \"System-on-chip beyond the nanometer wall\", <em>Proc. Design Automation Conf.</em>, pp. 419-424, 2003.",
      "_id": "4258006"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "P. P. Pande, C. Grecu, M. Jones, A. Ivanov and R. Saleh, \"Performance evaluation and design trade-offs for network on chip interconnect architectures\", <em>IEEE Trans. Comput.</em>, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.",
      "_id": "3967217"
    },
    {
      "text": "S. Kumar, \"A network on chip architecture and design methodology\", <em>Proc. IEEE Symp. VLSI</em>, pp. 105-112, 2002.",
      "_id": "4383766"
    }
  ],
  "3836132": [
    {
      "text": "J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan, and C. R. Das, \"Design and analysis of an NoC architecture from performance, reliability and energy perspective,\" in Proc. of the Symposium on Architecture for networking and communications systems (ANCS), 2005.",
      "_id": "3981113"
    },
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on Chips: A NewSoC Paradigm,\" IEEE Computer, vol. 35, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" in Proc. of the Design Automation Conference (DAC), 2001.",
      "_id": "4445857"
    },
    {
      "text": "T. D. Richardson, C. Nicopoulos, D. Park, V. Narayanan, X. Yuan, C. Das, and V. Degalahal, \"A Hybrid SoC Interconnect with Dynamic TDMA-Based Transaction-Less Buses and On-Chip Networks,\" in Proc. of the International Conference on VLSI Design, pp. 657-664, 2006.",
      "_id": "3907426"
    },
    {
      "text": "T. Dumitras, S. Kemer, and R. Marculescu, \"Towards on-chip fault-tolerant communication,\" in Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 225-232, 2003.",
      "_id": "4251088"
    },
    {
      "text": "L. S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in Proc. of the High Performance Computer Architecture (HPCA), pp. 255-266, 2001.",
      "_id": "4453611"
    },
    {
      "text": "J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das, \"A low latency router supporting adaptivity for on-chip interconnects,\" in Proc. of the Design Automation Conference (DAC), pp. 559-564, 2005.",
      "_id": "3891501"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore, \"Low-latency virtual-channel routers for on-chip networks,\" in Proc. of the International Symposium on Computer Architecture (ISCA), pp. 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "H. Zimmer and A. Jantsch, \"A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip,\" in Proc. of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 188-193, 2003.",
      "_id": "4256264"
    },
    {
      "text": "M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini, \"Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs,\" in Proc. of the International Conference on Computer Design (ICCD), pp. 536-539, 2003.",
      "_id": "2575625"
    }
  ],
  "3628564": [],
  "3464495": [
    {
      "text": "I. Panades, A. Greiner, A. Sheibanyrad, and G. STMicroelcctronics. A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach. Nano-Networks and Workshops, 2006. NanoNet'06. 1st International Conference on, pages 1-5, 2006.",
      "_id": "3889739"
    }
  ],
  "3196814": [
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, et al., \"An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS\", <em>IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers</em>, pp. 98-99, 2007-Feb.",
      "_id": "3704101"
    }
  ],
  "4195046": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not wires: On-chip Interconnection Networks\", <em>Proc. of DAC 2001</em>, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Sgroi et al., \"Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design\", <em>Proc. DAC 2001</em>, June 2001.",
      "_id": "4445955"
    },
    {
      "text": "S. Kumar et al., \"A network on Chip Architecture and Design Methodology\", <em>Annual Symposium on VLSI</em>, April 2002.",
      "_id": "4383766"
    },
    {
      "text": "K. Goossens et al., \"Networks on Silicon: Combining Best-Effort and Guaranteed Services\", <em>Proc. of DATE 2002</em>, March 2002.",
      "_id": "4358199"
    }
  ],
  "4172514": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on chip: a new paradigm for systems on chip design. In Proceedings Design, Automation and Test in Europe Conference and Exhibition, pages 418-419, 2002.",
      "_id": "4358267"
    },
    {
      "text": "T. Dumitras, S. Kerner, and R. Marculescu. Towards on-chip fault-tolerant communication. In Proc. Asia and South Pacific Design Automation Conference, 2003.",
      "_id": "4251088"
    }
  ],
  "4131651": [
    {
      "text": "N. Banerjee, P. Vellanki and K. S. Chatha, \"A power and performance model for network-on-chip architectures\", <em>Design. Automation and Test in Europe</em>, pp. 1250-1255, Feb. 2004.",
      "_id": "4134592"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Design Automation Conference</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-aware mapping for tile-based NoC architectures under performance constraints\", <em>Asia & South Pacific Design Automation Conference</em>, Jan. 2003.",
      "_id": "4251109"
    },
    {
      "text": "T. Lei and S. Kumer, \"A two-step genetic algorithm for mapping task graphs to a network on chip architecture\", <em>Euromicro Symposium on Digital Systems Design</em>, Sept. 1\u20136 2003.",
      "_id": "4260444"
    },
    {
      "text": "S. Murali and G. D. Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures\" in Design. Automation and Test in Europe, IEEE Computer Society, pp. 896-901, Feb. 2004.",
      "_id": "4134772"
    },
    {
      "text": "S. G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens and O. P. Gangwal, \"Cost-performance trade-offs in networks on chip: A simulation-based approach\" in Design Automation and Test in Europe, IEEE Computer Society, pp. 896-901, Feb. 2004.",
      "_id": "4134793"
    }
  ],
  "2513141": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-GHz mesh interconnect for a teraflops processor\", <em>IEEE MICRO</em>, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "A. Kumar, L.-S. Peh and N. K. Jha, \"Token flow control\", <em>Proc. MICRO</em>, pp. 342-353, 2008.",
      "_id": "3521692"
    }
  ],
  "2206378": [],
  "3525967": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on Chips: A New SoC Paradigm. Computer. 35(1):70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computer Survey. 38(1):1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "W. J. Dally. Route packets, not wires: On-chip interconnection networks. Proceedings of the 38th Design Automation Conference (DAC), pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Henkel, W. Wolf, and S. Chakradhar. On-chip networks: A scalable, communication-centric embedded system design paradigm. In VLSID '04: Proceedings of the 17th International Conference on VLSI Design, page 845, Washington, DC, USA, 2004. IEEE Computer Society.",
      "_id": "4195022"
    }
  ],
  "2445947": [
    {
      "text": "A. Kumar, \"Token flow control\", <em>Proc. 41st IEEE/ACM Int. Symp. Microarchitecture</em>, pp. 342-353, 2008.",
      "_id": "3521692"
    }
  ],
  "4285201": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: a new SOC paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "S. Kumar et al., \"A Network on Chip Architecture and Design Methodology\", <em>Proceedings of ISVLSI 2002</em>, pp. 117-124.",
      "_id": "4383766"
    },
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets. Not Wires: On-Chip Interconnection Networks\", <em>DAC 2001</em>, June 18\u201322, 2001.",
      "_id": "4445857"
    }
  ],
  "4172309": [],
  "3651299": [],
  "3008978": [],
  "2575625": [
    {
      "text": "L. Benini and G. De Micheli. \"Networks on chips: a new soc paradigm\". IEEE Computer, 35:70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "S.Kumar et al., \"A network on chip architecture and design methodology,\" ISVLSI 2002, pp.105-112, 2002.",
      "_id": "4383766"
    },
    {
      "text": "E.Rijpkema et al., \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\" DATE 2003, pp.350-355, 2003.",
      "_id": "4258604"
    }
  ],
  "4119278": [
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proc. Design Automation Conf. (DAC)</em>, 2001-June.",
      "_id": "4445857"
    },
    {
      "text": "M. Sgroi, \"Addressing the system-on-a-chip interconnect woes through communication-based design\", <em>Proc. Design Automation Conf. (DAC)</em>, 2001.",
      "_id": "4445955"
    }
  ],
  "4195022": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>DAC</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Xu, W. Wolf, J. Henkel, S. Chakradhar and T. Lv, \"A Case Study in Networks-on-Chip Design for Embedded Video\", <em>Design Automation and Test in Europe</em>, March 2004.",
      "_id": "4134897"
    },
    {
      "text": "P. Pande, C. Grecu, A. Ivanov and R. Saleh, \"Design of a Switch for Network on Chip Applications\", <em>IEEE International Symposium on Circuits and Systems ISCAS 2003</em>, vol. V, pp. 217-220, 2003.",
      "_id": "4285201"
    },
    {
      "text": "T. Dumitras and R. Marculescu, \"On-chip stochastic communication\", <em>Design Automation and Test in Europe Conference</em>, pp. 790-795, 2003.",
      "_id": "4258465"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-aware mapping for tile-based NoC architectures under performance constraints\", <em>Design Automation Conference IEEE/ACM Proceedings of the ASP-DAC 2003</em>, pp. 233-239, 2003.",
      "_id": "4251109"
    }
  ],
  "3427739": [
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. 38th Design Automation Conf.</em>, pp. 684-689, 2001-June.",
      "_id": "4445857"
    },
    {
      "text": "A. Banerjee, R. Mullins and S. Moore, \"A Power and Energy Exploration of Network-on-Chip Architectures\", <em>Proc. First Int'l Symp. Networks-on-Chip</em>, pp. 163-172, 2007-May.",
      "_id": "3521011"
    },
    {
      "text": "J. Hu, U.Y. Ogras and R. Marculescu, \"System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design\", <em>IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 25, no. 12, pp. 2919-2933, Dec. 2006.",
      "_id": "3803026"
    },
    {
      "text": "A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez and C. Zeferino, \"Spin: A Scalable Packet Switched On-Chip Micro-Network\", <em>Proc. Design Automation and Test in Europe Conf. and Exhibition</em>, pp. 70-73, 2005-Mar.",
      "_id": "4258404"
    },
    {
      "text": "T. Bjerregaard and J. Sparso, \"A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip\", <em>Proc. Design Automation and Test in Europe Conf. and Exhibition</em>, pp. 1226-1231, 2005-Mar.",
      "_id": "3994262"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"QNoC: QoS Architecture and Design Process for Network on Chip\", <em>J. System Architecture</em>, vol. 50, no. 2, pp. 105-128, 2004.",
      "_id": "4100912"
    },
    {
      "text": "K. Lee, S.-J. Lee and H.-J. Yoo, \"Low-Power Network-on-Chip for High-Performance SoC Design\", <em>IEEE Trans. Very Large Scale Integration Systems</em>, vol. 14, no. 2, pp. 148-160, 2006.",
      "_id": "3810329"
    },
    {
      "text": "J. Hu and R. Marculescu, \"DyAD-Smart Routing for Networks-on-Chip\", <em>Proc. 41st Design Automation Conf.</em>, pp. 260-263, 2004.",
      "_id": "4030729"
    }
  ],
  "3854914": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>IEEE Computers</em>, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "K. Goossens et al., \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification\", <em>DATE</em>, 2005.",
      "_id": "3994326"
    },
    {
      "text": "K. Lahiri et al., \"Design Space Exploration for Optimizing On-Chip Communication Architectures\", <em>IEEE TCAD</em>, vol. 23, no. 6, pp. 952-961, June 2004.",
      "_id": "4113487"
    },
    {
      "text": "S. Pasricha et al., \"Floorplan-aware automated synthesis of bus-based communication architectures\", <em>Proc. DAC'05</em>.",
      "_id": "3891546"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures\", <em>Proc. DATE</em>, March 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali and G. De Micheli, \"SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs\", <em>Proc. DAC</em>, 2004.",
      "_id": "4134087"
    },
    {
      "text": "S. Murali et al., \"A Methodology for Mapping Multiple Use-Cases onto Networks on Chips\", <em>Proc. DATE</em>, pp. 1-6, 2006.",
      "_id": "3834141"
    },
    {
      "text": "W.H. Ho and T.M. Pinkston, \"A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns\", <em>HPCA 2003</em>, pp. 377-388, Feb 2003.",
      "_id": "4268612"
    },
    {
      "text": "T. Ahonen et al., \"Topology Optimization for Application Specific Networks on Chip\", <em>Proc. SLIP 04</em>.",
      "_id": "4190713"
    },
    {
      "text": "K. Srinivasan et al., \"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks\", <em>Proc. ICCAD'05</em>.",
      "_id": "4013833"
    },
    {
      "text": "N. Banerjee et al., \"A power and performance model for network-on-chip architectures\", <em>Proc. DATE'04</em>.",
      "_id": "4134592"
    },
    {
      "text": "F. Angiolini et al., \"Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness\", <em>Proc. DATE</em>, pp. 124-129, 2006.",
      "_id": "3833969"
    }
  ],
  "3810329": [
    {
      "text": "W. Dally, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. Des. Autom. Conf.</em>, pp. 684-689, 2001-Jun.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 36, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "E. Rijpkema, \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\", <em>Proc. Des. Autom. Test Europe Conf.</em>, pp. 350-355, 2003-Mar.",
      "_id": "4258604"
    },
    {
      "text": "V. Nollet, \"Operating-system controlled network on chip\", <em>Proc. Des. Autom. Conf.</em>, pp. 256-259, 2004-Jun.",
      "_id": "4030781"
    },
    {
      "text": "H. Wang, \"A technology-aware and energy-oriented topology exploration for on-chip networks\", <em>Proc. Des. Autom. Test Europe Conf.</em>, pp. 1238-1243, 2005-Mar.",
      "_id": "3994511"
    }
  ],
  "4029938": [
    {
      "text": "L. Benini and G. de Micheli, \"Networks on chips: A new soc paradigm,\" IEEE Computer, vol. 35, no. 1, pp. 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "M. Millberg, et al., \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip,\" in Proceedings of the Design Automation and Test Europe Conference (DATE), February 2004.",
      "_id": "4134763"
    },
    {
      "text": "E. Bolotin, et al., \"Qnoc: Qos architecture and design process for network on chip,\" The Journal of Systems Architecture, December 2003, special issue on Networks on Chip.",
      "_id": "4100912"
    },
    {
      "text": "J. Henkel, W. Wolf, and S. Chakradhar, \"On-chip networks: A scalable communication-centric embedded system design paradigm,\" in Proceedings of the 17th International. Conference on VLSI Design. IEEE, 2004.",
      "_id": "4195022"
    },
    {
      "text": "E. Rijpkema, et al., \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip,\" in Proceedings of Design, Automation and Test in Europe Conference, March 2003, pp. 350-355.",
      "_id": "4258604"
    }
  ],
  "3486560": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" in Proceedings of the 38th Design Automation Conference, June 2001, pp. 684-689.",
      "_id": "4445857"
    },
    {
      "text": "J. Kim, C. Nicopaulos, D. Park, R. Das, Y. Xie, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, \"A novel dimensionally-decomposed router for on-chip communication in 3d architectures,\" in Proceedings of the 34th International Symposium on Computer Architecture (ISCA), 2007.",
      "_id": "3699939"
    }
  ],
  "3803026": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. DAC</em>, pp. 684-689, 2001-Jun.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures\", <em>IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.</em>, vol. 24, no. 4, pp. 551-562, Apr. 2005.",
      "_id": "3967318"
    },
    {
      "text": "S. Kumar, A. Jantsch, M. Millberg, J. Oberg, J. Soininen, M. Forsell, et al., \"A network on chip architecture and design methodology\", <em>Proc. Symp. VLSI</em>, pp. 105-112, 2002-Apr.",
      "_id": "4383766"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-constrained mapping of cores onto noc architectures\", <em>Proc. DATE Conf.</em>, pp. 896-901, 2004-Feb.",
      "_id": "4134772"
    },
    {
      "text": "V. Nollet, T. Marescaux and D. Verkest, \"Operating-system controlled network on chip\", <em>Proc. DAC</em>, pp. 256-259, 2004-Jun.",
      "_id": "4030781"
    },
    {
      "text": "E. Rijpkema, K. G. Gossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, et al., \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\", <em>Proc. DATE Conf.</em>, pp. 294-302, 2003-Mar.",
      "_id": "4258604"
    },
    {
      "text": "G. Varatkar and R. Marculescu, \"On-chip traffic modeling and synthesis for mpeg-2 video applications\", <em>IEEE Trans. Very Large Scale Integr. (VLSI) Syst.</em>, vol. 12, no. 1, pp. 108-119, Jan. 2004.",
      "_id": "4119278"
    }
  ],
  "2207551": [],
  "3221996": [],
  "3855094": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>DAC</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Kumar, A. Jantsch, M. Millberg, J. Oberg, J.-P. Soininen, M. Forsell, et al., \"A Network on Chip Architecture and Design Methodology\", <em>ISVLSI</em>, pp. 117-124, 2002.",
      "_id": "4383766"
    }
  ],
  "3315482": [
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"QNoC: QoS architecture and design process for network on chip\", <em>Journal of Systems Arch.</em>, 2004.",
      "_id": "4100912"
    },
    {
      "text": "E. Bolotin, Z. Guz, I. Cidon, R. Ginosar and A. Kolodny, \"The Power of Priority: NoC Based Distributed Cache Coherency\", <em>NOCS'07</em>, 2007.",
      "_id": "3521012"
    },
    {
      "text": "J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, V. Narayanan, et al., \"A novel dimensionally-decomposed router for on-chip communication in 3D architectures\", <em>ISCA-34</em>, 2007.",
      "_id": "3699939"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu and N. K. Jha, \"Express virtual channels: Towards the ideal interconnection fabric\", <em>ISCA-34</em>, 2007.",
      "_id": "3699941"
    },
    {
      "text": "J. W. Lee, M. C. Ng and K. Asanovic, \"Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks\", <em>ISCA-35</em>, 2008.",
      "_id": "3509412"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif and C. R. Das, \"Vichar: A dynamic virtual channel regulator for network-on-chip routers\", <em>MICRO-39</em>, 2006.",
      "_id": "3887184"
    },
    {
      "text": "E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, et al., \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip\", 2003.",
      "_id": "4258604"
    }
  ],
  "3464350": [],
  "4178250": [
    {
      "text": "L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proc. Design Automation Conf., pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Sgroi et al. Addressing the system-on-a-chip interconnect woes through communication-based design. In Proc. Design Automation Conf., pages 667-772, June 2001.",
      "_id": "4445955"
    },
    {
      "text": "L. Shang, L.-S. Peh, and N. K. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proc. Int. Symp. High Performance Computer Architecture, pages 79-90, Feb. 2003.",
      "_id": "4268631"
    },
    {
      "text": "H.-S. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In Proc. Int. Symp. Microarchitecture, pages 105-116, Nov. 2003.",
      "_id": "4291892"
    }
  ],
  "2166871": [],
  "3254130": [],
  "3321012": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro, 27:51-61, September-October 2007.",
      "_id": "3609769"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of the Design Automation Conference, pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "F. Li et al. Design and management of 3D chip multiprocessors using network-in-memory. In Proceedings of International Symposium on Computer Architecture, pages 130-141, Jun. 2006.",
      "_id": "3874928"
    },
    {
      "text": "J. Kim et al. A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In Proceedings of International Symposium on Computer Architecture, Jun. 2007.",
      "_id": "3699939"
    },
    {
      "text": "D. Park et al. MIRA: A multi-layered on-chip interconnect router architecture. In Proceedings of International Symposium on Computer Architecture, pages 251-261, Jun. 2008.",
      "_id": "3509420"
    },
    {
      "text": "Y. Xu et al. A low-radix and low-diameter 3D interconnection network design. In Proceedings of International Symoposium on High Performance Computer Architecture, pages 30-41, Feb. 2009.",
      "_id": "3274287"
    },
    {
      "text": "I. Loi, F. Angiolini, and L. Benini. Developing mesochronous synchronizers to enable 3D NoCs. In Proceedings of Design, Automation and Test in Europe Conference, pages 1414-1419, Apr. 2008.",
      "_id": "3465056"
    },
    {
      "text": "I. Loi, S. Mitra, T. H. Lee, S. Fujita, and L. Benini. A low-overhead fault tolerance scheme for tsv-based 3D network on chip links. In Proceedings of International Conference on Computer-Aided Design, pages 598-602, Nov. 2008.",
      "_id": "3486560"
    },
    {
      "text": "V. F. Pavlidis and E. G. Friedman. 3-D topologies for networks-on-chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(10):1081-1090, 2007.",
      "_id": "3630825"
    },
    {
      "text": "J. D. Owens et al. Research challenges for on-chip interconnection networks. IEEE Micro, 27(5):96-108, Sept.-Oct. 2007.",
      "_id": "3609787"
    },
    {
      "text": "A. Shacham, K. Bergman, and L.P. Carloni. On the design of a photonic network-on-chip. In Proceedings of the The First International Symposium on Networks-on-Chips (NOCS), May 2007.",
      "_id": "3521040"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. P. Carloni. Photonic networks-on-chip for future generations of chip multi-processors. IEEE Transactions on Computers, 57(9):1246-1260, September 2008.",
      "_id": "3427704"
    },
    {
      "text": "K. Bernstein et al. Interconnects in the third dimension: Design challenges for 3D ICs. In Proceedings of the Design Automation Conference, pages 562-567, 2007.",
      "_id": "3552799"
    },
    {
      "text": "A. Shacham, B. G. Lee, A. Biberman, K. Bergman, and L. P. Carloni. Photonic noc for dma communications in chip multiprocessors. In IEEE Symposium on High-Performance Interconnects, August 2007.",
      "_id": "3671861"
    },
    {
      "text": "M. Petracca, B. G. Lee, K. Bergman, and L. P. Carloni. Design exploration of optical interconnection networks for chip multiprocessors. In IEEE Symposium on High-Performance Interconnects, pages 31-40, Stanford University, CA, August 2008.",
      "_id": "3480526"
    },
    {
      "text": "M. F. Chang et al. CMP network-on-chip overlaid with multi-band RF-Interconnect. In IEEE International Symposium on High-Performance Computer Architecture, pages 191-202, February 2008.",
      "_id": "3480589"
    },
    {
      "text": "U. Y Ogras and R. Marculescu. \"it's a small world after all\": noc performance optimization via long-range link insertion. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(7):693-706, July 2006.",
      "_id": "3810350"
    }
  ],
  "3990703": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Comp.</em>, vol. 35, no. 1, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proc. DAC</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Gonz\u00e1lez Pestana et al., \"Cost-performance trade-offs in networks on chip: A simulation-based approach\", <em>Proc. DATE</em>, 2004.",
      "_id": "4134793"
    },
    {
      "text": "K. Goossens et al., \"A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification\", <em>Proc. DATE</em>, 2005.",
      "_id": "3994326"
    },
    {
      "text": "W. H. Ho and T. M. Pinkston, \"A methodology for designing efficient on-chip interconnects on well-behaved communication patterns\", <em>Proc. HPCA</em>, 2003.",
      "_id": "4268612"
    },
    {
      "text": "J. Hu and R. Mrculescu, \"Energy-aware mapping for tile-based NoC architectures under performance constraints\", <em>Proc. ASP-DAC</em>, pp. 233-239, 2003.",
      "_id": "4251109"
    },
    {
      "text": "J. Hu and R. Mrculoscu, \"Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures\", <em>Proc. DATE</em>, 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures\", <em>Proc. DATE</em>, 2004.",
      "_id": "4134772"
    },
    {
      "text": "S. Murali and G. De Micheli, \"SUNMAP: A tool for automatic topology selection and generation for NoCs\", <em>Proc. DAC</em>, 2004.",
      "_id": "4134087"
    },
    {
      "text": "E. Rijpkema et al., \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\", <em>IEEE Proc. Comp. and Dig. Techn.</em>, vol. 150, no. 5, 2003.",
      "_id": "4258604"
    },
    {
      "text": "M. Sgroi et al., \"Addressing the system-on-a-chip interconnect woes through communication-based design\", <em>Proc. DAC</em>, 2001.",
      "_id": "4445955"
    }
  ],
  "3032122": [],
  "3834141": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC Paradigm\", IEEE Computers, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "S.Kumar et al., \"A network on chip architecture and design methodology\", ISVLSI 2002, pp. 105-112, Apr 2002.",
      "_id": "4383766"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Energy-Aware Mapping for Tile-based NOC Architectures Under Performance Constraints\", Proc. ASP-DAC 2003.",
      "_id": "4251109"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures\", Proc. DATE 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali, G. De Micheli, \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\", Proc. DATE 2004.",
      "_id": "4134772"
    },
    {
      "text": "K. Goossens et al., \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification\", pp. 1182-1187, DATE 2005.",
      "_id": "3994326"
    }
  ],
  "4251088": [
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>In Proc. DAC</em>, June 2001.",
      "_id": "4445857"
    }
  ],
  "3654544": [
    {
      "text": "W. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" In Proc. of DAC, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip,\" In Proc. of DATE, Feb. 2004.",
      "_id": "4134763"
    }
  ],
  "4033916": [
    {
      "text": "L. Benini and G. De-Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>IEEE Computer</em>, pp. 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints\", <em>ASP-DAC</em>, 2003.",
      "_id": "4251109"
    },
    {
      "text": "N. Banerjee, P. Vellanki and K. S. Chatha, \"A Power and Performance Model for Network-on-Chip Architectures\", <em>Proceedings of DATE</em>, February 2004.",
      "_id": "4134592"
    },
    {
      "text": "S. Murali and G. De-Micheli, \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\", <em>DATE 2004</em>.",
      "_id": "4134772"
    },
    {
      "text": "G. Ascia, V. Catania and M. Palesi, \"Multi-objective Mapping for Mesh-based NoC Architectures\", <em>Proceedings of ISSS-CODES</em>, 2004.",
      "_id": "4131651"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha and Goran Konjevod, \"Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures\", <em>Proceedings of ICCD</em>, October 2004.",
      "_id": "3810372"
    }
  ],
  "3315485": [],
  "3222780": [
    {
      "text": "S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Oberg, et al., \"A Network on Chip Architecture and Design Methodology\", <em>Proc. IEEE CS Ann. Symp. VLSI</em>, pp. 117, 2002.",
      "_id": "4383766"
    },
    {
      "text": "P.P. Pande, C. Grecu, M. Jones, A. Ivanov and R. Saleh, \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures\", <em>IEEE Trans. Computers</em>, no. 8, pp. 1025-1040, Aug. 2005.",
      "_id": "3967217"
    },
    {
      "text": "J. Hu and R. Marculescu, \"DyADSmart Routing for Networks-on-Chip\", <em>Proc. 41st Design Automation Conf. (DAC '04)</em>, pp. 260-263, 2004-June.",
      "_id": "4030729"
    },
    {
      "text": "A. Hansson, K. Goossens and A. Rdulescu, \"A Unified Approach to Mapping and Routing on a Network-on-Chip for Both Best-Effort and Guaranteed Service Traffic\", <em>VLSI Design</em>, vol. 2007, 2007.",
      "_id": "3632246"
    },
    {
      "text": "T. Ahonen, D.A. Sigenza-Tortosa, H. Bin and J. Nurmi, \"Topology Optimization for Application-Specific Networks-on-Chip\", <em>Proc. Sixth Int'l Workshop System-Level Interconnect Prediction (SLIP '04)</em>, pp. 53-60, 2004.",
      "_id": "4190713"
    },
    {
      "text": "A. Pullini, F. Angiolini, P. Meloni, D. Atienza, S. Murali, L. Raffo, et al., \"NoC Design and Implementation in 65 nm Technology\", <em>Proc. First Int'l Symp. Networks-on-Chip (NOCS '07)</em>, pp. 273-282, 2007.",
      "_id": "3521039"
    },
    {
      "text": "A. Mello, L. Tedesco, N. Calazans and F. Moraes, \"Virtual Channels in Networks on Chip: Implementation and Evaluation on Hermes NoC\", <em>Proc. 18th Symp. Integrated Circuits and System Design</em>, pp. 178-183, 2005.",
      "_id": "4051888"
    },
    {
      "text": "G. Varatkar and R. Marculescu, \"Traffic Analysis for On-Chip Networks Design of Multimedia Applications\", <em>Proc. 39th Design Automation Conf. (DAC '02)</em>, pp. 510-517, 2002-June.",
      "_id": "4357837"
    },
    {
      "text": "T. Marescaux and H. Corporaal, \"Introducing the SuperGT Network-on-Chip; SuperGT QoS: More Than Just GT\", <em>Proc. 44th Design Automation Conf. (DAC '07)</em>, pp. 116-121, 2007.",
      "_id": "3552900"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A Survey of Research and Practices of Network-on-Chip\", <em>ACM Computing Surveys</em>, vol. 38, no. 1, pp. 1-51, 2006.",
      "_id": "3763265"
    },
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. 38th Design Automation Conf. (DAC '01)</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "F. Karim, A. Nguyen and S. Dey, \"An Interconnect Architecture for Networking Systems on Chips\", <em>IEEE Micro</em>, vol. 22, no. 5, pp. 36-45, Sept.-Oct. 2002.",
      "_id": "4335232"
    },
    {
      "text": "P.P. Pande, C. Grecu, A. Ivanov and R. Saleh, \"Design of a Switch for Network on Chip Applications\", <em>Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS '03)</em>, vol. 5, pp. 217-220, 2003-May.",
      "_id": "4285201"
    },
    {
      "text": "E. Nilsson, M. Millberg, J. Oberg and A. Jantsch, \"Load Distribution with the Proximity Congestion Awareness in a Network on Chip\", <em>Proc. Conf. Design Automation and Test in Europe (DATE '03)</em>, pp. 1126-1127, 2003.",
      "_id": "4258571"
    },
    {
      "text": "G. Ascia, V. Catania and M. Palesi, \"Multi-Objective Mapping for Mesh-Based NoC Architectures\", <em>Proc. Second IEEE/ACM/IFIP Int'l Conf. Hardware/Software Codesign and System Synthesis</em>, pp. 182-187, 2004-Sept.",
      "_id": "4131651"
    },
    {
      "text": "S. Murali and G.D. Micheli, \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\", <em>Proc. Conf. Design Automation and Test in Europe (DATE '04)</em>, pp. 896-901, 2004-Feb.",
      "_id": "4134772"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy- and Performance-Aware Mapping for Regular NoC Architectures\", <em>IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 24, no. 4, pp. 551-562, Apr. 2005.",
      "_id": "3967318"
    },
    {
      "text": "U.Y. Ogras and R. Marculescu, \"It's a Small World After All: NoC Performance Optimization via Long-Range Link Insertion\", <em>IEEE Trans. Very Large Scale Integration Systems</em>, vol. 14, no. 7, pp. 693-706, July 2006.",
      "_id": "3810350"
    },
    {
      "text": "S. Murali, D. Atienza, L. Benini and G.D. Micheli, \"A Multi-Path Routing Strategy with Guaranteed In-Order Packet Delivery and Fault-Tolerance for Networks on Chip\", <em>Proc. 43rd Design Automation Conf. (DAC '06)</em>, pp. 845-848, 2006-July.",
      "_id": "3731684"
    }
  ],
  "3427776": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. ACM/IEEE DAC</em>, pp. 684-689, 2001-Jun.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures\", <em>IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.</em>, vol. 24, no. 4, pp. 551-562, Apr. 2005.",
      "_id": "3967318"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures\", <em>Proc. ACM/IEEE DATE</em>, pp. 896-901, 2004-Feb.",
      "_id": "4134772"
    },
    {
      "text": "S. Murali, \"Mapping and configuration methods for multi-use-case networks on chips\", <em>Proc. ACM/IEEE ASP-DAC</em>, pp. 146-151, 2006-Jan.",
      "_id": "3821097"
    },
    {
      "text": "V. Nollet, T. Marescaux and D. Verkerst, \"Operating-system controlled network on chip\", <em>Proc. ACM/IEEE DAC</em>, pp. 256-259, 2004-Jun.",
      "_id": "4030781"
    },
    {
      "text": "E. Carvalho, N. Calazans and F. Moraes, \"Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs\", <em>Proc. IEEE/IFIP Workshop Rapid Syst. Prototyping</em>, pp. 34-40, 2007-May.",
      "_id": "3721846"
    }
  ],
  "3296790": [],
  "3525968": [],
  "4258006": [
    {
      "text": "A. Greiner et al., \"SPIN: a Scalable Packet-switched On-chip Micro-network\", <em>Proc. of Design Automation and Test in Europe (Designer Forum)</em>, March 2003.",
      "_id": "4258404"
    }
  ],
  "3885903": [
    {
      "text": "M. Zhang and K. Asanovi\u0107. Victim replication: maximizing capacity while hiding wire delay in tiled chip multiprocessors. In Proc. of the 32nd International Symposium on Computer Architecture (ISCA-32), pp. 336-345, June 2005.",
      "_id": "4031180"
    },
    {
      "text": "L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. In IEEE Computer, Vol. 35, No. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In Proc. of the 41st Design Automation Conference (DAC'01), pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Loghi et al. Analyzing on-chip communication in a MPSoC environment. In Proc. of the Design, Automation and Test in Europe Conference and Exhibition (DATE'04), Vol. II, pp. 752-757, March 2004.",
      "_id": "4134749"
    },
    {
      "text": "S. G. Pestana et al. Cost-performance trade-offs in networks on chip: A simulation-based approach. In Proc. of the Design, Automation and Test Conference in Europe Conference and Exhibition (DATE'04), Vol. II, pp. 764-769, Feb. 2004.",
      "_id": "4134793"
    },
    {
      "text": "\u00dc . Y. Ogras et al. Key research problems in NoC design: A holistic perspective. In Proc. of the 3rd IEEE/ACM/IFIP International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS'05), pp. 69-74, Sept. 2005.",
      "_id": "3990722"
    },
    {
      "text": "M. Sgroi et al. Addressing the System-on-a-Chip interconnect woes through communication-based design. In Proc. of the 41st Design Automation Conference (DAC'01), pp. 667-672, June, 2001.",
      "_id": "4445955"
    },
    {
      "text": "G. V. Varatkar and R. Marculescu. On-chip traffic modeling and synthesis for MPEG-2 video applications. IEEE Transactions of Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 1, Jan. 2004.",
      "_id": "4119278"
    }
  ],
  "2478232": [
    {
      "text": "T. Bjerregaard and J. Sparso. A router architecture for connection-oriented service guarantees in the mango clockless network-on-chip. In DATE, 2005.",
      "_id": "3994262"
    },
    {
      "text": "T. Felicijan and S. B. Furber. An asynchronous on-chip network router with quality-of-service (QoS) support. In Proceedings IEEE International SOC Conference, 2004.",
      "_id": "4192008"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express virtual channels: towards the ideal interconnection fabric. In ISCA, 2007.",
      "_id": "3699941"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In DATE, 2004.",
      "_id": "4134763"
    },
    {
      "text": "M. Thottethodi, A. R. Lebeck, and S. S. Mukherjee. Self-tuned congestion control for multiprocessor networks. In HPCA, 2001.",
      "_id": "4453615"
    }
  ],
  "3833995": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC Paradigm,\" Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" Proc. Design Automation Conf. (DAC), pp. 683-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "P.P. Pande, C. Grecu, M. Jones, A. Ivanov and R. Saleh, \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures\", IEEE Trans. on Computers, Vol. 54, No. 8, pp. 1025-1040, Aug. 2005.",
      "_id": "3967217"
    },
    {
      "text": "U.Y. Ogras, J. Hu, R. Marculescu, \"Key Research Problems in NoC Design: A Holistic Perspective\", in Proc. of the Int'l Conf. on HW-SW Codesign and System Synthesis, Sep. 2005.",
      "_id": "3990722"
    },
    {
      "text": "M. Coppola et al. \"Spidergon: a novel on chip communication network\", proc. Int'l Symposium on System on Chip 2004, Tampere, Finland, Nov. 2004",
      "_id": "4172309"
    },
    {
      "text": "M. Dall'Osso et al., \"Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs\", proc. ICCD'03",
      "_id": "2575625"
    },
    {
      "text": "M. Millberg et al., \"The Nostrum backbone - a communication protocol stack for networks on chip\", VLSI Design Conference, 2004",
      "_id": "4195046"
    }
  ],
  "3581351": [
    {
      "text": "J. Bainbridge and S. Furber, \"Chain: A Delay-Insensitive Chip Area Interconnect\", <em>IEEE Micro</em>, vol. 22, no. 5, pp. 16-23, Sept.-Oct. 2002.",
      "_id": "4335208"
    }
  ],
  "2305639": [],
  "3315492": [],
  "3315502": [
    {
      "text": "P. Abad, V. Puente, J. A. Gregorio and P. Prieto, \"Rotary router: An efficient architecture for cmp interconnection networks\", <em>Proc. of the International Symposium on Computer Architecture (ISCA)</em>, June 2007.",
      "_id": "3699920"
    },
    {
      "text": "R. Das, S. Eachempati, A. K. Mishra, N. Vijaykrishnan and C. R. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps\", <em>International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 175-186, 2009.",
      "_id": "3274256"
    },
    {
      "text": "P. Gratz, B. Grot and S. Keckler, \"Regional congestion awareness for load balance in networks-on-chip\", <em>International Symposium on High-Performance Computer Architecture (HPCA)</em>, Feb. 2008.",
      "_id": "3480596"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. Keckler and D. Burger, \"Implementation and Evaluation of On-Chip Network Architectures\", <em>International Conference on Computer Design (ICCD)</em>, 2006.",
      "_id": "3855094"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler and O. Mutlu, \"Express cube topologies for on-chip interconnects\", <em>International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 163-174, 2009.",
      "_id": "3274264"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-ghz mesh interconnect for a teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, N. Vijaykrishnan, et al., \"A novel dimensionally-decomposed router for on-chip communication in 3d architectures\", <em>Proc. of the International Symposium on Computer Architecture (ISCA)</em>, pp. 138-149, 2007.",
      "_id": "3699939"
    },
    {
      "text": "A Kumar, P. Kundu, A. Singh, L.S Peh and N. Jha, \"A 4.6tbits/s 3.6ghz single-cycle noc router with a novel switch allocator in 65nm cmos\", <em>International Conference on Computer Design (ICCD)</em>, October 2007.",
      "_id": "3678172"
    },
    {
      "text": "A. Kumar, L.S Peh and N. K. Jha, \"Token flow control\", <em>Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)</em>, pp. 342-353, 2008.",
      "_id": "3521692"
    },
    {
      "text": "A. Kumar, L.S. Peh, P. Kundu and N. K. Jhay, \"Express virtual channels: Towards the ideal interconnection fabric\", <em>Proc. of the International Symposium on Computer Architecture (ISCA)</em>, June 2007.",
      "_id": "3699941"
    },
    {
      "text": "J.W. Lee, M.C. Ng and K. Asanovic, \"Globally-synchronized frames for guaranteed quality-of-service in on-chip networks\", <em>Proc. of the International Symposium on Computer Architecture (ISCA)</em>, June 2008.",
      "_id": "3509412"
    },
    {
      "text": "H. Matsutani, M. Koibuchi, H. Amano and T. Yoshinaga, \"Prediction router: Yet another low latency on-chip router architecture\", <em>International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 367-378, 2009.",
      "_id": "3274273"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>Proc. of the International Symposium on Computer Architecture (ISCA)</em>, 2009.",
      "_id": "3303544"
    },
    {
      "text": "R. Mullins, A. West and S. Moore, \"The design and implementation of a low-latency on-chip network\", <em>Proc. of the 2006 conference on Asia South Pacific design automation (ASP-DAC)</em>, pp. 164-169, 2006.",
      "_id": "3821096"
    },
    {
      "text": "R.D Mullins, A. West and S.W Moore, \"Low-latency virtual-channel routers for on-chip networks\", <em>Proc. of the International Symposium on Computer Architecture (ISCA)</em>, pp. 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif and C. R. Das, \"Vichar: A dynamic virtual channel regulator for network-on-chip routers\", <em>Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)</em>, 2006.",
      "_id": "3887184"
    },
    {
      "text": "J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler and L.S Peh, \"Research challenges for on-chip interconnection networks\", <em>IEEE Micro</em>, pp. 96-108, Sept./Oct. 2007.",
      "_id": "3609787"
    },
    {
      "text": "H. Wang, L.S. Peh and S. Malik, \"Power-driven Design of Router Microarchitectures in On-chip Networks\", <em>Proc. of the 36th Annual IEEE/ACM Int'l Symposium on Microarchitecture</em>, pp. 105-116, 2003.",
      "_id": "4291892"
    }
  ],
  "3721846": [
    {
      "text": "Hu, J.; Marculescu, R. Energy- and Performance-Aware Mapping for Regular NoC Architectures. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, v.24(4), 2005.",
      "_id": "3967318"
    }
  ],
  "4119269": [
    {
      "text": "M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, \"Addressing the System-on-a-Chip Interconnect Woes through Communication-Based Design,\" Design Automation Conference, pp. 667-672, 2001.",
      "_id": "4445955"
    },
    {
      "text": "W. Dally, B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" Design Automation Conference, pp. 684-689, 2001.",
      "_id": "4445857"
    }
  ],
  "4937901": [],
  "2231949": [
    {
      "text": "A. Ganguly, \"Scalable Hybrid Wireless Network-on-Chip Architectures for Multi-Core Systems\", <em>IEEE Trans. Computers</em>, no. 10, pp. 1485-1502, Oct. 2011.",
      "_id": "2755033"
    },
    {
      "text": "R. Marculescu, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <em>IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 28, no. 1, pp. 3-21, Jan. 2009.",
      "_id": "3215582"
    },
    {
      "text": "U.Y. Ogras and R. Marculescu, \"Application-Specific Network-on-Chip Architecture Customization via Long-Range Link Insertion\", <em>Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD)</em>, pp. 246-253, 2005-Nov,.",
      "_id": "4013803"
    },
    {
      "text": "U.Y. Ogras and R. Marculescu, \"It's a Small World after All NoC Performance Optimization via Long-Range Link Insertion\", <em>IEEE Trans. Very Large Scale Integration Systems</em>, vol. 14, no. 7, pp. 693-706, July 2006.",
      "_id": "3810350"
    },
    {
      "text": "K. Chang, \"Performance Evaluation and Design Trade-Offs for Wireless Network-on-Chip Architectures\", <em>ACM J. Emerging Technologies in Computing Systems</em>, vol. 8, no. 3, Aug. 2012.",
      "_id": "2473602"
    },
    {
      "text": "M.F. Chang, \"CMP Network-on-Chip Overlaid with Multi-Band RF-Interconnect\", <em>Proc. IEEE Int'l Symp. High-Performance Computer Architecture (HPCA '08)</em>, pp. 191-202, 2008-Feb.",
      "_id": "3480589"
    },
    {
      "text": "D. Zhao and Y. Wang, \"SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip\", <em>IEEE Trans. Computers</em>, vol. 57, no. 9, pp. 1230-1245, Sept. 2008.",
      "_id": "3427739"
    },
    {
      "text": "D. Zhao and R. Wu, \"Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip\", <em>Proc. IEEE/ACM Int'l Symp. Networks-on-Chip</em>, pp. 27-34, 2012-May.",
      "_id": "2437757"
    },
    {
      "text": "D. DiTomaso, \"iWise: Inter-Router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture\", <em>Proc. Ann. Symp. High Performance Interconnects (HOTI '11)</em>, pp. 11-18, 2011.",
      "_id": "2820366"
    },
    {
      "text": "A. Kumar, \"Token Flow Control\", <em>Proc. IEEE/ACM 41st Int'l Symp. Microarchitecture (MICRO-41)</em>, pp. 1184-1193, 2008.",
      "_id": "3521692"
    },
    {
      "text": "R. Holsmark, \"HiRA: A Methodology for Deadlock Free Routing in Hierarchical Networks on Chip\", <em>Proc. Int'l Symp. Network-on-Chip</em>, 2009.",
      "_id": "3129373"
    },
    {
      "text": "P.P. Pande, \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures\", <em>IEEE Trans. Computers</em>, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.",
      "_id": "3967217"
    },
    {
      "text": "S. Deb, \"Enhancing Performance of Network-on-Chip Architectures with Millimeter-Wave Wireless Interconnects\", <em>Proc.IEEE Int'l Conf. Application-Specifics Systems and Processors (ASAP'10)</em>, pp. 73-80, 2010.",
      "_id": "3015665"
    }
  ],
  "3486832": [
    {
      "text": "S. Murali, G. De Micheli, \"Bandwidth-constrained mapping of cores onto NoC architectures,\" Proc. DATE, pp. 896-901, Feb. 2004.",
      "_id": "4134772"
    },
    {
      "text": "G. Ascia, V. Catania, M. Palesi, \"Multi-objective mapping for meshbased NoC architectures,\" Proc. CODES+ISSS, pp. 182-187, Sept. 2004.",
      "_id": "4131651"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures,\" in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 551-562, April 2005.",
      "_id": "3967318"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, \"A technique for low energy mapping and routing in network-on-chip architectures,\" Proc. International Symposium on Low Power Electronics and Design (ISLPED), pp. 387-392, 2005.",
      "_id": "4033916"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, G. Konjevod, \"Linear programming based techniques for synthesis of network-on-chip architectures,\" Proc. ICCD, pp. 422-429, 2004.",
      "_id": "3810372"
    },
    {
      "text": "T. Lei, S. Kumar, \"A two-step genetic algorithm for mapping task graphs to a network on chip architecture,\" Proc. Euromicro Symposium on Digital Systems Design (DSD), pp. 180-187, Sept. 2003.",
      "_id": "4260444"
    },
    {
      "text": "A. Hansson, K. Goossens, A. Radulescu, \"A unified approach to constrained mapping and routing on network-on-chip architectures,\" Proc. CODES+ISSS, pp. 75-80, 2005.",
      "_id": "3990703"
    },
    {
      "text": "J.W. van den Brand, C. Ciordas, K. Goossens, T. Basten, \"Congestioncontrolled best-effort communication for Networks-on-Chip,\" Proc. DATE, pp. 1-6, April 2007.",
      "_id": "3654944"
    }
  ],
  "4013803": [
    {
      "text": "W. Dally, B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" In Proc. DAC, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini, G. De Micheli. \"Networks on chips: A new SoC paradigm,\" IEEE Computer. 35(1), 2002.",
      "_id": "4318618"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, S. Kumar, A. Jantsch, \"The Nostrum backbone - a communication protocol stack for networks on chip,\" In Proc. VLSI Design, Jan. 2004.",
      "_id": "4195046"
    },
    {
      "text": "K. Goossens, et. al. \"A Design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification,\" In Proc. DATE, March 2005.",
      "_id": "3994326"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures,\" In Proc. DATE, March 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali, G. De Micheli, \"SUNMAP: A tool for automatic topology selection and generation for NoCs,\" In Proc. DAC, June 2004.",
      "_id": "4134087"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, G. Konjevod \"Linear programming based techniques for synthesis of Network-on-Chip architectures,\" In Proc. ICCD, Oct. 2004.",
      "_id": "3810372"
    },
    {
      "text": "V. Chandra, A. Xu, H. Schmit, L. Pileggi, \"An interconnect channel design methodology for high performance integrated circuits,\" In Proc. DATE, Feb. 2004.",
      "_id": "4134626"
    }
  ],
  "3671861": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On chip interconnection networks\", <em>Design Automation Conf</em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"On the design of a photonic network on chip\", <em>The 1st IEEE International Symposium on Networks-on-Chips (NOCS 2007)</em>, May 2007.",
      "_id": "3521040"
    },
    {
      "text": "S. Vangal et al., \"An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS\", <em>International Solid State Circuits Conf.</em>, Feb. 2007.",
      "_id": "3704101"
    }
  ],
  "3525958": [
    {
      "text": "A. Banerjee, R. Mullins, and S. Moore. A Power and Energy Exploration of Network-on-Chip Architectures. In Proceedings of the International Symposium on Networks-on-Chip, pages 163-172, May 2007.",
      "_id": "3521011"
    },
    {
      "text": "G. Michelogiannakis, D. Pnevmatikatos, and M. Katevenis. Approaching Ideal NoC Latency with Pre-Configured Routes. In Proceedings of the International Symposium on Networks-on-Chip. May 2007.",
      "_id": "3521035"
    }
  ],
  "4113487": [
    {
      "text": "W. J. Daily and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. Design Automation Conf.</em>, pp. 684-689, 2001-June.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Comput.</em>, vol. 35, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez and C. A. Zeferino, \"SPIN: A scalable packet switched on-chip micro-network\", <em>Proc. Design Automation Test Eur. (DATE) Conf.</em>, pp. 70-73, 2003.",
      "_id": "4258404"
    }
  ],
  "2560776": [],
  "3821096": [
    {
      "text": "J. Bainbridge and S. B. Furber. Chain: A delay-insensitive chip area interconnect. IEEE Micro, 22(5):16-23, 2002.",
      "_id": "4335208"
    },
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proceedings of the 38th Design Automation Conference (DAC), June 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. D. Mullins, A. F. West, and S. W. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA), 2004.",
      "_id": "4168353"
    },
    {
      "text": "L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In International Symposium on High-Performance Computer Architecture, pages 255-266, Jan 2001.",
      "_id": "4453611"
    },
    {
      "text": "T.Felicijan and S.B.Furber. An Asynchronous On-Chip Network Router with Quality-of-Service (QoS) Support. In Proceedings IEEE International SOC Conference, pages 274-277, Santa Clara, CA, September 2004.",
      "_id": "4192008"
    }
  ],
  "2975920": [],
  "2943059": [
    {
      "text": "T. Lei and S. Kumar, \"A Two-Step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture\", <em>Proc. Euromicro Symp. Digital System Design (DSD 03)</em>, pp. 180-187, 2003.",
      "_id": "4260444"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\", <em>Proc. Design Automation and Test in Europe (DATE 04)</em>, pp. 896-901, 2004.",
      "_id": "4134772"
    },
    {
      "text": "S. Manolache, P. Eles and Z. Peng, \"Fault and Energy-Aware Communication Mapping with Guaranteed Latency for Applications Implemented on NoC\", <em>Proc. 42nd Annual Design Automation Conf. (DAC 05)</em>, pp. 266-269, 2005.",
      "_id": "3891518"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy- and Performance-Aware Mapping for Regular NoC Architectures\", <em>IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 24, no. 4, pp. 551-562, 2005.",
      "_id": "3967318"
    },
    {
      "text": "C.-L. Chou, U. Ogras and R. Marculescu, \"Energy- and Performance-Aware Incremental Mapping for Networks on Chip with Multiple Voltage Levels\", <em>IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 27, no. 10, pp. 1866-1879, 2008.",
      "_id": "3427776"
    },
    {
      "text": "M. Al Faruque, R. Krist and J. Henkel, \"ADAM: Run-Time Agent-Based Distributed Application Mapping for On-Chip Communication\", <em>Proc. 45th Annual Design Automation Conf. (DAC 08)</em>, pp. 760-765, 2008.",
      "_id": "3464350"
    }
  ],
  "1688279": [
    {
      "text": "D. Zhao and Y. Wang, \"SD-MAC: Design and synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip\", <em>IEEE Transactions on Computers</em>, vol. 57, no. 9, pp. 1230-1245, 2008.",
      "_id": "3427739"
    },
    {
      "text": "S. Deb, A. Ganguly, P. P. Pande, B. Belzer and D. Heo, \"Wireless NoC as interconnection backbone for multicore chips: Promises and challenges\", <em>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</em>, vol. 2, no. 2, pp. 228-239, 2012.",
      "_id": "2445947"
    },
    {
      "text": "M. Palesi, R. Holsmark, S. Kumar and V. Catania, \"Application specific routing algorithms for networks on chip\", <em>IEEE Transactions on Parallel and Distributed Systems</em>, vol. 20, no. 3, pp. 316-330, Mar. 2009.",
      "_id": "3222780"
    }
  ],
  "3715256": [
    {
      "text": "Jingcao Hu, Radu Marculescu, \"DyAD - Smart Routing for Networks-on-Chip\", DAC 2004",
      "_id": "4030729"
    },
    {
      "text": "F. Moraes, N. Calazans, A. Mello, L. M\u00f6ller, and L. Ost, \"Hermes: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip\", Integration, the VLSI Journal, Oct. 2004.",
      "_id": "4094295"
    }
  ],
  "4210800": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Design Automation Conf.</em>, pp. 684-689, 2001-June.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>IEEE Comp.</em>, vol. 35, no. 1, pp. 70-80, 2002.",
      "_id": "4318618"
    },
    {
      "text": "E. Rijpkema, \"Trade Offs in the Design of a Router with Both Guaranteed and Best-effort Services for Networks on Chip\", <em>Proc. Design Automation and Test Conf.</em>, 2003-Mar.",
      "_id": "4258604"
    }
  ],
  "4357837": [
    {
      "text": "M. Sgroi, \"Addressing the system-on-a-chip interconnect woes through communication-based design\", <em>Proc. of DAC.</em>, 2001.",
      "_id": "4445955"
    }
  ],
  "3909063": [],
  "4051888": [],
  "3308561": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on chip: A new paradigm for systems on chip design\", Design, Automation and Test in Europe Conference and Exhibition, 2002.",
      "_id": "4358267"
    },
    {
      "text": "J. Henkel, W. Wolf, S. T. Chakradhar, \"On-chip networks: A scalable, communication-centric embedded system design paradigm\", in Proc. 17th International Conference on VLSI Design, 2004.",
      "_id": "4195022"
    },
    {
      "text": "S. Kumar, A. Jantsch, J.P. Soininen, M. Forsell, M. Millberg, J. \u00d6berg, K. Tiensyrj\u00e4, and A. Hemani, \"A network on chip architecture and design methodology\", IEEE Computer Society Annual Symposium on VLSI, 2002.",
      "_id": "4383766"
    },
    {
      "text": "A. Shacham, B.G. Lee, A. Biberman, K. Bergman, L.P. Carloni, \"Photonic NoC for DMA Communications in Chip Multiprocessors\", Hot Interconnects, 2007.",
      "_id": "3671861"
    },
    {
      "text": "H. Gu, W. Zhang, J. Xu, \"A Low-power Fat Tree-based Optical Networkon-Chip for Multiprocessor System-on-Chip\", Design, Automation and Test in Europe Conference and Exhibition, 2009.",
      "_id": "3254778"
    },
    {
      "text": "M. Briere, B. Girodias, et al, \"System Level Assessment of an Optical NoC in an MPSoC Platform\", Design, Automation & Test in Europe Conference & Exhibition, 2007.",
      "_id": "3654946"
    }
  ],
  "4013833": [
    {
      "text": "L. Benini and G. De Micheli. \"Networks on Chips: A New SoC Paradigm\". IEEE Computer, pages 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "N. Banerjee, P. Vellanki, and K. S. Chatha. \"A Power and Performance Model for Network-on-Chip Architectures\". In Proceedings of DATE, Paris, France, February 2004.",
      "_id": "4134592"
    },
    {
      "text": "G. Ascia, V. Catania, and M. Palesi. \"Multi-objective Mapping for Mesh-based NoC Architectures\". In Proceedings of ISSS-CODES, 2004.",
      "_id": "4131651"
    },
    {
      "text": "S. Murali, and G. De Micheli. \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\". In DATE, 2004.",
      "_id": "4134772"
    },
    {
      "text": "J. Hu, and Radu Marculescu. \"Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures\". In DATE, 2003.",
      "_id": "4258502"
    },
    {
      "text": "J. Hu and R. Marculescu. \"Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints\". In ASP-DAC, 2003.",
      "_id": "4251109"
    },
    {
      "text": "Krishnan Srinivasan, and Karam S. Chatha. \"A Technique for Low Energy Mapping and Routing in Network-on-Chip Architectures\". In ISLPED, 2005.",
      "_id": "4033916"
    }
  ],
  "3097264": [
    {
      "text": "D. Abts, N. D. Enright Jerger, J. Kim, D. Gibson and M. H. Lipasti, \"Achieving predictable performance through better memory controller placement in many-core cmps\", <em>Proc. IEEE/ACM Symp. on Computer Architecture (ISCA)</em>, pp. 451-461, 2009.",
      "_id": "3303522"
    },
    {
      "text": "B. Grot, J. Hestness, S. W. Keckler and O. Mutlu, \"Express cube topologies for on-chip interconnects\", <em>Proc. IEEE Symp. on High-Perf. Computer Architecture (HPCA)</em>, pp. 163-174, 2009.",
      "_id": "3274264"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh and K. Samadi, \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration\", <em>Proc. IEEE/ACM Conf. on Design Automation and Test in Europe (DATE)</em>, April 2009.",
      "_id": "3254807"
    },
    {
      "text": "J. Kim, \"Low-Cost Router Microarchitecture for On-Chip Networks\", <em>Proc. IEEE/ACM Symp. on Microarchitecture (MICRO)</em>, pp. 255-266, 2009.",
      "_id": "3315502"
    },
    {
      "text": "A. Kumar, P. Kundu, A. Singh, L.-S. Peh and N. Jha, \"A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS\", <em>Proc. IEEE Conf. on Computer Design (ICCD)</em>, October 2007.",
      "_id": "3678172"
    },
    {
      "text": "A. Kumar, L.-S. Peh and N. K. Jha, \"Token flow control\", <em>Proc. IEEE/ACM Symp. on Microarchitecture (MICRO)</em>, pp. 342-353, 2008.",
      "_id": "3521692"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu and N. K. Jhay, \"Express virtual channels: Towards the ideal interconnection fabric\", <em>Proc. IEEE/ACM Symp. on Computer Architecture (ISCA)</em>, June 2007.",
      "_id": "3699941"
    },
    {
      "text": "J. W. Lee, M. C. Ng and K. Asanovic, \"Globally-synchronized frames for guaranteed quality-of-service in on-chip networks\", <em>Proc. IEEE/ACM Symp. on Computer Architecture (ISCA)</em>, pp. 89-100, 2008.",
      "_id": "3509412"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>Proc. IEEE/ACM Symp. on Computer Architecture (ISCA)</em>, pp. 196-207, 2009.",
      "_id": "3303544"
    },
    {
      "text": "R. D. Mullins, A. West and S. W. Moore, \"Low-latency virtual-channel routers for on-chip networks\", <em>Proc. IEEE/ACM Symp. on Computer Architecture (ISCA)</em>, pp. 188-197, 2004.",
      "_id": "4168353"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>Proc. IEEE Symp. on High-Perf. Computer Architecture (HPCA)</em>, 2001.",
      "_id": "4453611"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, et al., \"An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS\", <em>IEEE Journal of Solid-State Circuits</em>, vol. 43, no. 1, pp. 29-41, Jan. 2008.",
      "_id": "3410591"
    },
    {
      "text": "D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, et al., \"On-Chip Interconnection Architecture of the Tile Processor\", <em>IEEE Micro</em>, vol. 27, pp. 15-31, 2007.",
      "_id": "3609802"
    }
  ],
  "3102345": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chip: a new paradigm for systems on chip design\", <em>Proc. Proc. IEEE Conference on Design Automation and Test in Europe (DATE'02)</em>, pp. 418-419, Mar. 2002.",
      "_id": "4358267"
    },
    {
      "text": "V. Pavlidis and E. Friedman, \"3-D Topologies for Networks-on-Chip\", <em>IEEE Trans. Very Large Scale Integration Systems</em>, vol. 15, no. 10, pp. 1081-1090, Oct. 2007.",
      "_id": "3630825"
    },
    {
      "text": "D. Park et al., \"MIRA: A Multi-Layered On-Chip Interconnect Router Architecture\", <em>Proc. Intl. Symp. Computer Architecture (ISCA'08)</em>, pp. 251-261, June 2008.",
      "_id": "3509420"
    },
    {
      "text": "L. Shang, L. Peh, A. Kumar and N. K. Jha, \"Thermal modeling characterization and management of on-chip networks\", <em>Proc. IEEE/ACM International Symposium on Microarchitecture (Micro '04)</em>, pp. 67-78, Dec. 2004.",
      "_id": "4178250"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-GHz Mesh Interconnect for A Teraflops Processor\", <em>IEEE MICRO</em>, vol. 27, pp. 51-61, 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Kim et al., \"A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures\", <em>Proc. Inti. Symp. Computer Architecture (ISCA '07)</em>, pp. 138-149, June 2007.",
      "_id": "3699939"
    }
  ],
  "3656984": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>DAC '01: Proceedings of the 38th annual conference on Design automation</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Murali and G. D. Micheli, \"SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs\", <em>DAC '04: Proceedings of the 41st annual conference on Design automation</em>, 2004.",
      "_id": "4134087"
    },
    {
      "text": "D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan and C. R. Das, \"Exploring Fault-Tolerant Network-on-Chip Architectures\", <em>DSN '06: Proceedings of the International Conference on Dependable Systems and Networks (DSN'06)</em>, 2006.",
      "_id": "3836132"
    },
    {
      "text": "M. Li, Q.-A. Zeng and W.-B. Jone, \"DyXY: A Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Network on Chip\", <em>DAC '06: Proceedings of the 43rd annual conference on Design automation</em>, 2006.",
      "_id": "3731662"
    },
    {
      "text": "J. Hu and R. Marculescu, \"DyAD - Smart Routing for Networks-on-Chip\", <em>DAC '04: Proceedings of the 41st annual conference on Design automation</em>, 2004.",
      "_id": "4030729"
    }
  ],
  "4134900": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: a New SOC Paradigm\", IEEE Computer, Jan. 2002, pp.70-78.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks\", DAC'2001, ACM Press, 2001. pp.684-689.",
      "_id": "4445857"
    },
    {
      "text": "S. Kumar et al., \"A Network on Chip Architecture and Design Methodology\", Annual Symposium on VLSI'2002, IEEE CS Press, 2002. pp.105-112.",
      "_id": "4383766"
    },
    {
      "text": "A. Andriahantenaina et al. \"SPIN: A Scalable, Packet Switched On-Chip Micro-Network\". DATE'2003, IEEE CS Press, 2003. p.70-73.",
      "_id": "4258404"
    }
  ],
  "2995809": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Comput.</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "S. Murali and G. De Micheli, \"SUNMAP: A tool for automatic topology selection and generation for NoCs\", <em>Proc. DAC</em>, pp. 914-919, 2004.",
      "_id": "4134087"
    },
    {
      "text": "V. F. Pavlidis and E. G. Friedman, \"3-D topologies for networks-on-chip\", <em>IEEE TVLSI</em>, vol. 15, no. 10, pp. 1081-1090, Oct. 2007.",
      "_id": "3630825"
    },
    {
      "text": "D. Park, S. Eachempati, R. Das, A. K. Mishra, X. Yuan, N. Vijaykrishnan, et al., \"MIRA: A multilayered on-chip interconnect router architecture\", <em>Proc. ISCA</em>, pp. 251-261, 2008-Jun.",
      "_id": "3509420"
    }
  ],
  "3833981": [
    {
      "text": "L.Benini and G.De Micheli, \"Networks on Chips: A New SoC Paradigm\", IEEE Computers, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "K. Goossens et al., \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification\", DATE 2005.",
      "_id": "3994326"
    },
    {
      "text": "S. Stergiou et al., \"X pipesLite: a Synthesis Oriented Design Library for Networks on Chips\", pp. 1188-1193, Proc. DATE 2005.",
      "_id": "3994484"
    },
    {
      "text": "U. Ogras, J. Hu, R. Marculescu, \"Key research problems in NoC design: a holistic perspective\", IEEE CODES+ISSS pp. 69-74, 2005.",
      "_id": "3990722"
    },
    {
      "text": "K.Lahiri et al., \"Design Space Exploration for Optimizing On-Chip Communication Architectures\", IEEE TCAD, vol.23, no.6, pp. 952- 961, June 2004.",
      "_id": "4113487"
    },
    {
      "text": "S. Pasricha et al., \"Floorplan-aware automated synthesis of bus-based communication architectures\", Proc. DAC '05.",
      "_id": "3891546"
    },
    {
      "text": "J. Hu, R. Marculescu, 'Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures', Proc. DATE, March 2003.",
      "_id": "4258502"
    },
    {
      "text": "K. Srinivasan et al., \"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks\", Proc. ICCAD '05.",
      "_id": "4013833"
    },
    {
      "text": "N. Banerjee et al., \"A power and performance model for network-on-chip architectures\", Proc. DATE '04.",
      "_id": "4134592"
    },
    {
      "text": "M. Coppola et al., \"Spidergon: a novel on-chip communication network\", IS-SOCpp. 16-18, 2004.",
      "_id": "4172309"
    },
    {
      "text": "J. Bainbridge, S. Furber, \"Chain: a delay-insensitive chip area interconnect\", IEEE Micro, vol. 22, no. 5, pp. 16-23, Sept.-Oct. 2002.",
      "_id": "4335208"
    }
  ],
  "3196541": [],
  "3982565": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" Proc. DAC, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J.Bainbridge and S.Furber, \"Chain: a Delay-Insensitive Chip Area Interconnect,\" IEEE Micro, vol. 22, no.5, pp. 16-23, Sep./Oct. 2002.",
      "_id": "4335208"
    },
    {
      "text": "T.Felicijan, S.B.Furber, \"An Asynchronous On-Chip Network Router with Quality-of-Service (QoS) Support,\" Proc. of IEEE International SOC Conference, Santa Clara, CA, Sept. 2004, pp. 274-277.",
      "_id": "4192008"
    },
    {
      "text": "N. Banerjee, P. Vellanki and K.S. Chatha, \"A Power and Performance Model for Network-on-Chip Architectures,\" DATE 2004.",
      "_id": "4134592"
    },
    {
      "text": "L. Peh and W.J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers,\" 7th Int. Symp. High-Performance Computer Architecture (HPCA), Jan 2001.",
      "_id": "4453611"
    },
    {
      "text": "H. Wang, L.S. Peh and S. Malik, \"Power Driven Design of Router Microarchitectures in On-Chip Networks,\" Proc. MICRO-36, 2003.",
      "_id": "4291892"
    },
    {
      "text": "E. Rijpkema, K. Goossens et al., \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip,\" IEE Proc.-Comp. Digit. Tech., 150(5), 294-302, Sept. 2003.",
      "_id": "4258604"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"Cost considerations in Network on Chip\", Special issue on Networks on Chip, Integration - The VLSI Journal, 2004.",
      "_id": "4094282"
    }
  ],
  "4256264": [
    {
      "text": "L. Benini and G. De Micheli, Networks on chips: A new SoC paradigm, IEEE Computer, pp. 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "K. Goossens, J. van Meerbergen, A. Peeters and P. Wielage, \"Networks on silicon: Combining best-effort and guaranteed services\", <em>Proc. Design Automation and Test in Europe</em>, March 2002.",
      "_id": "4358199"
    },
    {
      "text": "S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Oberg, et al., \"A network on chip architecture and design methodology\", <em>Proc. of IEEE Computer Society Annual Symposium on VLSI</em>, April 2002.",
      "_id": "4383766"
    },
    {
      "text": "E. Nilsson, M. Millberg, J. \u00d6berg and A. Jantsch, \"Load distribution with the proximity congestion awareness in a network on chip\", <em>Proc. Design Automation and Test in Europe</em>, pp. 1126-1127, March 2003.",
      "_id": "4258571"
    }
  ],
  "3224299": [],
  "3303622": [
    {
      "text": "Moraes, F.; et al. \"HERMES: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip\". Integration the VLSI Journal, 38(1), Oct. 2004, pp. 69-93.",
      "_id": "4094295"
    }
  ],
  "3981113": [
    {
      "text": "A. Adriahantenaina, H. Charlery, A. Greiner, L. Moriiez, and C. A. Zeferino. SPIN: A Scalable, Packet Switched, On-chip Micro-network. In Proceedings of the DATE, 2003.",
      "_id": "4258404"
    },
    {
      "text": "L. Benini and G. D. Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, 35(1):70-78, 2002. (Pubitemid 34069383)",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proceedings of the 38th DAC, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "T. Dumitras, S. Kerner, and R. Marculescu. Towards On-chip Fault-Tolerant Communication. In Proc. Asia & South Pacific Design Automation Conf.(ASP-DAC), January 2003.",
      "_id": "4251088"
    },
    {
      "text": "J. Hu and R. Marculescu. Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures. In Proc. Design, Automation and Test in Europe Conference, 2003.",
      "_id": "4258502"
    },
    {
      "text": "R. M. Jingcao Hu. Energy-aware mapping for tile-based noc architectures under performance constraints. In Proc. of ASPDAC, January 2003.",
      "_id": "4251109"
    },
    {
      "text": "S. Kumar, A. Jantsch, J. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani. A Network on Chip Architecture and Design Methodology. In Proc. IEEE Computer Society Annual Symposium on VLSI, pages 105-112, 2002.",
      "_id": "4383766"
    },
    {
      "text": "L. Shang, L.-S. Peh, and N. K. Jha. Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks. In Proc. HPCA, February 2003.",
      "_id": "4268631"
    },
    {
      "text": "T. T. Ye, L. Benini, and G. D. Micheli. Packetized On-Chip Interconnect Communication Analysis for MPSoC. In Proc. Design Automation and Test in Europe, pages 344-349, 2003.",
      "_id": "4258658"
    },
    {
      "text": "H. Zimmer and A. Jantsch. A Fault Model Notation and Error-Control Scheme for Switch-to-Switch Buses in a Network-on-Chip. In Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign & system synthesis, pages 188-193, 2003.",
      "_id": "4256264"
    }
  ],
  "3715245": [
    {
      "text": "N. Banerjee, P. Vellanki, and K. S. Chatha. A power and performance model for network-on-chip architectures. In DATE '04: Proceedings of the conference on Design, automation and test in Europe, page 21250, Washington, DC, USA, 2004. IEEE Computer Society.",
      "_id": "4134592"
    },
    {
      "text": "R. D. Mullins, A. F. West, and S. W. Moore. The design and implementation of a low-latency on-chip network. In Proceedings of the 11th Asia and South Pacific Design Automation Conference (ASP-DAC), 2006.",
      "_id": "3821096"
    },
    {
      "text": "P. T. Wolkotte, G. J. M. Smit, G. K. Rauwerda, and L. T. Smit. An energy-efficient reconfigurable circuit switched network-on-chip. In Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - 12th Reconfigurable Architecture Workshop (RAW2005), Denver, Colorado, USA, page 155. IEEE Computer Society, Apr. 2005.",
      "_id": "4029938"
    }
  ],
  "4131686": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-chip Interconnection Networks\", <em>Proc. Design Automation Conference</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures\", <em>Proc. Design. Automation and Test in Europe Conference</em>, pp. 10688-10693, 2003.",
      "_id": "4258502"
    },
    {
      "text": "T. Lei and S. Kumar, \"A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture\", <em>Proc. Euromicro Symposium on Digital Systems Design</em>, pp. 180-187, 2003.",
      "_id": "4260444"
    },
    {
      "text": "L. Shang, L.-S. Peh and N. K. Jha, \"Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks\", <em>Proc. International Symposium on High-Performance Computer Architecture</em>, 2003.",
      "_id": "4268631"
    },
    {
      "text": "T. Simunic and S. Boyd, \"Managing Power Consumption in Networks on Chips\", <em>Proc. Design Automation and Test in Europe</em>, pp. 110-116, 2002.",
      "_id": "4119269"
    }
  ],
  "3521692": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, \"A 5-GHz mesh interconnect for a teraflops processor,\" IEEE Micro, vol. 27, no. 5, Sept. 2007.",
      "_id": "3609769"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm,\" IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "H.-S. Wang, L.-S. Peh, and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks,\" in MICRO, Nov. 2003.",
      "_id": "4291892"
    },
    {
      "text": "A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, \"Express virtual channels: Towards the ideal interconnection fabric,\" in Proc. ISCA (and IEEE Micro Top Picks 2008), June 2007.",
      "_id": "3699941"
    },
    {
      "text": "A. Kumar, P. Kundu, A. Singh, L.-S. Peh, and N. K. Jha, \"A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS,\" in ICCD, Oct. 2007.",
      "_id": "3678172"
    },
    {
      "text": "R. Mullins, A. West, and S. Moore, \"Low-latency virtual-channel routers for on-chip networks,\" in ISCA, June 2004.",
      "_id": "4168353"
    },
    {
      "text": "L.-S. Peh and W J. Dally, \"A delay model and speculative architecture for pipelined routers,\" in HPCA, Jan. 2001.",
      "_id": "4453611"
    },
    {
      "text": "P. Gratz, C. Kim, R. McDonald, S. W. Keckler, and D. Burger, \"Implementation and evaluation of on-chip network architectures,\" in ICCD, Oct. 2006.",
      "_id": "3855094"
    },
    {
      "text": "P. Gratz, B. Grot, and S. W Keckler, \"Regional congestion awareness for load balance in networks-on-chip,\" in HPCA, Feb. 2008.",
      "_id": "3480596"
    },
    {
      "text": "N. E. Jerger, M. Lipasti, and L.-S. Peh, \"Circuit-switched coherence,\" in Proc. Int. Symp. Networks-on-Chip, Apr. 2008.",
      "_id": "3332688"
    }
  ],
  "3715272": [
    {
      "text": "I. Miro Panades, A. Greiner, and A. Sheibanyrad, \"A low cost Network-on-Chip with guaranteed service well suited to the GALS approach,\" in IEEE 1st Int. Conf. on Nano-Networks, 2006.",
      "_id": "3889739"
    },
    {
      "text": "E. Beign\u00e9 and P. Vivet, \"Design of On-chip and Offchip interfaces for a GALS NoC architecture,\" in Proc. 12th IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC06), pp. 172-181, March 2006.",
      "_id": "3821449"
    },
    {
      "text": "A. Sheibanyrad, I. Miro Panades, and A. Greiner, \"Systematic comparison between the asynchronous and the multi-synchronous implementations of a Network on Chip architecture,\" in Proc. IEEE Design, Automation and Test in Europe (DATE'07), April 2007.",
      "_id": "3655145"
    }
  ],
  "1370742": [],
  "3102361": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. of the 38th annual Design Automation Conf.</em>, 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. Hansson, K. Goossens and A. R\u0103dulescu, \"Avoiding message-dependent deadlock in network-based systems on chip\", <em>VLSI Design</em>, 2007.",
      "_id": "3632245"
    },
    {
      "text": "A. Kahng, B. Li, L.-S. Peh and K. Samadi, \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>Proc. of the conf. on Design Automation and Test in Europe</em>, 2009.",
      "_id": "3254807"
    },
    {
      "text": "J. Kim, W. J. Dally and D. Abts, \"Flattened butterfly: a cost-efficient topology for high-radix networks\", <em>Proc. of the 34th annual Intl. Symp. on Computer Architecture</em>, 2007.",
      "_id": "3699936"
    },
    {
      "text": "G. Michelogiannakis, J. Balfour and W. J. Dally, \"Elastic buffer flow control for on-chip networks\", <em>Proc. of the 15th Intl. Symp. on High-Performance Computer Architecture</em>, 2009.",
      "_id": "3274274"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A case for bufferless routing in on-chip networks\", <em>Proc. of the 36th annual Intl. Symp. on Computer Architecture</em>, 2009.",
      "_id": "3303544"
    },
    {
      "text": "C. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif and C. R. Das, \"ViChaR: A dynamic virtual channel regulator for network-on-chip routers\", <em>Proc. of the 39th annual Intl. Symp. on Microarchitecture</em>, 2006.",
      "_id": "3887184"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A delay model and speculative architecture for pipelined routers\", <em>Proc. of the 7th Intl. Symp. on High-Performance Computer Architecture</em>, 2001.",
      "_id": "4453611"
    },
    {
      "text": "H. Wang, L.-S. Peh and S. Malik, \"Power-driven design of router microarchitectures in on-chip networks\", <em>Proc. of the 36th annual IEEE/ACM Intl. Symp. on Microarchitecture</em>, 2003.",
      "_id": "4291892"
    }
  ],
  "3200145": [],
  "4036465": [
    {
      "text": "Moraes, F.G; et al. \"HERMES: an Infrastructure for Low Area Overhead Packet-Switching Networks on Chip\". Integration, the VLSI Journal, vol. 38-1, 2004, pp 69-93.",
      "_id": "4094295"
    },
    {
      "text": "Zeferino, C.A. and Susin, A.A. \"SoCIN: A Parametric and Scalable Network-on-Chip\". Symposium on Integrated Circuits and Systems Design, 2003, pp. 121-126.",
      "_id": "4298769"
    }
  ],
  "3315514": [
    {
      "text": "R. Das, A. K. Mishra, C. Nicopoulus, D. Park, V. Narayanan, R. Iyer, et al., \"Performance and Power Optimization Through Data Compression in Network-on-Chip Architectures\", <em>Proceedings of the 14th Intl. Symp. on High-Performance Computer Architecture</em>, 2008.",
      "_id": "3480592"
    },
    {
      "text": "P. Gratz, B. Grot and S. Keckler, \"Regional Congestion Awareness for Load Balance in Networks-on-Chip\", <em>Proceedings of the 14th International Symposium on High-Performance Computer Architecture (HPCA)</em>, February 2008.",
      "_id": "3480596"
    },
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", vol. 27, pp. 51-61, Sept.\u2013Oct. 2007.",
      "_id": "3609769"
    },
    {
      "text": "J. Kim, D. Park, C. Nicopolous, N. Vijaykrishnan and C. R. Das, \"Design and Analysis of an NoC Architecture from Performance Reliability and Energy Perspective\", <em>ANCS'05: Proceedings of the 2005 Symp. on Arch. for Netuiorkinq and Comm. Systems</em>, 2005.",
      "_id": "3981113"
    },
    {
      "text": "M. M. Kim, J. D. Davis, M. Oskin and T. Austin, \"Polymorphic On-Chip Networks\", <em>Proc. of the 35th International Symposium on Computer Architecture ISCA</em>, 2008.",
      "_id": "3509407"
    },
    {
      "text": "A. Kumar, P. Kundu, A. Singh, L.-S. Peh and N. K. Jha, \"A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS\", <em>25th International Conference on Computer Desian (ICCD)</em>, 2007.",
      "_id": "3678172"
    },
    {
      "text": "T. Moscibroda and O. Mutlu, \"A Case for Bufferless Routing in On-Chip Networks\", <em>36th International Symposium on Computer Architecture (ISCA)</em>, 2009.",
      "_id": "3303544"
    },
    {
      "text": "R. Mullins, A. West and S. Moore, \"Low-Latency Virtual-Channel Routers for On-Chip Networks\", <em>ISCA '04: Proceedings of the 31st Annual International Symposium on Computer Architecture</em>, 2004.",
      "_id": "4168353"
    },
    {
      "text": "L.-S. Peh and W. J. Dally, \"A Delay Model and Speculative Architecture for Pipelined Routers\", <em>HPCA '01: Proceedings of the 7th International Symposium on High-Performance Compo Architecture</em>, pp. 255, 2001.",
      "_id": "4453611"
    },
    {
      "text": "L. Shang, L.-S. Peh and N. K. Jha, \"Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks\", <em>9th Int. Symp. High Performance Comvuter Architecture</em>, 2003.",
      "_id": "4268631"
    },
    {
      "text": "L. Shang, L.-S. Peh, A. Kumar and N. K. Jha, \"Thermal Modeling Characterization and Management of On-Chip Networks\", <em>MICRO 37: Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchiieciure</em>, 2004.",
      "_id": "4178250"
    },
    {
      "text": "S. Vangal, J. Howard et al., \"An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS\", <em>IEEE International Solid-State Circuits Conference ISSCC</em>, 2007.",
      "_id": "3704101"
    }
  ],
  "4134092": [
    {
      "text": "S. Kumar, A. Jantsch, M. Millberg, J. berg, J. Soininen, M. Forsell, K. Tiensyrj, and A. Hemani, \"A network on chip architecture and design methodology,\" Proc. IEEE Computer Society Annual Symposium on VLSI, Apr. 2002.",
      "_id": "4383766"
    }
  ],
  "2161057": [
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A Survey of Research and Practices of Network-on-Chip\", <em>ACM Computing Surveys</em>, vol. 38, no. 1, pp. 1-51, June 2006.",
      "_id": "3763265"
    },
    {
      "text": "B. S. Feero and P. P. Pande, \"Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation\", <em>IEEE Trans. Computers</em>, vol. 58, no. 1, pp. 32-45, Jan. 2009.",
      "_id": "3215392"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"Photonic Networks-on-Chip for Future Generations of Chip Multi-processors\", <em>IEEE Trans. Computers</em>, vol. 57, no. 9, pp. 1246-60, Sept. 2008.",
      "_id": "3427704"
    },
    {
      "text": "G. Kurian, \"ATAC: A 1000-Core Cache-Coherent Processor with On-Chip Optical Network\", <em>Proc. 19th Int'l. Conf. Parallel Architectures and Compilation Techniques ACM</em>, pp. 477-88, 2010.",
      "_id": "3008978"
    },
    {
      "text": "A. Ganguly, \"Scalable Hybrid Wireless Network-on-Chip Architectures for Multi-Core Systems\", <em>IEEE Trans. Computers</em>, vol. 60, no. 10, pp. 1485-502, 2010.",
      "_id": "2755033"
    }
  ],
  "2728709": [],
  "3205554": [
    {
      "text": "K. Bernstein, \"Interconnects in the third dimension: Design challenges for 3-D ICs\", <em>Proc. IEEE/ACM Design Automation Conf.</em>, pp. 562-567, 2007-Jun.",
      "_id": "3552799"
    },
    {
      "text": "C. Addo-Quaye, \"Thermal-aware mapping and placement for 3-D NoC designs\", <em>Proc. IEEE Int. SOC Conf.</em>, pp. 25-28, 2005-Sep.",
      "_id": "4056405"
    },
    {
      "text": "S. Kumar, \"A network on chip architecture and design methodology\", <em>Proc. Int. IEEE Annu. Symp. VLSI</em>, pp. 105-112, 2002-Apr.",
      "_id": "4383766"
    },
    {
      "text": "F. Li, \"Design and management of 3D chip multiprocessors using network-in-memory\", <em>Proc. IEEE Int. Symp. Comput. Architect.</em>, pp. 130-142, 2006-Jun.",
      "_id": "3874928"
    },
    {
      "text": "V. F. Pavlidis and E. G. Friedman, \"3-D topologies for networks-on-chip\", <em>IEEE Trans. Very Large Scale (VLSI) Syst.</em>, vol. 15, no. 10, pp. 1081-1090, Oct. 2007.",
      "_id": "3630825"
    }
  ],
  "3609760": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. 38th Design Automation Conf. (DAC 01)</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Vangal, \"An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS\", <em>Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC 07)</em>, pp. 98-589, 2007.",
      "_id": "3704101"
    },
    {
      "text": "T. Ainsworth and T. Pinkston, \"On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus\", <em>Proc. 1st ACM/IEEE Int'l Symp. Networks-on-Chip (NOCS 07)</em>, pp. 18-29, 2007.",
      "_id": "3521009"
    }
  ],
  "3097278": [],
  "3254197": [
    {
      "text": "K. Bernstein, et al., \"Interconnects in the Third Dimension: Design Challenges for 3D ICs,\" Proc. DAC 2007, pp.562-567.",
      "_id": "3552799"
    },
    {
      "text": "F. Li et al., \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", Proc. ISCA 2006, pp. 130-141.",
      "_id": "3874928"
    },
    {
      "text": "C. Addo-Quaye, \"Thermal-aware mapping and placement for 3-D NoC designs,\" Proc. IEEE Int. Syst.-on-Chip Conf., 2005, pp. 25-28.",
      "_id": "4056405"
    },
    {
      "text": "D. Park et al. \"MIRA: A Multi-layered On-Chip Interconnect Router Architecture\", Proc. ISCA 2008, pp. 251-261.",
      "_id": "3509420"
    }
  ],
  "3715248": [
    {
      "text": "L. Benini and G. De Micheli. Networks on chips: a new SoC paradigm. IEEE Computer, 35, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "W.J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of the Design Automation Conference, 2001.",
      "_id": "4445857"
    },
    {
      "text": "C. Grecu, M. Jones, A. Ivanov, and R. Saleh. Performance evaluation and design trade-offs for Network-on-Chip interconnect architectures. IEEE Trans. Comput., 54(8):1025-1040, 2005. Student Member-Partha Pratim Pande and Senior Member-Andre Ivanov and Senior Member-Resve Saleh.",
      "_id": "3967217"
    },
    {
      "text": "P. Pratim et al. Design of a switch for network on chip applications. In ISCAS (5), pages 217-220, 2003.",
      "_id": "4285201"
    },
    {
      "text": "S. Kumar et al. A Network on Chip architecture and design methodology, isvlsi, 00:0117, 2002.",
      "_id": "4383766"
    }
  ],
  "2860374": [
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Design Automation Conference 2001. Proceedings</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A survey of research and practices of network-on-chip\", <em>ACM Comput. Surv.</em>, vol. 38, no. 1, pp. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "G. Varatkar and R. Marculescu, \"On-chip traffic modeling and synthesis for mpeg-2 video applications\", <em>Very Large Scale Integration (VLSI) Systems IEEE Transactions on</em>, vol. 12, no. 1, pp. 108-119, 2004.",
      "_id": "4119278"
    },
    {
      "text": "V. Soteriou, H. Wang and L. Peh, \"A statistical traffic model for on-chip interconnection networks\", <em>Modeling Analysis and Simulation of Computer and Telecommunication Systems 2006. MASCOTS 2006. 14th IEEE International Symposium on</em>, pp. 104-116, 2006.",
      "_id": "3885903"
    },
    {
      "text": "P. Wolkotte, P. Holzenspies and G. Smit, \"Fast accurate and detailed noc simulations\", <em>Networks-on-Chip 2007. NOCS 2007. First International Symposium on</em>, pp. 323-332, may. 2007.",
      "_id": "3521045"
    }
  ],
  "3236157": [
    {
      "text": "L.Benini and G.De Micheli, \"Networks on Chips: A New SoC Paradigm\", IEEE Computers, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "K. Goossens et al., \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification\", DATE 2005.",
      "_id": "3994326"
    },
    {
      "text": "S. Stergiou et al., \"xpipesLite: a Synthesis Oriented Design Library for Networks on Chips\", pp. 1188-1193, Proc. DATE 2005.",
      "_id": "3994484"
    },
    {
      "text": "J. Hu, R. Marculescu, 'Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures', Proc. DATE, March 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali, G. De Micheli, \"Bandwidth Constrained Mapping of Cores onto NoC Architectures\", Proc. DATE 2004.",
      "_id": "4134772"
    },
    {
      "text": "W.H.Ho, T.M.Pinkston, \"A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns\", HPCA, 2003.",
      "_id": "4268612"
    },
    {
      "text": "K. Srinivasan et al., \"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks\", Proc. ICCAD '05.",
      "_id": "4013833"
    },
    {
      "text": "A. Hansson et al., \"A Unified Approach to Constrained Mapping and Routing on Network-on-Chip Architectures\", Proc. CODES-ISSS, 2005.",
      "_id": "3990703"
    },
    {
      "text": "S. Murali et al., \"Designing Application-Specific Networks on Chips with Floorplan Information\", pp. 355-362, ICCAD 2006.",
      "_id": "3854914"
    },
    {
      "text": "C. Addo-Quaye, \"Thermal-Aware Mapping and Placement for 3-D NoC Designs\", Proc. SOCC, 2005.",
      "_id": "4056405"
    },
    {
      "text": "J. Kim et al., \"A novel dimensionally-decomposed router for on-chip communication in 3d architectures\", ISCA, 2007.",
      "_id": "3699939"
    },
    {
      "text": "F. Li et al., \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", ISCA, pp. 130-141, 2006.",
      "_id": "3874928"
    }
  ],
  "3821449": [
    {
      "text": "K. Goossens and al., \"Trade Offs in the design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip\" Proceedings of DATE conf., 2003, pp.350-355.",
      "_id": "4258604"
    },
    {
      "text": "D. Rostislav, V. Vishnyakov, E. Friedman, R. Ginosar, \"An Asynchronous Router for Multiple Service Levels Networks on Chip\", Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'2005, pp 44-53.",
      "_id": "3982565"
    },
    {
      "text": "E. Beigne, F. Clermidy, P. Vivet, A. Clouard. M. Renaudin, \"An Asynchronous NoC Architecture Providing Low Latency Service and its Multi-Level Design Framework\", Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'2005, pp 54-63.",
      "_id": "3982562"
    }
  ],
  "2231954": [
    {
      "text": "V.F. Pavlidis and E.G. Friedman, \"3-D Topologies for Networks-on-Chip\", <em>IEEE Trans. Very Large Scale Integration Systems</em>, vol. 15, no. 10, pp. 1081-1090, Oct. 2007.",
      "_id": "3630825"
    },
    {
      "text": "B.S. Feero and P.P. Pande, \"Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation\", <em>IEEE Trans. Computers</em>, vol. 58, no. 1, pp. 32-45, Jan. 2009.",
      "_id": "3215392"
    },
    {
      "text": "R. Marculescu, U.Y. Ogras, P. Li-Shiuan, N.E. Jerger and Y. Hoskote, \"Outstanding Research Problems in NoC Design: System Microarchitecture and Circuit Perspectives\", <em>IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 28, no. 1, pp. 3-21, Jan. 2009.",
      "_id": "3215582"
    },
    {
      "text": "D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester and D. Blaauw, \"A Highly Resilient Routing Algorithm for Fault-Tolerant NoCs\", <em>Proc. Conf. Design Automation and Test in Europe (DATE)</em>, pp. 21-26, 2009.",
      "_id": "3254749"
    },
    {
      "text": "J. Flich, S. Rodrigo and J. Duato, \"An Efficient Implementation of Distributed Routing Algorithms for NoCs\", <em>Proc. Second ACM/IEEE Int'l Symp. Networks-on-Chip (NoCS '08)</em>, pp. 87-96, 2008-Apr.",
      "_id": "3332681"
    },
    {
      "text": "S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, et al., \"Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing\", <em>Proc. Fourth ACM/IEEE Int'l Symp. Networks-on-Chip (NOCS)</em>, pp. 25-32, 2010-May.",
      "_id": "2912723"
    },
    {
      "text": "A.Y. Weldezion, M. Grange, D. Pamunuwa, Z. Lu, A. Jantsch, R. Weerasekera, et al., \"Scalability of Network-on-Chip Communication Architecture for 3-D Meshes\", <em>Proc. Int'l Symp. Networks-on-Chip (NoCs)</em>, 2009.",
      "_id": "3129394"
    },
    {
      "text": "F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan and K. Mahmut, \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", <em>Proc. Ann. Int'l Symp. Computer Architecture (ISCA)</em>, 2006.",
      "_id": "3874928"
    }
  ],
  "3224226": [
    {
      "text": "R. Mullins, A. West and S. Moore, \"Low-latency virtual-channel routers for on-chip networks\", <em>Proc. 31st Annu. Int. Symp. Comput. Archit. (ISCA)</em>, pp. 188-197, 2004.",
      "_id": "4168353"
    }
  ],
  "2634087": [
    {
      "text": "A. Mishra, N. Vijaykrishnan, and C. Das, \"A case for heterogeneous onchip interconnects for CMPs,\" in Proceeding of the 38th annual international symposium on Computer architecture. ACM, 2011, pp. 389-400.",
      "_id": "2854952"
    },
    {
      "text": "A. Bakhoda, J. Kim, and T. Aamodt, \"Throughput-effective on-chip networks for manycore accelerators,\" in Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2010, pp. 421-432.",
      "_id": "3097264"
    },
    {
      "text": "Y. Ben-Itzhak, I. Cidon, and A. Kolodny, \"Delay analysis of wormhole based heterogeneous NoC,\" in Proceedings of the fifth ACM/IEEE international symposium on Networks-on-Chip (NOCS 2011), 2011.",
      "_id": "2685949"
    }
  ],
  "3833411": [
    {
      "text": "L. Benini and G De Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. DAC</em>, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy- and performance-aware mapping for regular NoC architectures\", <em>IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems</em>, vol. 24, no. 4, April 2005.",
      "_id": "3967318"
    },
    {
      "text": "E. Nilsson et al., \"Load distribution with the proximity congestion awareness in a network on chip\", <em>Proc. DATE</em>, March 2003.",
      "_id": "4258571"
    },
    {
      "text": "A. Pullini et al., \"Fault tolerance overhead in network-on-chip flowcontrol schemes\", <em>Proc. Symp. on IC and System Design</em>, September 2005.",
      "_id": "4051898"
    }
  ],
  "4094282": [],
  "3933512": [],
  "3833969": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70 - 78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. QNoC: QoS architecture and design process for network on chip. In Journal of Systems Architecture. Elsevier, 2004.",
      "_id": "4100912"
    },
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of the 38th Design Automation Conference, pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J. V. Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In Proceedings of the Design, Automation and Test in Europe Conference, pages 350-355. IEEE, 2003.",
      "_id": "4258604"
    },
    {
      "text": "D. Wiklund and D. Liu. SoCBUS: Switched network on chip for hard real time embedded systems. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS03). IEEE, 2003.",
      "_id": "4283376"
    },
    {
      "text": "C. A. Zeferino and A. A. Susin. SoCIN: A parametric and scalable network-on-chip. In Proceedings of the 16th Symposium on Integrated Circuits and Systems Design (SBCC103), pages 34-43, 2003.",
      "_id": "4298769"
    }
  ],
  "4051898": [
    {
      "text": "C.A. Zeferino and A.A. Susin, \"SoCIN: a parametric and scalable network-on-chip\", <em>In Symp. on Integrated Circuits and Systems Design</em>, pp. 169-174, September 2003.",
      "_id": "4298769"
    },
    {
      "text": "D. Wiklund hard and D. Liu, \"Socbus: switched network on chip for hard real time embedded systems\", <em>In Int. Parallel and Distributed Processing Symposium</em>, pp. 8, April 2003.",
      "_id": "4283376"
    },
    {
      "text": "E. Nilsson, M. Millberg, J. Oberg and A. Jantsch, \"Load distribution with the proximity congestion awareness in a network on chip\", <em>In DATE03</em>, pp. 1126-1127, 2003.",
      "_id": "4258571"
    },
    {
      "text": "J. Chan and S. Parameswaran, \"Nocgen:a template based reuse methodology for networks on chip architecture\", <em>en Int. Conf. on VLSI Design</em>, pp. 717-720, 2004.",
      "_id": "4194987"
    },
    {
      "text": "L. Benini and G. Micheli, \"Networks on chips: a new soc paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "M. Loghi, F. Angiolini, D. Bertozzi, L. Benini and R. Zafalon, \"Analyzing on-chip communication in a MPSoC environment\", <em>In Proceedings of the the IEEE Design and Test in Eurooe Conference (DATE)</em>, pp. 752-757, Februarv 2004.",
      "_id": "4134749"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip\", <em>In DATE04</em>, pp. 890-895, February 2004.",
      "_id": "4134763"
    },
    {
      "text": "V. Chandra, A. Xu, H. Schmit and L. Pileggi, \"An interconnect channel design methodology for high performance integrated circuits\", <em>In DATE04</em>, pp. 1138-1143, February 2004.",
      "_id": "4134626"
    }
  ],
  "2755156": [
    {
      "text": "M. J. Cianchetti, J. C. Kerekes and D. H. Albonesi, \"Phastlane: A rapid transit optical routing network\", <em>Proc. 36th Annu. ISCA</em>, pp. 441-450, 2009-Jun.",
      "_id": "3303528"
    },
    {
      "text": "A. Shacham, K. Bergman and L. P. Carloni, \"Photonic networks-on-chip for future generations of chip multiprocessors\", <em>IEEE Trans. Comput.</em>, vol. 57, pp. 1246-1260, Sep. 2008.",
      "_id": "3427704"
    }
  ],
  "3465599": [
    {
      "text": "T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computing Survey, 38(1):1-54, 2006.",
      "_id": "3763265"
    },
    {
      "text": "A. Hansson, K. Goossens, and A. R\u01cedulescu. A unified approach to constrained mapping and routing on network-on-chip architectures. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, Sept. 2005.",
      "_id": "3990703"
    },
    {
      "text": "J. Hu and R. Marculescu. Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures. In Proceedings of the Design Automation and Test in Europe Conference, 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali and G. D. Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings of Design, Automation and Test in Europe Conference, pages 896-901, 2004.",
      "_id": "4134772"
    },
    {
      "text": "L. Tang and S. Kumar. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In Proceeding of Euromicro Symposium on Digital System Design, pages 180-187, Sept. 2003.",
      "_id": "4260444"
    }
  ],
  "4253555": [],
  "4192008": [
    {
      "text": "M. Sgroi, et al., \"Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design,\" DAC'2001, pp. 667-672, June 2001.",
      "_id": "4445955"
    }
  ],
  "2732989": [],
  "2995792": [
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Comput.</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. DAC</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy and performance-aware mapping for regular NoC architectures\", <em>IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.</em>, vol. 24, no. 4, pp. 551-562, Apr. 2005.",
      "_id": "3967318"
    },
    {
      "text": "S. Murali and G. D. Micheli, \"Bandwidth-constrained mapping of cores onto noc architectures\", <em>Proc. DATE</em>, pp. 20896-20896, 2004-Mar.",
      "_id": "4134772"
    }
  ],
  "3630854": [],
  "3715253": [],
  "3632246": [],
  "2995751": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. Design Autom. Conf. (DAC)</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Dyad: Smart routing for networks-on-chip\", <em>Proc. Design Autom. Conf. (DAC)</em>, pp. 260-263, 2004.",
      "_id": "4030729"
    },
    {
      "text": "A. Kohler and M. Radetzki, \"Fault-tolerant architecture and deflection routing for degradable NoC switches\", <em>Proc. Symp. Netw. Chip (NOCS)</em>, pp. 22-31, 2009.",
      "_id": "3129378"
    }
  ],
  "3274251": [
    {
      "text": "Z. Chishti, M. Powell, and T. Vijaykumar. Optimizing Replication, Communication, and Capacity Allocation in CMPs. In Proceedings of ISCA-32, June 2005.",
      "_id": "4031142"
    },
    {
      "text": "Y. Jin, E. J. Kim, and K. H. Yum. A Domain-Specific On- Chip Network Design for Large Scale Cache Systems. In Proceedings of HPCA-13, February 2007.",
      "_id": "3671918"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS. In Proceedings of ISSCC, February 2007.",
      "_id": "3704101"
    },
    {
      "text": "M. Zhang and K. Asanovic. Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors. In Proceedings of ISCA-32, June 2005.",
      "_id": "4031180"
    }
  ],
  "2624826": [
    {
      "text": "T. Bjerregaard and J. Spars\u00f8, \"A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip,\" in Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE Computer Society Press, 2005, pp. 1226-1231.",
      "_id": "3994262"
    },
    {
      "text": "D. Wiklund and D. Liu, \"SoCBUS: Switched network on chip for hard real time embedded systems,\" in International Parallel and Distributed Processing Symposium (IPDPS'03). Los Alamitos, CA, USA: IEEE Computer Society, 2003, p. 78a.",
      "_id": "4283376"
    },
    {
      "text": "K. Goossens and A. Hansson, \"The AEthereal network on chip after ten years: Goals, evolution, lessons, and future,\" in Proceedings of the 47th ACM/IEEE Design Automation Conference (DAC 2010), 2010, pp. 306 -311.",
      "_id": "2932237"
    },
    {
      "text": "A. Hansson, M. Subburaman, and K. Goossens, \"aelite: a flit-synchronous network on chip with composable and predictable services,\" in Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2009), Leuven, Belgium, 2009, pp. 250-255.",
      "_id": "3254784"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch, \"The nostrum backbone-a communication protocol stack for networks on chip,\" in Proceedings of the 17th International Conference on VLSI Design, 2004, pp. 693-696.",
      "_id": "4195046"
    },
    {
      "text": "P. T. Wolkotte, G. J. Smit, G. K. Rauwerda, and L. T. Smit, \"An energy-efficient reconfigurable circuit switched network-on-chip,\" in Proc. Int'l Parallel and Distributed Processing Symposium (IPDPS), April 2005.",
      "_id": "4029938"
    },
    {
      "text": "R. Stefan, A. Molnos, A. Ambrose, and K. Goossens, \"A TDM NoC supporting QoS, multicast, and fast connection set-up,\" in Proceedings of the Design, Automation and Test in Europe Conference (DATE 2012), 2012.",
      "_id": "2548496"
    },
    {
      "text": "C. Paukovits and H. Kopetz, \"Concepts of switching in the time-triggered network-on-chip,\" in Proceedings of the 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2008), August 2008, pp. 120-129.",
      "_id": "3533212"
    },
    {
      "text": "A. Hansson, K. Goossens, and A. Radulescu, \"A unified approach to mapping and routing on a network-on-chip for both best-effort and guaranteed service traffic,\" VLSI Design, vol. 2007, p. 16, 2007.",
      "_id": "3632246"
    }
  ],
  "3821154": [
    {
      "text": "S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Oberg, et al, \"A network on chip architecture and design methodology,\" ISVLSI, pp. 117-24, USA, 2002.",
      "_id": "4383766"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm,\" Computer, vol. 35, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "J. Henkel, W. Wolf, and S. Chakradhar, \"On-chip networks: A scalable, communication-centric embedded system design paradigm,\" VLSI Design, pp. 845-851, India, 2004.",
      "_id": "4195022"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" DAC, pp. 684-689, USA, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"DyAD - Smart routing for networks-on-chip,\" DAC, pp. 260-263, USA, 2004.",
      "_id": "4030729"
    },
    {
      "text": "E. Nilsson, M. Millberg, J. Oberg, and A. Jantsch, \"Load distribution with the proximity congestion awareness in a network on chip,\" DATE, pp. 1126-7, Germany, 2003.",
      "_id": "4258571"
    },
    {
      "text": "C. A. Zeferino, M. E. Kreutz, and A. A. Susin, \"RASoC: A router soft-core for Networks-on-Chip,\" Designers Forum - DATE, pp. 198-203, France, 2004.",
      "_id": "4134900"
    },
    {
      "text": "E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. Van Meerbergen, P. Wielage, and E. Waterlander, \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip,\" IEE Proceedings: Computers and Digital Techniques, vol. 150, pp. 294-302, 2003.",
      "_id": "4258604"
    }
  ],
  "3933488": [
    {
      "text": "L. Benini and G. Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2001.",
      "_id": "4318618"
    }
  ],
  "3172575": [],
  "3534697": [
    {
      "text": "[Hoskote2007] Yatin Hoskote, Sriram Vangal, Arvind Singh, Nitin Borkar and Shekhar Borkar, \"A 5GHz Mesh Interconnect for a Teraflops Processor\", IEEE Micro, Vol 27, pp. 51-61, 2007.",
      "_id": "3609769"
    }
  ],
  "4505566": [],
  "3821097": [
    {
      "text": "L. Benini and G.De Micheli, \"Networks on Chips: A New SoC Paradigm\", IEEE Computers, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally, B. Towles, \"Route packets, not wires: on-chip interconnection networks\", Proc. DAC 2001.",
      "_id": "4445857"
    },
    {
      "text": "M. Sgroi et al., \"Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design\", Proc. DAC 2001.",
      "_id": "4445955"
    },
    {
      "text": "E. Rijpkema et al., \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\", DATE 2003.",
      "_id": "4258604"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Energy-Aware Mapping for Tile-based NOC Architectures Under Performance Constraints\", Proc. ASP-DAC 2003.",
      "_id": "4251109"
    },
    {
      "text": "J. Hu, R. Marculescu, \"Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures\", Proc. DATE 2003.",
      "_id": "4258502"
    },
    {
      "text": "S. Murali, G. De Micheli, \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\", Proc. DATE 2004.",
      "_id": "4134772"
    },
    {
      "text": "S. Murali, G. De Micheli, \"SUNMAP: a tool for automatic topology selection and generation for NoCs\", Proc. DAC 2004.",
      "_id": "4134087"
    },
    {
      "text": "A. Hansson et al., \"A unified approach to constrained mapping and routing on network-on-chip architectures\", pp. 75-80, Proc. ISSS 2005.",
      "_id": "3990703"
    },
    {
      "text": "K. Goossens et al., \"A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification\", pp. 1182-1187, DATE 2005.",
      "_id": "3994326"
    },
    {
      "text": "S.Kumar et al., \"A network on chip architecture and design methodology\", ISVLSI 2002, pp.105-112, Apr 2002.",
      "_id": "4383766"
    },
    {
      "text": "M. Dall'Osso et. al, \"xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs\", pp. 536-539, ICCD 2003.",
      "_id": "2575625"
    },
    {
      "text": "K. Sekar et al., \"FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology\", Proc. DAC 2005:",
      "_id": "3891561"
    }
  ],
  "2473602": [],
  "4190723": [],
  "3909047": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on Chips: A New SoC Paradigm\" Computer, Volume: 35 Issue: 1, Jan. 2002, pp.: 70-78.",
      "_id": "4318618"
    },
    {
      "text": "P. Magarshack, P.G. Paulin, \"System-on-Chip beyond the Nanometer Wall\", Proceedings of DAC, June 2-6, 2003, Anaheim, USA, pp. 419-424.",
      "_id": "4258006"
    },
    {
      "text": "S. Kumar et al, \"A Network on Chip Architecture and Design Methodology,\" Proceedings of ISVLSI, Pittsburgh, USA, 2002, pp. 117-124.",
      "_id": "4383766"
    },
    {
      "text": "W. J. Dally, B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks\", Proceedings of DAC, Las Vegas, Nevada, USA, June 18-22, 2001, pp. 683-689.",
      "_id": "4445857"
    },
    {
      "text": "P. P. Pande, C. Grecu, A. Ivanov, R. Saleh, \"Design of a Switch for Network on Chip Applications\", Proceedings of ISCAS, Bangkok, May 2003, Volume 5, pp. 217-220.",
      "_id": "4285201"
    },
    {
      "text": "E. Cota, Luigi Caro, Flavio Wagner, Marcelo Lubaszewski, \"Power aware NoC Reuse on the Testing of Core-Based Systems\", Proceedings of ITC 2003, pp. 612-621.",
      "_id": "4287873"
    }
  ],
  "4287873": [
    {
      "text": "L. Benini and G. D. Micheli. Networks on Chips: a New SOC Paradigm. IEEE Computer, pages 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Daly and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Design Automation Conference, Jun. 2001.",
      "_id": "4445857"
    }
  ],
  "4002603": [],
  "4056405": [
    {
      "text": "L. Benini and G. De Micheli, Networks on chips: a new SoC paradigm, IEEE Computer, Volume 35, pp. 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally, B. Towles, \"Route packets, not wires: on-chip interconnection networks,\" Proc. DAC, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J.Hu, R. Marculescu. Energy-Aware Mapping for Tile-based NoC Architectures under Performance Constraints. Proc. of ASPDAC, January, 2003.",
      "_id": "4251109"
    },
    {
      "text": "S. Mourali, G. De Micheli, \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\", in the Proc. of DATE 2004, Paris, France, February 2004.",
      "_id": "4134772"
    },
    {
      "text": "H. Wang, L. Peh and S. Malik, \"Power-Driven Design of Router Microarchitectures in On-Chip Networks.\" Proc. of the 36th MICRO, San Diego, November 2003.",
      "_id": "4291892"
    }
  ],
  "2769256": [
    {
      "text": "N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha. Garnet: A detailed on-chip network model inside a full-system simulator. Proc. ISPASS, 2009.",
      "_id": "3307437"
    },
    {
      "text": "D. Fick, A. DeOrio, V. Bertacco, D. Sylvester, and D. Blaauw. A highly resilient routing algorithm for fault-tolerant NoCs. Proc. DATE, 2009.",
      "_id": "3254749"
    },
    {
      "text": "D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw, and D. Sylvester. Vicis: a reliable network for unreliable silicon. In Proc. DAC, pages 812-817, 2009.",
      "_id": "3254130"
    },
    {
      "text": "M. Pirretti, G. Link, R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. Irwin. Fault tolerant algorithms for network-on-chip interconnect. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI, pages 46-51, 2004.",
      "_id": "4172514"
    },
    {
      "text": "S. R. Vangal et al. An 80-tile sub-100-W teraflops processor in 65-nm CMOS. IEEE Journal of Solid-State Circuits, 2008.",
      "_id": "3410591"
    }
  ],
  "3834212": [
    {
      "text": "K. Srinivasan, K.S. Chatha, and G. Konjevod. \"Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures\". Accepted at IEEE Transactions on VLSI, In Press.",
      "_id": "3810372"
    },
    {
      "text": "L. Benini and G. De Micheli. \"Networks on Chips: A New SoC Paradigm\". IEEE Computer, pages 70-78, January 2002.",
      "_id": "4318618"
    },
    {
      "text": "Nilanjan Banerjee, Praveen Vellanki, and Karam S. Chatha. \"A Power and Performance Model for Network-on-Chip Architectures\". DATE, pages 68-75, 2004.",
      "_id": "4134592"
    },
    {
      "text": "S. Murali, and G. De Micheli. \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\". In DATE, 2004.",
      "_id": "4134772"
    },
    {
      "text": "J. Hu and R. Marculescu. \"Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints\". In ASP-DAC, 2003.",
      "_id": "4251109"
    },
    {
      "text": "K. Srinivasan, and K. S. Chatha. \"A Technique for Low Energy Mapping and Routing in Network-on-Chip Architectures \". In Proceedings of ISLPED, San Diego, CA, USA, August 2005.",
      "_id": "4033916"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha, and G. Konjevod. \"Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures \". In Proceedings of ICCD, San Jose, USA, October 2004.",
      "_id": "3810372"
    },
    {
      "text": "Umit Ogras and Radu Marculescu. \"Energy and Performance Driven NoC Communication Architecture Synthesis Using A Decomposition Approach\". In DATE, 2005.",
      "_id": "3994440"
    }
  ],
  "2764956": [
    {
      "text": "Y. Hoskote, S. Vangal, A. Singh, N. Bokar and S. Bokar, \"A 5-GHz mesh interconnect for a Teraflops processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 51-61, May 2007.",
      "_id": "3609769"
    }
  ],
  "4445961": [],
  "3447704": [
    {
      "text": "A. Banerjee, R. Mullins, and S. Moore. A Power and Energy Exploration of Network-on-Chip Architectures. In Proceedings of the International Symposium on Networks-on-Chip, pages 163-172, May 2007.",
      "_id": "3521011"
    }
  ],
  "2777171": [
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. DAC</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini and G. D. Micheli, \"Networks on Chips: A New SoC Paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A survey of research and practices of network-on-chip\", <em>ACM Computing Survveys</em>, vol. 38, no. 1, pp. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "S. Kumar, A. Jantsch, J.P. Soininen, M. Forsell, M. Millberg, J. Uberg, et al., \"A Network on Chip Architecture and Design Methodology\", <em>Proc. ISVLSI</em>, pp. 105-112, 2002.",
      "_id": "4383766"
    },
    {
      "text": "T. Dumitras, S. Kerner and R. Marculescu, \"Towards on-chip fault tolerant communication\", <em>Proc. ASP-DAC</em>, pp. 225-232, 2003.",
      "_id": "4251088"
    },
    {
      "text": "D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester and D. Blaauw, \"A highly resilient routing algorithm for fault-tolerant NoCs\", <em>Conf. DATE</em>, pp. 21-26, 2009.",
      "_id": "3254749"
    },
    {
      "text": "M. Koibuchi, H. Matsutani, H. Amano and T.M. Pinkston, \"A Lightweight Fault-Tolerant Mechanism for Network-on-Chip\", <em>Symp. NoCS</em>, pp. 13-21, 2008.",
      "_id": "3332689"
    },
    {
      "text": "S. Murali and G. De Micheli, \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures\", <em>Conf. DATE.</em>, pp. 896-901, 2004.",
      "_id": "4134772"
    }
  ],
  "3032234": [
    {
      "text": "M. Briere, B. Girodias et al., \"System Level Assessment of an Optical NoC in an MPSoC Platform\", <em>DATE</em>, 2007.",
      "_id": "3654946"
    },
    {
      "text": "M. Petracca, B.G. Lee et al., \"Design Exploration of Optical Interconnection Networks for Chip Multiprocessors\", <em>HOTI</em>, 2008.",
      "_id": "3480526"
    },
    {
      "text": "H. Gu, W. Zhang and J. Xu, \"A Low-power Fat Tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip\", <em>DATE</em>, 2009.",
      "_id": "3254778"
    }
  ],
  "2820366": [
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proceedings of Design Automation Conference (DAC)</em>, pp. 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "R. Wu, Y. Wang and D. Zhao, \"A low-cost deadlock-free design of minimal-table rerouted xy-routing for irregular wireless nocs\", <em>2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip (NoCs)</em>, pp. 199-206, May 2010.",
      "_id": "2912729"
    },
    {
      "text": "M. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, et al., \"Cmp network-on-chip overlaid with multi-band rfinterconnect\", <em>IEEE International Symposium on High Performance Computer Architecture</em>, pp. 191-202, February 2008.",
      "_id": "3480589"
    },
    {
      "text": "A. Ganguly, K. Chang, S. Deb, P. Pande, B. Belzer and C. Teuscher, \"Scalable hybrid wireless network-on-chip architectures for multi-core systems\", <em>IEEE Transactions on Computers (to appear)</em>, August 2010.",
      "_id": "2755033"
    }
  ],
  "3632245": [],
  "3843372": [
    {
      "text": "C. Bobda and A. Ahmadinia, \"Dynamic Interconnection of Reconfigurable Modules on Reconfigurable Devices\", <em>IEEE Design & Test of Computers</em>, vol. 22, no. 5, pp. 443-451, Oct. 2005.",
      "_id": "3933488"
    }
  ],
  "3889739": [
    {
      "text": "E. Rijpkema, K. Goossens, A. Radulescu, J. Dielssen, J. van Meerbergen, P. Wielage, et al., \"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip\", <em>IEEE. Proc.-Comput. Digit. Tech.</em>, vol. 150, no. 5, September 2003.",
      "_id": "4258604"
    },
    {
      "text": "T. Bjerregaard and J. Sparso, \"A router architecture for connection-oriented service guarantees in the MANGO clockless Network-on-Chip\", <em>IEEE Proc. Design Automation and Test in Europe (DATE'05)</em>, March 2005.",
      "_id": "3994262"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Design Automation Conference (DAC 2001)</em>, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"QNoC: QoS architecture and design process for network on chip\", <em>Journal of Systems Architecture</em>, vol. 50, no. 2\u20133, pp. 105-128, February 2004.",
      "_id": "4100912"
    },
    {
      "text": "K. Goossens, J. van Meerbergen, A. Peeters and P. Wielage, \"Networks on Silicon: Combining Best-Effort and Guaranteed Services\", <em>Design Automation and Test in Europe (DATE'02)</em>, 2002.",
      "_id": "4358199"
    },
    {
      "text": "M. Millberg, E. Nilsson, R. Thid and A. Jantsch, \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip\", <em>IEEE Proc. Design Automation and Test in Europe (DATE'04)</em>, vol. 2, pp. 890-895, Febrary 2004.",
      "_id": "4134763"
    }
  ],
  "3907426": [
    {
      "text": "Benini and De Micheli, \"Networks on Chips: A New SoC Paradigm,\" JEFF. Computer, pgs 70-78, 2002.",
      "_id": "4318618"
    },
    {
      "text": "Dally and Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" Proceedings of ACM DAC, pgs 684-689, 2001.",
      "_id": "4445857"
    }
  ],
  "4190713": [],
  "2211760": [
    {
      "text": "H. Matsutani, \"A Vertical Bubble Flow Network Using Inductive-Coupling for 3-DCMPs\", <em>Proc. NOCS</em>, pp. 49-56, 2011.",
      "_id": "2685971"
    }
  ],
  "2502657": [
    {
      "text": "S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, et al., \"An 80-tile sub-100-w teraFLOPS processor in 65-nm CMOS\", <em>IEEE J. Solid-State Circuits</em>, vol. 43, pp. 29-41, Jan. 2008.",
      "_id": "3410591"
    },
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. DAC</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. Kohler and M. Radetzki, \"Fault-tolerant architecture and deflection routing for degradable NoC switches\", <em>Proc. NoCs</em>, pp. 22-31, 2009-May.",
      "_id": "3129378"
    },
    {
      "text": "M. Pirretti, G. Link, R. Brooks, N. Vijaykrishnan, M. Kandemir and M. Irwin, \"Fault tolerant algorithms for network-on-chip interconnect\", <em>Proc. IEEE Comput. Soc. Annu. Symp. VLSI</em>, pp. 46-51, 2004-Feb.",
      "_id": "4172514"
    },
    {
      "text": "W. Song, D. Edwards, J. Nunez-Yanez and S. Dasgupta, \"Adaptive stochastic routing in fault-tolerant on-chip networks\", <em>Proc. NoCs</em>, pp. 32-37, 2009-May.",
      "_id": "3129390"
    },
    {
      "text": "D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan and C. R. Das, \"Exploring fault-tolerant network-on-chip architectures\", <em>Proc. DSN</em>, pp. 93-104, 2006-Jun.",
      "_id": "3836132"
    }
  ],
  "4257985": [],
  "2876601": [
    {
      "text": "A. Kahng, B. Li, L. Peh and K. Samadi, \"ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration\", <em>Proceedings of Design Automation and Test in Europe (DATE)</em>, April 2009.",
      "_id": "3254807"
    },
    {
      "text": "D. Zhao and Y. Wang, \"SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip\", <em>IEEE Trans. Comput.</em>, pp. 1230-1245, 2008.",
      "_id": "3427739"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chip: a new paradigm for systems on chip design\", <em>Proc. of Design Automation and Test Conference in Europe</em>, pp. 418-419, 2002.",
      "_id": "4358267"
    },
    {
      "text": "L. P. Carloni, P. Pande and Y. Xie, \"Networks-on-chip in emerging interconnect paradigms: Advantages and challenges\", <em>Proceedings of the 2009 3rd ACM/IEEE international Symposium on Networks-on-Chip</em>, pp. 93-102, 2009.",
      "_id": "3129360"
    },
    {
      "text": "M. F. Chang et al., \"CMP Network-on-Chip Overlaid With Multi-Band RF-Interconnect\", <em>Proceedings of IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 191-202, 2008.",
      "_id": "3480589"
    },
    {
      "text": "S. Vangal et al., \"An 80- Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS\" in Solid-State Circuits Conference Digest of Technical Papers, IEEE International, pp. 98-589, 2007.",
      "_id": "3704101"
    },
    {
      "text": "V. F. Pavlidis and E. G. Friedman, \"3-D topologies for networks-on-chip\", <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>, vol. 15, no. 10, pp. 1081-1090, 2007.",
      "_id": "3630825"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>Proc. of Design Automation Conference</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    }
  ],
  "3427639": [
    {
      "text": "M. Millberg, E. Nilsson, R. Thid and A. Jantsch, \"Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip\", <em>Proc. Conf. Design Automation and Test in Europe</em>, pp. 890-895, 2004-Feb.",
      "_id": "4134763"
    },
    {
      "text": "J. Hu and R. Marculescu, \"DyAD Smart Routing for Networks-on-Chip\", <em>Proc. 41st Design Automation Conf.</em>, pp. 260-263, 2004-June.",
      "_id": "4030729"
    },
    {
      "text": "K. Srinivasan and K.S. Chatha, \"A Technique for Low Energy Mapping and Routing in Network-on-Chip Architectures\", <em>Proc. Int'l Symp. Low Power Electronics and Design</em>, pp. 387-392, 2005-Aug.",
      "_id": "4033916"
    },
    {
      "text": "P.P. Pande, C. Grecu, M. Jones, A. Ivanov and R. Saleh, \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures\", <em>IEEE Trans. Computers</em>, no. 8, pp. 1025-1040, Aug. 2005.",
      "_id": "3967217"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: A New SOC Paradigm\", <em>Computer</em>, 2002.",
      "_id": "4318618"
    },
    {
      "text": "E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, \"QNoC: QoS Architecture and Design Process for Network on Chip\", <em>J. Systems Architecture</em>, vol. 50, pp. 105-128, Jan. 2004.",
      "_id": "4100912"
    },
    {
      "text": "U.Y. Ogras, J. Hu and R. Marculescu, \"Key Research Problems in NoC Design: A Holistic Perspective\", <em>Proc. Third IEEE/ACM/IFIP Int'l Conf. Hardware/Software Codesign and System Synthesis</em>, pp. 69-74, 2005-Sept.",
      "_id": "3990722"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A Survey of Research and Practices of Network-on-Chip\", <em>ACM Computing Surveys</em>, vol. 38, no. 1, pp. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "U.Y. Ogras and R. Marculescu, \"Prediction-Based Flow Control for Network-on-Chip Traffic\", <em>Proc. 43rd Design Automation Conf.</em>, pp. 839-844, 2006-July.",
      "_id": "3731694"
    },
    {
      "text": "E. Rijpkema, K.G.W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, et al., \"Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip\", <em>Proc. Conf. Design Automation and Test in Europe</em>, pp. 350-355, 2003-Mar.",
      "_id": "4258604"
    },
    {
      "text": "J.P. Diguet, S. Evain, R. Vaslin, G. Gogniat and E. Juin, \"NoC-Centric Security of Reconfigurable SoC\", <em>Proc. First Int'l Symp. Networks-on-Chip</em>, pp. 223-232, 2007-May.",
      "_id": "3521019"
    },
    {
      "text": "T.T. Ye, L. Benini and G. De Micheli, \"Packetized On-Chip Interconnect Communication Analysis for MPSoC\", <em>Proc. Design Automation and Test in Europe Conf. and Exhibition</em>, pp. 344-349, 2003-Mar.",
      "_id": "4258658"
    }
  ],
  "3656959": [
    {
      "text": "F. Moraes, N. Calazans, A. Mello, L. Moller and L. Ost, \"HERMES: an Infrastructure for Low Area Overhead Packet-Switching Networks on Chip\", <em>Integration the VLSI Journal</em>, vol. 38, pp. 69-93, 2004.",
      "_id": "4094295"
    },
    {
      "text": "W.J. Dally and B. Towles, \"Route Packets Not Wires: On-ChipInterconnection Networks\", <em>Proc. Design Automation Conf. (DAC)</em>, pp. 683-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez and C. A. Zeferino, \"Spin: A scalable Packet Switched on Chip Micro-Network\", <em>DATE 03 Embedded Software Forum</em>, pp. 70-73, 2003.",
      "_id": "4258404"
    },
    {
      "text": "Pratim Pande Partha, Grecu Cristian, Jones Michael, Ivanov Andre and A. Saleh Resve, \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures\", <em>IEEE Trans. Computers</em>, vol. 54, no. 8, pp. 1025-1040, 2005.",
      "_id": "3967217"
    }
  ],
  "3656982": [
    {
      "text": "A. Adriahantenaina et al., \"SPIN: a scalable packet switched on-chip micro-network\", <em>DATE</em>, pp. 70-73, Mar. 2003.",
      "_id": "4258404"
    },
    {
      "text": "F. Angiolini et al., \"Contrasting a NoC and a traditional interconnect fabric with layout awareness\", <em>DATE</em>, pp. 1-6, Mar. 2006.",
      "_id": "3833969"
    },
    {
      "text": "L. Benini and G. de Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A survey of research and practices of network-on-chip\", <em>ACM Computing Surveys</em>, vol. 38, no. 1, 2006.",
      "_id": "3763265"
    },
    {
      "text": "E. Bolotin et al., \"Cost considerations in network on chip\", <em>Integration the VLSI Journal</em>, vol. 38, no. 1, pp. 19-42, Oct. 2004.",
      "_id": "4094282"
    },
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>DAC</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Henkel, W. Wolf and S. Chakradhar, \"On-chip networks: a scalable communication-centric embedded system design paradigm\", <em>VLSI</em>, pp. 845-851, Jan. 2004.",
      "_id": "4195022"
    },
    {
      "text": "F. Karim, A. Nguyen and S. Dey, \"An interconnect architecture for networking systems on chips\", <em>IEEE Micro</em>, vol. 22, no. 5, pp. 36-45, Sep.\u2013Oct. 2002.",
      "_id": "4335232"
    },
    {
      "text": "S. Kumar et al., \"A network on chip architecture and design methodology\", <em>VLSI</em>, pp. 105-112, April 2002.",
      "_id": "4383766"
    },
    {
      "text": "H. G. Lee et al., \"Design space exploration and prototyping for on-chip multimedia applications\", <em>DAC</em>, pp. 137-142, Jul. 2006.",
      "_id": "3731657"
    },
    {
      "text": "K. Lee, S.-J. Lee and H.-J. Yoo, \"Low-power network-on-chip for highperformance soc design\", <em>IEEE Trans. VLSI Syst</em>, vol. 14, no. 2, pp. 148-160, Feb. 2006.",
      "_id": "3810329"
    },
    {
      "text": "M. Loghi et al., \"Analyzing on-chip communication in a MPSoC environment\", <em>DATE</em>, pp. 752-757, Feb. 2004.",
      "_id": "4134749"
    },
    {
      "text": "F. Moraes et al., \"Hermes: an infrastructure for low area overhead packet-switching networks on chip\", <em>Integration the VLSI Journal</em>, vol. 38, no. 1, pp. 69-93, Oct. 2004.",
      "_id": "4094295"
    },
    {
      "text": "U. Y. Ogras, J. Hu and R. Marculescu, \"Key research problems in noc design: a holistic perspective\", <em>CODES</em>, pp. 69-75, 2005.",
      "_id": "3990722"
    },
    {
      "text": "P. P. Pande et al., \"Design of a switch for network on chip applications\", <em>ISCAS</em>, pp. 217-220, 2003.",
      "_id": "4285201"
    },
    {
      "text": "P. Pande et al., \"Performance evaluation and design trade-offs for network-on-chip interconnect architectures\", <em>IEEE Trans. Computers</em>, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.",
      "_id": "3967217"
    },
    {
      "text": "T. Richardson et al., \"A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks\", <em>VLSI design</em>, Jan. 2006.",
      "_id": "3907426"
    },
    {
      "text": "V. Soteriou, H. Wang and L.-S. Peh, \"A statistical traffic model for on-chip interconnection networks\", <em>MASCOTS</em>, pp. 104-116, 2006.",
      "_id": "3885903"
    },
    {
      "text": "P. Wolkotte et al., \"An energy-efficient reconfigurable circuit-switched network-on-chip\", <em>IPDPS</em>, pp. 155a, Apr. 2005.",
      "_id": "4029938"
    }
  ],
  "730348": [],
  "1858757": [],
  "3410475": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Trans. Comput.</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A survey of research and practices of network-on-chip\", <em>ACM Comput. Surveys (CSUR)</em>, vol. 38, no. 1, 2006.",
      "_id": "3763265"
    }
  ],
  "3015665": [
    {
      "text": "P. P. Pande et al., \"Performance Evaluation and Design Tradeoffs for Network-on-chip Interconnect Architectures\", <em>IEEE Transactions on Computers</em>, vol. 54, no. 8, pp. 1025-1040, August 2005.",
      "_id": "3967217"
    },
    {
      "text": "M. F. Chang et al., \"CMP Network-on-Chip Overlaid With Multi-Band RF-Interconnect\", <em>Proceedings of IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em>, pp. 191-202, February 2008.",
      "_id": "3480589"
    },
    {
      "text": "D. Zhao and Y. Wang, \"SD-MAC: Design and Synthesis of A Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip\", <em>IEEE Transactions on Computers</em>, vol. 57, no. 9, pp. 1230-1245, September 2008.",
      "_id": "3427739"
    }
  ],
  "3609738": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. Design Automation Conf. (DAC 01)</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    }
  ],
  "2547742": [
    {
      "text": "C.-H. O. Chen et al., \"Physical vs. virtual express topologies with low-swing links for future many-core nocs\", <em>Int'l Symp. on Networks-an-Chip</em>, May 2010.",
      "_id": "2912702"
    },
    {
      "text": "M. Coppola et al., \"Spidergon: a novel on-chip communication network\", <em>Int'l Symp. on System-an-Chip</em>, pp. 15, 2004.",
      "_id": "4172309"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>DAC</em>, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "P. Gratz et al., \"On-chip interconnection networks of the trips chip\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 41-50, 2007.",
      "_id": "3609760"
    },
    {
      "text": "A. Kahng et al., \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration\", <em>Proc. Design Automation and Test in Europe</em>, pp. 423-428, 2009.",
      "_id": "3254807"
    },
    {
      "text": "A. Kumar et al., \"Express virtual channels: Towards the ideal interconnection fabric\", <em>Int'l Symp. on Computer Architecture</em>, June 2007.",
      "_id": "3699941"
    },
    {
      "text": "A. Kumar et al., \"Token flow control\", <em>MICRO</em>, Nov 2008.",
      "_id": "3521692"
    },
    {
      "text": "D. Wentzlaff et al., \"On-chip interconnection architecture of the tile processor\", <em>IEEE Micro</em>, vol. 27, no. 5, pp. 15-31, 2007.",
      "_id": "3609802"
    }
  ],
  "3654569": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Design Automation Conf., pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. Shacham, K. Bergman, and L. P. Carloni. On the design of a photonic network on chip. In The 1st IEEE Intl Symp. on Networks-on-Chips (NOCS), May 2007.",
      "_id": "3521040"
    },
    {
      "text": "S. Vangal et al. An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS. In Intl. Solid State Circuits Conf., Feb. 2007.",
      "_id": "3704101"
    }
  ],
  "4032128": [],
  "3321034": [
    {
      "text": "S. Kumar, et al., \"A Network on Chip Architecture and Design Methodology,\" in Proceedings of ISVLSI, pp. 105-112, Apr. 2002.",
      "_id": "4383766"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks,\" in Proceedings of DAC, pages 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "L. Benini and G. De Micheli, \"Networks on Chips: a New SoC paradigm,\" IEEE Computer, 35(1):70-78, Jan 2002.",
      "_id": "4318618"
    },
    {
      "text": "T. Bjerregaard and S. Mahadevan, \"A Survey of Research and Practices of Network-on-Chip,\" ACM Computer Survey, vol. 38, no. 1, pp. 1-51, Mar. 2006.",
      "_id": "3763265"
    },
    {
      "text": "U. Orgas, J. Hu, and R. Marculescu, \"Key Research Problems in NoC Design: A Holistic Perspective,\" in Proceedings of CODES+ISSS, pages 69-74, Sept 2005.",
      "_id": "3990722"
    },
    {
      "text": "R. Marculescu, et al., \"Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives,\" IEEE Transactions on CAD, vol. 28, no. 1, pp. 3-21, Jan. 2009.",
      "_id": "3215582"
    },
    {
      "text": "H. G. Lee, et al., \"On-Chip Communication Architecture Exploration: A Quantitative Evaluation of Point-to-Point, Bus and Network-on-Chip Approaches,\" ACM Transactions on DAES, vol. 12, no. 3, pp. 1-20, Aug. 2007.",
      "_id": "3628564"
    }
  ],
  "3872291": [
    {
      "text": "L. Benini, G. De Micheli, \"Networks on Chips: A New SoC Paradigm\" Computer, Volume: 35 Issue: 1, Jan. 2002, pp.: 70-78.",
      "_id": "4318618"
    },
    {
      "text": "E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander,\" Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip\", Proceedings of Design, Automation and Test Conference in Europe, March 2003.",
      "_id": "4258604"
    },
    {
      "text": "P. P. Pande, C. Grecu, M. Jones, A. Ivanov, R. Saleh. \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures,\" IEEE Transactions on Computers, vol. 54, no. 8, pp. 1025-1040, August, 2005.",
      "_id": "3967217"
    },
    {
      "text": "P. P. Pande, C. Grecu, A. Ivanov, R. Saleh, \"Design of a Switch for Network on Chip Applications\", IEEE International Symposium on Circuits and Systems, ISCAS 2003, Vol.V, pp. 217-220.",
      "_id": "4285201"
    },
    {
      "text": "G. Varatkar, R. Marculescu, \"Traffic Analysis for On-chip Networks Design of Multimedia Applications\", Proceedings of DAC, pp: 510-517, June 10-14, 2002",
      "_id": "4357837"
    }
  ],
  "3464329": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In Proc. DAC, Las Vegas, NV, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE TCAD, 24(4):551-562, Apr. 2005.",
      "_id": "3967318"
    },
    {
      "text": "U. Y Ogras, J. Hu, and R. Marculescu. Key research problems in NoC design: a holistic perspective. In Proc. CODES+ISSS, Jersey City, NJ, Sep. 2005.",
      "_id": "3990722"
    },
    {
      "text": "D. Shin and J. Kim. Power-aware communication optimization for networks-on-chips with voltage scalable links. In Proc. CODES+ISSS, Sept. 2004.",
      "_id": "4131686"
    },
    {
      "text": "T. Simunic and S. Boyd. Managing power consumption in networks on chip. In Proc. DATE. IEEE Computer Society, 2002.",
      "_id": "4358319"
    }
  ],
  "2765056": [],
  "3533212": [],
  "4194987": [
    {
      "text": "W. Dally and B. Towles, \"Route packets not wires: on-chip interconnection networks\", <em>DAC</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-aware mapping for tile-based noc architectures under performance constraints\", <em>ASPDAC</em>, 2003.",
      "_id": "4251109"
    },
    {
      "text": "S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Oberg, et al., \"A network on chip architecture and design methodology\", <em>ISVLSI</em>, 2002.",
      "_id": "4383766"
    },
    {
      "text": "E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, et al., \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\", <em>DATE</em>, 2003.",
      "_id": "4258604"
    },
    {
      "text": "M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, R. Jan, et al., \"Addressing the system-on-a-chip interconnect woes through communication-based design\", <em>DAC</em>, 2001.",
      "_id": "4445955"
    }
  ],
  "2243540": [],
  "3480526": [
    {
      "text": "W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proc. of the Design Automation Conf., pages 684-689, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "A. Shacham et al. The case for low-power photonic networks-on-chip. In Proc. of the Design Automation Conf., pages 132-135, June 2007.",
      "_id": "3552934"
    },
    {
      "text": "A. Shacham et al. On the design of a photonic network-on-chip. In Proc. of the The First Inil. Symp. on Networks-on-Chips (NOCS), May 2007.",
      "_id": "3521040"
    },
    {
      "text": "A. Shacham et al. Photonic NoC for DMA communications in chip multiprocessors. In IEEE Symp. on High-Performance Interconnects, August 2007.",
      "_id": "3671861"
    },
    {
      "text": "J.D. Owens et al. Research challenges for on-chip intercon nection networks. IEEE Micro, 27(5):96-108, Sept.-Oct. 2007.",
      "_id": "3609787"
    },
    {
      "text": "K. Goossens et al. Networks on silicon: Combining best-effort and guaranteed services. In Conf. on Design, Automation and Test in Europe, 2002.",
      "_id": "4358199"
    },
    {
      "text": "Y. Hoskote et al. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro, 27(5):51-61, Sept.-Oct. 2007.",
      "_id": "3609769"
    }
  ],
  "3973908": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and T. Brian, \"Route packets not wires: on-chip interconnection networks\", <em>Proc. 38th Design Automation Conf.</em>, pp. 684-689, 2001-Jun.",
      "_id": "4445857"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Energy-aware mapping for tile-based NoC architectures under performance constraints\", <em>Proc. Asia and South Pacific Design Automation Conf.</em>, pp. 233-239, 2003-Jan.",
      "_id": "4251109"
    }
  ],
  "3464445": [
    {
      "text": "W. Dally, B. Towles, \"Route packets, not wires: On-chip interconnection networks,\" In Proc. DAC, June 2001.",
      "_id": "4445857"
    },
    {
      "text": "H. G. Lee, et al., \"On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM TODAES, vol. 12, no. 3, Aug. 2007.",
      "_id": "3628564"
    },
    {
      "text": "U. Y. Ogras, et al., \"Voltage-frequency is land partitioning for GALS-based networks-on-chip, In Proc. DAC, June 2007.",
      "_id": "3552909"
    }
  ],
  "4131667": [
    {
      "text": "J. Hu and R. Marculescu, \"Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures\", <em>Proc. Design Automation &Test Europe (DATE) Conf.</em>, Feb. 2004.",
      "_id": "4258502"
    }
  ],
  "3830515": [
    {
      "text": "A. Hansson et al., \"A unified approach to constrained mapping and routing on network-on-chip architectures\", <em>Proc. CODES+ISSS</em>, pp. 75-80, Sept. 2005.",
      "_id": "3990703"
    },
    {
      "text": "M. Millberg et al., \"Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip\", <em>Proc. DATE</em>, 2004.",
      "_id": "4134763"
    },
    {
      "text": "P. Poplavko et al., \"Task-level Timing Models for Guaranteed Performance in Multiprocessor Networks-on-Chip\", <em>Proc. International conference on Compilers Architecture and Synthesis for Embedded Systems</em>, 2003.",
      "_id": "4253555"
    },
    {
      "text": "M. Sgroi et al., \"Addressing the system-on-a-chip interconnect woes through communication-based design\", <em>Proc. DAC</em>, pp. 667-672, June 2001.",
      "_id": "4445955"
    }
  ],
  "3224318": [
    {
      "text": "L. Benini and G. De Micheli, \"Networks on chips: A new SoC paradigm\", <em>IEEE Computer</em>, vol. 35, no. 1, pp. 70-78, Jan. 2002.",
      "_id": "4318618"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route packets not wires: On-chip interconnection networks\", <em>Proc. 38th Des. Autom. Conf.</em>, pp. 684-689, Jun. 2001.",
      "_id": "4445857"
    },
    {
      "text": "S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, et al., \"An 80-tile 1.28TFLOPS network-on-chip in 65 nm CMOS\", <em>IEEE ISSCC Dig. Tech. Papers</em>, pp. 98-99, Feb. 2007.",
      "_id": "3704101"
    },
    {
      "text": "F. Worm, P. Ienne, P. Thiran and G. De Micheli, \"A robust self-calibrating transmission scheme for on-chip networks\", <em>IEEE Trans. Very Large Scale Integr. (VLSI) Syst.</em>, vol. 13, no. 1, pp. 126-139, Jan. 2005.",
      "_id": "3973908"
    },
    {
      "text": "P. T. Wolkotte, G. J. M. Smit, G. K. Rauwerda and L. T. Smit, \"An energy-efficient reconfigurable circuit-switched network-on-chip\", <em>Proc. IEEE Int. Symp. Parallel Distrib. Process.</em>, pp. 155a-155a, Apr. 2005.",
      "_id": "4029938"
    }
  ],
  "3185257": [],
  "2859434": [
    {
      "text": "K. Bernstein et al., \"Interconnects in the Third Dimension: Design Challenges for 3D ICs\", <em>Proc. DAC</em>, pp. 562-567, 2007.",
      "_id": "3552799"
    },
    {
      "text": "S. Vangal et al., \"An 80-Tile 1.28 TFLOPS Network-on-Chip in 65 nm CMOS\", <em>Proc. IEEE ISSSC</em>, Feb. 2007.",
      "_id": "3704101"
    },
    {
      "text": "T. Dumitras and R. Marculescu, \"On-chip stochastic communication\", <em>Proc. DATE</em>, 2003.",
      "_id": "4258465"
    },
    {
      "text": "M. Pirretti et al., \"Fault Tolerant Algorithms for Network-On-Chip Interconnect\", <em>Proc. ISVLSI</em>, 2004.",
      "_id": "4172514"
    },
    {
      "text": "T. Schonwald et al., \"Fully Adaptive Fault Tolerant Routing Algorithm for Network-on-Chip Architectures\", <em>Proc. DSD</em>, Aug. 2007.",
      "_id": "3656984"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Dyad - smart routing for networks-on-chip\", <em>Proc. DAC</em>, 2004.",
      "_id": "4030729"
    },
    {
      "text": "A. Kahng et al., \"ORION 2. 0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration\", <em>Proc. DATE</em>, 2009.",
      "_id": "3254807"
    },
    {
      "text": "W.-C. Kwon, S. Yoo, J. Urn and S.-W. Jeong, \"In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem\", <em>Proc. DATE</em>, vol. 1, pp. 058-1063, 2009.",
      "_id": "3254830"
    },
    {
      "text": "M. Koibuchi et al., \"A Lightweight Fault-Tolerant Mechanism for Network-on-Chip\", <em>Proc. NOCS</em>, 2008.",
      "_id": "3332689"
    }
  ],
  "3609788": [
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. 38th Conf. Design Automation (DAC 01)</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "W. J. Dally and B. Towles, \"Route Packets Not Wires: On-Chip Interconnection Networks\", <em>Proc. 38th Conf. Design Automation (DAC 01)</em>, pp. 684-689, 2001.",
      "_id": "4445857"
    },
    {
      "text": "F. Angiolini, \"Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness\", <em>Proc. Design Automation and Test in Europe Conf. (DATE 06)</em>, pp. 124-129, 2006.",
      "_id": "3833969"
    },
    {
      "text": "F. Angiolini, \"Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness\", <em>Proc. Design Automation and Test in Europe Conf. (DATE 06)</em>, pp. 124-129, 2006.",
      "_id": "3833969"
    },
    {
      "text": "J. Hu and R. Marculescu, \"Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures\", <em>Proc. Design Automation and Test in Europe Conf. (DATE 03)</em>, pp. 10688-10693, 2003.",
      "_id": "4258502"
    },
    {
      "text": "A. Pullini, \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", <em>Proc. 18th Ann. Symp. Integrated Circuits and System Design (SBCCI 05)</em>, pp. 224-229, 2005.",
      "_id": "4051898"
    },
    {
      "text": "S. Murali, \"Designing Application-Specific Networks on Chips with Floorplan Information\", <em>Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD 06)</em>, pp. 355-362, 2006.",
      "_id": "3854914"
    },
    {
      "text": "A. Pullini, \"NoC Design and Implementation in 65 nm Technology\", <em>Proc. 1st Int'l Symp. Networks-on-Chip (NOCS 07)</em>, pp. 273-282, 2007.",
      "_id": "3521039"
    },
    {
      "text": "W. H. Ho and T. M. Pinkston, \"A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns\", <em>Proc. 9th Int'l Symp. High-Performance Computer Architecture (HPCA 03)</em>, pp. 377-388, 2003.",
      "_id": "4268612"
    },
    {
      "text": "A. Hansson, K. Goossens and A. Radulescu, \"A Unified Approach to Constrained Mapping and Routing on Network-on-Chip Architectures\", <em>Proc. 3rd IEEE/ACM/IFIP Int'l Conf. Hardware/Software Codesign and System Synthesis (CODES+ISSS 05)</em>, pp. 75-80, 2005.",
      "_id": "3990703"
    },
    {
      "text": "K. Srinivasan, K. S. Chatha and G. Konjevod, \"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks\", <em>Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD 05)</em>, pp. 231-237, 2005.",
      "_id": "4013833"
    },
    {
      "text": "T. Ahonen, \"Topology Optimization for Application-Specific Networks-on-Chip\", <em>Proc. Int'l Workshop System-Level Interconnect Prediction (SLIP 04)</em>, pp. 53-60, 2004.",
      "_id": "4190713"
    },
    {
      "text": "S. Kolson, \"A Network on Chip Architecture and Design Methodology\", <em>Proc. IEEE Computer Soc. Ann. Symp. VLSI(ISVLSI 02)</em>, pp. 105-112, 2002.",
      "_id": "4383766"
    },
    {
      "text": "S. Murali, \"Designing Application-Specific Networks on Chips with Floorplan Information\", <em>Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD 06)</em>, pp. 355-362, 2006.",
      "_id": "3854914"
    },
    {
      "text": "A. Pullini, \"NoC Design and Implementation in 65 nm Technology\", <em>Proc. 1st Int'l Symp. Networks-on-Chip (NOCS 07)</em>, pp. 273-282, 2007.",
      "_id": "3521039"
    },
    {
      "text": "W. Hang-Sheng, P. Li-Shiuan and S. Malik, \"A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks\", <em>Proc. Design Automation and Test in Europe Conf. (DATE 05)</em>, pp. 1238-1243, 2005.",
      "_id": "3994511"
    }
  ]
}