*

!*/Verilog/*
!*/Software/Source/*
!*/Constraints/*
!.gitignore
