// Seed: 3671103162
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_17(
      .id_0(id_6), .id_1(), .id_2(1), .id_3("" != id_11), .id_4(id_14)
  );
  wire id_18;
  wire id_19 = id_2[1 : 1];
  always @(1) id_13 = id_15[1];
  module_0(
      id_4, id_19, id_6, id_5
  );
  wire id_20 = id_14;
  wire id_21;
  wire id_22;
endmodule
