

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_CHANNEL'
================================================================
* Date:           Fri Mar 17 14:18:08 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.994 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      197|      197|  1.970 us|  1.970 us|  197|  197|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL  |      195|      195|        54|         49|          1|     3|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 49, depth = 54


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 1
  Pipeline-0 : II = 49, D = 54, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 57 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_i_i96_lcssa_lcssa16_i = alloca i32 1"   --->   Operation 58 'alloca' 'conv_i_i96_lcssa_lcssa16_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 59 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319"   --->   Operation 60 'read' 'sub_ln1319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln48_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln48_1"   --->   Operation 61 'read' 'zext_ln48_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast40_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_cast40"   --->   Operation 62 'read' 'p_cast40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast39_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_cast39"   --->   Operation 63 'read' 'p_cast39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast38_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_cast38"   --->   Operation 64 'read' 'p_cast38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_cast37_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_cast37"   --->   Operation 65 'read' 'p_cast37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_cast36_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_cast36"   --->   Operation 66 'read' 'p_cast36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln51_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln51"   --->   Operation 67 'read' 'zext_ln51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln62_5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln62_5"   --->   Operation 68 'read' 'zext_ln62_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln62_4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln62_4"   --->   Operation 69 'read' 'zext_ln62_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln62_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln62_3"   --->   Operation 70 'read' 'zext_ln62_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln62_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln62_2"   --->   Operation 71 'read' 'zext_ln62_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln62_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln62_1"   --->   Operation 72 'read' 'zext_ln62_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%w_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %w"   --->   Operation 73 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%h_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %h"   --->   Operation 74 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln62_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln62"   --->   Operation 75 'read' 'zext_ln62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln62_cast = zext i15 %zext_ln62_read"   --->   Operation 76 'zext' 'zext_ln62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sub_ln1319_cast = sext i6 %sub_ln1319_read"   --->   Operation 77 'sext' 'sub_ln1319_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln48_1_cast = zext i6 %zext_ln48_1_read"   --->   Operation 78 'zext' 'zext_ln48_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast40_cast = zext i6 %p_cast40_read"   --->   Operation 79 'zext' 'p_cast40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast39_cast = zext i6 %p_cast39_read"   --->   Operation 80 'zext' 'p_cast39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast38_cast = zext i6 %p_cast38_read"   --->   Operation 81 'zext' 'p_cast38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast37_cast = zext i6 %p_cast37_read"   --->   Operation 82 'zext' 'p_cast37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_cast36_cast = zext i6 %p_cast36_read"   --->   Operation 83 'zext' 'p_cast36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln51_cast = zext i6 %zext_ln51_read"   --->   Operation 84 'zext' 'zext_ln51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln62_5_cast = zext i6 %zext_ln62_5_read"   --->   Operation 85 'zext' 'zext_ln62_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln62_4_cast = zext i6 %zext_ln62_4_read"   --->   Operation 86 'zext' 'zext_ln62_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln62_3_cast = zext i6 %zext_ln62_3_read"   --->   Operation 87 'zext' 'zext_ln62_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln62_2_cast = zext i6 %zext_ln62_2_read"   --->   Operation 88 'zext' 'zext_ln62_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln62_1_cast = zext i6 %zext_ln62_1_read"   --->   Operation 89 'zext' 'zext_ln62_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %zext_ln62_cast, i16 %conv_i_i96_lcssa_lcssa16_i"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %KERN_I.i"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%phi_mul_load = load i8 %phi_mul"   --->   Operation 94 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%chan_1 = load i2 %chan" [conv_7x7.cpp:51]   --->   Operation 95 'load' 'chan_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i2 %chan_1"   --->   Operation 96 'zext' 'zext_ln1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1317_1 = zext i6 %h_read"   --->   Operation 97 'zext' 'zext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln1317 = add i8 %phi_mul_load, i8 %zext_ln1317_1"   --->   Operation 98 'add' 'add_ln1317' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %add_ln1317" [conv_7x7.cpp:48]   --->   Operation 99 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (4.17ns)   --->   "%mul_ln48 = mul i13 %zext_ln48, i13 46" [conv_7x7.cpp:48]   --->   Operation 100 'mul' 'mul_ln48' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln1317"   --->   Operation 101 'add' 'add_ln1319' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.95ns)   --->   "%icmp_ln51 = icmp_eq  i2 %chan_1, i2 3" [conv_7x7.cpp:51]   --->   Operation 102 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %KERN_I.i.split, void %for.end75.i.exitStub" [conv_7x7.cpp:51]   --->   Operation 103 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1317_2 = zext i6 %w_read"   --->   Operation 104 'zext' 'zext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.67ns)   --->   "%add_ln1317_1 = add i13 %mul_ln48, i13 %zext_ln1317_2"   --->   Operation 105 'add' 'add_ln1317_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1317_3 = zext i13 %add_ln1317_1"   --->   Operation 106 'zext' 'zext_ln1317_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_3"   --->   Operation 107 'getelementptr' 'conv_in_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i7 %add_ln1319"   --->   Operation 108 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (3.74ns)   --->   "%mul_ln1319 = mul i14 %sext_ln1319, i14 49"   --->   Operation 109 'mul' 'mul_ln1319' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i14 %mul_ln1319"   --->   Operation 110 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln1319 = trunc i14 %mul_ln1319"   --->   Operation 111 'trunc' 'trunc_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319"   --->   Operation 112 'getelementptr' 'conv_wt_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load = load i13 %conv_in_buf_V_addr"   --->   Operation 113 'load' 'conv_in_buf_V_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load = load i10 %conv_wt_buf_V_addr"   --->   Operation 114 'load' 'conv_wt_buf_V_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 115 [1/1] (1.67ns)   --->   "%add_ln1317_2 = add i13 %mul_ln48, i13 %zext_ln62_1_cast"   --->   Operation 115 'add' 'add_ln1317_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1317_4 = zext i13 %add_ln1317_2"   --->   Operation 116 'zext' 'zext_ln1317_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_1 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_4"   --->   Operation 117 'getelementptr' 'conv_in_buf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.91ns)   --->   "%add_ln1317_8 = add i8 %phi_mul_load, i8 %p_cast36_cast"   --->   Operation 118 'add' 'add_ln1317_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1317_10 = zext i8 %add_ln1317_8"   --->   Operation 119 'zext' 'zext_ln1317_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (4.17ns)   --->   "%mul_ln1317 = mul i13 %zext_ln1317_10, i13 46"   --->   Operation 120 'mul' 'mul_ln1317' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln1319_1 = add i10 %trunc_ln1319, i10 1"   --->   Operation 121 'add' 'add_ln1319_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i10 %add_ln1319_1"   --->   Operation 122 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_1 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_1"   --->   Operation 123 'getelementptr' 'conv_wt_buf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load = load i13 %conv_in_buf_V_addr"   --->   Operation 124 'load' 'conv_in_buf_V_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %conv_in_buf_V_load"   --->   Operation 125 'sext' 'sext_ln1393' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load = load i10 %conv_wt_buf_V_addr"   --->   Operation 126 'load' 'conv_wt_buf_V_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i16 %conv_wt_buf_V_load"   --->   Operation 127 'sext' 'sext_ln1393_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 128 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393)   --->   "%mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393"   --->   Operation 128 'mul' 'mul_ln1393' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_1 = load i13 %conv_in_buf_V_addr_1"   --->   Operation 129 'load' 'conv_in_buf_V_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_1 = load i10 %conv_wt_buf_V_addr_1"   --->   Operation 130 'load' 'conv_wt_buf_V_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 4 <SV = 3> <Delay = 6.08>
ST_4 : Operation 131 [1/1] (1.67ns)   --->   "%add_ln1317_3 = add i13 %mul_ln48, i13 %zext_ln62_2_cast"   --->   Operation 131 'add' 'add_ln1317_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1317_5 = zext i13 %add_ln1317_3"   --->   Operation 132 'zext' 'zext_ln1317_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_2 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_5"   --->   Operation 133 'getelementptr' 'conv_in_buf_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (1.91ns)   --->   "%add_ln1317_16 = add i8 %phi_mul_load, i8 %p_cast37_cast"   --->   Operation 134 'add' 'add_ln1317_16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1317_18 = zext i8 %add_ln1317_16"   --->   Operation 135 'zext' 'zext_ln1317_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (4.17ns)   --->   "%mul_ln1317_1 = mul i13 %zext_ln1317_18, i13 46"   --->   Operation 136 'mul' 'mul_ln1317_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (1.73ns)   --->   "%add_ln1319_2 = add i10 %trunc_ln1319, i10 2"   --->   Operation 137 'add' 'add_ln1319_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1319_2 = zext i10 %add_ln1319_2"   --->   Operation 138 'zext' 'zext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_2 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_2"   --->   Operation 139 'getelementptr' 'conv_wt_buf_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393)   --->   "%mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393"   --->   Operation 140 'mul' 'mul_ln1393' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_1 = load i13 %conv_in_buf_V_addr_1"   --->   Operation 141 'load' 'conv_in_buf_V_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1393_2 = sext i16 %conv_in_buf_V_load_1"   --->   Operation 142 'sext' 'sext_ln1393_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 143 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_1 = load i10 %conv_wt_buf_V_addr_1"   --->   Operation 143 'load' 'conv_wt_buf_V_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1393_3 = sext i16 %conv_wt_buf_V_load_1"   --->   Operation 144 'sext' 'sext_ln1393_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 145 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_1)   --->   "%mul_ln1393_1 = mul i29 %sext_ln1393_3, i29 %sext_ln1393_2"   --->   Operation 145 'mul' 'mul_ln1393_1' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_2 = load i13 %conv_in_buf_V_addr_2"   --->   Operation 146 'load' 'conv_in_buf_V_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_4 : Operation 147 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_2 = load i10 %conv_wt_buf_V_addr_2"   --->   Operation 147 'load' 'conv_wt_buf_V_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 148 [1/1] (1.67ns)   --->   "%add_ln1317_4 = add i13 %mul_ln48, i13 %zext_ln62_3_cast"   --->   Operation 148 'add' 'add_ln1317_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1317_6 = zext i13 %add_ln1317_4"   --->   Operation 149 'zext' 'zext_ln1317_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_3 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_6"   --->   Operation 150 'getelementptr' 'conv_in_buf_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (1.91ns)   --->   "%add_ln1317_24 = add i8 %phi_mul_load, i8 %p_cast38_cast"   --->   Operation 151 'add' 'add_ln1317_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1317_26 = zext i8 %add_ln1317_24"   --->   Operation 152 'zext' 'zext_ln1317_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (4.17ns)   --->   "%mul_ln1317_2 = mul i13 %zext_ln1317_26, i13 46"   --->   Operation 153 'mul' 'mul_ln1317_2' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.73ns)   --->   "%add_ln1319_3 = add i10 %trunc_ln1319, i10 3"   --->   Operation 154 'add' 'add_ln1319_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1319_3 = zext i10 %add_ln1319_3"   --->   Operation 155 'zext' 'zext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_3 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_3"   --->   Operation 156 'getelementptr' 'conv_wt_buf_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%conv_i_i96_lcssa_lcssa16_i_load_1 = load i16 %conv_i_i96_lcssa_lcssa16_i"   --->   Operation 157 'load' 'conv_i_i96_lcssa_lcssa16_i_load_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393)   --->   "%mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393"   --->   Operation 158 'mul' 'mul_ln1393' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %conv_i_i96_lcssa_lcssa16_i_load_1, i13 0"   --->   Operation 159 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 160 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393 = add i29 %shl_ln3, i29 %mul_ln1393"   --->   Operation 160 'add' 'add_ln1393' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_1)   --->   "%mul_ln1393_1 = mul i29 %sext_ln1393_3, i29 %sext_ln1393_2"   --->   Operation 161 'mul' 'mul_ln1393_1' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_2 = load i13 %conv_in_buf_V_addr_2"   --->   Operation 162 'load' 'conv_in_buf_V_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1393_4 = sext i16 %conv_in_buf_V_load_2"   --->   Operation 163 'sext' 'sext_ln1393_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_2 = load i10 %conv_wt_buf_V_addr_2"   --->   Operation 164 'load' 'conv_wt_buf_V_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1393_5 = sext i16 %conv_wt_buf_V_load_2"   --->   Operation 165 'sext' 'sext_ln1393_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 166 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_2)   --->   "%mul_ln1393_2 = mul i29 %sext_ln1393_5, i29 %sext_ln1393_4"   --->   Operation 166 'mul' 'mul_ln1393_2' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_3 = load i13 %conv_in_buf_V_addr_3"   --->   Operation 167 'load' 'conv_in_buf_V_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 168 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_3 = load i10 %conv_wt_buf_V_addr_3"   --->   Operation 168 'load' 'conv_wt_buf_V_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 6 <SV = 5> <Delay = 6.08>
ST_6 : Operation 169 [1/1] (1.67ns)   --->   "%add_ln1317_5 = add i13 %mul_ln48, i13 %zext_ln62_4_cast"   --->   Operation 169 'add' 'add_ln1317_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1317_7 = zext i13 %add_ln1317_5"   --->   Operation 170 'zext' 'zext_ln1317_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_4 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_7"   --->   Operation 171 'getelementptr' 'conv_in_buf_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.91ns)   --->   "%add_ln1317_32 = add i8 %phi_mul_load, i8 %p_cast39_cast"   --->   Operation 172 'add' 'add_ln1317_32' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1317_34 = zext i8 %add_ln1317_32"   --->   Operation 173 'zext' 'zext_ln1317_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (4.17ns)   --->   "%mul_ln1317_3 = mul i13 %zext_ln1317_34, i13 46"   --->   Operation 174 'mul' 'mul_ln1317_3' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln1319_4 = add i10 %trunc_ln1319, i10 4"   --->   Operation 175 'add' 'add_ln1319_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1319_4 = zext i10 %add_ln1319_4"   --->   Operation 176 'zext' 'zext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_4 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_4"   --->   Operation 177 'getelementptr' 'conv_wt_buf_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393 = add i29 %shl_ln3, i29 %mul_ln1393"   --->   Operation 178 'add' 'add_ln1393' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_1)   --->   "%mul_ln1393_1 = mul i29 %sext_ln1393_3, i29 %sext_ln1393_2"   --->   Operation 179 'mul' 'mul_ln1393_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393, i32 13, i32 28"   --->   Operation 180 'partselect' 'tmp_s' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln884_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_s, i13 0"   --->   Operation 181 'bitconcatenate' 'shl_ln884_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 182 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_1 = add i29 %shl_ln884_1, i29 %mul_ln1393_1"   --->   Operation 182 'add' 'add_ln1393_1' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 183 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_2)   --->   "%mul_ln1393_2 = mul i29 %sext_ln1393_5, i29 %sext_ln1393_4"   --->   Operation 183 'mul' 'mul_ln1393_2' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_3 = load i13 %conv_in_buf_V_addr_3"   --->   Operation 184 'load' 'conv_in_buf_V_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1393_6 = sext i16 %conv_in_buf_V_load_3"   --->   Operation 185 'sext' 'sext_ln1393_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 186 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_3 = load i10 %conv_wt_buf_V_addr_3"   --->   Operation 186 'load' 'conv_wt_buf_V_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1393_7 = sext i16 %conv_wt_buf_V_load_3"   --->   Operation 187 'sext' 'sext_ln1393_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 188 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_3)   --->   "%mul_ln1393_3 = mul i29 %sext_ln1393_7, i29 %sext_ln1393_6"   --->   Operation 188 'mul' 'mul_ln1393_3' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_4 = load i13 %conv_in_buf_V_addr_4"   --->   Operation 189 'load' 'conv_in_buf_V_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_6 : Operation 190 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_4 = load i10 %conv_wt_buf_V_addr_4"   --->   Operation 190 'load' 'conv_wt_buf_V_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 7 <SV = 6> <Delay = 6.08>
ST_7 : Operation 191 [1/1] (1.67ns)   --->   "%add_ln1317_6 = add i13 %mul_ln48, i13 %zext_ln62_5_cast"   --->   Operation 191 'add' 'add_ln1317_6' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1317_8 = zext i13 %add_ln1317_6"   --->   Operation 192 'zext' 'zext_ln1317_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_5 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_8"   --->   Operation 193 'getelementptr' 'conv_in_buf_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (1.91ns)   --->   "%add_ln1317_40 = add i8 %phi_mul_load, i8 %p_cast40_cast"   --->   Operation 194 'add' 'add_ln1317_40' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1317_42 = zext i8 %add_ln1317_40"   --->   Operation 195 'zext' 'zext_ln1317_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (4.17ns)   --->   "%mul_ln1317_4 = mul i13 %zext_ln1317_42, i13 46"   --->   Operation 196 'mul' 'mul_ln1317_4' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (1.73ns)   --->   "%add_ln1319_5 = add i10 %trunc_ln1319, i10 5"   --->   Operation 197 'add' 'add_ln1319_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1319_5 = zext i10 %add_ln1319_5"   --->   Operation 198 'zext' 'zext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_5 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_5"   --->   Operation 199 'getelementptr' 'conv_wt_buf_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_1 = add i29 %shl_ln884_1, i29 %mul_ln1393_1"   --->   Operation 200 'add' 'add_ln1393_1' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_2)   --->   "%mul_ln1393_2 = mul i29 %sext_ln1393_5, i29 %sext_ln1393_4"   --->   Operation 201 'mul' 'mul_ln1393_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_1, i32 13, i32 28"   --->   Operation 202 'partselect' 'tmp_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln884_2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_3, i13 0"   --->   Operation 203 'bitconcatenate' 'shl_ln884_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 204 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_2 = add i29 %shl_ln884_2, i29 %mul_ln1393_2"   --->   Operation 204 'add' 'add_ln1393_2' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 205 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_3)   --->   "%mul_ln1393_3 = mul i29 %sext_ln1393_7, i29 %sext_ln1393_6"   --->   Operation 205 'mul' 'mul_ln1393_3' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 206 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_4 = load i13 %conv_in_buf_V_addr_4"   --->   Operation 206 'load' 'conv_in_buf_V_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1393_8 = sext i16 %conv_in_buf_V_load_4"   --->   Operation 207 'sext' 'sext_ln1393_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 208 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_4 = load i10 %conv_wt_buf_V_addr_4"   --->   Operation 208 'load' 'conv_wt_buf_V_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1393_9 = sext i16 %conv_wt_buf_V_load_4"   --->   Operation 209 'sext' 'sext_ln1393_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 210 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_4)   --->   "%mul_ln1393_4 = mul i29 %sext_ln1393_9, i29 %sext_ln1393_8"   --->   Operation 210 'mul' 'mul_ln1393_4' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_5 = load i13 %conv_in_buf_V_addr_5"   --->   Operation 211 'load' 'conv_in_buf_V_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_7 : Operation 212 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_5 = load i10 %conv_wt_buf_V_addr_5"   --->   Operation 212 'load' 'conv_wt_buf_V_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 8 <SV = 7> <Delay = 6.08>
ST_8 : Operation 213 [1/1] (1.67ns)   --->   "%add_ln1317_7 = add i13 %mul_ln48, i13 %zext_ln51_cast"   --->   Operation 213 'add' 'add_ln1317_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1317_9 = zext i13 %add_ln1317_7"   --->   Operation 214 'zext' 'zext_ln1317_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_6 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_9"   --->   Operation 215 'getelementptr' 'conv_in_buf_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (1.91ns)   --->   "%add_ln1317_48 = add i8 %phi_mul_load, i8 %zext_ln48_1_cast"   --->   Operation 216 'add' 'add_ln1317_48' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1317_50 = zext i8 %add_ln1317_48"   --->   Operation 217 'zext' 'zext_ln1317_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (4.17ns)   --->   "%mul_ln1317_5 = mul i13 %zext_ln1317_50, i13 46"   --->   Operation 218 'mul' 'mul_ln1317_5' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (1.73ns)   --->   "%add_ln1319_6 = add i10 %trunc_ln1319, i10 6"   --->   Operation 219 'add' 'add_ln1319_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln1319_6 = zext i10 %add_ln1319_6"   --->   Operation 220 'zext' 'zext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_6 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_6"   --->   Operation 221 'getelementptr' 'conv_wt_buf_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_2 = add i29 %shl_ln884_2, i29 %mul_ln1393_2"   --->   Operation 222 'add' 'add_ln1393_2' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_3)   --->   "%mul_ln1393_3 = mul i29 %sext_ln1393_7, i29 %sext_ln1393_6"   --->   Operation 223 'mul' 'mul_ln1393_3' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_2, i32 13, i32 28"   --->   Operation 224 'partselect' 'tmp_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln884_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_4, i13 0"   --->   Operation 225 'bitconcatenate' 'shl_ln884_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 226 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_3 = add i29 %shl_ln884_3, i29 %mul_ln1393_3"   --->   Operation 226 'add' 'add_ln1393_3' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 227 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_4)   --->   "%mul_ln1393_4 = mul i29 %sext_ln1393_9, i29 %sext_ln1393_8"   --->   Operation 227 'mul' 'mul_ln1393_4' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 228 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_5 = load i13 %conv_in_buf_V_addr_5"   --->   Operation 228 'load' 'conv_in_buf_V_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1393_10 = sext i16 %conv_in_buf_V_load_5"   --->   Operation 229 'sext' 'sext_ln1393_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 230 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_5 = load i10 %conv_wt_buf_V_addr_5"   --->   Operation 230 'load' 'conv_wt_buf_V_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1393_11 = sext i16 %conv_wt_buf_V_load_5"   --->   Operation 231 'sext' 'sext_ln1393_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 232 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_5)   --->   "%mul_ln1393_5 = mul i29 %sext_ln1393_11, i29 %sext_ln1393_10"   --->   Operation 232 'mul' 'mul_ln1393_5' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 233 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_6 = load i13 %conv_in_buf_V_addr_6"   --->   Operation 233 'load' 'conv_in_buf_V_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_8 : Operation 234 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_6 = load i10 %conv_wt_buf_V_addr_6"   --->   Operation 234 'load' 'conv_wt_buf_V_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 9 <SV = 8> <Delay = 4.98>
ST_9 : Operation 235 [1/1] (1.67ns)   --->   "%add_ln1317_9 = add i13 %mul_ln1317, i13 %zext_ln1317_2"   --->   Operation 235 'add' 'add_ln1317_9' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1317_11 = zext i13 %add_ln1317_9"   --->   Operation 236 'zext' 'zext_ln1317_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_7 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_11"   --->   Operation 237 'getelementptr' 'conv_in_buf_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (1.73ns)   --->   "%add_ln1319_7 = add i10 %trunc_ln1319, i10 7"   --->   Operation 238 'add' 'add_ln1319_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i10 %add_ln1319_7"   --->   Operation 239 'zext' 'zext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_7 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_7"   --->   Operation 240 'getelementptr' 'conv_wt_buf_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_3 = add i29 %shl_ln884_3, i29 %mul_ln1393_3"   --->   Operation 241 'add' 'add_ln1393_3' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_4)   --->   "%mul_ln1393_4 = mul i29 %sext_ln1393_9, i29 %sext_ln1393_8"   --->   Operation 242 'mul' 'mul_ln1393_4' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_3, i32 13, i32 28"   --->   Operation 243 'partselect' 'tmp_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln884_4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_5, i13 0"   --->   Operation 244 'bitconcatenate' 'shl_ln884_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 245 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_4 = add i29 %shl_ln884_4, i29 %mul_ln1393_4"   --->   Operation 245 'add' 'add_ln1393_4' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 246 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_5)   --->   "%mul_ln1393_5 = mul i29 %sext_ln1393_11, i29 %sext_ln1393_10"   --->   Operation 246 'mul' 'mul_ln1393_5' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 247 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_6 = load i13 %conv_in_buf_V_addr_6"   --->   Operation 247 'load' 'conv_in_buf_V_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1393_12 = sext i16 %conv_in_buf_V_load_6"   --->   Operation 248 'sext' 'sext_ln1393_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 249 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_6 = load i10 %conv_wt_buf_V_addr_6"   --->   Operation 249 'load' 'conv_wt_buf_V_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1393_13 = sext i16 %conv_wt_buf_V_load_6"   --->   Operation 250 'sext' 'sext_ln1393_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 251 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_6)   --->   "%mul_ln1393_6 = mul i29 %sext_ln1393_13, i29 %sext_ln1393_12"   --->   Operation 251 'mul' 'mul_ln1393_6' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 252 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_7 = load i13 %conv_in_buf_V_addr_7"   --->   Operation 252 'load' 'conv_in_buf_V_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_9 : Operation 253 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_7 = load i10 %conv_wt_buf_V_addr_7"   --->   Operation 253 'load' 'conv_wt_buf_V_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 10 <SV = 9> <Delay = 4.98>
ST_10 : Operation 254 [1/1] (1.67ns)   --->   "%add_ln1317_10 = add i13 %mul_ln1317, i13 %zext_ln62_1_cast"   --->   Operation 254 'add' 'add_ln1317_10' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln1317_12 = zext i13 %add_ln1317_10"   --->   Operation 255 'zext' 'zext_ln1317_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_8 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_12"   --->   Operation 256 'getelementptr' 'conv_in_buf_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (1.73ns)   --->   "%add_ln1319_8 = add i10 %trunc_ln1319, i10 8"   --->   Operation 257 'add' 'add_ln1319_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1319_8 = zext i10 %add_ln1319_8"   --->   Operation 258 'zext' 'zext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_8 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_8"   --->   Operation 259 'getelementptr' 'conv_wt_buf_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_4 = add i29 %shl_ln884_4, i29 %mul_ln1393_4"   --->   Operation 260 'add' 'add_ln1393_4' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 261 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_5)   --->   "%mul_ln1393_5 = mul i29 %sext_ln1393_11, i29 %sext_ln1393_10"   --->   Operation 261 'mul' 'mul_ln1393_5' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_4, i32 13, i32 28"   --->   Operation 262 'partselect' 'tmp_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln884_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_6, i13 0"   --->   Operation 263 'bitconcatenate' 'shl_ln884_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 264 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_5 = add i29 %shl_ln884_5, i29 %mul_ln1393_5"   --->   Operation 264 'add' 'add_ln1393_5' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 265 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_6)   --->   "%mul_ln1393_6 = mul i29 %sext_ln1393_13, i29 %sext_ln1393_12"   --->   Operation 265 'mul' 'mul_ln1393_6' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 266 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_7 = load i13 %conv_in_buf_V_addr_7"   --->   Operation 266 'load' 'conv_in_buf_V_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1393_14 = sext i16 %conv_in_buf_V_load_7"   --->   Operation 267 'sext' 'sext_ln1393_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 268 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_7 = load i10 %conv_wt_buf_V_addr_7"   --->   Operation 268 'load' 'conv_wt_buf_V_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1393_15 = sext i16 %conv_wt_buf_V_load_7"   --->   Operation 269 'sext' 'sext_ln1393_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 270 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_7)   --->   "%mul_ln1393_7 = mul i29 %sext_ln1393_15, i29 %sext_ln1393_14"   --->   Operation 270 'mul' 'mul_ln1393_7' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 271 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_8 = load i13 %conv_in_buf_V_addr_8"   --->   Operation 271 'load' 'conv_in_buf_V_load_8' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_10 : Operation 272 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_8 = load i10 %conv_wt_buf_V_addr_8"   --->   Operation 272 'load' 'conv_wt_buf_V_load_8' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 11 <SV = 10> <Delay = 4.98>
ST_11 : Operation 273 [1/1] (1.67ns)   --->   "%add_ln1317_11 = add i13 %mul_ln1317, i13 %zext_ln62_2_cast"   --->   Operation 273 'add' 'add_ln1317_11' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1317_13 = zext i13 %add_ln1317_11"   --->   Operation 274 'zext' 'zext_ln1317_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_9 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_13"   --->   Operation 275 'getelementptr' 'conv_in_buf_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (1.73ns)   --->   "%add_ln1319_9 = add i10 %trunc_ln1319, i10 9"   --->   Operation 276 'add' 'add_ln1319_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1319_9 = zext i10 %add_ln1319_9"   --->   Operation 277 'zext' 'zext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_9 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_9"   --->   Operation 278 'getelementptr' 'conv_wt_buf_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_5 = add i29 %shl_ln884_5, i29 %mul_ln1393_5"   --->   Operation 279 'add' 'add_ln1393_5' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 280 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_6)   --->   "%mul_ln1393_6 = mul i29 %sext_ln1393_13, i29 %sext_ln1393_12"   --->   Operation 280 'mul' 'mul_ln1393_6' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_5, i32 13, i32 28"   --->   Operation 281 'partselect' 'tmp_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln884_6 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_7, i13 0"   --->   Operation 282 'bitconcatenate' 'shl_ln884_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 283 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_6 = add i29 %shl_ln884_6, i29 %mul_ln1393_6"   --->   Operation 283 'add' 'add_ln1393_6' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 284 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_7)   --->   "%mul_ln1393_7 = mul i29 %sext_ln1393_15, i29 %sext_ln1393_14"   --->   Operation 284 'mul' 'mul_ln1393_7' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 285 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_8 = load i13 %conv_in_buf_V_addr_8"   --->   Operation 285 'load' 'conv_in_buf_V_load_8' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1393_16 = sext i16 %conv_in_buf_V_load_8"   --->   Operation 286 'sext' 'sext_ln1393_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 287 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_8 = load i10 %conv_wt_buf_V_addr_8"   --->   Operation 287 'load' 'conv_wt_buf_V_load_8' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1393_17 = sext i16 %conv_wt_buf_V_load_8"   --->   Operation 288 'sext' 'sext_ln1393_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 289 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_8)   --->   "%mul_ln1393_8 = mul i29 %sext_ln1393_17, i29 %sext_ln1393_16"   --->   Operation 289 'mul' 'mul_ln1393_8' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 290 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_9 = load i13 %conv_in_buf_V_addr_9"   --->   Operation 290 'load' 'conv_in_buf_V_load_9' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_11 : Operation 291 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_9 = load i10 %conv_wt_buf_V_addr_9"   --->   Operation 291 'load' 'conv_wt_buf_V_load_9' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 12 <SV = 11> <Delay = 4.98>
ST_12 : Operation 292 [1/1] (1.67ns)   --->   "%add_ln1317_12 = add i13 %mul_ln1317, i13 %zext_ln62_3_cast"   --->   Operation 292 'add' 'add_ln1317_12' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1317_14 = zext i13 %add_ln1317_12"   --->   Operation 293 'zext' 'zext_ln1317_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_10 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_14"   --->   Operation 294 'getelementptr' 'conv_in_buf_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (1.73ns)   --->   "%add_ln1319_10 = add i10 %trunc_ln1319, i10 10"   --->   Operation 295 'add' 'add_ln1319_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1319_10 = zext i10 %add_ln1319_10"   --->   Operation 296 'zext' 'zext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_10 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_10"   --->   Operation 297 'getelementptr' 'conv_wt_buf_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_6 = add i29 %shl_ln884_6, i29 %mul_ln1393_6"   --->   Operation 298 'add' 'add_ln1393_6' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 299 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_7)   --->   "%mul_ln1393_7 = mul i29 %sext_ln1393_15, i29 %sext_ln1393_14"   --->   Operation 299 'mul' 'mul_ln1393_7' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_6, i32 13, i32 28"   --->   Operation 300 'partselect' 'tmp_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln884_7 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_8, i13 0"   --->   Operation 301 'bitconcatenate' 'shl_ln884_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 302 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_7 = add i29 %shl_ln884_7, i29 %mul_ln1393_7"   --->   Operation 302 'add' 'add_ln1393_7' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 303 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_8)   --->   "%mul_ln1393_8 = mul i29 %sext_ln1393_17, i29 %sext_ln1393_16"   --->   Operation 303 'mul' 'mul_ln1393_8' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 304 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_9 = load i13 %conv_in_buf_V_addr_9"   --->   Operation 304 'load' 'conv_in_buf_V_load_9' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1393_18 = sext i16 %conv_in_buf_V_load_9"   --->   Operation 305 'sext' 'sext_ln1393_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 306 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_9 = load i10 %conv_wt_buf_V_addr_9"   --->   Operation 306 'load' 'conv_wt_buf_V_load_9' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1393_19 = sext i16 %conv_wt_buf_V_load_9"   --->   Operation 307 'sext' 'sext_ln1393_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 308 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_9)   --->   "%mul_ln1393_9 = mul i29 %sext_ln1393_19, i29 %sext_ln1393_18"   --->   Operation 308 'mul' 'mul_ln1393_9' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 309 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_10 = load i13 %conv_in_buf_V_addr_10"   --->   Operation 309 'load' 'conv_in_buf_V_load_10' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_12 : Operation 310 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_10 = load i10 %conv_wt_buf_V_addr_10"   --->   Operation 310 'load' 'conv_wt_buf_V_load_10' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 13 <SV = 12> <Delay = 4.98>
ST_13 : Operation 311 [1/1] (1.67ns)   --->   "%add_ln1317_13 = add i13 %mul_ln1317, i13 %zext_ln62_4_cast"   --->   Operation 311 'add' 'add_ln1317_13' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1317_15 = zext i13 %add_ln1317_13"   --->   Operation 312 'zext' 'zext_ln1317_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_11 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_15"   --->   Operation 313 'getelementptr' 'conv_in_buf_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (1.73ns)   --->   "%add_ln1319_11 = add i10 %trunc_ln1319, i10 11"   --->   Operation 314 'add' 'add_ln1319_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln1319_11 = zext i10 %add_ln1319_11"   --->   Operation 315 'zext' 'zext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_11 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_11"   --->   Operation 316 'getelementptr' 'conv_wt_buf_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 317 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_7 = add i29 %shl_ln884_7, i29 %mul_ln1393_7"   --->   Operation 317 'add' 'add_ln1393_7' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 318 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_8)   --->   "%mul_ln1393_8 = mul i29 %sext_ln1393_17, i29 %sext_ln1393_16"   --->   Operation 318 'mul' 'mul_ln1393_8' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_7, i32 13, i32 28"   --->   Operation 319 'partselect' 'tmp_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln884_8 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_9, i13 0"   --->   Operation 320 'bitconcatenate' 'shl_ln884_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 321 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_8 = add i29 %shl_ln884_8, i29 %mul_ln1393_8"   --->   Operation 321 'add' 'add_ln1393_8' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 322 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_9)   --->   "%mul_ln1393_9 = mul i29 %sext_ln1393_19, i29 %sext_ln1393_18"   --->   Operation 322 'mul' 'mul_ln1393_9' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 323 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_10 = load i13 %conv_in_buf_V_addr_10"   --->   Operation 323 'load' 'conv_in_buf_V_load_10' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1393_20 = sext i16 %conv_in_buf_V_load_10"   --->   Operation 324 'sext' 'sext_ln1393_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 325 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_10 = load i10 %conv_wt_buf_V_addr_10"   --->   Operation 325 'load' 'conv_wt_buf_V_load_10' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1393_21 = sext i16 %conv_wt_buf_V_load_10"   --->   Operation 326 'sext' 'sext_ln1393_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 327 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_10)   --->   "%mul_ln1393_10 = mul i29 %sext_ln1393_21, i29 %sext_ln1393_20"   --->   Operation 327 'mul' 'mul_ln1393_10' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 328 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_11 = load i13 %conv_in_buf_V_addr_11"   --->   Operation 328 'load' 'conv_in_buf_V_load_11' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_13 : Operation 329 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_11 = load i10 %conv_wt_buf_V_addr_11"   --->   Operation 329 'load' 'conv_wt_buf_V_load_11' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 14 <SV = 13> <Delay = 4.98>
ST_14 : Operation 330 [1/1] (1.67ns)   --->   "%add_ln1317_14 = add i13 %mul_ln1317, i13 %zext_ln62_5_cast"   --->   Operation 330 'add' 'add_ln1317_14' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1317_16 = zext i13 %add_ln1317_14"   --->   Operation 331 'zext' 'zext_ln1317_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_12 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_16"   --->   Operation 332 'getelementptr' 'conv_in_buf_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (1.73ns)   --->   "%add_ln1319_12 = add i10 %trunc_ln1319, i10 12"   --->   Operation 333 'add' 'add_ln1319_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1319_12 = zext i10 %add_ln1319_12"   --->   Operation 334 'zext' 'zext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_12 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_12"   --->   Operation 335 'getelementptr' 'conv_wt_buf_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_8 = add i29 %shl_ln884_8, i29 %mul_ln1393_8"   --->   Operation 336 'add' 'add_ln1393_8' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 337 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_9)   --->   "%mul_ln1393_9 = mul i29 %sext_ln1393_19, i29 %sext_ln1393_18"   --->   Operation 337 'mul' 'mul_ln1393_9' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_8, i32 13, i32 28"   --->   Operation 338 'partselect' 'tmp_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln884_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_10, i13 0"   --->   Operation 339 'bitconcatenate' 'shl_ln884_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 340 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_9 = add i29 %shl_ln884_9, i29 %mul_ln1393_9"   --->   Operation 340 'add' 'add_ln1393_9' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 341 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_10)   --->   "%mul_ln1393_10 = mul i29 %sext_ln1393_21, i29 %sext_ln1393_20"   --->   Operation 341 'mul' 'mul_ln1393_10' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 342 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_11 = load i13 %conv_in_buf_V_addr_11"   --->   Operation 342 'load' 'conv_in_buf_V_load_11' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1393_22 = sext i16 %conv_in_buf_V_load_11"   --->   Operation 343 'sext' 'sext_ln1393_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 344 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_11 = load i10 %conv_wt_buf_V_addr_11"   --->   Operation 344 'load' 'conv_wt_buf_V_load_11' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1393_23 = sext i16 %conv_wt_buf_V_load_11"   --->   Operation 345 'sext' 'sext_ln1393_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 346 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_11)   --->   "%mul_ln1393_11 = mul i29 %sext_ln1393_23, i29 %sext_ln1393_22"   --->   Operation 346 'mul' 'mul_ln1393_11' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 347 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_12 = load i13 %conv_in_buf_V_addr_12"   --->   Operation 347 'load' 'conv_in_buf_V_load_12' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_14 : Operation 348 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_12 = load i10 %conv_wt_buf_V_addr_12"   --->   Operation 348 'load' 'conv_wt_buf_V_load_12' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 15 <SV = 14> <Delay = 4.98>
ST_15 : Operation 349 [1/1] (1.67ns)   --->   "%add_ln1317_15 = add i13 %mul_ln1317, i13 %zext_ln51_cast"   --->   Operation 349 'add' 'add_ln1317_15' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln1317_17 = zext i13 %add_ln1317_15"   --->   Operation 350 'zext' 'zext_ln1317_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 351 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_13 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_17"   --->   Operation 351 'getelementptr' 'conv_in_buf_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 352 [1/1] (1.73ns)   --->   "%add_ln1319_13 = add i10 %trunc_ln1319, i10 13"   --->   Operation 352 'add' 'add_ln1319_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln1319_13 = zext i10 %add_ln1319_13"   --->   Operation 353 'zext' 'zext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 354 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_13 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_13"   --->   Operation 354 'getelementptr' 'conv_wt_buf_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 355 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_9 = add i29 %shl_ln884_9, i29 %mul_ln1393_9"   --->   Operation 355 'add' 'add_ln1393_9' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 356 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_10)   --->   "%mul_ln1393_10 = mul i29 %sext_ln1393_21, i29 %sext_ln1393_20"   --->   Operation 356 'mul' 'mul_ln1393_10' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_9, i32 13, i32 28"   --->   Operation 357 'partselect' 'tmp_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln884_s = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_11, i13 0"   --->   Operation 358 'bitconcatenate' 'shl_ln884_s' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 359 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_10 = add i29 %shl_ln884_s, i29 %mul_ln1393_10"   --->   Operation 359 'add' 'add_ln1393_10' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 360 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_11)   --->   "%mul_ln1393_11 = mul i29 %sext_ln1393_23, i29 %sext_ln1393_22"   --->   Operation 360 'mul' 'mul_ln1393_11' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 361 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_12 = load i13 %conv_in_buf_V_addr_12"   --->   Operation 361 'load' 'conv_in_buf_V_load_12' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1393_24 = sext i16 %conv_in_buf_V_load_12"   --->   Operation 362 'sext' 'sext_ln1393_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 363 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_12 = load i10 %conv_wt_buf_V_addr_12"   --->   Operation 363 'load' 'conv_wt_buf_V_load_12' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1393_25 = sext i16 %conv_wt_buf_V_load_12"   --->   Operation 364 'sext' 'sext_ln1393_25' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 365 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_12)   --->   "%mul_ln1393_12 = mul i29 %sext_ln1393_25, i29 %sext_ln1393_24"   --->   Operation 365 'mul' 'mul_ln1393_12' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 366 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_13 = load i13 %conv_in_buf_V_addr_13"   --->   Operation 366 'load' 'conv_in_buf_V_load_13' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_15 : Operation 367 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_13 = load i10 %conv_wt_buf_V_addr_13"   --->   Operation 367 'load' 'conv_wt_buf_V_load_13' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 16 <SV = 15> <Delay = 4.98>
ST_16 : Operation 368 [1/1] (1.67ns)   --->   "%add_ln1317_17 = add i13 %mul_ln1317_1, i13 %zext_ln1317_2"   --->   Operation 368 'add' 'add_ln1317_17' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1317_19 = zext i13 %add_ln1317_17"   --->   Operation 369 'zext' 'zext_ln1317_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_14 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_19"   --->   Operation 370 'getelementptr' 'conv_in_buf_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (1.73ns)   --->   "%add_ln1319_14 = add i10 %trunc_ln1319, i10 14"   --->   Operation 371 'add' 'add_ln1319_14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln1319_14 = zext i10 %add_ln1319_14"   --->   Operation 372 'zext' 'zext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_14 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_14"   --->   Operation 373 'getelementptr' 'conv_wt_buf_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 374 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_10 = add i29 %shl_ln884_s, i29 %mul_ln1393_10"   --->   Operation 374 'add' 'add_ln1393_10' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 375 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_11)   --->   "%mul_ln1393_11 = mul i29 %sext_ln1393_23, i29 %sext_ln1393_22"   --->   Operation 375 'mul' 'mul_ln1393_11' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_10, i32 13, i32 28"   --->   Operation 376 'partselect' 'tmp_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln884_10 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_12, i13 0"   --->   Operation 377 'bitconcatenate' 'shl_ln884_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 378 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_11 = add i29 %shl_ln884_10, i29 %mul_ln1393_11"   --->   Operation 378 'add' 'add_ln1393_11' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 379 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_12)   --->   "%mul_ln1393_12 = mul i29 %sext_ln1393_25, i29 %sext_ln1393_24"   --->   Operation 379 'mul' 'mul_ln1393_12' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 380 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_13 = load i13 %conv_in_buf_V_addr_13"   --->   Operation 380 'load' 'conv_in_buf_V_load_13' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1393_26 = sext i16 %conv_in_buf_V_load_13"   --->   Operation 381 'sext' 'sext_ln1393_26' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 382 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_13 = load i10 %conv_wt_buf_V_addr_13"   --->   Operation 382 'load' 'conv_wt_buf_V_load_13' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_16 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1393_27 = sext i16 %conv_wt_buf_V_load_13"   --->   Operation 383 'sext' 'sext_ln1393_27' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 384 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_13)   --->   "%mul_ln1393_13 = mul i29 %sext_ln1393_27, i29 %sext_ln1393_26"   --->   Operation 384 'mul' 'mul_ln1393_13' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 385 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_14 = load i13 %conv_in_buf_V_addr_14"   --->   Operation 385 'load' 'conv_in_buf_V_load_14' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_16 : Operation 386 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_14 = load i10 %conv_wt_buf_V_addr_14"   --->   Operation 386 'load' 'conv_wt_buf_V_load_14' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 17 <SV = 16> <Delay = 4.98>
ST_17 : Operation 387 [1/1] (1.67ns)   --->   "%add_ln1317_18 = add i13 %mul_ln1317_1, i13 %zext_ln62_1_cast"   --->   Operation 387 'add' 'add_ln1317_18' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln1317_20 = zext i13 %add_ln1317_18"   --->   Operation 388 'zext' 'zext_ln1317_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_15 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_20"   --->   Operation 389 'getelementptr' 'conv_in_buf_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 390 [1/1] (1.73ns)   --->   "%add_ln1319_15 = add i10 %trunc_ln1319, i10 15"   --->   Operation 390 'add' 'add_ln1319_15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln1319_15 = zext i10 %add_ln1319_15"   --->   Operation 391 'zext' 'zext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_15 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_15"   --->   Operation 392 'getelementptr' 'conv_wt_buf_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 393 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_11 = add i29 %shl_ln884_10, i29 %mul_ln1393_11"   --->   Operation 393 'add' 'add_ln1393_11' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 394 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_12)   --->   "%mul_ln1393_12 = mul i29 %sext_ln1393_25, i29 %sext_ln1393_24"   --->   Operation 394 'mul' 'mul_ln1393_12' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_11, i32 13, i32 28"   --->   Operation 395 'partselect' 'tmp_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln884_11 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_13, i13 0"   --->   Operation 396 'bitconcatenate' 'shl_ln884_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 397 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_12 = add i29 %shl_ln884_11, i29 %mul_ln1393_12"   --->   Operation 397 'add' 'add_ln1393_12' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 398 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_13)   --->   "%mul_ln1393_13 = mul i29 %sext_ln1393_27, i29 %sext_ln1393_26"   --->   Operation 398 'mul' 'mul_ln1393_13' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 399 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_14 = load i13 %conv_in_buf_V_addr_14"   --->   Operation 399 'load' 'conv_in_buf_V_load_14' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_17 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1393_28 = sext i16 %conv_in_buf_V_load_14"   --->   Operation 400 'sext' 'sext_ln1393_28' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 401 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_14 = load i10 %conv_wt_buf_V_addr_14"   --->   Operation 401 'load' 'conv_wt_buf_V_load_14' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1393_29 = sext i16 %conv_wt_buf_V_load_14"   --->   Operation 402 'sext' 'sext_ln1393_29' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 403 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_14)   --->   "%mul_ln1393_14 = mul i29 %sext_ln1393_29, i29 %sext_ln1393_28"   --->   Operation 403 'mul' 'mul_ln1393_14' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 404 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_15 = load i13 %conv_in_buf_V_addr_15"   --->   Operation 404 'load' 'conv_in_buf_V_load_15' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_17 : Operation 405 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_15 = load i10 %conv_wt_buf_V_addr_15"   --->   Operation 405 'load' 'conv_wt_buf_V_load_15' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 18 <SV = 17> <Delay = 4.98>
ST_18 : Operation 406 [1/1] (1.67ns)   --->   "%add_ln1317_19 = add i13 %mul_ln1317_1, i13 %zext_ln62_2_cast"   --->   Operation 406 'add' 'add_ln1317_19' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln1317_21 = zext i13 %add_ln1317_19"   --->   Operation 407 'zext' 'zext_ln1317_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 408 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_16 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_21"   --->   Operation 408 'getelementptr' 'conv_in_buf_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 409 [1/1] (1.73ns)   --->   "%add_ln1319_16 = add i10 %trunc_ln1319, i10 16"   --->   Operation 409 'add' 'add_ln1319_16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1319_16 = zext i10 %add_ln1319_16"   --->   Operation 410 'zext' 'zext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 411 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_16 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_16"   --->   Operation 411 'getelementptr' 'conv_wt_buf_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 412 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_12 = add i29 %shl_ln884_11, i29 %mul_ln1393_12"   --->   Operation 412 'add' 'add_ln1393_12' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 413 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_13)   --->   "%mul_ln1393_13 = mul i29 %sext_ln1393_27, i29 %sext_ln1393_26"   --->   Operation 413 'mul' 'mul_ln1393_13' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_12, i32 13, i32 28"   --->   Operation 414 'partselect' 'tmp_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 415 [1/1] (0.00ns)   --->   "%shl_ln884_12 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_14, i13 0"   --->   Operation 415 'bitconcatenate' 'shl_ln884_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 416 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_13 = add i29 %shl_ln884_12, i29 %mul_ln1393_13"   --->   Operation 416 'add' 'add_ln1393_13' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 417 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_14)   --->   "%mul_ln1393_14 = mul i29 %sext_ln1393_29, i29 %sext_ln1393_28"   --->   Operation 417 'mul' 'mul_ln1393_14' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 418 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_15 = load i13 %conv_in_buf_V_addr_15"   --->   Operation 418 'load' 'conv_in_buf_V_load_15' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1393_30 = sext i16 %conv_in_buf_V_load_15"   --->   Operation 419 'sext' 'sext_ln1393_30' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 420 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_15 = load i10 %conv_wt_buf_V_addr_15"   --->   Operation 420 'load' 'conv_wt_buf_V_load_15' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_18 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1393_31 = sext i16 %conv_wt_buf_V_load_15"   --->   Operation 421 'sext' 'sext_ln1393_31' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 422 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_15)   --->   "%mul_ln1393_15 = mul i29 %sext_ln1393_31, i29 %sext_ln1393_30"   --->   Operation 422 'mul' 'mul_ln1393_15' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 423 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_16 = load i13 %conv_in_buf_V_addr_16"   --->   Operation 423 'load' 'conv_in_buf_V_load_16' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_18 : Operation 424 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_16 = load i10 %conv_wt_buf_V_addr_16"   --->   Operation 424 'load' 'conv_wt_buf_V_load_16' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 19 <SV = 18> <Delay = 4.98>
ST_19 : Operation 425 [1/1] (1.67ns)   --->   "%add_ln1317_20 = add i13 %mul_ln1317_1, i13 %zext_ln62_3_cast"   --->   Operation 425 'add' 'add_ln1317_20' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln1317_22 = zext i13 %add_ln1317_20"   --->   Operation 426 'zext' 'zext_ln1317_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_17 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_22"   --->   Operation 427 'getelementptr' 'conv_in_buf_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (1.73ns)   --->   "%add_ln1319_17 = add i10 %trunc_ln1319, i10 17"   --->   Operation 428 'add' 'add_ln1319_17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln1319_17 = zext i10 %add_ln1319_17"   --->   Operation 429 'zext' 'zext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_17 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_17"   --->   Operation 430 'getelementptr' 'conv_wt_buf_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 431 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_13 = add i29 %shl_ln884_12, i29 %mul_ln1393_13"   --->   Operation 431 'add' 'add_ln1393_13' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 432 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_14)   --->   "%mul_ln1393_14 = mul i29 %sext_ln1393_29, i29 %sext_ln1393_28"   --->   Operation 432 'mul' 'mul_ln1393_14' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_13, i32 13, i32 28"   --->   Operation 433 'partselect' 'tmp_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln884_13 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_15, i13 0"   --->   Operation 434 'bitconcatenate' 'shl_ln884_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 435 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_14 = add i29 %shl_ln884_13, i29 %mul_ln1393_14"   --->   Operation 435 'add' 'add_ln1393_14' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 436 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_15)   --->   "%mul_ln1393_15 = mul i29 %sext_ln1393_31, i29 %sext_ln1393_30"   --->   Operation 436 'mul' 'mul_ln1393_15' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 437 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_16 = load i13 %conv_in_buf_V_addr_16"   --->   Operation 437 'load' 'conv_in_buf_V_load_16' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_19 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln1393_32 = sext i16 %conv_in_buf_V_load_16"   --->   Operation 438 'sext' 'sext_ln1393_32' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 439 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_16 = load i10 %conv_wt_buf_V_addr_16"   --->   Operation 439 'load' 'conv_wt_buf_V_load_16' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_19 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln1393_33 = sext i16 %conv_wt_buf_V_load_16"   --->   Operation 440 'sext' 'sext_ln1393_33' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 441 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_16)   --->   "%mul_ln1393_16 = mul i29 %sext_ln1393_33, i29 %sext_ln1393_32"   --->   Operation 441 'mul' 'mul_ln1393_16' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 442 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_17 = load i13 %conv_in_buf_V_addr_17"   --->   Operation 442 'load' 'conv_in_buf_V_load_17' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_19 : Operation 443 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_17 = load i10 %conv_wt_buf_V_addr_17"   --->   Operation 443 'load' 'conv_wt_buf_V_load_17' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 20 <SV = 19> <Delay = 4.98>
ST_20 : Operation 444 [1/1] (1.67ns)   --->   "%add_ln1317_21 = add i13 %mul_ln1317_1, i13 %zext_ln62_4_cast"   --->   Operation 444 'add' 'add_ln1317_21' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln1317_23 = zext i13 %add_ln1317_21"   --->   Operation 445 'zext' 'zext_ln1317_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 446 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_18 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_23"   --->   Operation 446 'getelementptr' 'conv_in_buf_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 447 [1/1] (1.73ns)   --->   "%add_ln1319_18 = add i10 %trunc_ln1319, i10 18"   --->   Operation 447 'add' 'add_ln1319_18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln1319_18 = zext i10 %add_ln1319_18"   --->   Operation 448 'zext' 'zext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_18 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_18"   --->   Operation 449 'getelementptr' 'conv_wt_buf_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 450 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_14 = add i29 %shl_ln884_13, i29 %mul_ln1393_14"   --->   Operation 450 'add' 'add_ln1393_14' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 451 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_15)   --->   "%mul_ln1393_15 = mul i29 %sext_ln1393_31, i29 %sext_ln1393_30"   --->   Operation 451 'mul' 'mul_ln1393_15' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_14, i32 13, i32 28"   --->   Operation 452 'partselect' 'tmp_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 453 [1/1] (0.00ns)   --->   "%shl_ln884_14 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_16, i13 0"   --->   Operation 453 'bitconcatenate' 'shl_ln884_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 454 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_15 = add i29 %shl_ln884_14, i29 %mul_ln1393_15"   --->   Operation 454 'add' 'add_ln1393_15' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 455 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_16)   --->   "%mul_ln1393_16 = mul i29 %sext_ln1393_33, i29 %sext_ln1393_32"   --->   Operation 455 'mul' 'mul_ln1393_16' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 456 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_17 = load i13 %conv_in_buf_V_addr_17"   --->   Operation 456 'load' 'conv_in_buf_V_load_17' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_20 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1393_34 = sext i16 %conv_in_buf_V_load_17"   --->   Operation 457 'sext' 'sext_ln1393_34' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 458 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_17 = load i10 %conv_wt_buf_V_addr_17"   --->   Operation 458 'load' 'conv_wt_buf_V_load_17' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_20 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1393_35 = sext i16 %conv_wt_buf_V_load_17"   --->   Operation 459 'sext' 'sext_ln1393_35' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 460 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_17)   --->   "%mul_ln1393_17 = mul i29 %sext_ln1393_35, i29 %sext_ln1393_34"   --->   Operation 460 'mul' 'mul_ln1393_17' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 461 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_18 = load i13 %conv_in_buf_V_addr_18"   --->   Operation 461 'load' 'conv_in_buf_V_load_18' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_20 : Operation 462 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_18 = load i10 %conv_wt_buf_V_addr_18"   --->   Operation 462 'load' 'conv_wt_buf_V_load_18' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 21 <SV = 20> <Delay = 4.98>
ST_21 : Operation 463 [1/1] (1.67ns)   --->   "%add_ln1317_22 = add i13 %mul_ln1317_1, i13 %zext_ln62_5_cast"   --->   Operation 463 'add' 'add_ln1317_22' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln1317_24 = zext i13 %add_ln1317_22"   --->   Operation 464 'zext' 'zext_ln1317_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 465 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_19 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_24"   --->   Operation 465 'getelementptr' 'conv_in_buf_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 466 [1/1] (1.73ns)   --->   "%add_ln1319_19 = add i10 %trunc_ln1319, i10 19"   --->   Operation 466 'add' 'add_ln1319_19' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln1319_19 = zext i10 %add_ln1319_19"   --->   Operation 467 'zext' 'zext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 468 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_19 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_19"   --->   Operation 468 'getelementptr' 'conv_wt_buf_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 469 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_15 = add i29 %shl_ln884_14, i29 %mul_ln1393_15"   --->   Operation 469 'add' 'add_ln1393_15' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 470 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_16)   --->   "%mul_ln1393_16 = mul i29 %sext_ln1393_33, i29 %sext_ln1393_32"   --->   Operation 470 'mul' 'mul_ln1393_16' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_15, i32 13, i32 28"   --->   Operation 471 'partselect' 'tmp_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_21 : Operation 472 [1/1] (0.00ns)   --->   "%shl_ln884_15 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_17, i13 0"   --->   Operation 472 'bitconcatenate' 'shl_ln884_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_21 : Operation 473 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_16 = add i29 %shl_ln884_15, i29 %mul_ln1393_16"   --->   Operation 473 'add' 'add_ln1393_16' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 474 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_17)   --->   "%mul_ln1393_17 = mul i29 %sext_ln1393_35, i29 %sext_ln1393_34"   --->   Operation 474 'mul' 'mul_ln1393_17' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 475 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_18 = load i13 %conv_in_buf_V_addr_18"   --->   Operation 475 'load' 'conv_in_buf_V_load_18' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_21 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1393_36 = sext i16 %conv_in_buf_V_load_18"   --->   Operation 476 'sext' 'sext_ln1393_36' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_21 : Operation 477 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_18 = load i10 %conv_wt_buf_V_addr_18"   --->   Operation 477 'load' 'conv_wt_buf_V_load_18' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_21 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln1393_37 = sext i16 %conv_wt_buf_V_load_18"   --->   Operation 478 'sext' 'sext_ln1393_37' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_21 : Operation 479 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_18)   --->   "%mul_ln1393_18 = mul i29 %sext_ln1393_37, i29 %sext_ln1393_36"   --->   Operation 479 'mul' 'mul_ln1393_18' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 480 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_19 = load i13 %conv_in_buf_V_addr_19"   --->   Operation 480 'load' 'conv_in_buf_V_load_19' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_21 : Operation 481 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_19 = load i10 %conv_wt_buf_V_addr_19"   --->   Operation 481 'load' 'conv_wt_buf_V_load_19' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 22 <SV = 21> <Delay = 4.98>
ST_22 : Operation 482 [1/1] (1.67ns)   --->   "%add_ln1317_23 = add i13 %mul_ln1317_1, i13 %zext_ln51_cast"   --->   Operation 482 'add' 'add_ln1317_23' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln1317_25 = zext i13 %add_ln1317_23"   --->   Operation 483 'zext' 'zext_ln1317_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 484 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_20 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_25"   --->   Operation 484 'getelementptr' 'conv_in_buf_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 485 [1/1] (1.73ns)   --->   "%add_ln1319_20 = add i10 %trunc_ln1319, i10 20"   --->   Operation 485 'add' 'add_ln1319_20' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln1319_20 = zext i10 %add_ln1319_20"   --->   Operation 486 'zext' 'zext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 487 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_20 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_20"   --->   Operation 487 'getelementptr' 'conv_wt_buf_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 488 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_16 = add i29 %shl_ln884_15, i29 %mul_ln1393_16"   --->   Operation 488 'add' 'add_ln1393_16' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 489 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_17)   --->   "%mul_ln1393_17 = mul i29 %sext_ln1393_35, i29 %sext_ln1393_34"   --->   Operation 489 'mul' 'mul_ln1393_17' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_16, i32 13, i32 28"   --->   Operation 490 'partselect' 'tmp_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln884_16 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_18, i13 0"   --->   Operation 491 'bitconcatenate' 'shl_ln884_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 492 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_17 = add i29 %shl_ln884_16, i29 %mul_ln1393_17"   --->   Operation 492 'add' 'add_ln1393_17' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 493 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_18)   --->   "%mul_ln1393_18 = mul i29 %sext_ln1393_37, i29 %sext_ln1393_36"   --->   Operation 493 'mul' 'mul_ln1393_18' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 494 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_19 = load i13 %conv_in_buf_V_addr_19"   --->   Operation 494 'load' 'conv_in_buf_V_load_19' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_22 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1393_38 = sext i16 %conv_in_buf_V_load_19"   --->   Operation 495 'sext' 'sext_ln1393_38' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 496 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_19 = load i10 %conv_wt_buf_V_addr_19"   --->   Operation 496 'load' 'conv_wt_buf_V_load_19' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_22 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1393_39 = sext i16 %conv_wt_buf_V_load_19"   --->   Operation 497 'sext' 'sext_ln1393_39' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 498 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_19)   --->   "%mul_ln1393_19 = mul i29 %sext_ln1393_39, i29 %sext_ln1393_38"   --->   Operation 498 'mul' 'mul_ln1393_19' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 499 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_20 = load i13 %conv_in_buf_V_addr_20"   --->   Operation 499 'load' 'conv_in_buf_V_load_20' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_22 : Operation 500 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_20 = load i10 %conv_wt_buf_V_addr_20"   --->   Operation 500 'load' 'conv_wt_buf_V_load_20' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 23 <SV = 22> <Delay = 4.98>
ST_23 : Operation 501 [1/1] (1.67ns)   --->   "%add_ln1317_25 = add i13 %mul_ln1317_2, i13 %zext_ln1317_2"   --->   Operation 501 'add' 'add_ln1317_25' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln1317_27 = zext i13 %add_ln1317_25"   --->   Operation 502 'zext' 'zext_ln1317_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 503 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_21 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_27"   --->   Operation 503 'getelementptr' 'conv_in_buf_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 504 [1/1] (1.73ns)   --->   "%add_ln1319_21 = add i10 %trunc_ln1319, i10 21"   --->   Operation 504 'add' 'add_ln1319_21' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln1319_21 = zext i10 %add_ln1319_21"   --->   Operation 505 'zext' 'zext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 506 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_21 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_21"   --->   Operation 506 'getelementptr' 'conv_wt_buf_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 507 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_17 = add i29 %shl_ln884_16, i29 %mul_ln1393_17"   --->   Operation 507 'add' 'add_ln1393_17' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 508 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_18)   --->   "%mul_ln1393_18 = mul i29 %sext_ln1393_37, i29 %sext_ln1393_36"   --->   Operation 508 'mul' 'mul_ln1393_18' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_17, i32 13, i32 28"   --->   Operation 509 'partselect' 'tmp_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_23 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln884_17 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_19, i13 0"   --->   Operation 510 'bitconcatenate' 'shl_ln884_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_23 : Operation 511 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_18 = add i29 %shl_ln884_17, i29 %mul_ln1393_18"   --->   Operation 511 'add' 'add_ln1393_18' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 512 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_19)   --->   "%mul_ln1393_19 = mul i29 %sext_ln1393_39, i29 %sext_ln1393_38"   --->   Operation 512 'mul' 'mul_ln1393_19' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 513 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_20 = load i13 %conv_in_buf_V_addr_20"   --->   Operation 513 'load' 'conv_in_buf_V_load_20' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_23 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1393_40 = sext i16 %conv_in_buf_V_load_20"   --->   Operation 514 'sext' 'sext_ln1393_40' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_23 : Operation 515 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_20 = load i10 %conv_wt_buf_V_addr_20"   --->   Operation 515 'load' 'conv_wt_buf_V_load_20' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_23 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln1393_41 = sext i16 %conv_wt_buf_V_load_20"   --->   Operation 516 'sext' 'sext_ln1393_41' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_23 : Operation 517 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_20)   --->   "%mul_ln1393_20 = mul i29 %sext_ln1393_41, i29 %sext_ln1393_40"   --->   Operation 517 'mul' 'mul_ln1393_20' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 518 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_21 = load i13 %conv_in_buf_V_addr_21"   --->   Operation 518 'load' 'conv_in_buf_V_load_21' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_23 : Operation 519 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_21 = load i10 %conv_wt_buf_V_addr_21"   --->   Operation 519 'load' 'conv_wt_buf_V_load_21' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 24 <SV = 23> <Delay = 4.98>
ST_24 : Operation 520 [1/1] (1.67ns)   --->   "%add_ln1317_26 = add i13 %mul_ln1317_2, i13 %zext_ln62_1_cast"   --->   Operation 520 'add' 'add_ln1317_26' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln1317_28 = zext i13 %add_ln1317_26"   --->   Operation 521 'zext' 'zext_ln1317_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 522 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_22 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_28"   --->   Operation 522 'getelementptr' 'conv_in_buf_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 523 [1/1] (1.73ns)   --->   "%add_ln1319_22 = add i10 %trunc_ln1319, i10 22"   --->   Operation 523 'add' 'add_ln1319_22' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln1319_22 = zext i10 %add_ln1319_22"   --->   Operation 524 'zext' 'zext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 525 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_22 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_22"   --->   Operation 525 'getelementptr' 'conv_wt_buf_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 526 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_18 = add i29 %shl_ln884_17, i29 %mul_ln1393_18"   --->   Operation 526 'add' 'add_ln1393_18' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 527 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_19)   --->   "%mul_ln1393_19 = mul i29 %sext_ln1393_39, i29 %sext_ln1393_38"   --->   Operation 527 'mul' 'mul_ln1393_19' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_18, i32 13, i32 28"   --->   Operation 528 'partselect' 'tmp_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_24 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln884_18 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_20, i13 0"   --->   Operation 529 'bitconcatenate' 'shl_ln884_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_24 : Operation 530 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_19 = add i29 %shl_ln884_18, i29 %mul_ln1393_19"   --->   Operation 530 'add' 'add_ln1393_19' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 531 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_20)   --->   "%mul_ln1393_20 = mul i29 %sext_ln1393_41, i29 %sext_ln1393_40"   --->   Operation 531 'mul' 'mul_ln1393_20' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 532 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_21 = load i13 %conv_in_buf_V_addr_21"   --->   Operation 532 'load' 'conv_in_buf_V_load_21' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_24 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1393_42 = sext i16 %conv_in_buf_V_load_21"   --->   Operation 533 'sext' 'sext_ln1393_42' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_24 : Operation 534 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_21 = load i10 %conv_wt_buf_V_addr_21"   --->   Operation 534 'load' 'conv_wt_buf_V_load_21' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_24 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln1393_43 = sext i16 %conv_wt_buf_V_load_21"   --->   Operation 535 'sext' 'sext_ln1393_43' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_24 : Operation 536 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_21)   --->   "%mul_ln1393_21 = mul i29 %sext_ln1393_43, i29 %sext_ln1393_42"   --->   Operation 536 'mul' 'mul_ln1393_21' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 537 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_22 = load i13 %conv_in_buf_V_addr_22"   --->   Operation 537 'load' 'conv_in_buf_V_load_22' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_24 : Operation 538 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_22 = load i10 %conv_wt_buf_V_addr_22"   --->   Operation 538 'load' 'conv_wt_buf_V_load_22' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 25 <SV = 24> <Delay = 4.98>
ST_25 : Operation 539 [1/1] (1.67ns)   --->   "%add_ln1317_27 = add i13 %mul_ln1317_2, i13 %zext_ln62_2_cast"   --->   Operation 539 'add' 'add_ln1317_27' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln1317_29 = zext i13 %add_ln1317_27"   --->   Operation 540 'zext' 'zext_ln1317_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 541 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_23 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_29"   --->   Operation 541 'getelementptr' 'conv_in_buf_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 542 [1/1] (1.73ns)   --->   "%add_ln1319_23 = add i10 %trunc_ln1319, i10 23"   --->   Operation 542 'add' 'add_ln1319_23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln1319_23 = zext i10 %add_ln1319_23"   --->   Operation 543 'zext' 'zext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 544 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_23 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_23"   --->   Operation 544 'getelementptr' 'conv_wt_buf_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 545 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_19 = add i29 %shl_ln884_18, i29 %mul_ln1393_19"   --->   Operation 545 'add' 'add_ln1393_19' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 546 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_20)   --->   "%mul_ln1393_20 = mul i29 %sext_ln1393_41, i29 %sext_ln1393_40"   --->   Operation 546 'mul' 'mul_ln1393_20' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_19, i32 13, i32 28"   --->   Operation 547 'partselect' 'tmp_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_25 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln884_19 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_21, i13 0"   --->   Operation 548 'bitconcatenate' 'shl_ln884_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_25 : Operation 549 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_20 = add i29 %shl_ln884_19, i29 %mul_ln1393_20"   --->   Operation 549 'add' 'add_ln1393_20' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 550 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_21)   --->   "%mul_ln1393_21 = mul i29 %sext_ln1393_43, i29 %sext_ln1393_42"   --->   Operation 550 'mul' 'mul_ln1393_21' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 551 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_22 = load i13 %conv_in_buf_V_addr_22"   --->   Operation 551 'load' 'conv_in_buf_V_load_22' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_25 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln1393_44 = sext i16 %conv_in_buf_V_load_22"   --->   Operation 552 'sext' 'sext_ln1393_44' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_25 : Operation 553 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_22 = load i10 %conv_wt_buf_V_addr_22"   --->   Operation 553 'load' 'conv_wt_buf_V_load_22' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_25 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln1393_45 = sext i16 %conv_wt_buf_V_load_22"   --->   Operation 554 'sext' 'sext_ln1393_45' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_25 : Operation 555 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_22)   --->   "%mul_ln1393_22 = mul i29 %sext_ln1393_45, i29 %sext_ln1393_44"   --->   Operation 555 'mul' 'mul_ln1393_22' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 556 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_23 = load i13 %conv_in_buf_V_addr_23"   --->   Operation 556 'load' 'conv_in_buf_V_load_23' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_25 : Operation 557 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_23 = load i10 %conv_wt_buf_V_addr_23"   --->   Operation 557 'load' 'conv_wt_buf_V_load_23' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 26 <SV = 25> <Delay = 4.98>
ST_26 : Operation 558 [1/1] (1.67ns)   --->   "%add_ln1317_28 = add i13 %mul_ln1317_2, i13 %zext_ln62_3_cast"   --->   Operation 558 'add' 'add_ln1317_28' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln1317_30 = zext i13 %add_ln1317_28"   --->   Operation 559 'zext' 'zext_ln1317_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_24 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_30"   --->   Operation 560 'getelementptr' 'conv_in_buf_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 561 [1/1] (1.73ns)   --->   "%add_ln1319_24 = add i10 %trunc_ln1319, i10 24"   --->   Operation 561 'add' 'add_ln1319_24' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln1319_24 = zext i10 %add_ln1319_24"   --->   Operation 562 'zext' 'zext_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 563 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_24 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_24"   --->   Operation 563 'getelementptr' 'conv_wt_buf_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 564 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_20 = add i29 %shl_ln884_19, i29 %mul_ln1393_20"   --->   Operation 564 'add' 'add_ln1393_20' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 565 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_21)   --->   "%mul_ln1393_21 = mul i29 %sext_ln1393_43, i29 %sext_ln1393_42"   --->   Operation 565 'mul' 'mul_ln1393_21' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_20, i32 13, i32 28"   --->   Operation 566 'partselect' 'tmp_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 567 [1/1] (0.00ns)   --->   "%shl_ln884_20 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_22, i13 0"   --->   Operation 567 'bitconcatenate' 'shl_ln884_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 568 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_21 = add i29 %shl_ln884_20, i29 %mul_ln1393_21"   --->   Operation 568 'add' 'add_ln1393_21' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 569 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_22)   --->   "%mul_ln1393_22 = mul i29 %sext_ln1393_45, i29 %sext_ln1393_44"   --->   Operation 569 'mul' 'mul_ln1393_22' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 570 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_23 = load i13 %conv_in_buf_V_addr_23"   --->   Operation 570 'load' 'conv_in_buf_V_load_23' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_26 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln1393_46 = sext i16 %conv_in_buf_V_load_23"   --->   Operation 571 'sext' 'sext_ln1393_46' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 572 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_23 = load i10 %conv_wt_buf_V_addr_23"   --->   Operation 572 'load' 'conv_wt_buf_V_load_23' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_26 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln1393_47 = sext i16 %conv_wt_buf_V_load_23"   --->   Operation 573 'sext' 'sext_ln1393_47' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 574 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_23)   --->   "%mul_ln1393_23 = mul i29 %sext_ln1393_47, i29 %sext_ln1393_46"   --->   Operation 574 'mul' 'mul_ln1393_23' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 575 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_24 = load i13 %conv_in_buf_V_addr_24"   --->   Operation 575 'load' 'conv_in_buf_V_load_24' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_26 : Operation 576 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_24 = load i10 %conv_wt_buf_V_addr_24"   --->   Operation 576 'load' 'conv_wt_buf_V_load_24' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 27 <SV = 26> <Delay = 4.98>
ST_27 : Operation 577 [1/1] (1.67ns)   --->   "%add_ln1317_29 = add i13 %mul_ln1317_2, i13 %zext_ln62_4_cast"   --->   Operation 577 'add' 'add_ln1317_29' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln1317_31 = zext i13 %add_ln1317_29"   --->   Operation 578 'zext' 'zext_ln1317_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 579 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_25 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_31"   --->   Operation 579 'getelementptr' 'conv_in_buf_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 580 [1/1] (1.73ns)   --->   "%add_ln1319_25 = add i10 %trunc_ln1319, i10 25"   --->   Operation 580 'add' 'add_ln1319_25' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln1319_25 = zext i10 %add_ln1319_25"   --->   Operation 581 'zext' 'zext_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 582 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_25 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_25"   --->   Operation 582 'getelementptr' 'conv_wt_buf_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 583 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_21 = add i29 %shl_ln884_20, i29 %mul_ln1393_21"   --->   Operation 583 'add' 'add_ln1393_21' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 584 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_22)   --->   "%mul_ln1393_22 = mul i29 %sext_ln1393_45, i29 %sext_ln1393_44"   --->   Operation 584 'mul' 'mul_ln1393_22' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_21, i32 13, i32 28"   --->   Operation 585 'partselect' 'tmp_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_27 : Operation 586 [1/1] (0.00ns)   --->   "%shl_ln884_21 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_23, i13 0"   --->   Operation 586 'bitconcatenate' 'shl_ln884_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_27 : Operation 587 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_22 = add i29 %shl_ln884_21, i29 %mul_ln1393_22"   --->   Operation 587 'add' 'add_ln1393_22' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 588 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_23)   --->   "%mul_ln1393_23 = mul i29 %sext_ln1393_47, i29 %sext_ln1393_46"   --->   Operation 588 'mul' 'mul_ln1393_23' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 589 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_24 = load i13 %conv_in_buf_V_addr_24"   --->   Operation 589 'load' 'conv_in_buf_V_load_24' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_27 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1393_48 = sext i16 %conv_in_buf_V_load_24"   --->   Operation 590 'sext' 'sext_ln1393_48' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_27 : Operation 591 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_24 = load i10 %conv_wt_buf_V_addr_24"   --->   Operation 591 'load' 'conv_wt_buf_V_load_24' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_27 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln1393_49 = sext i16 %conv_wt_buf_V_load_24"   --->   Operation 592 'sext' 'sext_ln1393_49' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_27 : Operation 593 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_24)   --->   "%mul_ln1393_24 = mul i29 %sext_ln1393_49, i29 %sext_ln1393_48"   --->   Operation 593 'mul' 'mul_ln1393_24' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 594 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_25 = load i13 %conv_in_buf_V_addr_25"   --->   Operation 594 'load' 'conv_in_buf_V_load_25' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_27 : Operation 595 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_25 = load i10 %conv_wt_buf_V_addr_25"   --->   Operation 595 'load' 'conv_wt_buf_V_load_25' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 28 <SV = 27> <Delay = 4.98>
ST_28 : Operation 596 [1/1] (1.67ns)   --->   "%add_ln1317_30 = add i13 %mul_ln1317_2, i13 %zext_ln62_5_cast"   --->   Operation 596 'add' 'add_ln1317_30' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln1317_32 = zext i13 %add_ln1317_30"   --->   Operation 597 'zext' 'zext_ln1317_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 598 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_26 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_32"   --->   Operation 598 'getelementptr' 'conv_in_buf_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 599 [1/1] (1.73ns)   --->   "%add_ln1319_26 = add i10 %trunc_ln1319, i10 26"   --->   Operation 599 'add' 'add_ln1319_26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln1319_26 = zext i10 %add_ln1319_26"   --->   Operation 600 'zext' 'zext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 601 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_26 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_26"   --->   Operation 601 'getelementptr' 'conv_wt_buf_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 602 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_22 = add i29 %shl_ln884_21, i29 %mul_ln1393_22"   --->   Operation 602 'add' 'add_ln1393_22' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 603 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_23)   --->   "%mul_ln1393_23 = mul i29 %sext_ln1393_47, i29 %sext_ln1393_46"   --->   Operation 603 'mul' 'mul_ln1393_23' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_22, i32 13, i32 28"   --->   Operation 604 'partselect' 'tmp_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_28 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln884_22 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_24, i13 0"   --->   Operation 605 'bitconcatenate' 'shl_ln884_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_28 : Operation 606 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_23 = add i29 %shl_ln884_22, i29 %mul_ln1393_23"   --->   Operation 606 'add' 'add_ln1393_23' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 607 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_24)   --->   "%mul_ln1393_24 = mul i29 %sext_ln1393_49, i29 %sext_ln1393_48"   --->   Operation 607 'mul' 'mul_ln1393_24' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 608 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_25 = load i13 %conv_in_buf_V_addr_25"   --->   Operation 608 'load' 'conv_in_buf_V_load_25' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_28 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1393_50 = sext i16 %conv_in_buf_V_load_25"   --->   Operation 609 'sext' 'sext_ln1393_50' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_28 : Operation 610 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_25 = load i10 %conv_wt_buf_V_addr_25"   --->   Operation 610 'load' 'conv_wt_buf_V_load_25' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_28 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln1393_51 = sext i16 %conv_wt_buf_V_load_25"   --->   Operation 611 'sext' 'sext_ln1393_51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_28 : Operation 612 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_25)   --->   "%mul_ln1393_25 = mul i29 %sext_ln1393_51, i29 %sext_ln1393_50"   --->   Operation 612 'mul' 'mul_ln1393_25' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 613 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_26 = load i13 %conv_in_buf_V_addr_26"   --->   Operation 613 'load' 'conv_in_buf_V_load_26' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_28 : Operation 614 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_26 = load i10 %conv_wt_buf_V_addr_26"   --->   Operation 614 'load' 'conv_wt_buf_V_load_26' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 29 <SV = 28> <Delay = 4.98>
ST_29 : Operation 615 [1/1] (1.67ns)   --->   "%add_ln1317_31 = add i13 %mul_ln1317_2, i13 %zext_ln51_cast"   --->   Operation 615 'add' 'add_ln1317_31' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln1317_33 = zext i13 %add_ln1317_31"   --->   Operation 616 'zext' 'zext_ln1317_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 617 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_27 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_33"   --->   Operation 617 'getelementptr' 'conv_in_buf_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 618 [1/1] (1.73ns)   --->   "%add_ln1319_27 = add i10 %trunc_ln1319, i10 27"   --->   Operation 618 'add' 'add_ln1319_27' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln1319_27 = zext i10 %add_ln1319_27"   --->   Operation 619 'zext' 'zext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 620 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_27 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_27"   --->   Operation 620 'getelementptr' 'conv_wt_buf_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 621 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_23 = add i29 %shl_ln884_22, i29 %mul_ln1393_23"   --->   Operation 621 'add' 'add_ln1393_23' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 622 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_24)   --->   "%mul_ln1393_24 = mul i29 %sext_ln1393_49, i29 %sext_ln1393_48"   --->   Operation 622 'mul' 'mul_ln1393_24' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_23, i32 13, i32 28"   --->   Operation 623 'partselect' 'tmp_25' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_29 : Operation 624 [1/1] (0.00ns)   --->   "%shl_ln884_23 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_25, i13 0"   --->   Operation 624 'bitconcatenate' 'shl_ln884_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_29 : Operation 625 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_24 = add i29 %shl_ln884_23, i29 %mul_ln1393_24"   --->   Operation 625 'add' 'add_ln1393_24' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 626 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_25)   --->   "%mul_ln1393_25 = mul i29 %sext_ln1393_51, i29 %sext_ln1393_50"   --->   Operation 626 'mul' 'mul_ln1393_25' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 627 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_26 = load i13 %conv_in_buf_V_addr_26"   --->   Operation 627 'load' 'conv_in_buf_V_load_26' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_29 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1393_52 = sext i16 %conv_in_buf_V_load_26"   --->   Operation 628 'sext' 'sext_ln1393_52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_29 : Operation 629 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_26 = load i10 %conv_wt_buf_V_addr_26"   --->   Operation 629 'load' 'conv_wt_buf_V_load_26' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_29 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1393_53 = sext i16 %conv_wt_buf_V_load_26"   --->   Operation 630 'sext' 'sext_ln1393_53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_29 : Operation 631 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_26)   --->   "%mul_ln1393_26 = mul i29 %sext_ln1393_53, i29 %sext_ln1393_52"   --->   Operation 631 'mul' 'mul_ln1393_26' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 632 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_27 = load i13 %conv_in_buf_V_addr_27"   --->   Operation 632 'load' 'conv_in_buf_V_load_27' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_29 : Operation 633 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_27 = load i10 %conv_wt_buf_V_addr_27"   --->   Operation 633 'load' 'conv_wt_buf_V_load_27' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 30 <SV = 29> <Delay = 4.98>
ST_30 : Operation 634 [1/1] (1.67ns)   --->   "%add_ln1317_33 = add i13 %mul_ln1317_3, i13 %zext_ln1317_2"   --->   Operation 634 'add' 'add_ln1317_33' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln1317_35 = zext i13 %add_ln1317_33"   --->   Operation 635 'zext' 'zext_ln1317_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 636 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_28 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_35"   --->   Operation 636 'getelementptr' 'conv_in_buf_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 637 [1/1] (1.73ns)   --->   "%add_ln1319_28 = add i10 %trunc_ln1319, i10 28"   --->   Operation 637 'add' 'add_ln1319_28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln1319_28 = zext i10 %add_ln1319_28"   --->   Operation 638 'zext' 'zext_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 639 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_28 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_28"   --->   Operation 639 'getelementptr' 'conv_wt_buf_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 640 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_24 = add i29 %shl_ln884_23, i29 %mul_ln1393_24"   --->   Operation 640 'add' 'add_ln1393_24' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 641 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_25)   --->   "%mul_ln1393_25 = mul i29 %sext_ln1393_51, i29 %sext_ln1393_50"   --->   Operation 641 'mul' 'mul_ln1393_25' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_24, i32 13, i32 28"   --->   Operation 642 'partselect' 'tmp_26' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_30 : Operation 643 [1/1] (0.00ns)   --->   "%shl_ln884_24 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_26, i13 0"   --->   Operation 643 'bitconcatenate' 'shl_ln884_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_30 : Operation 644 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_25 = add i29 %shl_ln884_24, i29 %mul_ln1393_25"   --->   Operation 644 'add' 'add_ln1393_25' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 645 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_26)   --->   "%mul_ln1393_26 = mul i29 %sext_ln1393_53, i29 %sext_ln1393_52"   --->   Operation 645 'mul' 'mul_ln1393_26' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 646 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_27 = load i13 %conv_in_buf_V_addr_27"   --->   Operation 646 'load' 'conv_in_buf_V_load_27' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_30 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln1393_54 = sext i16 %conv_in_buf_V_load_27"   --->   Operation 647 'sext' 'sext_ln1393_54' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_30 : Operation 648 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_27 = load i10 %conv_wt_buf_V_addr_27"   --->   Operation 648 'load' 'conv_wt_buf_V_load_27' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_30 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln1393_55 = sext i16 %conv_wt_buf_V_load_27"   --->   Operation 649 'sext' 'sext_ln1393_55' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_30 : Operation 650 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_27)   --->   "%mul_ln1393_27 = mul i29 %sext_ln1393_55, i29 %sext_ln1393_54"   --->   Operation 650 'mul' 'mul_ln1393_27' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 651 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_28 = load i13 %conv_in_buf_V_addr_28"   --->   Operation 651 'load' 'conv_in_buf_V_load_28' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_30 : Operation 652 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_28 = load i10 %conv_wt_buf_V_addr_28"   --->   Operation 652 'load' 'conv_wt_buf_V_load_28' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 31 <SV = 30> <Delay = 4.98>
ST_31 : Operation 653 [1/1] (1.67ns)   --->   "%add_ln1317_34 = add i13 %mul_ln1317_3, i13 %zext_ln62_1_cast"   --->   Operation 653 'add' 'add_ln1317_34' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln1317_36 = zext i13 %add_ln1317_34"   --->   Operation 654 'zext' 'zext_ln1317_36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 655 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_29 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_36"   --->   Operation 655 'getelementptr' 'conv_in_buf_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 656 [1/1] (1.73ns)   --->   "%add_ln1319_29 = add i10 %trunc_ln1319, i10 29"   --->   Operation 656 'add' 'add_ln1319_29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln1319_29 = zext i10 %add_ln1319_29"   --->   Operation 657 'zext' 'zext_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 658 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_29 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_29"   --->   Operation 658 'getelementptr' 'conv_wt_buf_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 659 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_25 = add i29 %shl_ln884_24, i29 %mul_ln1393_25"   --->   Operation 659 'add' 'add_ln1393_25' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 660 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_26)   --->   "%mul_ln1393_26 = mul i29 %sext_ln1393_53, i29 %sext_ln1393_52"   --->   Operation 660 'mul' 'mul_ln1393_26' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_25, i32 13, i32 28"   --->   Operation 661 'partselect' 'tmp_27' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_31 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln884_25 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_27, i13 0"   --->   Operation 662 'bitconcatenate' 'shl_ln884_25' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_31 : Operation 663 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_26 = add i29 %shl_ln884_25, i29 %mul_ln1393_26"   --->   Operation 663 'add' 'add_ln1393_26' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 664 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_27)   --->   "%mul_ln1393_27 = mul i29 %sext_ln1393_55, i29 %sext_ln1393_54"   --->   Operation 664 'mul' 'mul_ln1393_27' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 665 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_28 = load i13 %conv_in_buf_V_addr_28"   --->   Operation 665 'load' 'conv_in_buf_V_load_28' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_31 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln1393_56 = sext i16 %conv_in_buf_V_load_28"   --->   Operation 666 'sext' 'sext_ln1393_56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_31 : Operation 667 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_28 = load i10 %conv_wt_buf_V_addr_28"   --->   Operation 667 'load' 'conv_wt_buf_V_load_28' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_31 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1393_57 = sext i16 %conv_wt_buf_V_load_28"   --->   Operation 668 'sext' 'sext_ln1393_57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_31 : Operation 669 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_28)   --->   "%mul_ln1393_28 = mul i29 %sext_ln1393_57, i29 %sext_ln1393_56"   --->   Operation 669 'mul' 'mul_ln1393_28' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 670 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_29 = load i13 %conv_in_buf_V_addr_29"   --->   Operation 670 'load' 'conv_in_buf_V_load_29' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_31 : Operation 671 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_29 = load i10 %conv_wt_buf_V_addr_29"   --->   Operation 671 'load' 'conv_wt_buf_V_load_29' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 32 <SV = 31> <Delay = 4.98>
ST_32 : Operation 672 [1/1] (1.67ns)   --->   "%add_ln1317_35 = add i13 %mul_ln1317_3, i13 %zext_ln62_2_cast"   --->   Operation 672 'add' 'add_ln1317_35' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln1317_37 = zext i13 %add_ln1317_35"   --->   Operation 673 'zext' 'zext_ln1317_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 674 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_30 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_37"   --->   Operation 674 'getelementptr' 'conv_in_buf_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 675 [1/1] (1.73ns)   --->   "%add_ln1319_30 = add i10 %trunc_ln1319, i10 30"   --->   Operation 675 'add' 'add_ln1319_30' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln1319_30 = zext i10 %add_ln1319_30"   --->   Operation 676 'zext' 'zext_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 677 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_30 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_30"   --->   Operation 677 'getelementptr' 'conv_wt_buf_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 678 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_26 = add i29 %shl_ln884_25, i29 %mul_ln1393_26"   --->   Operation 678 'add' 'add_ln1393_26' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 679 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_27)   --->   "%mul_ln1393_27 = mul i29 %sext_ln1393_55, i29 %sext_ln1393_54"   --->   Operation 679 'mul' 'mul_ln1393_27' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_26, i32 13, i32 28"   --->   Operation 680 'partselect' 'tmp_28' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_32 : Operation 681 [1/1] (0.00ns)   --->   "%shl_ln884_26 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_28, i13 0"   --->   Operation 681 'bitconcatenate' 'shl_ln884_26' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_32 : Operation 682 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_27 = add i29 %shl_ln884_26, i29 %mul_ln1393_27"   --->   Operation 682 'add' 'add_ln1393_27' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 683 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_28)   --->   "%mul_ln1393_28 = mul i29 %sext_ln1393_57, i29 %sext_ln1393_56"   --->   Operation 683 'mul' 'mul_ln1393_28' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 684 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_29 = load i13 %conv_in_buf_V_addr_29"   --->   Operation 684 'load' 'conv_in_buf_V_load_29' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_32 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1393_58 = sext i16 %conv_in_buf_V_load_29"   --->   Operation 685 'sext' 'sext_ln1393_58' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_32 : Operation 686 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_29 = load i10 %conv_wt_buf_V_addr_29"   --->   Operation 686 'load' 'conv_wt_buf_V_load_29' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_32 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1393_59 = sext i16 %conv_wt_buf_V_load_29"   --->   Operation 687 'sext' 'sext_ln1393_59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_32 : Operation 688 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_29)   --->   "%mul_ln1393_29 = mul i29 %sext_ln1393_59, i29 %sext_ln1393_58"   --->   Operation 688 'mul' 'mul_ln1393_29' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 689 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_30 = load i13 %conv_in_buf_V_addr_30"   --->   Operation 689 'load' 'conv_in_buf_V_load_30' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_32 : Operation 690 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_30 = load i10 %conv_wt_buf_V_addr_30"   --->   Operation 690 'load' 'conv_wt_buf_V_load_30' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 33 <SV = 32> <Delay = 4.98>
ST_33 : Operation 691 [1/1] (1.67ns)   --->   "%add_ln1317_36 = add i13 %mul_ln1317_3, i13 %zext_ln62_3_cast"   --->   Operation 691 'add' 'add_ln1317_36' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln1317_38 = zext i13 %add_ln1317_36"   --->   Operation 692 'zext' 'zext_ln1317_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 693 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_31 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_38"   --->   Operation 693 'getelementptr' 'conv_in_buf_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 694 [1/1] (1.73ns)   --->   "%add_ln1319_31 = add i10 %trunc_ln1319, i10 31"   --->   Operation 694 'add' 'add_ln1319_31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln1319_31 = zext i10 %add_ln1319_31"   --->   Operation 695 'zext' 'zext_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 696 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_31 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_31"   --->   Operation 696 'getelementptr' 'conv_wt_buf_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 697 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_27 = add i29 %shl_ln884_26, i29 %mul_ln1393_27"   --->   Operation 697 'add' 'add_ln1393_27' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 698 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_28)   --->   "%mul_ln1393_28 = mul i29 %sext_ln1393_57, i29 %sext_ln1393_56"   --->   Operation 698 'mul' 'mul_ln1393_28' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_27, i32 13, i32 28"   --->   Operation 699 'partselect' 'tmp_29' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_33 : Operation 700 [1/1] (0.00ns)   --->   "%shl_ln884_27 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_29, i13 0"   --->   Operation 700 'bitconcatenate' 'shl_ln884_27' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_33 : Operation 701 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_28 = add i29 %shl_ln884_27, i29 %mul_ln1393_28"   --->   Operation 701 'add' 'add_ln1393_28' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 702 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_29)   --->   "%mul_ln1393_29 = mul i29 %sext_ln1393_59, i29 %sext_ln1393_58"   --->   Operation 702 'mul' 'mul_ln1393_29' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 703 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_30 = load i13 %conv_in_buf_V_addr_30"   --->   Operation 703 'load' 'conv_in_buf_V_load_30' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_33 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln1393_60 = sext i16 %conv_in_buf_V_load_30"   --->   Operation 704 'sext' 'sext_ln1393_60' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_33 : Operation 705 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_30 = load i10 %conv_wt_buf_V_addr_30"   --->   Operation 705 'load' 'conv_wt_buf_V_load_30' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_33 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln1393_61 = sext i16 %conv_wt_buf_V_load_30"   --->   Operation 706 'sext' 'sext_ln1393_61' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_33 : Operation 707 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_30)   --->   "%mul_ln1393_30 = mul i29 %sext_ln1393_61, i29 %sext_ln1393_60"   --->   Operation 707 'mul' 'mul_ln1393_30' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 708 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_31 = load i13 %conv_in_buf_V_addr_31"   --->   Operation 708 'load' 'conv_in_buf_V_load_31' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_33 : Operation 709 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_31 = load i10 %conv_wt_buf_V_addr_31"   --->   Operation 709 'load' 'conv_wt_buf_V_load_31' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 34 <SV = 33> <Delay = 4.98>
ST_34 : Operation 710 [1/1] (1.67ns)   --->   "%add_ln1317_37 = add i13 %mul_ln1317_3, i13 %zext_ln62_4_cast"   --->   Operation 710 'add' 'add_ln1317_37' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln1317_39 = zext i13 %add_ln1317_37"   --->   Operation 711 'zext' 'zext_ln1317_39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 712 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_32 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_39"   --->   Operation 712 'getelementptr' 'conv_in_buf_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 713 [1/1] (1.73ns)   --->   "%add_ln1319_32 = add i10 %trunc_ln1319, i10 32"   --->   Operation 713 'add' 'add_ln1319_32' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln1319_32 = zext i10 %add_ln1319_32"   --->   Operation 714 'zext' 'zext_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 715 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_32 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_32"   --->   Operation 715 'getelementptr' 'conv_wt_buf_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 716 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_28 = add i29 %shl_ln884_27, i29 %mul_ln1393_28"   --->   Operation 716 'add' 'add_ln1393_28' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 717 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_29)   --->   "%mul_ln1393_29 = mul i29 %sext_ln1393_59, i29 %sext_ln1393_58"   --->   Operation 717 'mul' 'mul_ln1393_29' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_28, i32 13, i32 28"   --->   Operation 718 'partselect' 'tmp_30' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_34 : Operation 719 [1/1] (0.00ns)   --->   "%shl_ln884_28 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_30, i13 0"   --->   Operation 719 'bitconcatenate' 'shl_ln884_28' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_34 : Operation 720 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_29 = add i29 %shl_ln884_28, i29 %mul_ln1393_29"   --->   Operation 720 'add' 'add_ln1393_29' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 721 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_30)   --->   "%mul_ln1393_30 = mul i29 %sext_ln1393_61, i29 %sext_ln1393_60"   --->   Operation 721 'mul' 'mul_ln1393_30' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 722 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_31 = load i13 %conv_in_buf_V_addr_31"   --->   Operation 722 'load' 'conv_in_buf_V_load_31' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_34 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln1393_62 = sext i16 %conv_in_buf_V_load_31"   --->   Operation 723 'sext' 'sext_ln1393_62' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_34 : Operation 724 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_31 = load i10 %conv_wt_buf_V_addr_31"   --->   Operation 724 'load' 'conv_wt_buf_V_load_31' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_34 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln1393_63 = sext i16 %conv_wt_buf_V_load_31"   --->   Operation 725 'sext' 'sext_ln1393_63' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_34 : Operation 726 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_31)   --->   "%mul_ln1393_31 = mul i29 %sext_ln1393_63, i29 %sext_ln1393_62"   --->   Operation 726 'mul' 'mul_ln1393_31' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 727 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_32 = load i13 %conv_in_buf_V_addr_32"   --->   Operation 727 'load' 'conv_in_buf_V_load_32' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_34 : Operation 728 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_32 = load i10 %conv_wt_buf_V_addr_32"   --->   Operation 728 'load' 'conv_wt_buf_V_load_32' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 35 <SV = 34> <Delay = 4.98>
ST_35 : Operation 729 [1/1] (1.67ns)   --->   "%add_ln1317_38 = add i13 %mul_ln1317_3, i13 %zext_ln62_5_cast"   --->   Operation 729 'add' 'add_ln1317_38' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln1317_40 = zext i13 %add_ln1317_38"   --->   Operation 730 'zext' 'zext_ln1317_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 731 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_33 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_40"   --->   Operation 731 'getelementptr' 'conv_in_buf_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 732 [1/1] (1.73ns)   --->   "%add_ln1319_33 = add i10 %trunc_ln1319, i10 33"   --->   Operation 732 'add' 'add_ln1319_33' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln1319_33 = zext i10 %add_ln1319_33"   --->   Operation 733 'zext' 'zext_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 734 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_33 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_33"   --->   Operation 734 'getelementptr' 'conv_wt_buf_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 735 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_29 = add i29 %shl_ln884_28, i29 %mul_ln1393_29"   --->   Operation 735 'add' 'add_ln1393_29' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 736 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_30)   --->   "%mul_ln1393_30 = mul i29 %sext_ln1393_61, i29 %sext_ln1393_60"   --->   Operation 736 'mul' 'mul_ln1393_30' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_29, i32 13, i32 28"   --->   Operation 737 'partselect' 'tmp_31' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_35 : Operation 738 [1/1] (0.00ns)   --->   "%shl_ln884_29 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_31, i13 0"   --->   Operation 738 'bitconcatenate' 'shl_ln884_29' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_35 : Operation 739 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_30 = add i29 %shl_ln884_29, i29 %mul_ln1393_30"   --->   Operation 739 'add' 'add_ln1393_30' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 740 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_31)   --->   "%mul_ln1393_31 = mul i29 %sext_ln1393_63, i29 %sext_ln1393_62"   --->   Operation 740 'mul' 'mul_ln1393_31' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 741 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_32 = load i13 %conv_in_buf_V_addr_32"   --->   Operation 741 'load' 'conv_in_buf_V_load_32' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_35 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln1393_64 = sext i16 %conv_in_buf_V_load_32"   --->   Operation 742 'sext' 'sext_ln1393_64' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_35 : Operation 743 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_32 = load i10 %conv_wt_buf_V_addr_32"   --->   Operation 743 'load' 'conv_wt_buf_V_load_32' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_35 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1393_65 = sext i16 %conv_wt_buf_V_load_32"   --->   Operation 744 'sext' 'sext_ln1393_65' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_35 : Operation 745 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_32)   --->   "%mul_ln1393_32 = mul i29 %sext_ln1393_65, i29 %sext_ln1393_64"   --->   Operation 745 'mul' 'mul_ln1393_32' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 746 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_33 = load i13 %conv_in_buf_V_addr_33"   --->   Operation 746 'load' 'conv_in_buf_V_load_33' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_35 : Operation 747 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_33 = load i10 %conv_wt_buf_V_addr_33"   --->   Operation 747 'load' 'conv_wt_buf_V_load_33' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 36 <SV = 35> <Delay = 4.98>
ST_36 : Operation 748 [1/1] (1.67ns)   --->   "%add_ln1317_39 = add i13 %mul_ln1317_3, i13 %zext_ln51_cast"   --->   Operation 748 'add' 'add_ln1317_39' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln1317_41 = zext i13 %add_ln1317_39"   --->   Operation 749 'zext' 'zext_ln1317_41' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 750 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_34 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_41"   --->   Operation 750 'getelementptr' 'conv_in_buf_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 751 [1/1] (1.73ns)   --->   "%add_ln1319_34 = add i10 %trunc_ln1319, i10 34"   --->   Operation 751 'add' 'add_ln1319_34' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln1319_34 = zext i10 %add_ln1319_34"   --->   Operation 752 'zext' 'zext_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 753 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_34 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_34"   --->   Operation 753 'getelementptr' 'conv_wt_buf_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 754 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_30 = add i29 %shl_ln884_29, i29 %mul_ln1393_30"   --->   Operation 754 'add' 'add_ln1393_30' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 755 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_31)   --->   "%mul_ln1393_31 = mul i29 %sext_ln1393_63, i29 %sext_ln1393_62"   --->   Operation 755 'mul' 'mul_ln1393_31' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_30, i32 13, i32 28"   --->   Operation 756 'partselect' 'tmp_32' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_36 : Operation 757 [1/1] (0.00ns)   --->   "%shl_ln884_30 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_32, i13 0"   --->   Operation 757 'bitconcatenate' 'shl_ln884_30' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_36 : Operation 758 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_31 = add i29 %shl_ln884_30, i29 %mul_ln1393_31"   --->   Operation 758 'add' 'add_ln1393_31' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 759 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_32)   --->   "%mul_ln1393_32 = mul i29 %sext_ln1393_65, i29 %sext_ln1393_64"   --->   Operation 759 'mul' 'mul_ln1393_32' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 760 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_33 = load i13 %conv_in_buf_V_addr_33"   --->   Operation 760 'load' 'conv_in_buf_V_load_33' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_36 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln1393_66 = sext i16 %conv_in_buf_V_load_33"   --->   Operation 761 'sext' 'sext_ln1393_66' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_36 : Operation 762 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_33 = load i10 %conv_wt_buf_V_addr_33"   --->   Operation 762 'load' 'conv_wt_buf_V_load_33' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_36 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln1393_67 = sext i16 %conv_wt_buf_V_load_33"   --->   Operation 763 'sext' 'sext_ln1393_67' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_36 : Operation 764 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_33)   --->   "%mul_ln1393_33 = mul i29 %sext_ln1393_67, i29 %sext_ln1393_66"   --->   Operation 764 'mul' 'mul_ln1393_33' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 765 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_34 = load i13 %conv_in_buf_V_addr_34"   --->   Operation 765 'load' 'conv_in_buf_V_load_34' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_36 : Operation 766 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_34 = load i10 %conv_wt_buf_V_addr_34"   --->   Operation 766 'load' 'conv_wt_buf_V_load_34' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 37 <SV = 36> <Delay = 4.98>
ST_37 : Operation 767 [1/1] (1.67ns)   --->   "%add_ln1317_41 = add i13 %mul_ln1317_4, i13 %zext_ln1317_2"   --->   Operation 767 'add' 'add_ln1317_41' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln1317_43 = zext i13 %add_ln1317_41"   --->   Operation 768 'zext' 'zext_ln1317_43' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 769 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_35 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_43"   --->   Operation 769 'getelementptr' 'conv_in_buf_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 770 [1/1] (1.73ns)   --->   "%add_ln1319_35 = add i10 %trunc_ln1319, i10 35"   --->   Operation 770 'add' 'add_ln1319_35' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln1319_35 = zext i10 %add_ln1319_35"   --->   Operation 771 'zext' 'zext_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 772 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_35 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_35"   --->   Operation 772 'getelementptr' 'conv_wt_buf_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 773 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_31 = add i29 %shl_ln884_30, i29 %mul_ln1393_31"   --->   Operation 773 'add' 'add_ln1393_31' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 774 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_32)   --->   "%mul_ln1393_32 = mul i29 %sext_ln1393_65, i29 %sext_ln1393_64"   --->   Operation 774 'mul' 'mul_ln1393_32' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_31, i32 13, i32 28"   --->   Operation 775 'partselect' 'tmp_33' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_37 : Operation 776 [1/1] (0.00ns)   --->   "%shl_ln884_31 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_33, i13 0"   --->   Operation 776 'bitconcatenate' 'shl_ln884_31' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_37 : Operation 777 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_32 = add i29 %shl_ln884_31, i29 %mul_ln1393_32"   --->   Operation 777 'add' 'add_ln1393_32' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 778 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_33)   --->   "%mul_ln1393_33 = mul i29 %sext_ln1393_67, i29 %sext_ln1393_66"   --->   Operation 778 'mul' 'mul_ln1393_33' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 779 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_34 = load i13 %conv_in_buf_V_addr_34"   --->   Operation 779 'load' 'conv_in_buf_V_load_34' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_37 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1393_68 = sext i16 %conv_in_buf_V_load_34"   --->   Operation 780 'sext' 'sext_ln1393_68' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_37 : Operation 781 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_34 = load i10 %conv_wt_buf_V_addr_34"   --->   Operation 781 'load' 'conv_wt_buf_V_load_34' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_37 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1393_69 = sext i16 %conv_wt_buf_V_load_34"   --->   Operation 782 'sext' 'sext_ln1393_69' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_37 : Operation 783 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_34)   --->   "%mul_ln1393_34 = mul i29 %sext_ln1393_69, i29 %sext_ln1393_68"   --->   Operation 783 'mul' 'mul_ln1393_34' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 784 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_35 = load i13 %conv_in_buf_V_addr_35"   --->   Operation 784 'load' 'conv_in_buf_V_load_35' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_37 : Operation 785 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_35 = load i10 %conv_wt_buf_V_addr_35"   --->   Operation 785 'load' 'conv_wt_buf_V_load_35' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 38 <SV = 37> <Delay = 4.98>
ST_38 : Operation 786 [1/1] (1.67ns)   --->   "%add_ln1317_42 = add i13 %mul_ln1317_4, i13 %zext_ln62_1_cast"   --->   Operation 786 'add' 'add_ln1317_42' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln1317_44 = zext i13 %add_ln1317_42"   --->   Operation 787 'zext' 'zext_ln1317_44' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 788 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_36 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_44"   --->   Operation 788 'getelementptr' 'conv_in_buf_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 789 [1/1] (1.73ns)   --->   "%add_ln1319_36 = add i10 %trunc_ln1319, i10 36"   --->   Operation 789 'add' 'add_ln1319_36' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1319_36 = zext i10 %add_ln1319_36"   --->   Operation 790 'zext' 'zext_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 791 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_36 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_36"   --->   Operation 791 'getelementptr' 'conv_wt_buf_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 792 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_32 = add i29 %shl_ln884_31, i29 %mul_ln1393_32"   --->   Operation 792 'add' 'add_ln1393_32' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 793 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_33)   --->   "%mul_ln1393_33 = mul i29 %sext_ln1393_67, i29 %sext_ln1393_66"   --->   Operation 793 'mul' 'mul_ln1393_33' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_32, i32 13, i32 28"   --->   Operation 794 'partselect' 'tmp_34' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 795 [1/1] (0.00ns)   --->   "%shl_ln884_32 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_34, i13 0"   --->   Operation 795 'bitconcatenate' 'shl_ln884_32' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 796 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_33 = add i29 %shl_ln884_32, i29 %mul_ln1393_33"   --->   Operation 796 'add' 'add_ln1393_33' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 797 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_34)   --->   "%mul_ln1393_34 = mul i29 %sext_ln1393_69, i29 %sext_ln1393_68"   --->   Operation 797 'mul' 'mul_ln1393_34' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 798 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_35 = load i13 %conv_in_buf_V_addr_35"   --->   Operation 798 'load' 'conv_in_buf_V_load_35' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_38 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1393_70 = sext i16 %conv_in_buf_V_load_35"   --->   Operation 799 'sext' 'sext_ln1393_70' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 800 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_35 = load i10 %conv_wt_buf_V_addr_35"   --->   Operation 800 'load' 'conv_wt_buf_V_load_35' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_38 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1393_71 = sext i16 %conv_wt_buf_V_load_35"   --->   Operation 801 'sext' 'sext_ln1393_71' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 802 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_35)   --->   "%mul_ln1393_35 = mul i29 %sext_ln1393_71, i29 %sext_ln1393_70"   --->   Operation 802 'mul' 'mul_ln1393_35' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 803 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_36 = load i13 %conv_in_buf_V_addr_36"   --->   Operation 803 'load' 'conv_in_buf_V_load_36' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_38 : Operation 804 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_36 = load i10 %conv_wt_buf_V_addr_36"   --->   Operation 804 'load' 'conv_wt_buf_V_load_36' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 39 <SV = 38> <Delay = 4.98>
ST_39 : Operation 805 [1/1] (1.67ns)   --->   "%add_ln1317_43 = add i13 %mul_ln1317_4, i13 %zext_ln62_2_cast"   --->   Operation 805 'add' 'add_ln1317_43' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln1317_45 = zext i13 %add_ln1317_43"   --->   Operation 806 'zext' 'zext_ln1317_45' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 807 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_37 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_45"   --->   Operation 807 'getelementptr' 'conv_in_buf_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 808 [1/1] (1.73ns)   --->   "%add_ln1319_37 = add i10 %trunc_ln1319, i10 37"   --->   Operation 808 'add' 'add_ln1319_37' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln1319_37 = zext i10 %add_ln1319_37"   --->   Operation 809 'zext' 'zext_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 810 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_37 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_37"   --->   Operation 810 'getelementptr' 'conv_wt_buf_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 811 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_33 = add i29 %shl_ln884_32, i29 %mul_ln1393_33"   --->   Operation 811 'add' 'add_ln1393_33' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 812 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_34)   --->   "%mul_ln1393_34 = mul i29 %sext_ln1393_69, i29 %sext_ln1393_68"   --->   Operation 812 'mul' 'mul_ln1393_34' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_33, i32 13, i32 28"   --->   Operation 813 'partselect' 'tmp_35' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_39 : Operation 814 [1/1] (0.00ns)   --->   "%shl_ln884_33 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_35, i13 0"   --->   Operation 814 'bitconcatenate' 'shl_ln884_33' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_39 : Operation 815 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_34 = add i29 %shl_ln884_33, i29 %mul_ln1393_34"   --->   Operation 815 'add' 'add_ln1393_34' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 816 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_35)   --->   "%mul_ln1393_35 = mul i29 %sext_ln1393_71, i29 %sext_ln1393_70"   --->   Operation 816 'mul' 'mul_ln1393_35' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 817 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_36 = load i13 %conv_in_buf_V_addr_36"   --->   Operation 817 'load' 'conv_in_buf_V_load_36' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_39 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1393_72 = sext i16 %conv_in_buf_V_load_36"   --->   Operation 818 'sext' 'sext_ln1393_72' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_39 : Operation 819 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_36 = load i10 %conv_wt_buf_V_addr_36"   --->   Operation 819 'load' 'conv_wt_buf_V_load_36' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_39 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1393_73 = sext i16 %conv_wt_buf_V_load_36"   --->   Operation 820 'sext' 'sext_ln1393_73' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_39 : Operation 821 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_36)   --->   "%mul_ln1393_36 = mul i29 %sext_ln1393_73, i29 %sext_ln1393_72"   --->   Operation 821 'mul' 'mul_ln1393_36' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 822 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_37 = load i13 %conv_in_buf_V_addr_37"   --->   Operation 822 'load' 'conv_in_buf_V_load_37' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_39 : Operation 823 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_37 = load i10 %conv_wt_buf_V_addr_37"   --->   Operation 823 'load' 'conv_wt_buf_V_load_37' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 40 <SV = 39> <Delay = 4.98>
ST_40 : Operation 824 [1/1] (1.67ns)   --->   "%add_ln1317_44 = add i13 %mul_ln1317_4, i13 %zext_ln62_3_cast"   --->   Operation 824 'add' 'add_ln1317_44' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln1317_46 = zext i13 %add_ln1317_44"   --->   Operation 825 'zext' 'zext_ln1317_46' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 826 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_38 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_46"   --->   Operation 826 'getelementptr' 'conv_in_buf_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 827 [1/1] (1.73ns)   --->   "%add_ln1319_38 = add i10 %trunc_ln1319, i10 38"   --->   Operation 827 'add' 'add_ln1319_38' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln1319_38 = zext i10 %add_ln1319_38"   --->   Operation 828 'zext' 'zext_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 829 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_38 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_38"   --->   Operation 829 'getelementptr' 'conv_wt_buf_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 830 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_34 = add i29 %shl_ln884_33, i29 %mul_ln1393_34"   --->   Operation 830 'add' 'add_ln1393_34' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 831 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_35)   --->   "%mul_ln1393_35 = mul i29 %sext_ln1393_71, i29 %sext_ln1393_70"   --->   Operation 831 'mul' 'mul_ln1393_35' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_34, i32 13, i32 28"   --->   Operation 832 'partselect' 'tmp_36' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_40 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln884_34 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_36, i13 0"   --->   Operation 833 'bitconcatenate' 'shl_ln884_34' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_40 : Operation 834 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_35 = add i29 %shl_ln884_34, i29 %mul_ln1393_35"   --->   Operation 834 'add' 'add_ln1393_35' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 835 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_36)   --->   "%mul_ln1393_36 = mul i29 %sext_ln1393_73, i29 %sext_ln1393_72"   --->   Operation 835 'mul' 'mul_ln1393_36' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 836 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_37 = load i13 %conv_in_buf_V_addr_37"   --->   Operation 836 'load' 'conv_in_buf_V_load_37' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_40 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln1393_74 = sext i16 %conv_in_buf_V_load_37"   --->   Operation 837 'sext' 'sext_ln1393_74' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_40 : Operation 838 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_37 = load i10 %conv_wt_buf_V_addr_37"   --->   Operation 838 'load' 'conv_wt_buf_V_load_37' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_40 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln1393_75 = sext i16 %conv_wt_buf_V_load_37"   --->   Operation 839 'sext' 'sext_ln1393_75' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_40 : Operation 840 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_37)   --->   "%mul_ln1393_37 = mul i29 %sext_ln1393_75, i29 %sext_ln1393_74"   --->   Operation 840 'mul' 'mul_ln1393_37' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 841 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_38 = load i13 %conv_in_buf_V_addr_38"   --->   Operation 841 'load' 'conv_in_buf_V_load_38' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_40 : Operation 842 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_38 = load i10 %conv_wt_buf_V_addr_38"   --->   Operation 842 'load' 'conv_wt_buf_V_load_38' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 41 <SV = 40> <Delay = 4.98>
ST_41 : Operation 843 [1/1] (1.67ns)   --->   "%add_ln1317_45 = add i13 %mul_ln1317_4, i13 %zext_ln62_4_cast"   --->   Operation 843 'add' 'add_ln1317_45' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln1317_47 = zext i13 %add_ln1317_45"   --->   Operation 844 'zext' 'zext_ln1317_47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 845 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_39 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_47"   --->   Operation 845 'getelementptr' 'conv_in_buf_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 846 [1/1] (1.73ns)   --->   "%add_ln1319_39 = add i10 %trunc_ln1319, i10 39"   --->   Operation 846 'add' 'add_ln1319_39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln1319_39 = zext i10 %add_ln1319_39"   --->   Operation 847 'zext' 'zext_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 848 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_39 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_39"   --->   Operation 848 'getelementptr' 'conv_wt_buf_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 849 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_35 = add i29 %shl_ln884_34, i29 %mul_ln1393_35"   --->   Operation 849 'add' 'add_ln1393_35' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 850 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_36)   --->   "%mul_ln1393_36 = mul i29 %sext_ln1393_73, i29 %sext_ln1393_72"   --->   Operation 850 'mul' 'mul_ln1393_36' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_35, i32 13, i32 28"   --->   Operation 851 'partselect' 'tmp_37' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_41 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln884_35 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_37, i13 0"   --->   Operation 852 'bitconcatenate' 'shl_ln884_35' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_41 : Operation 853 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_36 = add i29 %shl_ln884_35, i29 %mul_ln1393_36"   --->   Operation 853 'add' 'add_ln1393_36' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 854 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_37)   --->   "%mul_ln1393_37 = mul i29 %sext_ln1393_75, i29 %sext_ln1393_74"   --->   Operation 854 'mul' 'mul_ln1393_37' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 855 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_38 = load i13 %conv_in_buf_V_addr_38"   --->   Operation 855 'load' 'conv_in_buf_V_load_38' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_41 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1393_76 = sext i16 %conv_in_buf_V_load_38"   --->   Operation 856 'sext' 'sext_ln1393_76' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_41 : Operation 857 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_38 = load i10 %conv_wt_buf_V_addr_38"   --->   Operation 857 'load' 'conv_wt_buf_V_load_38' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_41 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1393_77 = sext i16 %conv_wt_buf_V_load_38"   --->   Operation 858 'sext' 'sext_ln1393_77' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_41 : Operation 859 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_38)   --->   "%mul_ln1393_38 = mul i29 %sext_ln1393_77, i29 %sext_ln1393_76"   --->   Operation 859 'mul' 'mul_ln1393_38' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 860 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_39 = load i13 %conv_in_buf_V_addr_39"   --->   Operation 860 'load' 'conv_in_buf_V_load_39' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_41 : Operation 861 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_39 = load i10 %conv_wt_buf_V_addr_39"   --->   Operation 861 'load' 'conv_wt_buf_V_load_39' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 42 <SV = 41> <Delay = 4.98>
ST_42 : Operation 862 [1/1] (1.67ns)   --->   "%add_ln1317_46 = add i13 %mul_ln1317_4, i13 %zext_ln62_5_cast"   --->   Operation 862 'add' 'add_ln1317_46' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln1317_48 = zext i13 %add_ln1317_46"   --->   Operation 863 'zext' 'zext_ln1317_48' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 864 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_40 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_48"   --->   Operation 864 'getelementptr' 'conv_in_buf_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 865 [1/1] (1.67ns)   --->   "%add_ln1317_47 = add i13 %mul_ln1317_4, i13 %zext_ln51_cast"   --->   Operation 865 'add' 'add_ln1317_47' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 866 [1/1] (1.67ns)   --->   "%add_ln1317_49 = add i13 %mul_ln1317_5, i13 %zext_ln1317_2"   --->   Operation 866 'add' 'add_ln1317_49' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 867 [1/1] (1.67ns)   --->   "%add_ln1317_50 = add i13 %mul_ln1317_5, i13 %zext_ln62_1_cast"   --->   Operation 867 'add' 'add_ln1317_50' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 868 [1/1] (1.67ns)   --->   "%add_ln1317_51 = add i13 %mul_ln1317_5, i13 %zext_ln62_2_cast"   --->   Operation 868 'add' 'add_ln1317_51' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 869 [1/1] (1.67ns)   --->   "%add_ln1317_52 = add i13 %mul_ln1317_5, i13 %zext_ln62_3_cast"   --->   Operation 869 'add' 'add_ln1317_52' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 870 [1/1] (1.67ns)   --->   "%add_ln1317_53 = add i13 %mul_ln1317_5, i13 %zext_ln62_4_cast"   --->   Operation 870 'add' 'add_ln1317_53' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 871 [1/1] (1.67ns)   --->   "%add_ln1317_54 = add i13 %mul_ln1317_5, i13 %zext_ln62_5_cast"   --->   Operation 871 'add' 'add_ln1317_54' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 872 [1/1] (1.67ns)   --->   "%add_ln1317_55 = add i13 %mul_ln1317_5, i13 %zext_ln51_cast"   --->   Operation 872 'add' 'add_ln1317_55' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 873 [1/1] (1.73ns)   --->   "%add_ln1319_40 = add i10 %trunc_ln1319, i10 40"   --->   Operation 873 'add' 'add_ln1319_40' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln1319_40 = zext i10 %add_ln1319_40"   --->   Operation 874 'zext' 'zext_ln1319_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 875 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_40 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_40"   --->   Operation 875 'getelementptr' 'conv_wt_buf_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 876 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_36 = add i29 %shl_ln884_35, i29 %mul_ln1393_36"   --->   Operation 876 'add' 'add_ln1393_36' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 877 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_37)   --->   "%mul_ln1393_37 = mul i29 %sext_ln1393_75, i29 %sext_ln1393_74"   --->   Operation 877 'mul' 'mul_ln1393_37' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_36, i32 13, i32 28"   --->   Operation 878 'partselect' 'tmp_38' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_42 : Operation 879 [1/1] (0.00ns)   --->   "%shl_ln884_36 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_38, i13 0"   --->   Operation 879 'bitconcatenate' 'shl_ln884_36' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_42 : Operation 880 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_37 = add i29 %shl_ln884_36, i29 %mul_ln1393_37"   --->   Operation 880 'add' 'add_ln1393_37' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 881 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_38)   --->   "%mul_ln1393_38 = mul i29 %sext_ln1393_77, i29 %sext_ln1393_76"   --->   Operation 881 'mul' 'mul_ln1393_38' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 882 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_39 = load i13 %conv_in_buf_V_addr_39"   --->   Operation 882 'load' 'conv_in_buf_V_load_39' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_42 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1393_78 = sext i16 %conv_in_buf_V_load_39"   --->   Operation 883 'sext' 'sext_ln1393_78' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_42 : Operation 884 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_39 = load i10 %conv_wt_buf_V_addr_39"   --->   Operation 884 'load' 'conv_wt_buf_V_load_39' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_42 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln1393_79 = sext i16 %conv_wt_buf_V_load_39"   --->   Operation 885 'sext' 'sext_ln1393_79' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_42 : Operation 886 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_39)   --->   "%mul_ln1393_39 = mul i29 %sext_ln1393_79, i29 %sext_ln1393_78"   --->   Operation 886 'mul' 'mul_ln1393_39' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 887 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_40 = load i13 %conv_in_buf_V_addr_40"   --->   Operation 887 'load' 'conv_in_buf_V_load_40' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_42 : Operation 888 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_40 = load i10 %conv_wt_buf_V_addr_40"   --->   Operation 888 'load' 'conv_wt_buf_V_load_40' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 43 <SV = 42> <Delay = 4.98>
ST_43 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln1317_49 = zext i13 %add_ln1317_47"   --->   Operation 889 'zext' 'zext_ln1317_49' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 890 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_41 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_49"   --->   Operation 890 'getelementptr' 'conv_in_buf_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 891 [1/1] (1.73ns)   --->   "%add_ln1319_41 = add i10 %trunc_ln1319, i10 41"   --->   Operation 891 'add' 'add_ln1319_41' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln1319_41 = zext i10 %add_ln1319_41"   --->   Operation 892 'zext' 'zext_ln1319_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 893 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_41 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_41"   --->   Operation 893 'getelementptr' 'conv_wt_buf_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 894 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_37 = add i29 %shl_ln884_36, i29 %mul_ln1393_37"   --->   Operation 894 'add' 'add_ln1393_37' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 895 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_38)   --->   "%mul_ln1393_38 = mul i29 %sext_ln1393_77, i29 %sext_ln1393_76"   --->   Operation 895 'mul' 'mul_ln1393_38' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_37, i32 13, i32 28"   --->   Operation 896 'partselect' 'tmp_39' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_43 : Operation 897 [1/1] (0.00ns)   --->   "%shl_ln884_37 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_39, i13 0"   --->   Operation 897 'bitconcatenate' 'shl_ln884_37' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_43 : Operation 898 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_38 = add i29 %shl_ln884_37, i29 %mul_ln1393_38"   --->   Operation 898 'add' 'add_ln1393_38' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 899 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_39)   --->   "%mul_ln1393_39 = mul i29 %sext_ln1393_79, i29 %sext_ln1393_78"   --->   Operation 899 'mul' 'mul_ln1393_39' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 900 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_40 = load i13 %conv_in_buf_V_addr_40"   --->   Operation 900 'load' 'conv_in_buf_V_load_40' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_43 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln1393_80 = sext i16 %conv_in_buf_V_load_40"   --->   Operation 901 'sext' 'sext_ln1393_80' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_43 : Operation 902 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_40 = load i10 %conv_wt_buf_V_addr_40"   --->   Operation 902 'load' 'conv_wt_buf_V_load_40' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_43 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln1393_81 = sext i16 %conv_wt_buf_V_load_40"   --->   Operation 903 'sext' 'sext_ln1393_81' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_43 : Operation 904 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_40)   --->   "%mul_ln1393_40 = mul i29 %sext_ln1393_81, i29 %sext_ln1393_80"   --->   Operation 904 'mul' 'mul_ln1393_40' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 905 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_41 = load i13 %conv_in_buf_V_addr_41"   --->   Operation 905 'load' 'conv_in_buf_V_load_41' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_43 : Operation 906 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_41 = load i10 %conv_wt_buf_V_addr_41"   --->   Operation 906 'load' 'conv_wt_buf_V_load_41' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 44 <SV = 43> <Delay = 4.98>
ST_44 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln1317_51 = zext i13 %add_ln1317_49"   --->   Operation 907 'zext' 'zext_ln1317_51' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 908 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_42 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_51"   --->   Operation 908 'getelementptr' 'conv_in_buf_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 909 [1/1] (1.73ns)   --->   "%add_ln1319_42 = add i10 %trunc_ln1319, i10 42"   --->   Operation 909 'add' 'add_ln1319_42' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln1319_42 = zext i10 %add_ln1319_42"   --->   Operation 910 'zext' 'zext_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 911 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_42 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_42"   --->   Operation 911 'getelementptr' 'conv_wt_buf_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 912 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_38 = add i29 %shl_ln884_37, i29 %mul_ln1393_38"   --->   Operation 912 'add' 'add_ln1393_38' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 913 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_39)   --->   "%mul_ln1393_39 = mul i29 %sext_ln1393_79, i29 %sext_ln1393_78"   --->   Operation 913 'mul' 'mul_ln1393_39' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_38, i32 13, i32 28"   --->   Operation 914 'partselect' 'tmp_40' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_44 : Operation 915 [1/1] (0.00ns)   --->   "%shl_ln884_38 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_40, i13 0"   --->   Operation 915 'bitconcatenate' 'shl_ln884_38' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_44 : Operation 916 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_39 = add i29 %shl_ln884_38, i29 %mul_ln1393_39"   --->   Operation 916 'add' 'add_ln1393_39' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 917 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_40)   --->   "%mul_ln1393_40 = mul i29 %sext_ln1393_81, i29 %sext_ln1393_80"   --->   Operation 917 'mul' 'mul_ln1393_40' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 918 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_41 = load i13 %conv_in_buf_V_addr_41"   --->   Operation 918 'load' 'conv_in_buf_V_load_41' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_44 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1393_82 = sext i16 %conv_in_buf_V_load_41"   --->   Operation 919 'sext' 'sext_ln1393_82' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_44 : Operation 920 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_41 = load i10 %conv_wt_buf_V_addr_41"   --->   Operation 920 'load' 'conv_wt_buf_V_load_41' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_44 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln1393_83 = sext i16 %conv_wt_buf_V_load_41"   --->   Operation 921 'sext' 'sext_ln1393_83' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_44 : Operation 922 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_41)   --->   "%mul_ln1393_41 = mul i29 %sext_ln1393_83, i29 %sext_ln1393_82"   --->   Operation 922 'mul' 'mul_ln1393_41' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 923 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_42 = load i13 %conv_in_buf_V_addr_42"   --->   Operation 923 'load' 'conv_in_buf_V_load_42' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_44 : Operation 924 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_42 = load i10 %conv_wt_buf_V_addr_42"   --->   Operation 924 'load' 'conv_wt_buf_V_load_42' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 45 <SV = 44> <Delay = 4.98>
ST_45 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln1317_52 = zext i13 %add_ln1317_50"   --->   Operation 925 'zext' 'zext_ln1317_52' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 926 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_43 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_52"   --->   Operation 926 'getelementptr' 'conv_in_buf_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 927 [1/1] (1.73ns)   --->   "%add_ln1319_43 = add i10 %trunc_ln1319, i10 43"   --->   Operation 927 'add' 'add_ln1319_43' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln1319_43 = zext i10 %add_ln1319_43"   --->   Operation 928 'zext' 'zext_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 929 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_43 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_43"   --->   Operation 929 'getelementptr' 'conv_wt_buf_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 930 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_39 = add i29 %shl_ln884_38, i29 %mul_ln1393_39"   --->   Operation 930 'add' 'add_ln1393_39' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 931 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_40)   --->   "%mul_ln1393_40 = mul i29 %sext_ln1393_81, i29 %sext_ln1393_80"   --->   Operation 931 'mul' 'mul_ln1393_40' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_39, i32 13, i32 28"   --->   Operation 932 'partselect' 'tmp_41' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_45 : Operation 933 [1/1] (0.00ns)   --->   "%shl_ln884_39 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_41, i13 0"   --->   Operation 933 'bitconcatenate' 'shl_ln884_39' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_45 : Operation 934 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_40 = add i29 %shl_ln884_39, i29 %mul_ln1393_40"   --->   Operation 934 'add' 'add_ln1393_40' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 935 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_41)   --->   "%mul_ln1393_41 = mul i29 %sext_ln1393_83, i29 %sext_ln1393_82"   --->   Operation 935 'mul' 'mul_ln1393_41' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 936 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_42 = load i13 %conv_in_buf_V_addr_42"   --->   Operation 936 'load' 'conv_in_buf_V_load_42' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_45 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln1393_84 = sext i16 %conv_in_buf_V_load_42"   --->   Operation 937 'sext' 'sext_ln1393_84' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_45 : Operation 938 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_42 = load i10 %conv_wt_buf_V_addr_42"   --->   Operation 938 'load' 'conv_wt_buf_V_load_42' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_45 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln1393_85 = sext i16 %conv_wt_buf_V_load_42"   --->   Operation 939 'sext' 'sext_ln1393_85' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_45 : Operation 940 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_42)   --->   "%mul_ln1393_42 = mul i29 %sext_ln1393_85, i29 %sext_ln1393_84"   --->   Operation 940 'mul' 'mul_ln1393_42' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 941 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_43 = load i13 %conv_in_buf_V_addr_43"   --->   Operation 941 'load' 'conv_in_buf_V_load_43' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_45 : Operation 942 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_43 = load i10 %conv_wt_buf_V_addr_43"   --->   Operation 942 'load' 'conv_wt_buf_V_load_43' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 46 <SV = 45> <Delay = 4.98>
ST_46 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln1317_53 = zext i13 %add_ln1317_51"   --->   Operation 943 'zext' 'zext_ln1317_53' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 944 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_44 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_53"   --->   Operation 944 'getelementptr' 'conv_in_buf_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 945 [1/1] (1.73ns)   --->   "%add_ln1319_44 = add i10 %trunc_ln1319, i10 44"   --->   Operation 945 'add' 'add_ln1319_44' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln1319_44 = zext i10 %add_ln1319_44"   --->   Operation 946 'zext' 'zext_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 947 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_44 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_44"   --->   Operation 947 'getelementptr' 'conv_wt_buf_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 948 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_40 = add i29 %shl_ln884_39, i29 %mul_ln1393_40"   --->   Operation 948 'add' 'add_ln1393_40' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 949 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_41)   --->   "%mul_ln1393_41 = mul i29 %sext_ln1393_83, i29 %sext_ln1393_82"   --->   Operation 949 'mul' 'mul_ln1393_41' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_40, i32 13, i32 28"   --->   Operation 950 'partselect' 'tmp_42' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 951 [1/1] (0.00ns)   --->   "%shl_ln884_40 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_42, i13 0"   --->   Operation 951 'bitconcatenate' 'shl_ln884_40' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 952 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_41 = add i29 %shl_ln884_40, i29 %mul_ln1393_41"   --->   Operation 952 'add' 'add_ln1393_41' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 953 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_42)   --->   "%mul_ln1393_42 = mul i29 %sext_ln1393_85, i29 %sext_ln1393_84"   --->   Operation 953 'mul' 'mul_ln1393_42' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 954 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_43 = load i13 %conv_in_buf_V_addr_43"   --->   Operation 954 'load' 'conv_in_buf_V_load_43' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_46 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln1393_86 = sext i16 %conv_in_buf_V_load_43"   --->   Operation 955 'sext' 'sext_ln1393_86' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 956 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_43 = load i10 %conv_wt_buf_V_addr_43"   --->   Operation 956 'load' 'conv_wt_buf_V_load_43' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_46 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln1393_87 = sext i16 %conv_wt_buf_V_load_43"   --->   Operation 957 'sext' 'sext_ln1393_87' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 958 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_43)   --->   "%mul_ln1393_43 = mul i29 %sext_ln1393_87, i29 %sext_ln1393_86"   --->   Operation 958 'mul' 'mul_ln1393_43' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 959 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_44 = load i13 %conv_in_buf_V_addr_44"   --->   Operation 959 'load' 'conv_in_buf_V_load_44' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_46 : Operation 960 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_44 = load i10 %conv_wt_buf_V_addr_44"   --->   Operation 960 'load' 'conv_wt_buf_V_load_44' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 47 <SV = 46> <Delay = 4.98>
ST_47 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln1317_54 = zext i13 %add_ln1317_52"   --->   Operation 961 'zext' 'zext_ln1317_54' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 962 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_45 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_54"   --->   Operation 962 'getelementptr' 'conv_in_buf_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 963 [1/1] (1.73ns)   --->   "%add_ln1319_45 = add i10 %trunc_ln1319, i10 45"   --->   Operation 963 'add' 'add_ln1319_45' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln1319_45 = zext i10 %add_ln1319_45"   --->   Operation 964 'zext' 'zext_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 965 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_45 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_45"   --->   Operation 965 'getelementptr' 'conv_wt_buf_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 966 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_41 = add i29 %shl_ln884_40, i29 %mul_ln1393_41"   --->   Operation 966 'add' 'add_ln1393_41' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 967 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_42)   --->   "%mul_ln1393_42 = mul i29 %sext_ln1393_85, i29 %sext_ln1393_84"   --->   Operation 967 'mul' 'mul_ln1393_42' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_41, i32 13, i32 28"   --->   Operation 968 'partselect' 'tmp_43' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_47 : Operation 969 [1/1] (0.00ns)   --->   "%shl_ln884_41 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_43, i13 0"   --->   Operation 969 'bitconcatenate' 'shl_ln884_41' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_47 : Operation 970 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_42 = add i29 %shl_ln884_41, i29 %mul_ln1393_42"   --->   Operation 970 'add' 'add_ln1393_42' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 971 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_43)   --->   "%mul_ln1393_43 = mul i29 %sext_ln1393_87, i29 %sext_ln1393_86"   --->   Operation 971 'mul' 'mul_ln1393_43' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 972 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_44 = load i13 %conv_in_buf_V_addr_44"   --->   Operation 972 'load' 'conv_in_buf_V_load_44' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_47 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1393_88 = sext i16 %conv_in_buf_V_load_44"   --->   Operation 973 'sext' 'sext_ln1393_88' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_47 : Operation 974 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_44 = load i10 %conv_wt_buf_V_addr_44"   --->   Operation 974 'load' 'conv_wt_buf_V_load_44' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_47 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln1393_89 = sext i16 %conv_wt_buf_V_load_44"   --->   Operation 975 'sext' 'sext_ln1393_89' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_47 : Operation 976 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_44)   --->   "%mul_ln1393_44 = mul i29 %sext_ln1393_89, i29 %sext_ln1393_88"   --->   Operation 976 'mul' 'mul_ln1393_44' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 977 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_45 = load i13 %conv_in_buf_V_addr_45"   --->   Operation 977 'load' 'conv_in_buf_V_load_45' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_47 : Operation 978 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_45 = load i10 %conv_wt_buf_V_addr_45"   --->   Operation 978 'load' 'conv_wt_buf_V_load_45' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 48 <SV = 47> <Delay = 4.98>
ST_48 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln1317_55 = zext i13 %add_ln1317_53"   --->   Operation 979 'zext' 'zext_ln1317_55' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 980 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_46 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_55"   --->   Operation 980 'getelementptr' 'conv_in_buf_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 981 [1/1] (1.73ns)   --->   "%add_ln1319_46 = add i10 %trunc_ln1319, i10 46"   --->   Operation 981 'add' 'add_ln1319_46' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln1319_46 = zext i10 %add_ln1319_46"   --->   Operation 982 'zext' 'zext_ln1319_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 983 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_46 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_46"   --->   Operation 983 'getelementptr' 'conv_wt_buf_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 984 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_42 = add i29 %shl_ln884_41, i29 %mul_ln1393_42"   --->   Operation 984 'add' 'add_ln1393_42' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 985 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_43)   --->   "%mul_ln1393_43 = mul i29 %sext_ln1393_87, i29 %sext_ln1393_86"   --->   Operation 985 'mul' 'mul_ln1393_43' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_42, i32 13, i32 28"   --->   Operation 986 'partselect' 'tmp_44' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_48 : Operation 987 [1/1] (0.00ns)   --->   "%shl_ln884_42 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_44, i13 0"   --->   Operation 987 'bitconcatenate' 'shl_ln884_42' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_48 : Operation 988 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_43 = add i29 %shl_ln884_42, i29 %mul_ln1393_43"   --->   Operation 988 'add' 'add_ln1393_43' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 989 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_44)   --->   "%mul_ln1393_44 = mul i29 %sext_ln1393_89, i29 %sext_ln1393_88"   --->   Operation 989 'mul' 'mul_ln1393_44' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 990 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_45 = load i13 %conv_in_buf_V_addr_45"   --->   Operation 990 'load' 'conv_in_buf_V_load_45' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_48 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln1393_90 = sext i16 %conv_in_buf_V_load_45"   --->   Operation 991 'sext' 'sext_ln1393_90' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_48 : Operation 992 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_45 = load i10 %conv_wt_buf_V_addr_45"   --->   Operation 992 'load' 'conv_wt_buf_V_load_45' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_48 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln1393_91 = sext i16 %conv_wt_buf_V_load_45"   --->   Operation 993 'sext' 'sext_ln1393_91' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_48 : Operation 994 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_45)   --->   "%mul_ln1393_45 = mul i29 %sext_ln1393_91, i29 %sext_ln1393_90"   --->   Operation 994 'mul' 'mul_ln1393_45' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 995 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_46 = load i13 %conv_in_buf_V_addr_46"   --->   Operation 995 'load' 'conv_in_buf_V_load_46' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_48 : Operation 996 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_46 = load i10 %conv_wt_buf_V_addr_46"   --->   Operation 996 'load' 'conv_wt_buf_V_load_46' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 49 <SV = 48> <Delay = 4.98>
ST_49 : Operation 997 [1/1] (1.91ns)   --->   "%add_ln1317_56 = add i8 %phi_mul_load, i8 52"   --->   Operation 997 'add' 'add_ln1317_56' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln1317_56 = zext i13 %add_ln1317_54"   --->   Operation 998 'zext' 'zext_ln1317_56' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 999 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_47 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_56"   --->   Operation 999 'getelementptr' 'conv_in_buf_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln1317_57 = zext i13 %add_ln1317_55"   --->   Operation 1000 'zext' 'zext_ln1317_57' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1001 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr_48 = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln1317_57"   --->   Operation 1001 'getelementptr' 'conv_in_buf_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1002 [1/1] (1.73ns)   --->   "%add_ln1319_47 = add i10 %trunc_ln1319, i10 47"   --->   Operation 1002 'add' 'add_ln1319_47' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln1319_47 = zext i10 %add_ln1319_47"   --->   Operation 1003 'zext' 'zext_ln1319_47' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1004 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_47 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_47"   --->   Operation 1004 'getelementptr' 'conv_wt_buf_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1005 [1/1] (1.73ns)   --->   "%add_ln1319_48 = add i10 %trunc_ln1319, i10 48"   --->   Operation 1005 'add' 'add_ln1319_48' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln1319_48 = zext i10 %add_ln1319_48"   --->   Operation 1006 'zext' 'zext_ln1319_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1007 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_48 = getelementptr i16 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_48"   --->   Operation 1007 'getelementptr' 'conv_wt_buf_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1008 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1008 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1009 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 1009 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1010 [1/1] (1.56ns)   --->   "%add_ln51 = add i2 %chan_1, i2 1" [conv_7x7.cpp:51]   --->   Operation 1010 'add' 'add_ln51' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1011 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_43 = add i29 %shl_ln884_42, i29 %mul_ln1393_43"   --->   Operation 1011 'add' 'add_ln1393_43' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1012 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_44)   --->   "%mul_ln1393_44 = mul i29 %sext_ln1393_89, i29 %sext_ln1393_88"   --->   Operation 1012 'mul' 'mul_ln1393_44' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_43, i32 13, i32 28"   --->   Operation 1013 'partselect' 'tmp_45' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1014 [1/1] (0.00ns)   --->   "%shl_ln884_43 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_45, i13 0"   --->   Operation 1014 'bitconcatenate' 'shl_ln884_43' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1015 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_44 = add i29 %shl_ln884_43, i29 %mul_ln1393_44"   --->   Operation 1015 'add' 'add_ln1393_44' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1016 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_45)   --->   "%mul_ln1393_45 = mul i29 %sext_ln1393_91, i29 %sext_ln1393_90"   --->   Operation 1016 'mul' 'mul_ln1393_45' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1017 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_46 = load i13 %conv_in_buf_V_addr_46"   --->   Operation 1017 'load' 'conv_in_buf_V_load_46' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_49 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln1393_92 = sext i16 %conv_in_buf_V_load_46"   --->   Operation 1018 'sext' 'sext_ln1393_92' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1019 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_46 = load i10 %conv_wt_buf_V_addr_46"   --->   Operation 1019 'load' 'conv_wt_buf_V_load_46' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_49 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln1393_93 = sext i16 %conv_wt_buf_V_load_46"   --->   Operation 1020 'sext' 'sext_ln1393_93' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1021 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_46)   --->   "%mul_ln1393_46 = mul i29 %sext_ln1393_93, i29 %sext_ln1393_92"   --->   Operation 1021 'mul' 'mul_ln1393_46' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1022 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_47 = load i13 %conv_in_buf_V_addr_47"   --->   Operation 1022 'load' 'conv_in_buf_V_load_47' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_49 : Operation 1023 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_47 = load i10 %conv_wt_buf_V_addr_47"   --->   Operation 1023 'load' 'conv_wt_buf_V_load_47' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_49 : Operation 1024 [1/1] (1.58ns)   --->   "%store_ln51 = store i2 %add_ln51, i2 %chan" [conv_7x7.cpp:51]   --->   Operation 1024 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_49 : Operation 1025 [1/1] (1.58ns)   --->   "%store_ln51 = store i8 %add_ln1317_56, i8 %phi_mul" [conv_7x7.cpp:51]   --->   Operation 1025 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_49 : Operation 1066 [1/1] (0.00ns)   --->   "%conv_i_i96_lcssa_lcssa16_i_load = load i16 %conv_i_i96_lcssa_lcssa16_i"   --->   Operation 1066 'load' 'conv_i_i96_lcssa_lcssa16_i_load' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1067 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_i_i96_lcssa_lcssa16_i_out, i16 %conv_i_i96_lcssa_lcssa16_i_load"   --->   Operation 1067 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1068 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1068 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 4.30>
ST_50 : Operation 1026 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_44 = add i29 %shl_ln884_43, i29 %mul_ln1393_44"   --->   Operation 1026 'add' 'add_ln1393_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1027 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_45)   --->   "%mul_ln1393_45 = mul i29 %sext_ln1393_91, i29 %sext_ln1393_90"   --->   Operation 1027 'mul' 'mul_ln1393_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_44, i32 13, i32 28"   --->   Operation 1028 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1029 [1/1] (0.00ns)   --->   "%shl_ln884_44 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_46, i13 0"   --->   Operation 1029 'bitconcatenate' 'shl_ln884_44' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1030 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_45 = add i29 %shl_ln884_44, i29 %mul_ln1393_45"   --->   Operation 1030 'add' 'add_ln1393_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1031 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_46)   --->   "%mul_ln1393_46 = mul i29 %sext_ln1393_93, i29 %sext_ln1393_92"   --->   Operation 1031 'mul' 'mul_ln1393_46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1032 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_47 = load i13 %conv_in_buf_V_addr_47"   --->   Operation 1032 'load' 'conv_in_buf_V_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_50 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln1393_94 = sext i16 %conv_in_buf_V_load_47"   --->   Operation 1033 'sext' 'sext_ln1393_94' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1034 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_47 = load i10 %conv_wt_buf_V_addr_47"   --->   Operation 1034 'load' 'conv_wt_buf_V_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_50 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln1393_95 = sext i16 %conv_wt_buf_V_load_47"   --->   Operation 1035 'sext' 'sext_ln1393_95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1036 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_47)   --->   "%mul_ln1393_47 = mul i29 %sext_ln1393_95, i29 %sext_ln1393_94"   --->   Operation 1036 'mul' 'mul_ln1393_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1037 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load_48 = load i13 %conv_in_buf_V_addr_48"   --->   Operation 1037 'load' 'conv_in_buf_V_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_50 : Operation 1038 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_48 = load i10 %conv_wt_buf_V_addr_48"   --->   Operation 1038 'load' 'conv_wt_buf_V_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 51 <SV = 50> <Delay = 4.30>
ST_51 : Operation 1039 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_45 = add i29 %shl_ln884_44, i29 %mul_ln1393_45"   --->   Operation 1039 'add' 'add_ln1393_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1040 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_46)   --->   "%mul_ln1393_46 = mul i29 %sext_ln1393_93, i29 %sext_ln1393_92"   --->   Operation 1040 'mul' 'mul_ln1393_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_45, i32 13, i32 28"   --->   Operation 1041 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1042 [1/1] (0.00ns)   --->   "%shl_ln884_45 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_47, i13 0"   --->   Operation 1042 'bitconcatenate' 'shl_ln884_45' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1043 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_46 = add i29 %shl_ln884_45, i29 %mul_ln1393_46"   --->   Operation 1043 'add' 'add_ln1393_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1044 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_47)   --->   "%mul_ln1393_47 = mul i29 %sext_ln1393_95, i29 %sext_ln1393_94"   --->   Operation 1044 'mul' 'mul_ln1393_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1045 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load_48 = load i13 %conv_in_buf_V_addr_48"   --->   Operation 1045 'load' 'conv_in_buf_V_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 7176> <RAM>
ST_51 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln1393_96 = sext i16 %conv_in_buf_V_load_48"   --->   Operation 1046 'sext' 'sext_ln1393_96' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1047 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_48 = load i10 %conv_wt_buf_V_addr_48"   --->   Operation 1047 'load' 'conv_wt_buf_V_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_51 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln1393_97 = sext i16 %conv_wt_buf_V_load_48"   --->   Operation 1048 'sext' 'sext_ln1393_97' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1049 [3/3] (1.05ns) (grouped into DSP with root node add_ln1393_48)   --->   "%mul_ln1393_48 = mul i29 %sext_ln1393_97, i29 %sext_ln1393_96"   --->   Operation 1049 'mul' 'mul_ln1393_48' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 4.20>
ST_52 : Operation 1050 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_46 = add i29 %shl_ln884_45, i29 %mul_ln1393_46"   --->   Operation 1050 'add' 'add_ln1393_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1051 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_47)   --->   "%mul_ln1393_47 = mul i29 %sext_ln1393_95, i29 %sext_ln1393_94"   --->   Operation 1051 'mul' 'mul_ln1393_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_46, i32 13, i32 28"   --->   Operation 1052 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1053 [1/1] (0.00ns)   --->   "%shl_ln884_46 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_48, i13 0"   --->   Operation 1053 'bitconcatenate' 'shl_ln884_46' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1054 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_47 = add i29 %shl_ln884_46, i29 %mul_ln1393_47"   --->   Operation 1054 'add' 'add_ln1393_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1055 [2/3] (1.05ns) (grouped into DSP with root node add_ln1393_48)   --->   "%mul_ln1393_48 = mul i29 %sext_ln1393_97, i29 %sext_ln1393_96"   --->   Operation 1055 'mul' 'mul_ln1393_48' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 4.20>
ST_53 : Operation 1056 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_47 = add i29 %shl_ln884_46, i29 %mul_ln1393_47"   --->   Operation 1056 'add' 'add_ln1393_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1057 [1/3] (0.00ns) (grouped into DSP with root node add_ln1393_48)   --->   "%mul_ln1393_48 = mul i29 %sext_ln1393_97, i29 %sext_ln1393_96"   --->   Operation 1057 'mul' 'mul_ln1393_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_47, i32 13, i32 28"   --->   Operation 1058 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1059 [1/1] (0.00ns)   --->   "%shl_ln884_47 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_49, i13 0"   --->   Operation 1059 'bitconcatenate' 'shl_ln884_47' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1060 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_48 = add i29 %shl_ln884_47, i29 %mul_ln1393_48"   --->   Operation 1060 'add' 'add_ln1393_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 3.68>
ST_54 : Operation 1061 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv_7x7.cpp:51]   --->   Operation 1061 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1062 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1393_48 = add i29 %shl_ln884_47, i29 %mul_ln1393_48"   --->   Operation 1062 'add' 'add_ln1393_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_48, i32 13, i32 28"   --->   Operation 1063 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1064 [1/1] (1.58ns)   --->   "%store_ln51 = store i16 %trunc_ln864_s, i16 %conv_i_i96_lcssa_lcssa16_i" [conv_7x7.cpp:51]   --->   Operation 1064 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_54 : Operation 1065 [1/1] (0.00ns)   --->   "%br_ln51 = br void %KERN_I.i" [conv_7x7.cpp:51]   --->   Operation 1065 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.08ns
The critical path consists of the following:
	'alloca' operation ('phi_mul') [20]  (0 ns)
	'load' operation ('phi_mul_load') on local variable 'phi_mul' [58]  (0 ns)
	'add' operation ('add_ln1317') [63]  (1.92 ns)
	'mul' operation ('mul_ln48', conv_7x7.cpp:48) [65]  (4.17 ns)

 <State 2>: 6.99ns
The critical path consists of the following:
	'mul' operation ('mul_ln1319') [234]  (3.74 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr') [237]  (0 ns)
	'load' operation ('conv_wt_buf_V_load') on array 'conv_wt_buf_V' [392]  (3.25 ns)

 <State 3>: 6.08ns
The critical path consists of the following:
	'add' operation ('add_ln1317_8') [88]  (1.92 ns)
	'mul' operation ('mul_ln1317') [90]  (4.17 ns)

 <State 4>: 6.08ns
The critical path consists of the following:
	'add' operation ('add_ln1317_16') [112]  (1.92 ns)
	'mul' operation ('mul_ln1317_1') [114]  (4.17 ns)

 <State 5>: 6.08ns
The critical path consists of the following:
	'add' operation ('add_ln1317_24') [136]  (1.92 ns)
	'mul' operation ('mul_ln1317_2') [138]  (4.17 ns)

 <State 6>: 6.08ns
The critical path consists of the following:
	'add' operation ('add_ln1317_32') [160]  (1.92 ns)
	'mul' operation ('mul_ln1317_3') [162]  (4.17 ns)

 <State 7>: 6.08ns
The critical path consists of the following:
	'add' operation ('add_ln1317_40') [184]  (1.92 ns)
	'mul' operation ('mul_ln1317_4') [186]  (4.17 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'add' operation ('add_ln1317_48') [208]  (1.92 ns)
	'mul' operation ('mul_ln1317_5') [210]  (4.17 ns)

 <State 9>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_7') [256]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_7') [258]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_7') on array 'conv_wt_buf_V' [447]  (3.25 ns)

 <State 10>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_8') [259]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_8') [261]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_8') on array 'conv_wt_buf_V' [455]  (3.25 ns)

 <State 11>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_9') [262]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_9') [264]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_9') on array 'conv_wt_buf_V' [463]  (3.25 ns)

 <State 12>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_10') [265]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_10') [267]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_10') on array 'conv_wt_buf_V' [471]  (3.25 ns)

 <State 13>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_11') [268]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_11') [270]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_11') on array 'conv_wt_buf_V' [479]  (3.25 ns)

 <State 14>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_12') [271]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_12') [273]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_12') on array 'conv_wt_buf_V' [487]  (3.25 ns)

 <State 15>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_13') [274]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_13') [276]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_13') on array 'conv_wt_buf_V' [495]  (3.25 ns)

 <State 16>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_14') [277]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_14') [279]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_14') on array 'conv_wt_buf_V' [503]  (3.25 ns)

 <State 17>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_15') [280]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_15') [282]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_15') on array 'conv_wt_buf_V' [511]  (3.25 ns)

 <State 18>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_16') [283]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_16') [285]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_16') on array 'conv_wt_buf_V' [519]  (3.25 ns)

 <State 19>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_17') [286]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_17') [288]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_17') on array 'conv_wt_buf_V' [527]  (3.25 ns)

 <State 20>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_18') [289]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_18') [291]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_18') on array 'conv_wt_buf_V' [535]  (3.25 ns)

 <State 21>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_19') [292]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_19') [294]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_19') on array 'conv_wt_buf_V' [543]  (3.25 ns)

 <State 22>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_20') [295]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_20') [297]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_20') on array 'conv_wt_buf_V' [551]  (3.25 ns)

 <State 23>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_21') [298]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_21') [300]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_21') on array 'conv_wt_buf_V' [559]  (3.25 ns)

 <State 24>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_22') [301]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_22') [303]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_22') on array 'conv_wt_buf_V' [567]  (3.25 ns)

 <State 25>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_23') [304]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_23') [306]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_23') on array 'conv_wt_buf_V' [575]  (3.25 ns)

 <State 26>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_24') [307]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_24') [309]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_24') on array 'conv_wt_buf_V' [583]  (3.25 ns)

 <State 27>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_25') [310]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_25') [312]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_25') on array 'conv_wt_buf_V' [591]  (3.25 ns)

 <State 28>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_26') [313]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_26') [315]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_26') on array 'conv_wt_buf_V' [599]  (3.25 ns)

 <State 29>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_27') [316]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_27') [318]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_27') on array 'conv_wt_buf_V' [607]  (3.25 ns)

 <State 30>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_28') [319]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_28') [321]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_28') on array 'conv_wt_buf_V' [615]  (3.25 ns)

 <State 31>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_29') [322]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_29') [324]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_29') on array 'conv_wt_buf_V' [623]  (3.25 ns)

 <State 32>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_30') [325]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_30') [327]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_30') on array 'conv_wt_buf_V' [631]  (3.25 ns)

 <State 33>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_31') [328]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_31') [330]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_31') on array 'conv_wt_buf_V' [639]  (3.25 ns)

 <State 34>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_32') [331]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_32') [333]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_32') on array 'conv_wt_buf_V' [647]  (3.25 ns)

 <State 35>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_33') [334]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_33') [336]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_33') on array 'conv_wt_buf_V' [655]  (3.25 ns)

 <State 36>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_34') [337]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_34') [339]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_34') on array 'conv_wt_buf_V' [663]  (3.25 ns)

 <State 37>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_35') [340]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_35') [342]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_35') on array 'conv_wt_buf_V' [671]  (3.25 ns)

 <State 38>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_36') [343]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_36') [345]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_36') on array 'conv_wt_buf_V' [679]  (3.25 ns)

 <State 39>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_37') [346]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_37') [348]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_37') on array 'conv_wt_buf_V' [687]  (3.25 ns)

 <State 40>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_38') [349]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_38') [351]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_38') on array 'conv_wt_buf_V' [695]  (3.25 ns)

 <State 41>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_39') [352]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_39') [354]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_39') on array 'conv_wt_buf_V' [703]  (3.25 ns)

 <State 42>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_40') [355]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_40') [357]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_40') on array 'conv_wt_buf_V' [711]  (3.25 ns)

 <State 43>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_41') [358]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_41') [360]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_41') on array 'conv_wt_buf_V' [719]  (3.25 ns)

 <State 44>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_42') [361]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_42') [363]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_42') on array 'conv_wt_buf_V' [727]  (3.25 ns)

 <State 45>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_43') [364]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_43') [366]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_43') on array 'conv_wt_buf_V' [735]  (3.25 ns)

 <State 46>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_44') [367]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_44') [369]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_44') on array 'conv_wt_buf_V' [743]  (3.25 ns)

 <State 47>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_45') [370]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_45') [372]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_45') on array 'conv_wt_buf_V' [751]  (3.25 ns)

 <State 48>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_46') [373]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_46') [375]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_46') on array 'conv_wt_buf_V' [759]  (3.25 ns)

 <State 49>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_47') [376]  (1.73 ns)
	'getelementptr' operation ('conv_wt_buf_V_addr_47') [378]  (0 ns)
	'load' operation ('conv_wt_buf_V_load_47') on array 'conv_wt_buf_V' [767]  (3.25 ns)

 <State 50>: 4.3ns
The critical path consists of the following:
	'load' operation ('conv_in_buf_V_load_47') on array 'conv_in_buf_V' [765]  (3.25 ns)
	'mul' operation of DSP[772] ('mul_ln1393_47') [769]  (1.05 ns)

 <State 51>: 4.3ns
The critical path consists of the following:
	'load' operation ('conv_in_buf_V_load_48') on array 'conv_in_buf_V' [773]  (3.25 ns)
	'mul' operation of DSP[780] ('mul_ln1393_48') [777]  (1.05 ns)

 <State 52>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[764] ('add_ln1393_46') [764]  (2.1 ns)
	'add' operation of DSP[772] ('add_ln1393_47') [772]  (2.1 ns)

 <State 53>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[772] ('add_ln1393_47') [772]  (2.1 ns)
	'add' operation of DSP[780] ('add_ln1393_48') [780]  (2.1 ns)

 <State 54>: 3.69ns
The critical path consists of the following:
	'add' operation of DSP[780] ('add_ln1393_48') [780]  (2.1 ns)
	'store' operation ('store_ln51', conv_7x7.cpp:51) of variable 'trunc_ln864_s' on local variable 'conv_i_i96_lcssa_lcssa16_i' [783]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
