Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/TopModule_isim_beh.exe -prj C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/TopModule_beh.prj TopModule 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/Register.vhd" into library work
Parsing VHDL file "C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/Data_output.vhd" into library work
Parsing VHDL file "C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/IFetch.vhd" into library work
Parsing VHDL file "C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/IDecode.vhd" into library work
Parsing VHDL file "C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/DMemory.vhd" into library work
Parsing VHDL file "C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/ControlUnit.vhd" into library work
Parsing VHDL file "C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/TopModule.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package datamemory
Compiling package register_file
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity IDecode [idecode_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity ControlUnit [controlunit_default]
Compiling architecture behavioral of entity IFetch [ifetch_default]
Compiling architecture behavioral of entity Dmemory [dmemory_default]
Compiling architecture behavioral of entity topmodule
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable C:/Users/Varun Sharma/Documents/GitHub/AHD-Project-2016/VHDL Code/RC5/TopModule_isim_beh.exe
Fuse Memory Usage: 36876 KB
Fuse CPU Usage: 1015 ms
