#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Sep 27 10:17:06 2023
# Process ID: 10680
# Current directory: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11072 D:\work\shangjian\vivado2021\RCI_Yu_0913_add_inter\vivado_prj\rf_datacapture\rf_datacapture.xpr
# Log file: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/vivado.log
# Journal file: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.xpr
INFO: [Project 1-313] Project file moved from 'C:/work/liuhuan/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 1437.359 ; gain = 241.203
update_compile_order -fileset sources_1
open_bd_design {D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd}
Reading block design file <D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd>...
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - CAM_RSTN
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - HOST_IRQ1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - HOST_IRQ2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - HOST_IRQ3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - HOST_IRQ4
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - IR_vdma
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - PL_RSTN
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_vdma
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_pl_clk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_pl_clk1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_pl_clk0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_200m_200M
Adding component instance block -- xilinx.com:ip:v_demosaic:1.1 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:module_ref:bd_bram_divide:1.0 - bd_bram_divide_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /IR_vdma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /IR_vdma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /axi_vdma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /axi_vdma_0/Data_S2MM.
Successfully read diagram <design_0> from block design file <D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1541.480 ; gain = 29.344
file mkdir D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.srcs/sources_1/new
add_files -norecurse {D:/work/shangjian/axi/example_shangjian/gen_if/jb_mmw_ctrl_if.sv D:/work/shangjian/axi/example_shangjian/gen_rtl/jb_mmw_regs.sv}
close [ open D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.srcs/sources_1/new/mmw_regmap.sv w ]
add_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.srcs/sources_1/new/mmw_regmap.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/work/shangjian/axi/example_shangjian/gen_rtl/jb_mmw_regs.sv] -no_script -reset -force -quiet
remove_files  D:/work/shangjian/axi/example_shangjian/gen_rtl/jb_mmw_regs.sv
add_files -norecurse {D:/work/shangjian/mmw_regs.sv D:/work/shangjian/mmw_axi_slave.sv D:/work/shangjian/mmw_axi4_lite_if.sv D:/work/shangjian/mmw_ctrl_if.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/work/shangjian/mmw_regs.sv] -no_script -reset -force -quiet
remove_files  D:/work/shangjian/mmw_regs.sv
export_ip_user_files -of_objects  [get_files D:/work/shangjian/mmw_axi_slave.sv] -no_script -reset -force -quiet
remove_files  D:/work/shangjian/mmw_axi_slave.sv
add_files -norecurse {D:/work/shangjian/mmw_regs.sv D:/work/shangjian/mmw_axi_slave.sv D:/work/shangjian/mmw_axi4_lite_if.sv D:/work/shangjian/mmw_ctrl_if.sv}
WARNING: [filemgmt 56-12] File 'D:/work/shangjian/mmw_axi4_lite_if.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/work/shangjian/mmw_ctrl_if.sv' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
add_files -norecurse D:/work/shangjian/mmw_axi_regs_if.sv
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs design_0]
Wrote  : <D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ui/bd_1edfe04f.ui> 
export_ip_user_files -of_objects  [get_files D:/work/shangjian/axi/example_shangjian/gen_if/jb_mmw_ctrl_if.sv] -no_script -reset -force -quiet
remove_files  D:/work/shangjian/axi/example_shangjian/gen_if/jb_mmw_ctrl_if.sv
open_bd_design {D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd}
Reading block design file <D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd>...
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - CAM_RSTN
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - HOST_IRQ1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - HOST_IRQ2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - HOST_IRQ3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - HOST_IRQ4
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - IR_vdma
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - PL_RSTN
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_vdma
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_pl_clk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_pl_clk1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_pl_clk0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_200m_200M
Adding component instance block -- xilinx.com:ip:v_demosaic:1.1 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:module_ref:bd_bram_divide:1.0 - bd_bram_divide_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /IR_vdma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /IR_vdma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /axi_vdma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /axi_vdma_0/Data_S2MM.
Successfully read diagram <design_0> from block design file <D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd>
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets BRAM_PORTB_0_1] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M05_AXI] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI
set_property -dict [list CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_intf_pins ps8_0_axi_periph/m05_couplers/auto_ds/M_AXI]] CONFIG.ADDR_WIDTH [get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins ps8_0_axi_periph/m05_couplers/auto_ds/M_AXI]] CONFIG.HAS_REGION [get_property CONFIG.HAS_REGION [get_bd_intf_pins ps8_0_axi_periph/m05_couplers/auto_ds/M_AXI]] CONFIG.NUM_READ_OUTSTANDING [get_property CONFIG.NUM_READ_OUTSTANDING [get_bd_intf_pins ps8_0_axi_periph/m05_couplers/auto_ds/M_AXI]] CONFIG.NUM_WRITE_OUTSTANDING [get_property CONFIG.NUM_WRITE_OUTSTANDING [get_bd_intf_pins ps8_0_axi_periph/m05_couplers/auto_ds/M_AXI]]] [get_bd_intf_ports M05_AXI]
connect_bd_intf_net [get_bd_intf_pins ps8_0_axi_periph/M05_AXI] [get_bd_intf_ports M05_AXI]
endgroup
save_bd_design
Wrote  : <D:\work\shangjian\vivado2021\RCI_Yu_0913_add_inter\design\bd\design_0\design_0.bd> 
Wrote  : <D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ui/bd_1edfe04f.ui> 
generate_target all [get_files  D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </M05_AXI/Reg> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /M05_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /M05_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH'
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_0_smartconnect_0_0: SmartConnect design_0_smartconnect_0_0 is in High-performance Mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /IR_vdma 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_vdma/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_vdma/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m06_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m06_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m07_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M07_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m07_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M07_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M08_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M08_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m09_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M09_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m09_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M09_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m10_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M10_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m10_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M10_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph1/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph1/m01_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph1/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph1/m01_couplers/auto_cc/M_AXI(16)
Wrote  : <D:\work\shangjian\vivado2021\RCI_Yu_0913_add_inter\design\bd\design_0\design_0.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_vdma/xbar/m_axi_bid'(1) to pin: '/axi_vdma/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_vdma/xbar/m_axi_rid'(1) to pin: '/axi_vdma/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/bram/blk_mem_gen_1/addra'(32) to pin: '/bram/BRAM1_PORTA_addr'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/axi_vdma/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/axi_vdma/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/synth/design_0.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_vdma/xbar/m_axi_bid'(1) to pin: '/axi_vdma/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_vdma/xbar/m_axi_rid'(1) to pin: '/axi_vdma/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/bram/blk_mem_gen_1/addra'(32) to pin: '/bram/BRAM1_PORTA_addr'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/axi_vdma/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/axi_vdma/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/sim/design_0.v
VHDL Output written to : D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/hdl/design_0_wrapper.v
Exporting to file d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_smartconnect_0_0/bd_0/hw_handoff/design_0_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_smartconnect_0_0/bd_0/hw_handoff/design_0_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_smartconnect_0_0/bd_0/synth/design_0_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph1/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_us_0/design_0_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_0/design_0_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_pc_0/design_0_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_1/design_0_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_pc_1/design_0_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_2/design_0_auto_ds_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_pc_2/design_0_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_3/design_0_auto_ds_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_pc_3/design_0_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_4/design_0_auto_ds_4_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_pc_4/design_0_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_5/design_0_auto_ds_5_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_6/design_0_auto_ds_6_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_pc_5/design_0_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_7/design_0_auto_ds_7_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m07_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_pc_6/design_0_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_8/design_0_auto_ds_8_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m08_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_pc_7/design_0_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_9/design_0_auto_ds_9_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m09_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_10/design_0_auto_ds_10_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m10_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_pc_8/design_0_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m10_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_cc_0/design_0_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph1/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_ds_11/design_0_auto_ds_11_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph1/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_auto_pc_9/design_0_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph1/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph1/s00_mmu .
Exporting to file D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/hw_handoff/design_0.hwh
Generated Block Design Tcl file D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/hw_handoff/design_0_bd.tcl
Generated Hardware Definition File D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/synth/design_0.hwdef
generate_target: Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 2478.988 ; gain = 302.953
catch { config_ip_cache -export [get_ips -all design_0_smartconnect_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_smartconnect_0_0, cache-ID = f33e2e1c22199bf3; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_v_demosaic_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_v_demosaic_0_0, cache-ID = ba4471ccd51ff372; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_0_xbar_2] }
catch { config_ip_cache -export [get_ips -all design_0_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_us_0, cache-ID = 68da7482e67e42d4; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_0, cache-ID = efe3e842db422e2b; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_pc_0, cache-ID = c9e8e5a42875a8ae; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_1, cache-ID = efe3e842db422e2b; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_pc_1, cache-ID = c9e8e5a42875a8ae; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_2, cache-ID = efe3e842db422e2b; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_pc_2, cache-ID = c9e8e5a42875a8ae; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_3, cache-ID = efe3e842db422e2b; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_pc_3, cache-ID = c9e8e5a42875a8ae; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_4] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_4, cache-ID = efe3e842db422e2b; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_4] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_pc_4, cache-ID = c9e8e5a42875a8ae; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_5] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_5, cache-ID = 9928d124941f01ce; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_6] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_6, cache-ID = efe3e842db422e2b; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_5] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_pc_5, cache-ID = c9e8e5a42875a8ae; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_7] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_7, cache-ID = efe3e842db422e2b; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_6] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_pc_6, cache-ID = c9e8e5a42875a8ae; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_8] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_8, cache-ID = efe3e842db422e2b; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_7] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_pc_7, cache-ID = c9e8e5a42875a8ae; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_9] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_9, cache-ID = 9928d124941f01ce; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_10] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_10, cache-ID = efe3e842db422e2b; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_8] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_pc_8, cache-ID = c9e8e5a42875a8ae; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_cc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_cc_0, cache-ID = 0720e1d7b44f5502; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_11] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_ds_11, cache-ID = efe3e842db422e2b; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_9] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_auto_pc_9, cache-ID = c9e8e5a42875a8ae; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_s00_mmu_0] }
export_ip_user_files -of_objects [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd]
launch_runs design_0_xbar_1_synth_1 design_0_xbar_2_synth_1 design_0_v_demosaic_0_0_synth_1 design_0_s00_mmu_0_synth_1 -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_v_demosaic_0_0, cache-ID = ba4471ccd51ff372; cache size = 1718.711 MB.
[Wed Sep 27 16:42:25 2023] Launched design_0_xbar_1_synth_1, design_0_xbar_2_synth_1, design_0_v_demosaic_0_0_synth_1, design_0_s00_mmu_0_synth_1...
Run output will be captured here:
design_0_xbar_1_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/runme.log
design_0_xbar_2_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/runme.log
design_0_v_demosaic_0_0_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runme.log
design_0_s00_mmu_0_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_s00_mmu_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2513.371 ; gain = 11.094
export_simulation -of_objects [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files/sim_scripts -ip_user_files_dir D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files -ipstatic_source_dir D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/modelsim} {questa=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/questa} {riviera=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/riviera} {activehdl=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_0' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_0_v_demosaic_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_v_demosaic_0_0, cache-ID = ba4471ccd51ff372; cache size = 1718.711 MB.
catch { config_ip_cache -export [get_ips -all design_0_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_0_xbar_2] }
catch { config_ip_cache -export [get_ips -all design_0_s00_mmu_0] }
export_ip_user_files -of_objects [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd]
launch_runs design_0_xbar_1_synth_1 design_0_xbar_2_synth_1 design_0_v_demosaic_0_0_synth_1 design_0_s00_mmu_0_synth_1 -jobs 16
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_v_demosaic_0_0, cache-ID = ba4471ccd51ff372; cache size = 1718.711 MB.
[Wed Sep 27 17:12:43 2023] Launched design_0_xbar_1_synth_1, design_0_xbar_2_synth_1, design_0_v_demosaic_0_0_synth_1, design_0_s00_mmu_0_synth_1...
Run output will be captured here:
design_0_xbar_1_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/runme.log
design_0_xbar_2_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/runme.log
design_0_v_demosaic_0_0_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runme.log
design_0_s00_mmu_0_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_s00_mmu_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files/sim_scripts -ip_user_files_dir D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files -ipstatic_source_dir D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/modelsim} {questa=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/questa} {riviera=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/riviera} {activehdl=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -top
import_files -force -norecurse D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/hdl/design_0_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -top
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run design_0_xbar_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1

launch_runs design_0_xbar_1_synth_1
[Thu Sep 28 10:16:06 2023] Launched design_0_xbar_1_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/runme.log
wait_on_run design_0_xbar_1_synth_1
[Thu Sep 28 10:16:06 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:16:11 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:16:16 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:16:21 2023] Waiting for design_0_xbar_1_synth_1 to finish...

*** Running vivado
    with args -log design_0_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_xbar_1.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_xbar_1.tcl -notrace
Command: synth_design -top design_0_xbar_1 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xczu15eg'. Explanation: The license feature Synthesis could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu15eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:16:18 2023...
[Thu Sep 28 10:16:21 2023] design_0_xbar_1_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_0_xbar_1_synth_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2721.273 ; gain = 0.000
reset_run design_0_xbar_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1

launch_runs design_0_xbar_2_synth_1
[Thu Sep 28 10:16:22 2023] Launched design_0_xbar_2_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/runme.log
wait_on_run design_0_xbar_2_synth_1
[Thu Sep 28 10:16:22 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:16:28 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:16:33 2023] Waiting for design_0_xbar_2_synth_1 to finish...

*** Running vivado
    with args -log design_0_xbar_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_xbar_2.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_xbar_2.tcl -notrace
Command: synth_design -top design_0_xbar_2 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xczu15eg'. Explanation: The license feature Synthesis could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu15eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:16:30 2023...
[Thu Sep 28 10:16:33 2023] design_0_xbar_2_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_0_xbar_2_synth_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2721.273 ; gain = 0.000
wait_on_run design_0_v_demosaic_0_0_synth_1
[Thu Sep 28 10:16:33 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:16:38 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:16:43 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:16:48 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:16:58 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:17:08 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:17:18 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:17:28 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:17:49 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Thu Sep 28 10:18:09 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:18:09 2023] Interrupt received

*** Running vivado
    with args -log design_0_v_demosaic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_v_demosaic_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_v_demosaic_0_0.tcl -notrace

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'shangjian' on host 'desktop-medketv' (Windows NT_amd64 version 6.2) on Wed Sep 27 17:12:54 +0800 2023
INFO: [HLS 200-10] In directory 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1'
Sourcing Tcl script 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project design_0_v_demosaic_0_0 
INFO: [HLS 200-10] Creating and opening project 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0'.
INFO: [HLS 200-1510] Running: set_top v_demosaic 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu15eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu15eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_0_v_demosaic_0_0_ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Analyzing design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' ... 
wait_on_run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:36 . Memory (MB): peak = 2721.273 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

reset_run design_0_xbar_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1

launch_runs design_0_xbar_1_synth_1
[Thu Sep 28 10:18:18 2023] Launched design_0_xbar_1_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/runme.log
wait_on_run design_0_xbar_1_synth_1
[Thu Sep 28 10:18:18 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:18:23 2023] Waiting for design_0_xbar_1_synth_1 to finish...
[Thu Sep 28 10:18:28 2023] Waiting for design_0_xbar_1_synth_1 to finish...

*** Running vivado
    with args -log design_0_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_xbar_1.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_xbar_1.tcl -notrace
Command: synth_design -top design_0_xbar_1 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xczu15eg'. Explanation: The license feature Synthesis could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu15eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:18:25 2023...
[Thu Sep 28 10:18:28 2023] design_0_xbar_1_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_0_xbar_1_synth_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2721.273 ; gain = 0.000
reset_run design_0_xbar_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1

launch_runs design_0_xbar_2_synth_1
[Thu Sep 28 10:18:29 2023] Launched design_0_xbar_2_synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/runme.log
wait_on_run design_0_xbar_2_synth_1
[Thu Sep 28 10:18:29 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:18:34 2023] Waiting for design_0_xbar_2_synth_1 to finish...
[Thu Sep 28 10:18:39 2023] Waiting for design_0_xbar_2_synth_1 to finish...

*** Running vivado
    with args -log design_0_xbar_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_xbar_2.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_xbar_2.tcl -notrace
Command: synth_design -top design_0_xbar_2 -part xczu15eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xczu15eg'. Explanation: The license feature Synthesis could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xczu15eg'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:18:37 2023...
[Thu Sep 28 10:18:39 2023] design_0_xbar_2_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_0_xbar_2_synth_1'
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2721.273 ; gain = 0.000
wait_on_run design_0_v_demosaic_0_0_synth_1
[Thu Sep 28 10:18:40 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:18:45 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:18:50 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:18:55 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:19:05 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:19:15 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:19:25 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:19:35 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
[Thu Sep 28 10:19:56 2023] Waiting for design_0_v_demosaic_0_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Thu Sep 28 10:20:01 2023] Interrupt received

*** Running vivado
    with args -log design_0_v_demosaic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_0_v_demosaic_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_0_v_demosaic_0_0.tcl -notrace

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'shangjian' on host 'desktop-medketv' (Windows NT_amd64 version 6.2) on Wed Sep 27 17:12:54 +0800 2023
INFO: [HLS 200-10] In directory 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1'
Sourcing Tcl script 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project design_0_v_demosaic_0_0 
INFO: [HLS 200-10] Creating and opening project 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0'.
INFO: [HLS 200-1510] Running: set_top v_demosaic 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/design_0_v_demosaic_0_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu15eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu15eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls -I d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src  d:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_0_v_demosaic_0_0_ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Analyzing design file 'd:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/ip/design_0_v_demosaic_0_0/src/v_demosaic.cpp' ... 
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:21 . Memory (MB): peak = 2721.273 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

reset_run design_0_xbar_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1

reset_run design_0_xbar_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1

reset_run design_0_s00_mmu_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_s00_mmu_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/synth_1

launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/ip/fifo/udp_axis_data_fifo/udp_axis_data_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/ip/fifo/udp_buffer_stage1/udp_buffer_stage1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/ip/ddr4_0/ddr4_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/ip/reset/proc_sys_reset_2/proc_sys_reset_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/ip/reset/proc_sys_reset_1/proc_sys_reset_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/ip/fifo/fifo_16X16_1024FULL/fifo_16X16_1024FULL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/ip/IR/mipi_dphy_0/mipi_dphy_0.xci' is already up-to-date
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_0_v_demosaic_0_0, cache-ID = ba4471ccd51ff372; cache size = 1718.711 MB.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.273 ; gain = 0.000
[Thu Sep 28 10:20:51 2023] Launched design_0_xbar_1_synth_1, design_0_xbar_2_synth_1, design_0_v_demosaic_0_0_synth_1, design_0_s00_mmu_0_synth_1...
Run output will be captured here:
design_0_xbar_1_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_1_synth_1/runme.log
design_0_xbar_2_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_xbar_2_synth_1/runme.log
design_0_v_demosaic_0_0_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_v_demosaic_0_0_synth_1/runme.log
design_0_s00_mmu_0_synth_1: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/design_0_s00_mmu_0_synth_1/runme.log
[Thu Sep 28 10:20:51 2023] Launched synth_1...
Run output will be captured here: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2721.273 ; gain = 0.000
reset_run design_0_v_demosaic_0_0_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 10:21:14 2023...
