
---------- Begin Simulation Statistics ----------
final_tick                               554200792800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274365                       # Simulator instruction rate (inst/s)
host_mem_usage                               16974224                       # Number of bytes of host memory used
host_op_rate                                   274361                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.64                       # Real time elapsed on the host
host_tick_rate                              113875930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000028                       # Number of instructions simulated
sim_ops                                       1000028                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000415                       # Number of seconds simulated
sim_ticks                                   415071600                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    23                       # Number of integer alu accesses
system.cpu.num_int_insts                           23                       # number of integer instructions
system.cpu.num_int_register_reads                  28                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            12                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     52.00%     52.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%     92.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      8.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6637                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            299016                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           301074                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.037651                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.037651                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         6254                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           101162                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.258879                       # Inst execution rate
system.switch_cpus.iew.exec_refs               675037                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             129058                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          123810                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        618779                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       152709                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1505765                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        545979                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11333                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1306281                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              1                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           5798                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             1                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1248830                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1293487                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.833486                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1040882                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.246549                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1298116                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1444801                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1069034                       # number of integer regfile writes
system.switch_cpus.ipc                       0.963715                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.963715                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        631968     47.96%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     47.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       554321     42.07%     90.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131329      9.97%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1317618                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              530262                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.402440                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           59824     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         467621     88.19%     99.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          2817      0.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1847880                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4215398                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1293487                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2011445                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1505765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1317618                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       505658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        13194                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       315646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1036710                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.270961                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.236255                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       422241     40.73%     40.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       157637     15.21%     55.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       231775     22.36%     78.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       203797     19.66%     97.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        21260      2.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1036710                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.269805                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       250251                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       104828                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       618779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       152709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         3107588                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1037654                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        33899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        67936                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            7                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       363208                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           363215                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            7                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       363208                       # number of overall hits
system.cpu.dcache.overall_hits::total          363215                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        53456                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53461                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        53456                       # number of overall misses
system.cpu.dcache.overall_misses::total         53461                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    947809983                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    947809983                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    947809983                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    947809983                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           12                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       416664                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       416676                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           12                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       416664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       416676                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.416667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.128295                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.128304                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.416667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.128295                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.128304                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 17730.656671                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17728.998391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 17730.656671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17728.998391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          798                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7949                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             326                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.092308                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.383436                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32935                       # number of writebacks
system.cpu.dcache.writebacks::total             32935                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        20397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        20397                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20397                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        33059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        33059                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33059                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    413046800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    413046800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    413046800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    413046800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.079342                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.079340                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.079342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.079340                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12494.231525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12494.231525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12494.231525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12494.231525                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32935                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       268164                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          268169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        50609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    905918000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    905918000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       318773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       318783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.158762                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.158773                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17900.333933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17898.565614                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        18605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        32004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    392832400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    392832400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.100397                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.100394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12274.478190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12274.478190                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        95044                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95046                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     41891983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41891983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        97891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        97893                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.029083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14714.430277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14714.430277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1792                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1792                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     20214400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20214400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010777                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010777                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19160.568720                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19160.568720                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.505509                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              395607                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32935                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.011750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      553785722000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.045746                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   126.459763                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000357                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.987967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            449739                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           449739                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       231728                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       231728                       # number of overall hits
system.cpu.icache.overall_hits::total          231751                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1218                       # number of overall misses
system.cpu.icache.overall_misses::total          1220                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     13536400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13536400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     13536400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13536400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       232946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       232946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.005229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.005229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005237                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 11113.628900                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11095.409836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 11113.628900                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11095.409836                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          889                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.655172                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          964                       # number of writebacks
system.cpu.icache.writebacks::total               964                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          247                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          247                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          247                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          247                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          971                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          971                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          971                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          971                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     11198800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11198800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     11198800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11198800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.004168                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004168                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.004168                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004168                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 11533.264676                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11533.264676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 11533.264676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11533.264676                       # average overall mshr miss latency
system.cpu.icache.replacements                    964                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       231728                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231751                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1220                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     13536400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13536400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       232946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.005229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 11113.628900                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11095.409836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          247                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          247                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     11198800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11198800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.004168                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004168                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 11533.264676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11533.264676                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             8.991355                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1262                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.309129                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      553785721600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999992                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.991362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.027310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.035122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            233944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           233944                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 553785731200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    415061600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst          961                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        30547                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31508                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          961                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        30547                       # number of overall hits
system.l2.overall_hits::total                   31508                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2512                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2529                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           10                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2512                       # number of overall misses
system.l2.overall_misses::total                  2529                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       770400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    186384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        187154400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       770400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    186384000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       187154400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        33059                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34037                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        33059                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34037                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.010299                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.075985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074301                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.010299                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.075985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074301                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        77040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 74197.452229                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74003.321471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        77040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 74197.452229                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74003.321471                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1992                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 495                       # number of writebacks
system.l2.writebacks::total                       495                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2512                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4870                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       721200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    173565600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    174286800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    160244397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       721200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    173565600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    334531197                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.010299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.075683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.010299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.075683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143080                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        72120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69370.743405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69381.687898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67957.759542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        72120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69370.743405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68692.237577                       # average overall mshr miss latency
system.l2.replacements                           1781                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        24568                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24568                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        24568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         9331                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9331                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         9331                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9331                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2358                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2358                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    160244397                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    160244397                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67957.759542                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67957.759542                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          982                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   982                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          157                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 157                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     11788000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11788000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.137840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.137840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75082.802548                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75082.802548                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     11016800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11016800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.137840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.137840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70170.700637                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70170.700637                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       770400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       770400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.010299                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        77040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        64200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       721200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       721200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.010299                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        72120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        72120                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        29565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    174596000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    174596000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        31920                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.073778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74138.428875                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73981.355932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2345                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2345                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    162548800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    162548800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.073465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073453                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69317.185501                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69317.185501                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    8216                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                8220                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   868                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1585.320448                       # Cycle average of tags in use
system.l2.tags.total_refs                       64807                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33299                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.946215                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              553785729200                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1449.340123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   135.980325                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.353843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.033198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.387041                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           345                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2592                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          957                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.084229                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    104172                       # Number of tag accesses
system.l2.tags.data_accesses                   104172                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      4674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000243710222                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           53                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           53                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14257                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                921                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4849                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        495                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9698                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      990                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    286                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9698                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  990                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           53                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     167.132075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.772558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    403.492448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            45     84.91%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      1.89%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      5.66%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      3.77%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      1.89%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      1.89%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            53                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           53                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.169811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.049524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.163827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               19     35.85%     35.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.89%     37.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     30.19%     67.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.77%     71.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8     15.09%     86.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.89%     88.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      7.55%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      1.89%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      1.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            53                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   18304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  620672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                63360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1495.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    152.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     414824400                       # Total gap between requests
system.mem_ctrls.avgGap                      77624.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       299136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       301952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        61632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 720685298.632814168930                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3083805.300097621512                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 727469670.293028950691                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 148485225.199700474739                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         4674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           20                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         5004                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          990                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    161108434                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       684716                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    156222242                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   8900057948                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     34469.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     34235.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     31219.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8989957.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       299136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       320256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        621568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        63360                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        63360                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         2337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         2502                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4856                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          495                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           495                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       616761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1541903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    720685299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      3083805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    771568086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1497495854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       616761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      3083805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3700566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    152648362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       152648362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    152648362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       616761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1541903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    720685299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      3083805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    771568086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1650144216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 9412                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 963                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           92                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           25                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               159498488                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35313824                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          318015392                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16946.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33788.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8519                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                876                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          977                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   678.452405                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   532.692406                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   363.417336                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            7      0.72%      0.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          163     16.68%     17.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           95      9.72%     27.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           62      6.35%     33.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           51      5.22%     38.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           71      7.27%     45.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           53      5.42%     51.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           51      5.22%     56.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          424     43.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          977                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                602368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              61632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1451.238774                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              148.485225                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                8.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    4846383.360000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2376524.304000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   30491558.496000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  2299645.824000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 34164256.224000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 178580312.064000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 34097395.584000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  286856075.856000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   691.100224                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     74941848                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     13780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    326339752                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    5478520.320000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2704141.440000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   31802027.040000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  2599820.832000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 34164256.224000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 204517287.744000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 12281759.280000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  293547812.880000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   707.222110                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     26076638                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     13780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    375204962                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4699                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          495                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1286                       # Transaction distribution
system.membus.trans_dist::ReadExReq               157                       # Transaction distribution
system.membus.trans_dist::ReadExResp              157                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4699                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        11493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       684928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  684928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4856                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4856    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4856                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            12848476                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44991794                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          154136                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       152038                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         5782                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       144115                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          144107                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.994449                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       498090                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         5777                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       907158                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.102347                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.657311                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       573613     63.23%     63.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        90723     10.00%     73.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        26101      2.88%     76.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         9806      1.08%     77.19% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       206915     22.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       907158                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000003                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000003                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              507832                       # Number of memory references committed
system.switch_cpus.commit.loads                409940                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches              85848                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              914155                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       492171     49.22%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       409940     40.99%     90.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        97892      9.79%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000003                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       206915                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            73137                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        746642                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            135148                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         75980                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           5798                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       125619                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1561088                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         13676                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        23448                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1799113                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              154136                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       144110                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1007182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           11606                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           89                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles          188                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            232951                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1036710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.739632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.812989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           702913     67.80%     67.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1             8286      0.80%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            12483      1.20%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            61608      5.94%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            79230      7.64%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             9757      0.94%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             8528      0.82%     85.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            62695      6.05%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            91210      8.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1036710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.148543                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.733827                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              226125                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          208796                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          54808                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            277                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    415071600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           5798                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           117964                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          609539                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          580                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            163495                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        139329                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1512188                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          6705                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           145                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           9134                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            272                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       127917                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1610377                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             2055705                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1677783                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1072889                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           537361                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              82                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            437052                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2198336                       # The number of ROB reads
system.switch_cpus.rob.writes                 3125972                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000003                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             32897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1286                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1139                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           973                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31925                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2910                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        99062                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                101972                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       247936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8447744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8695680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            4927                       # Total snoops (count)
system.tol2bus.snoopTraffic                     63360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            38964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000539                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  38943     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     21      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              38964                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 554200792800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           81408000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1942399                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66117596                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               557275829200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 394517                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976272                       # Number of bytes of host memory used
host_op_rate                                   394520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    27.88                       # Real time elapsed on the host
host_tick_rate                              110285469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000026                       # Number of instructions simulated
sim_ops                                      11000192                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003075                       # Number of seconds simulated
sim_ticks                                  3075036400                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         52014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3974424                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3982290                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000164                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.768759                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.768759                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    9019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        18093                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1359299                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   753                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.361765                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5190201                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             709801                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          348785                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4818150                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       794285                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11352463                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4480400                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        37711                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10468696                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17946                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           808                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          521                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        12138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          10926870                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10421033                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.756661                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8267938                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.355565                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10431589                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11129947                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8363076                       # number of integer regfile writes
system.switch_cpus.ipc                       1.300797                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.300797                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5280352     50.26%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            2      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            6      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4508469     42.91%     93.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       717571      6.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10506407                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4561790                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.434191                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          493495     10.82%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4048457     88.75%     99.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19838      0.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15068123                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     33341300                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10420989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12703640                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11351698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10506407                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1351529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        88254                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1399687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7678572                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.368276                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.216618                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2749746     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1292508     16.83%     52.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1793597     23.36%     76.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1744179     22.71%     98.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        98542      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7678572                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.366671                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             72                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          130                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           44                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          112                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2012696                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       343439                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4818150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       794285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23073308                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              8                       # number of misc regfile writes
system.switch_cpus.numCycles                  7687591                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      91                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               37                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              23                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       258186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       516451                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            268                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2960478                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2960478                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2960478                       # number of overall hits
system.cpu.dcache.overall_hits::total         2960478                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       464702                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         464702                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       464702                       # number of overall misses
system.cpu.dcache.overall_misses::total        464702                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   6892036314                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6892036314                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   6892036314                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6892036314                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3425180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3425180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3425180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3425180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.135672                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.135672                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.135672                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.135672                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14831.088125                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14831.088125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14831.088125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14831.088125                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2981                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        51437                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               647                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2787                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.607419                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    18.456046                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       257801                       # number of writebacks
system.cpu.dcache.writebacks::total            257801                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       206901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       206901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       206901                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       206901                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       257801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       257801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       257801                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       257801                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3100286375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3100286375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3100286375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3100286375                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.075266                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075266                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.075266                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075266                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12025.889640                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12025.889640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12025.889640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12025.889640                       # average overall mshr miss latency
system.cpu.dcache.replacements                 257801                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2298112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2298112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       446839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        446839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6641766800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6641766800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2744951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2744951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.162786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.162786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14863.892364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14863.892364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       196418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       196418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       250421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       250421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2978720000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2978720000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.091230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.091230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 11894.849074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11894.849074                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       662366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         662366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        17863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    250269514                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    250269514                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       680229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       680229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14010.497341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14010.497341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        10483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    121566375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121566375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16472.408537                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16472.408537                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3218950                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            257929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.479985                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3682981                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3682981                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1368010                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1368010                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1368010                       # number of overall hits
system.cpu.icache.overall_hits::total         1368010                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          574                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            574                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          574                       # number of overall misses
system.cpu.icache.overall_misses::total           574                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     14263198                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14263198                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     14263198                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14263198                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1368584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1368584                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1368584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1368584                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000419                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000419                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000419                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000419                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 24848.777003                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24848.777003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 24848.777003                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24848.777003                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4935                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    82.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          385                       # number of writebacks
system.cpu.icache.writebacks::total               385                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          464                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     11187198                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11187198                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     11187198                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11187198                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000339                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000339                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000339                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000339                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 24110.340517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24110.340517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 24110.340517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24110.340517                       # average overall mshr miss latency
system.cpu.icache.replacements                    385                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1368010                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1368010                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          574                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           574                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     14263198                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14263198                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1368584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1368584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 24848.777003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24848.777003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     11187198                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11187198                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 24110.340517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24110.340517                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            54.291644                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1599936                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3382.528541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.840195                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    53.451449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.208795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.212077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1369048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1369048                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3075036400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst          358                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       240104                       # number of demand (read+write) hits
system.l2.demand_hits::total                   240462                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          358                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       240104                       # number of overall hits
system.l2.overall_hits::total                  240462                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          106                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        17697                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17803                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          106                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        17697                       # number of overall misses
system.l2.overall_misses::total                 17803                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      7886400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1355292000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1363178400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      7886400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1355292000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1363178400                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          464                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       257801                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               258265                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          464                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       257801                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              258265                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.228448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.068646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068933                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.228448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.068646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068933                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        74400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76583.149686                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76570.151098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        74400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76583.149686                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76570.151098                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      9130                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                2738                       # number of writebacks
system.l2.writebacks::total                      2738                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  35                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 35                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        17662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17768                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         9065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        17662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26833                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      7366200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1266847400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1274213600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    594945626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      7366200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1266847400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1869159226                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.228448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.068510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068798                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.228448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.068510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.103897                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69492.452830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71727.290228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71713.957677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65631.067402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69492.452830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71727.290228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69658.973130                       # average overall mshr miss latency
system.l2.replacements                          25449                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        81423                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            81423                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        81423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        81423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       176763                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           176763                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       176763                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       176763                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         9065                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           9065                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    594945626                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    594945626                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65631.067402                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65631.067402                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         6917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6917                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          807                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 807                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     62412800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      62412800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.104480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.104480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77339.281289                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77339.281289                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     57858800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     57858800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.102926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.102926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72778.364780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72778.364780                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      7886400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7886400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.228448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.228448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        74400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        74400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      7366200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7366200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.228448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.228448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69492.452830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69492.452830                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       233187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            233187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        16890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1292879200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1292879200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       250077                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        250077                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.067539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76547.021906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76547.021906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           23                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        16867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1208988600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1208988600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.067447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71677.749452                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71677.749452                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   36538                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               36542                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3262                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3912.921360                       # Cycle average of tags in use
system.l2.tags.total_refs                      510382                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    269908                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.890948                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3775.518174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   137.403186                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.921757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.033546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955303                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          564                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970215                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    783422                       # Number of tag accesses
system.l2.tags.data_accesses                   783422                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     17578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     33849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000821074332                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          307                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          307                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               79197                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5142                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       26565                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2738                       # Number of write requests accepted
system.mem_ctrls.readBursts                     53130                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5476                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1491                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 53130                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5476                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     167.879479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.744067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    418.251553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           264     85.99%     85.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           16      5.21%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           11      3.58%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.98%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            6      1.95%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.65%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.65%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.33%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           307                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.732899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.654294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.739673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              104     33.88%     33.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      2.28%     36.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              153     49.84%     85.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.30%     87.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      6.19%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.98%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      3.26%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.65%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      1.30%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           307                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   95424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3400320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               350464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1105.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3075125200                       # Total gap between requests
system.mem_ctrls.avgGap                     104942.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1124992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        13568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2166336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       348416                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 365846726.237126827240                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4412305.493359363638                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 704491172.852458000183                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 113304675.027586668730                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        17594                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          212                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        35324                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5476                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    593749722                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      6645752                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1198846306                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  74059969314                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33747.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31347.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33938.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13524464.81                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1126016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2260736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3400320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       350464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       350464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         8797                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          106                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        17662                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          26565                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2738                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2738                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    366179730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4412305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    735189996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1105782032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4412305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4412305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    113970683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       113970683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    113970683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    366179730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4412305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    735189996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1219752716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                51639                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5444                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         8761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          233                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               929537742                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             193749528                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1799241780                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18000.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34842.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               42300                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4907                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9877                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   369.971449                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   263.097967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   323.912535                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           51      0.52%      0.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4580     46.37%     46.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1737     17.59%     64.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          764      7.74%     72.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          528      5.35%     77.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          359      3.63%     81.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          246      2.49%     83.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          175      1.77%     85.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1437     14.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9877                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3304896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             348416                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1074.750205                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              113.304675                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    46051177.536000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    22745989.728000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   160830230.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  14520330.048000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 254620400.160002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1244974832.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 318405754.632000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  2062148715.144000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   670.609530                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    703825651                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    102700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2268510749                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    57998566.080000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    28617096.816000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   180943936.992000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  13177174.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 254620400.160002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1453355674.847998                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 143176410.048000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  2131889259.023999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   693.289113                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    305809664                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    102700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2666526736                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25770                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2738                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22711                       # Transaction distribution
system.membus.trans_dist::ReadExReq               795                       # Transaction distribution
system.membus.trans_dist::ReadExResp              795                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          25770                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        78579                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  78579                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3750784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3750784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26565                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26565    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26565                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            91414826                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          246876275                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1592625                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1550388                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        17464                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1031446                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1031031                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.959765                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             228                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            4                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1311906                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        17403                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      7339856                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.362519                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.776669                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      4171771     56.84%     56.84% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       757129     10.32%     67.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       132084      1.80%     68.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       136094      1.85%     70.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2142778     29.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      7339856                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000525                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000691                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4926523                       # Number of memory references committed
system.switch_cpus.commit.loads               4246295                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1322515                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8677735                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            20                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5074160     50.74%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4246295     42.46%     93.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       680228      6.80%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000691                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2142778                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           517482                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       5620583                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            810149                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        712412                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          17946                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       969609                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            63                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11561740                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         67789                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        23099                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12320902                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1592625                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1031259                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               7635966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           36016                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          949                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          169                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          381                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1368598                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      7678572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.605158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.690901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          5191056     67.60%     67.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           260084      3.39%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           170409      2.22%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           350565      4.57%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           466165      6.07%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           105980      1.38%     85.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           264162      3.44%     88.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           268015      3.49%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           602136      7.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      7678572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.207168                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.602700                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1714845                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          571846                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          521                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         114060                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2681                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   3075036400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          17946                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           928825                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         4087389                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         2141                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1093392                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1548879                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11388336                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         35697                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1945                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         564932                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            742                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       971106                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13467691                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16508509                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         12142259                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               64                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      11895803                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1571850                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             104                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            6                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4202777                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 16509207                       # The number of ROB reads
system.switch_cpus.rob.writes                22964132                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999998                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000164                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            250541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        84161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       176763                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22711                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            11687                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7724                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           464                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       250077                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1313                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       773403                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                774716                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       108672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     65997056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               66105728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           37136                       # Total snoops (count)
system.tol2bus.snoopTraffic                    350464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           295401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000907                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 295133     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    268      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             295401                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3075036400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          619678000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            928000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         515602399                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
