module shifterRight(
input clk, reset, clkP,
input [15:0] pipeRight, pipeLeft,
output [15:0] curCol

);

always_ff @(posedge clk) begin
	if(reset) begin
		curCol<= 16'd0;
	end
	if(~clkP)begin 
		else if((pipeRight != 16'd0) & (pipeLeft == 16'd0)) begin
		
		curCol <= pipeRight;
		end
		
		else if((pipeRight == 16'd0) & (pipeLeft != 16'd0)) begin 
			curCol <= 16'd0;
		end
	end

end







endmodule 