## ==============================================================
## Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
## ==============================================================

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Wrote  : </home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Wrote  : </home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Thu Mar 25 13:30:09 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Mar 25 13:30:09 2021] Launched synth_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Thu Mar 25 13:30:09 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 821034
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2080.797 ; gain = 0.000 ; free physical = 4000 ; free virtual = 36518
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-820976-JARVIS/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-820976-JARVIS/realtime/bd_0_hls_inst_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (1#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (2#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2080.797 ; gain = 0.000 ; free physical = 4065 ; free virtual = 36584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2080.797 ; gain = 0.000 ; free physical = 4062 ; free virtual = 36580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2080.797 ; gain = 0.000 ; free physical = 4062 ; free virtual = 36580
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2080.797 ; gain = 0.000 ; free physical = 4055 ; free virtual = 36574
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/my_module.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/my_module.xdc]
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.660 ; gain = 0.000 ; free physical = 3972 ; free virtual = 36489
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2144.660 ; gain = 0.000 ; free physical = 3972 ; free virtual = 36489
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 4047 ; free virtual = 36564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 4047 ; free virtual = 36564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 4049 ; free virtual = 36566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 4048 ; free virtual = 36566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 4042 ; free virtual = 36564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3890 ; free virtual = 36441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3890 ; free virtual = 36441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3888 ; free virtual = 36439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3886 ; free virtual = 36432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3886 ; free virtual = 36432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3886 ; free virtual = 36432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3886 ; free virtual = 36432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3886 ; free virtual = 36432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3886 ; free virtual = 36432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3886 ; free virtual = 36432
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2144.660 ; gain = 0.000 ; free physical = 3941 ; free virtual = 36487
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 3941 ; free virtual = 36487
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.660 ; gain = 0.000 ; free physical = 3934 ; free virtual = 36481
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.660 ; gain = 0.000 ; free physical = 3957 ; free virtual = 36504
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2144.660 ; gain = 64.031 ; free physical = 4090 ; free virtual = 36636
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 13:35:21 2021...
[Thu Mar 25 13:35:24 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:04:29 ; elapsed = 00:05:15 . Memory (MB): peak = 2216.578 ; gain = 0.000 ; free physical = 4741 ; free virtual = 37286
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2216.578 ; gain = 0.000 ; free physical = 4495 ; free virtual = 37054
INFO: [Netlist 29-17] Analyzing 1404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/my_module.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/my_module.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2216.578 ; gain = 0.000 ; free physical = 4343 ; free virtual = 36923
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2216.578 ; gain = 0.000 ; free physical = 4343 ; free virtual = 36923
Running report: report_utilization -file ./report/my_module_utilization_synth.rpt
Contents of report file './report/my_module_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:35:47 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file ./report/my_module_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a100tcsg324-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 17664 |     0 |     63400 | 27.86 |
|   LUT as Logic             | 14934 |     0 |     63400 | 23.56 |
|   LUT as Memory            |  2730 |     0 |     19000 | 14.37 |
|     LUT as Distributed RAM |    16 |     0 |           |       |
|     LUT as Shift Register  |  2714 |     0 |           |       |
| Slice Registers            | 16855 |     0 |    126800 | 13.29 |
|   Register as Flip Flop    | 16855 |     0 |    126800 | 13.29 |
|   Register as Latch        |     0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |    21 |     0 |     31700 |  0.07 |
| F8 Muxes                   |     8 |     0 |     15850 |  0.05 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 51    |          Yes |         Set |            - |
| 16804 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |       135 |  1.11 |
|   RAMB36/FIFO*    |    0 |     0 |       135 |  0.00 |
|   RAMB18          |    3 |     0 |       270 |  1.11 |
|     RAMB18E1 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  182 |     0 |       240 | 75.83 |
|   DSP48E1 only |  182 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       210 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 16804 |        Flop & Latch |
| LUT3     |  7138 |                 LUT |
| LUT6     |  3770 |                 LUT |
| LUT5     |  3051 |                 LUT |
| LUT4     |  2786 |                 LUT |
| SRLC32E  |  2459 |  Distributed Memory |
| LUT2     |  1511 |                 LUT |
| CARRY4   |  1174 |          CarryLogic |
| SRL16E   |   255 |  Distributed Memory |
| LUT1     |   233 |                 LUT |
| DSP48E1  |   182 |    Block Arithmetic |
| FDSE     |    51 |        Flop & Latch |
| MUXF7    |    21 |               MuxFx |
| RAMS64E  |     8 |  Distributed Memory |
| RAMS32   |     8 |  Distributed Memory |
| MUXF8    |     8 |               MuxFx |
| RAMB18E1 |     3 |        Block Memory |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/my_module_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2737.613 ; gain = 521.035 ; free physical = 3780 ; free virtual = 36389
Contents of report file './report/my_module_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:35:59 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./report/my_module_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.761        0.000                      0                46602        0.157        0.000                      0                46602        3.750        0.000                       0                 19665  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.761        0.000                      0                46602        0.157        0.000                      0                46602        3.750        0.000                       0                 19665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.773ns (29.755%)  route 1.825ns (70.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19771, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, unplaced)        1.022     2.473    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.768 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, unplaced)         0.803     3.571    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19771, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U22/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  1.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/and_ln68_reg_1590_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.147ns (47.594%)  route 0.162ns (52.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19771, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/and_ln68_reg_1590_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/and_ln68_reg_1590_reg[0]/Q
                         net (fo=1, unplaced)         0.162     0.719    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/detect_din
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19771, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/clock
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     0.562    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macibs_U126/ModuleCompute_macibs_DSP48_0_U/p/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Mar 25 13:36:08 2021] Launched impl_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.398 ; gain = 64.785 ; free physical = 3586 ; free virtual = 36175
[Thu Mar 25 13:36:08 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2088.512 ; gain = 0.000 ; free physical = 3554 ; free virtual = 36131
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2088.703 ; gain = 0.000 ; free physical = 3270 ; free virtual = 35851
INFO: [Netlist 29-17] Analyzing 1404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2531.699 ; gain = 0.000 ; free physical = 2561 ; free virtual = 35179
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2531.699 ; gain = 449.125 ; free physical = 2561 ; free virtual = 35180
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2652.230 ; gain = 114.594 ; free physical = 2542 ; free virtual = 35165

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e3df9edc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2652.230 ; gain = 0.000 ; free physical = 2543 ; free virtual = 35167

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 39 inverter(s) to 351 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16b6a310c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2751.227 ; gain = 24.012 ; free physical = 2450 ; free virtual = 35115
INFO: [Opt 31-389] Phase Retarget created 1371 cells and removed 1412 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16dd6ba05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2751.227 ; gain = 24.012 ; free physical = 2454 ; free virtual = 35113
INFO: [Opt 31-389] Phase Constant propagation created 332 cells and removed 1090 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f2da375c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2751.227 ; gain = 24.012 ; free physical = 2444 ; free virtual = 35104
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 192 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f2da375c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2751.227 ; gain = 24.012 ; free physical = 2445 ; free virtual = 35104
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f2da375c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2751.227 ; gain = 24.012 ; free physical = 2445 ; free virtual = 35104
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f2da375c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2751.227 ; gain = 24.012 ; free physical = 2450 ; free virtual = 35103
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1371  |            1412  |                                              0  |
|  Constant propagation         |             332  |            1090  |                                              0  |
|  Sweep                        |               0  |             192  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2751.227 ; gain = 0.000 ; free physical = 2452 ; free virtual = 35110
Ending Logic Optimization Task | Checksum: 15b65ecb4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2751.227 ; gain = 24.012 ; free physical = 2452 ; free virtual = 35110

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 11aaf181f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2385 ; free virtual = 35070
Ending Power Optimization Task | Checksum: 11aaf181f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3095.145 ; gain = 343.918 ; free physical = 2413 ; free virtual = 35099

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11aaf181f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2413 ; free virtual = 35099

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2413 ; free virtual = 35099
Ending Netlist Obfuscation Task | Checksum: 1837fa9d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2413 ; free virtual = 35099
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3095.145 ; gain = 557.508 ; free physical = 2413 ; free virtual = 35099
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2345 ; free virtual = 35029
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2331 ; free virtual = 35014
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9651f77c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2341 ; free virtual = 35025
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2341 ; free virtual = 35025

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a2ba70e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2316 ; free virtual = 35004

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1463271da

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2300 ; free virtual = 34988

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1463271da

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2300 ; free virtual = 34988
Phase 1 Placer Initialization | Checksum: 1463271da

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2298 ; free virtual = 34987

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 182370ed8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2260 ; free virtual = 34949

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4280 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 2103 nets or cells. Created 0 new cell, deleted 2103 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/aclken. Replicated 53 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 53 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 53 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2225 ; free virtual = 34938
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2226 ; free virtual = 34939

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           2103  |                  2103  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           53  |              0  |                     1  |           0  |           1  |  00:00:04  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           53  |           2103  |                  2104  |           0  |           3  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 21f3ce6b7

Time (s): cpu = 00:01:20 ; elapsed = 00:00:30 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2217 ; free virtual = 34938
Phase 2.2 Global Placement Core | Checksum: 1e8fa35e2

Time (s): cpu = 00:01:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2243 ; free virtual = 34934
Phase 2 Global Placement | Checksum: 1e8fa35e2

Time (s): cpu = 00:01:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2253 ; free virtual = 34945

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24697f33e

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2258 ; free virtual = 34945

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2402c594f

Time (s): cpu = 00:01:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2253 ; free virtual = 34942

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2567e0e33

Time (s): cpu = 00:01:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2253 ; free virtual = 34942

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c643871d

Time (s): cpu = 00:01:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2253 ; free virtual = 34942

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fc14b4ea

Time (s): cpu = 00:01:43 ; elapsed = 00:00:42 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2200 ; free virtual = 34888

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15b6d4d43

Time (s): cpu = 00:01:44 ; elapsed = 00:00:43 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2199 ; free virtual = 34887

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1608dc838

Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2199 ; free virtual = 34887
Phase 3 Detail Placement | Checksum: 1608dc838

Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2199 ; free virtual = 34887

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e7228928

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.817 | TNS=-4.291 |
Phase 1 Physical Synthesis Initialization | Checksum: 236765f18

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2169 ; free virtual = 34857
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_block_pp0_stage0_110011_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U83/aclken, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/aclken, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bc3ec38b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2168 ; free virtual = 34855
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e7228928

Time (s): cpu = 00:02:03 ; elapsed = 00:00:49 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2169 ; free virtual = 34857
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12f321687

Time (s): cpu = 00:02:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2165 ; free virtual = 34853
Phase 4.1 Post Commit Optimization | Checksum: 12f321687

Time (s): cpu = 00:02:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2165 ; free virtual = 34853

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12f321687

Time (s): cpu = 00:02:09 ; elapsed = 00:00:54 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2162 ; free virtual = 34854

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12f321687

Time (s): cpu = 00:02:09 ; elapsed = 00:00:55 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2161 ; free virtual = 34853

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2162 ; free virtual = 34855
Phase 4.4 Final Placement Cleanup | Checksum: b9858464

Time (s): cpu = 00:02:09 ; elapsed = 00:00:55 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2163 ; free virtual = 34855
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b9858464

Time (s): cpu = 00:02:09 ; elapsed = 00:00:55 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2163 ; free virtual = 34854
Ending Placer Task | Checksum: a2a99e60

Time (s): cpu = 00:02:09 ; elapsed = 00:00:55 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2163 ; free virtual = 34854
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2196 ; free virtual = 34888
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2109 ; free virtual = 34861
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2173 ; free virtual = 34877
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2148 ; free virtual = 34869
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2154 ; free virtual = 34875
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2050 ; free virtual = 34820
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3095.145 ; gain = 0.000 ; free physical = 2127 ; free virtual = 34854
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 88191e38 ConstDB: 0 ShapeSum: 1a908028 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "e_rd_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgbv_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgbv_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: d27b3e87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.199 ; gain = 16.008 ; free physical = 4464 ; free virtual = 37321
Post Restoration Checksum: NetGraph: 162930cb NumContArr: bc520dbc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d27b3e87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.199 ; gain = 16.008 ; free physical = 4473 ; free virtual = 37331

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d27b3e87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.199 ; gain = 16.008 ; free physical = 4448 ; free virtual = 37306

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d27b3e87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3132.199 ; gain = 16.008 ; free physical = 4448 ; free virtual = 37306
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 166a93508

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3158.598 ; gain = 42.406 ; free physical = 4423 ; free virtual = 37279
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.670  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1992183df

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3174.598 ; gain = 58.406 ; free physical = 4429 ; free virtual = 37279

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37502
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37502
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f75f2dd1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4407 ; free virtual = 37270

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2843
 Number of Nodes with overlaps = 349
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.071  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10144694e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4457 ; free virtual = 37305
Phase 4 Rip-up And Reroute | Checksum: 10144694e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4460 ; free virtual = 37305

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10144694e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4460 ; free virtual = 37305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10144694e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4460 ; free virtual = 37305
Phase 5 Delay and Skew Optimization | Checksum: 10144694e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4460 ; free virtual = 37305

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14dd96b50

Time (s): cpu = 00:01:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4461 ; free virtual = 37305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.071  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14dd96b50

Time (s): cpu = 00:01:20 ; elapsed = 00:00:37 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4461 ; free virtual = 37305
Phase 6 Post Hold Fix | Checksum: 14dd96b50

Time (s): cpu = 00:01:20 ; elapsed = 00:00:37 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4461 ; free virtual = 37306

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.78818 %
  Global Horizontal Routing Utilization  = 7.26733 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d88bd91e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:37 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4458 ; free virtual = 37305

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d88bd91e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:37 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4458 ; free virtual = 37304

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ffa0ec4f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4458 ; free virtual = 37306

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.071  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ffa0ec4f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4460 ; free virtual = 37311
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3236.996 ; gain = 120.805 ; free physical = 4510 ; free virtual = 37361

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:41 . Memory (MB): peak = 3236.996 ; gain = 141.852 ; free physical = 4510 ; free virtual = 37361
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3245.000 ; gain = 0.000 ; free physical = 4414 ; free virtual = 37331
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3245.000 ; gain = 8.004 ; free physical = 4483 ; free virtual = 37345
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3336.914 ; gain = 0.000 ; free physical = 4454 ; free virtual = 37320
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3363.430 ; gain = 26.516 ; free physical = 4400 ; free virtual = 37298
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 13:39:21 2021...
[Thu Mar 25 13:39:27 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.92 ; elapsed = 00:03:19 . Memory (MB): peak = 2802.398 ; gain = 0.000 ; free physical = 5984 ; free virtual = 38888
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2844.395 ; gain = 0.000 ; free physical = 5574 ; free virtual = 38522
INFO: [Netlist 29-17] Analyzing 1381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3205.512 ; gain = 28.070 ; free physical = 4974 ; free virtual = 38019
Restored from archive | CPU: 2.280000 secs | Memory: 40.303192 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3205.512 ; gain = 28.070 ; free physical = 4974 ; free virtual = 38019
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.512 ; gain = 0.000 ; free physical = 4996 ; free virtual = 38006
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 451 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances
  SRLC32E => SRL16E: 435 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3205.512 ; gain = 403.113 ; free physical = 4994 ; free virtual = 38003
Running report: report_route_status -file ./report/my_module_status_routed.rpt
Contents of report file './report/my_module_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       51837 :
       # of nets not needing routing.......... :       14333 :
           # of internally routed nets........ :       14293 :
           # of implicitly routed ports....... :          40 :
       # of routable nets..................... :       37504 :
           # of fully routed nets............. :       37504 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/my_module_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/my_module_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:39:45 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing -max_paths 10 -file ./report/my_module_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 1.474ns (15.281%)  route 8.172ns (84.719%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X36Y136        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/Q
                         net (fo=126, routed)         1.433     2.862    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/ap_enable_reg_pp0_iter31
    SLICE_X33Y133        LUT5 (Prop_lut5_I1_O)        0.124     2.986 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/buffer_load_8_27_fu_184[26]_i_3/O
                         net (fo=2, routed)           0.858     3.844    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176_reg[26]_0
    SLICE_X33Y133        LUT6 (Prop_lut6_I2_O)        0.124     3.968 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176[26]_i_1/O
                         net (fo=6, routed)           0.633     4.601    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_27_fu_184_reg[30][26]
    SLICE_X45Y133        LUT6 (Prop_lut6_I2_O)        0.124     4.725 f  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_2/O
                         net (fo=1, routed)           0.811     5.536    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_2_n_8
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.124     5.660 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_1/O
                         net (fo=4, routed)           0.788     6.448    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_sig_allocacmp_buffer_load_19[26]
    SLICE_X47Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.572 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_3/O
                         net (fo=1, routed)           0.837     7.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_3_n_8
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.534 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_1/O
                         net (fo=5, routed)           0.882     8.416    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_11_fu_120_reg[30][26]
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.540 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_5_fu_96[26]_i_1/O
                         net (fo=6, routed)           1.014     9.554    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_enable_reg_pp0_iter7_reg[26]
    SLICE_X62Y94         LUT3 (Prop_lut3_I0_O)        0.150     9.704 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_4_fu_92[26]_i_1/O
                         net (fo=2, routed)           0.915    10.619    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_sig_allocacmp_buffer_load_5[26]
    SLICE_X60Y86         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X60Y86         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X60Y86         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.234    10.655    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.518ns (5.449%)  route 8.989ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.989    10.480    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclken
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X62Y165        FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.518ns (5.449%)  route 8.989ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.989    10.480    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclken
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X62Y165        FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.518ns (5.449%)  route 8.989ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.989    10.480    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclken
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X62Y165        FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.518ns (5.449%)  route 8.989ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.989    10.480    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclken
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X62Y165        FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter29_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_7_reg_1049_pp0_iter34_reg_reg[1]_srl28/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 1.904ns (19.813%)  route 7.706ns (80.187%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X36Y134        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter29_reg/Q
                         net (fo=157, routed)         1.375     2.804    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter29
    SLICE_X40Y129        LUT2 (Prop_lut2_I1_O)        0.150     2.954 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_8_25_fu_176[1]_i_4/O
                         net (fo=1, routed)           0.949     3.903    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176_reg[1]_2
    SLICE_X37Y129        LUT6 (Prop_lut6_I4_O)        0.332     4.235 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176[1]_i_1/O
                         net (fo=6, routed)           0.644     4.880    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_27_fu_184_reg[30][1]
    SLICE_X49Y128        LUT6 (Prop_lut6_I2_O)        0.124     5.004 f  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[1]_i_2/O
                         net (fo=1, routed)           0.716     5.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[1]_i_2_n_8
    SLICE_X48Y120        LUT6 (Prop_lut6_I0_O)        0.124     5.844 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[1]_i_1/O
                         net (fo=4, routed)           0.729     6.573    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_sig_allocacmp_buffer_load_19[1]
    SLICE_X49Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.697 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[1]_i_3/O
                         net (fo=1, routed)           0.991     7.687    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[1]_i_3_n_8
    SLICE_X51Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.811 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[1]_i_1/O
                         net (fo=5, routed)           0.727     8.538    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_11_fu_120_reg[30][1]
    SLICE_X50Y91         LUT5 (Prop_lut5_I2_O)        0.116     8.654 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_7_fu_104[1]_i_1/O
                         net (fo=3, routed)           0.908     9.563    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_8_fu_108_reg[30][1]
    SLICE_X54Y89         LUT3 (Prop_lut3_I0_O)        0.354     9.917 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_6_fu_100[1]_i_1/O
                         net (fo=2, routed)           0.666    10.583    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_sig_allocacmp_buffer_load_7[1]
    SLICE_X58Y89         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_7_reg_1049_pp0_iter34_reg_reg[1]_srl28/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X58Y89         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_7_reg_1049_pp0_iter34_reg_reg[1]_srl28/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.065    10.824    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_7_reg_1049_pp0_iter34_reg_reg[1]_srl28
  -------------------------------------------------------------------
                         required time                         10.824    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 0.518ns (5.474%)  route 8.944ns (94.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.944    10.435    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/aclken
    SLICE_X73Y166        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/aclk
    SLICE_X73Y166        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X73Y166        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_8_4_fu_92_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.474ns (15.710%)  route 7.909ns (84.290%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X36Y136        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/Q
                         net (fo=126, routed)         1.433     2.862    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/ap_enable_reg_pp0_iter31
    SLICE_X33Y133        LUT5 (Prop_lut5_I1_O)        0.124     2.986 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/buffer_load_8_27_fu_184[26]_i_3/O
                         net (fo=2, routed)           0.858     3.844    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176_reg[26]_0
    SLICE_X33Y133        LUT6 (Prop_lut6_I2_O)        0.124     3.968 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176[26]_i_1/O
                         net (fo=6, routed)           0.633     4.601    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_27_fu_184_reg[30][26]
    SLICE_X45Y133        LUT6 (Prop_lut6_I2_O)        0.124     4.725 f  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_2/O
                         net (fo=1, routed)           0.811     5.536    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_2_n_8
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.124     5.660 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_1/O
                         net (fo=4, routed)           0.788     6.448    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_sig_allocacmp_buffer_load_19[26]
    SLICE_X47Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.572 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_3/O
                         net (fo=1, routed)           0.837     7.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_3_n_8
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.534 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_1/O
                         net (fo=5, routed)           0.882     8.416    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_11_fu_120_reg[30][26]
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.540 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_5_fu_96[26]_i_1/O
                         net (fo=6, routed)           1.014     9.554    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_enable_reg_pp0_iter7_reg[26]
    SLICE_X62Y94         LUT3 (Prop_lut3_I0_O)        0.150     9.704 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_4_fu_92[26]_i_1/O
                         net (fo=2, routed)           0.651    10.356    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_sig_allocacmp_buffer_load_5[26]
    SLICE_X63Y93         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_8_4_fu_92_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X63Y93         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_8_4_fu_92_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)       -0.271    10.618    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_8_4_fu_92_reg[26]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 0.518ns (5.491%)  route 8.915ns (94.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.915    10.406    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/aclken
    SLICE_X65Y158        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/aclk
    SLICE_X65Y158        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X65Y158        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/dout_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 0.518ns (5.479%)  route 8.936ns (94.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.936    10.427    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/aclken
    SLICE_X74Y155        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/dout_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/clock
    SLICE_X74Y155        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/dout_r_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X74Y155        FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/dout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  0.293    





Running report: report_utilization -file ./report/my_module_utilization_routed.rpt
Contents of report file './report/my_module_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:39:45 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file ./report/my_module_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100tcsg324-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 15058 |     0 |     63400 | 23.75 |
|   LUT as Logic             | 12447 |     0 |     63400 | 19.63 |
|   LUT as Memory            |  2611 |     0 |     19000 | 13.74 |
|     LUT as Distributed RAM |    16 |     0 |           |       |
|     LUT as Shift Register  |  2595 |     0 |           |       |
| Slice Registers            | 16384 |     0 |    126800 | 12.92 |
|   Register as Flip Flop    | 16384 |     0 |    126800 | 12.92 |
|   Register as Latch        |     0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |    21 |     0 |     31700 |  0.07 |
| F8 Muxes                   |     8 |     0 |     15850 |  0.05 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 51    |          Yes |         Set |            - |
| 16333 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  6301 |     0 |     15850 | 39.75 |
|   SLICEL                                   |  4096 |     0 |           |       |
|   SLICEM                                   |  2205 |     0 |           |       |
| LUT as Logic                               | 12447 |     0 |     63400 | 19.63 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     |  6840 |       |           |       |
|   using O5 and O6                          |  5607 |       |           |       |
| LUT as Memory                              |  2611 |     0 |     19000 | 13.74 |
|   LUT as Distributed RAM                   |    16 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    16 |       |           |       |
|     using O5 and O6                        |     0 |       |           |       |
|   LUT as Shift Register                    |  2595 |     0 |           |       |
|     using O5 output only                   |   437 |       |           |       |
|     using O6 output only                   |  2048 |       |           |       |
|     using O5 and O6                        |   110 |       |           |       |
| Slice Registers                            | 16384 |     0 |    126800 | 12.92 |
|   Register driven from within the Slice    |  7450 |       |           |       |
|   Register driven from outside the Slice   |  8934 |       |           |       |
|     LUT in front of the register is unused |  5812 |       |           |       |
|     LUT in front of the register is used   |  3122 |       |           |       |
| Unique Control Sets                        |   233 |       |     15850 |  1.47 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |       135 |  1.11 |
|   RAMB36/FIFO*    |    0 |     0 |       135 |  0.00 |
|   RAMB18          |    3 |     0 |       270 |  1.11 |
|     RAMB18E1 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  182 |     0 |       240 | 75.83 |
|   DSP48E1 only |  182 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       210 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 16333 |        Flop & Latch |
| LUT3     |  7451 |                 LUT |
| LUT6     |  3486 |                 LUT |
| LUT4     |  3131 |                 LUT |
| LUT5     |  2093 |                 LUT |
| SRLC32E  |  2019 |  Distributed Memory |
| LUT2     |  1722 |                 LUT |
| CARRY4   |  1151 |          CarryLogic |
| SRL16E   |   686 |  Distributed Memory |
| DSP48E1  |   182 |    Block Arithmetic |
| LUT1     |   171 |                 LUT |
| FDSE     |    51 |        Flop & Latch |
| MUXF7    |    21 |               MuxFx |
| RAMS64E  |     8 |  Distributed Memory |
| RAMS32   |     8 |  Distributed Memory |
| MUXF8    |     8 |               MuxFx |
| RAMB18E1 |     3 |        Block Memory |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/my_module_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/my_module_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:39:46 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./report/my_module_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.036        0.000                      0                45781        0.046        0.000                      0                45781        3.750        0.000                       0                 19185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.036        0.000                      0                45781        0.046        0.000                      0                45781        3.750        0.000                       0                 19185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 1.474ns (15.281%)  route 8.172ns (84.719%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X36Y136        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/Q
                         net (fo=126, routed)         1.433     2.862    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/ap_enable_reg_pp0_iter31
    SLICE_X33Y133        LUT5 (Prop_lut5_I1_O)        0.124     2.986 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/buffer_load_8_27_fu_184[26]_i_3/O
                         net (fo=2, routed)           0.858     3.844    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176_reg[26]_0
    SLICE_X33Y133        LUT6 (Prop_lut6_I2_O)        0.124     3.968 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176[26]_i_1/O
                         net (fo=6, routed)           0.633     4.601    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_27_fu_184_reg[30][26]
    SLICE_X45Y133        LUT6 (Prop_lut6_I2_O)        0.124     4.725 f  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_2/O
                         net (fo=1, routed)           0.811     5.536    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_2_n_8
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.124     5.660 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_1/O
                         net (fo=4, routed)           0.788     6.448    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_sig_allocacmp_buffer_load_19[26]
    SLICE_X47Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.572 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_3/O
                         net (fo=1, routed)           0.837     7.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_3_n_8
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.534 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_1/O
                         net (fo=5, routed)           0.882     8.416    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_11_fu_120_reg[30][26]
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.540 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_5_fu_96[26]_i_1/O
                         net (fo=6, routed)           1.014     9.554    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_enable_reg_pp0_iter7_reg[26]
    SLICE_X62Y94         LUT3 (Prop_lut3_I0_O)        0.150     9.704 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_4_fu_92[26]_i_1/O
                         net (fo=2, routed)           0.915    10.619    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_sig_allocacmp_buffer_load_5[26]
    SLICE_X60Y86         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X60Y86         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X60Y86         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.234    10.655    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  0.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X43Y180        FDRE                                         r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y180        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[6]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[6]
    SLICE_X42Y179        SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X42Y179        SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y179        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y77    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macibs_U126/ModuleCompute_macibs_DSP48_0_U/p/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK




HLS: impl run complete: worst setup slack (WNS)=0.036010, worst hold slack (WHS)=0.046418, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  15850 63400 126800 240 270 0 0
HLS EXTRACTION: impl area_current: 6301 15058 16384 182 3 0 2595 0 0 0
HLS EXTRACTION: generated /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/report/vhdl/my_module_export.xml


Implementation tool: Xilinx Vivado v.2020.1
Project:             HLS_RECEIVER_FLOAT
Solution:            solution1
Device target:       xc7a100t-csg324-1
Report date:         Thu Mar 25 13:39:46 CET 2021

#=== Post-Implementation Resource usage ===
SLICE:         6301
LUT:          15058
FF:           16384
DSP:            182
BRAM:             3
SRL:           2595
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.239
CP achieved post-implementation:    9.964
Timing met

HLS EXTRACTION: generated /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/report/vhdl/my_module_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 13:39:46 2021...
