$date
	Sun May 03 19:07:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_file_tb $end
$var wire 8 ! REGOUT2 [7:0] $end
$var wire 8 " REGOUT1 [7:0] $end
$var reg 1 # CLK $end
$var reg 3 $ READREG1 [2:0] $end
$var reg 3 % READREG2 [2:0] $end
$var reg 1 & RESET $end
$var reg 8 ' WRITEDATA [7:0] $end
$var reg 1 ( WRITEENABLE $end
$var reg 3 ) WRITEREG [2:0] $end
$scope module myregfile $end
$var wire 1 # CLK $end
$var wire 8 * IN [7:0] $end
$var wire 3 + INADDRESS [2:0] $end
$var wire 3 , OUT1ADDRESS [2:0] $end
$var wire 3 - OUT2ADDRESS [2:0] $end
$var wire 1 & RESET $end
$var wire 1 ( WRITEENABLE $end
$var reg 8 . OUT1 [7:0] $end
$var reg 8 / OUT2 [7:0] $end
$var integer 32 0 i [31:0] $end
$var integer 32 1 wflag [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
0(
bx '
0&
bx %
bx $
1#
bx "
bx !
$end
#1
b1 0
b100 %
b100 -
b101 $
b101 ,
1&
#3
b1000 0
#5
b0 !
b0 /
b0 "
b0 .
0#
#9
0&
#10
1#
#14
1(
b10100 '
b10100 *
b10 )
b10 +
#15
0#
#20
b1 1
1#
#24
b0 1
0(
#25
b10 $
b10 ,
0#
#27
b10100 "
b10100 .
#30
1#
#34
b1 %
b1 -
1(
b1111 '
b1111 *
b1 )
b1 +
#35
0#
#40
b1 1
1#
#44
b0 1
b110 %
b110 -
0(
#45
0#
#50
1#
#54
1(
b101100 '
b101100 *
b100 )
b100 +
#55
0#
#60
b1 1
1#
#64
b0 1
b1111 !
b1111 /
b101100 "
b101100 .
b1 %
b1 -
b100 $
b100 ,
b1111 '
b1111 *
#65
0#
#70
b1 1
1#
#74
b1 0
b0 1
b1111 "
b1111 .
1&
0(
#75
0#
#76
b1000 0
#78
b0 !
b0 /
b0 "
b0 .
#80
1#
1(
b110010 '
b110010 *
b1 )
b1 +
#85
0#
0&
0(
#90
1#
#95
0#
b10 %
b10 -
b1 $
b1 ,
#100
1#
#105
0#
b1 %
b1 -
1(
b1100 '
b1100 *
#110
b1 1
1#
#114
b0 1
b1100 !
b1100 /
b1100 "
b1100 .
#115
0#
