@@Connector and jumper summary
<title Connector and jumper summary>

Description
\ \ 

<image 980062_Assembly_Letter_Size_Rotated resized_1000w>
* ISOLATED DIGITAL INPUTS CONNECTOR J1 *

<image 980062_J1_50pin_image>
<table>
Name       Notes
=========  ====================================================
o[23..0]   Digital output, ULN2003A open collector<p />Max
            voltage: +30 VDC
isocom     Return common of the open collector output.
isovcc     Tie to all free-wheeling diodes within the ULN2003A
            parts.
</table>



<b>Digital input summary with respect to connector pinout</b>
<table>
BIT NAME   DIRECTION   CONNECTOR PIN POSITION   PHYSICAL I/O TYPE
=========  ==========  =======================  ===============================
o0         r           J1.1 (+), J1.2 (-)       5 to 30V open collector output
o1         r           J1.3 (+), J1.4 (-)       5 to 30V open collector output
o2         r           J1.5 (+), J1.6 (-)       5 to 30V open collector output
o3         r           J1.7 (+), J1.8 (-)       5 to 30V open collector output
o4         r           J1.9 (+), J1.10 (-)      5 to 30V open collector output
o5         r           J1.11 (+), J1.12 (-)     5 to 30V open collector output
o6         r           J1.13 (+), J1.14 (-)     5 to 30V open collector output
o7         r           J1.15 (+), J1.16 (-)     5 to 30V open collector output
o8         r           J1.17 (+), J1.18 (-)     5 to 30V open collector output
o9         r           J1.19 (+), J1.20 (-)     5 to 30V open collector output
o10        r           J1.21 (+), J1.22 (-)     5 to 30V open collector output
o11        r           J1.23 (+), J1.24 (-)     5 to 30V open collector output
o12        r           J1.25 (+), J1.26 (-)     5 to 30V open collector output
o13        r           J1.27 (+), J1.28 (-)     5 to 30V open collector output
o14        r           J1.29 (+), J1.30 (-)     5 to 30V open collector output
o15        r           J1.31 (+), J1.32 (-)     5 to 30V open collector output
o16        r           J1.33 (+), J1.34 (-)     5 to 30V open collector output
o17        r           J1.35 (+), J1.36 (-)     5 to 30V open collector output
o18        r           J1.37 (+), J1.38 (-)     5 to 30V open collector output
o19        r           J1.39 (+), J1.40 (-)     5 to 30V open collector output
o20        r           J1.41 (+), J1.42 (-)     5 to 30V open collector output
o21        r           J1.43 (+), J1.44 (-)     5 to 30V open collector output
o22        r           J1.45 (+), J1.46 (-)     5 to 30V open collector output
o23        r           J1.47 (+), J1.48 (-)     5 to 30V open collector output
</table>
\Note: 'r' is read only.

* ISOLATED DIGITAL INPUTS CONNECTOR J2 *
<image 980062_J2_50pin_image_resized>
<table>
Name        Notes
==========  ====================================================
o[47..24]   Digital output, ULN2003A open collector<p />Max
             voltage: +30 VDC
isocom      Return common of the open collector output.
isovcc      Tie to all free-wheeling diodes within the ULN2003A
             parts.
</table>



<b>Digital input summary with respect to connector pinout</b>
<table>
BIT NAME   DIRECTION   CONNECTOR PIN POSITION   PHYSICAL I/O TYPE
=========  ==========  =======================  ===============================
o24        r           J2.1 (+), J2.2 (-)       5 to 30V open collector output
o25        r           J2.3 (+), J2.4 (-)       5 to 30V open collector output
o26        r           J2.5 (+), J2.6 (-)       5 to 30V open collector output
o27        r           J2.7 (+), J2.8 (-)       5 to 30V open collector output
o28        r           J2.9 (+), J2.10 (-)      5 to 30V open collector output
o29        r           J2.11 (+), J2.12 (-)     5 to 30V open collector output
o30        r           J2.13 (+), J2.14 (-)     5 to 30V open collector output
o31        r           J2.15 (+), J2.16 (-)     5 to 30V open collector output
o32        r           J2.17 (+), J2.18 (-)     5 to 30V open collector output
o33        r           J2.19 (+), J2.20 (-)     5 to 30V open collector output
o34        r           J2.21 (+), J2.22 (-)     5 to 30V open collector output
o35        r           J2.23 (+), J2.24 (-)     5 to 30V open collector output
o36        r           J2.25 (+), J2.26 (-)     5 to 30V open collector output
o37        r           J2.27 (+), J2.28 (-)     5 to 30V open collector output
o38        r           J2.29 (+), J2.30 (-)     5 to 30V open collector output
o39        r           J2.31 (+), J2.32 (-)     5 to 30V open collector output
o40        r           J2.33 (+), J2.34 (-)     5 to 30V open collector output
o41        r           J2.35 (+), J2.36 (-)     5 to 30V open collector output
o42        r           J2.37 (+), J2.38 (-)     5 to 30V open collector output
o43        r           J2.39 (+), J2.40 (-)     5 to 30V open collector output
o44        r           J2.41 (+), J2.42 (-)     5 to 30V open collector output
o45        r           J2.43 (+), J2.44 (-)     5 to 30V open collector output
o46        r           J2.45 (+), J2.46 (-)     5 to 30V open collector output
o47        r           J2.47 (+), J2.48 (-)     5 to 30V open collector output
</table>



\---------- TODO - BEGIN ----------

* TEST CONNECTOR J3 *
<image 980061_J3_14pin_image>
* Definition of terms *
EEPROM Electrical Erasable Programmable Read Only Memory

FRAM Ferroelectric Random Access Memory





The purpose of this connector is to provide alternate serial
interfaces to the outside world primarily for development and
testing purposes.
<table>
Name                       Notes
=========================  -------------------------------------------
SPI_POS7VIN__NC            Nothing connected to this pin.<p />Future
                            designs may provide +7V to +12V output
                            for purposes of biasing A/D voltage
                            references or analog front-ends.
POS_3.3V_OUT               3.3V output delivered via on-board 3.3V
                            regulator.<p />This is a low power output
                            intended to drive external SPI devices
                            under test.
COM                        common or ground or 0 volts.
SPI_SCK__GPIO4             SPI clock or General Purpose I/O.<p />The
                            GPIO functionality is available only by
                            future FPGA logic.
SPI_MISO__GPIO5            SPI Master In Slave Out Data or General
                            Purpose I/O.<p />The GPIO functionality
                            is available only by future FPGA logic.
SPI_nCS0__GPIO6            R50 installed then SPI_nCS0--\>fram_ncs,
                            meaning the chip select is forwarded to
                            the FRAM chip select.<p />SPI Chip Select
                            channel 0.<p />The GPIO functionality is
                            available only by future FPGA logic.
SPI_MOSI__GPIO7            SPI Master Out Slave In Data or General
                            Purpose I/O.<p />The GPIO functionality
                            is available only by future FPGA logic.
EE_SDA__S_TMS_GPIO1        If R58 is installed then this line
                            becomes wired. It is shared with S_TMS
                            line.<p />EE_SDA is intended as the I2C
                            SDA line for an EEPROM located on remote
                            board for identification purposes.<p />The
                            GPIO functionality is available only by
                            future FPGA logic.
EE_POS_5V_OUT              \+5V directly from STDbus.<p />Intended
                            to supply power to an EEPROM on remote
                            board and/or other external circuitry.
EE_SCL__S_TCK__GPIO3       If R56 is installed then this line
                            becomes wired to the connector. It is
                            shared with S_TCK signal.<p />EE_SCL is
                            intended as the I2C SCL line for an
                            EEPROM located on remote board for
                            identification purposes.<p />The GPIO
                            functionality is available only by future
                            FPGA logic.
EE_COM                     common or ground
SPI_nWP__SPI_nCS1__GPIO8   R52 installed then SPI_nCS1 --\>
                            fram_ncs. Meaning this line used for FRAM
                            chip select.<p />R55 installed then nWP
                            \--\> fram_nwp. Meaning this line used
                            for FRAM write protection.<p />The GPIO
                            functionality is available only by future
                            FPGA logic.
</table>

* JTAG CONNECTOR J4 *
<image 980061_J4_12pin_image>

The "H_" prefix signals are the hardwired JTAG interface
lines used primarily to program the FPGA.

The "S_" prefix signals are the soft JTAG interface intended
as a soft JTAG interface for purposes of test.

If soft JTAG signals are not used, then those lines can serve
as spare GPIO. The intent of these GPIO are for purposes of
test and development.

<table>
Name            Notes
==============  ==================================================
COM             common or ground or 0V
POS_3.3V_OUT    \+3.3V Used to power JTAG I/O portion (typically)
H_TCK           Hard JTAG clock.
H_TDI           Hard JTAG data in
H_TMS           Hard JTAG test mode select
H_TDO           Hard JTAG data.
S_TDIO__GPIO0   Soft JTAG data input.<p />The GPIO functionality
                 is available only by future FPGA logic.
S_TMS__GPIO1    Soft JTAG test mode select.<p />The GPIO
                 functionality is available only by future FPGA
                 logic..
S_TDI__GPIO2    Soft JTAG data input<p />The GPIO functionality
                 is available only by future FPGA logic.
S_TCK__GPIO3    Soft JTAG clock<p />The GPIO functionality is
                 available only by future FPGA logic..
</table>
