* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Jul 16 2019 20:09:09

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : pid_side.state_RNIL5IFZ0Z_0
T_17_4_wire_logic_cluster/lc_4/out
T_16_4_sp4_h_l_0
T_15_0_span4_vert_37
T_11_0_span4_horz_r_2
T_12_0_lc_trk_g1_6
T_12_0_wire_gbuf/in

End 

Net : reset_system_g
T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_4_glb2local_3
T_17_4_lc_trk_g0_7
T_17_4_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_29_glb2local_0
T_20_29_lc_trk_g0_4
T_20_29_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_28_glb2local_1
T_9_28_lc_trk_g0_5
T_9_28_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_glb2local_0
T_5_11_lc_trk_g0_4
T_5_11_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_18_glb2local_2
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_13_glb2local_3
T_12_13_lc_trk_g0_7
T_12_13_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_glb2local_1
T_7_12_lc_trk_g0_5
T_7_12_wire_logic_cluster/lc_6/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_15_glb2local_3
T_8_15_lc_trk_g0_7
T_8_15_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_glb2local_1
T_7_12_lc_trk_g0_5
T_7_12_input_2_3
T_7_12_wire_logic_cluster/lc_3/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_16_glb2local_0
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_glb2local_1
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_12_glb2local_0
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_30_glb2local_3
T_12_30_lc_trk_g0_7
T_12_30_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_13_glb2local_1
T_18_13_lc_trk_g0_5
T_18_13_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_glb2local_1
T_7_12_lc_trk_g0_5
T_7_12_input_2_5
T_7_12_wire_logic_cluster/lc_5/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_glb2local_1
T_8_11_lc_trk_g0_5
T_8_11_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_8_glb2local_0
T_10_8_lc_trk_g0_4
T_10_8_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_7_glb2local_0
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_glb2local_1
T_5_6_lc_trk_g0_5
T_5_6_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_5_glb2local_3
T_15_5_lc_trk_g0_7
T_15_5_wire_logic_cluster/lc_4/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_glb2local_3
T_16_7_lc_trk_g0_7
T_16_7_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_13_glb2local_2
T_15_13_lc_trk_g0_6
T_15_13_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_8_glb2local_0
T_10_8_lc_trk_g0_4
T_10_8_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_17_glb2local_1
T_5_17_lc_trk_g0_5
T_5_17_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_glb2local_3
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_glb2local_1
T_7_12_lc_trk_g0_5
T_7_12_wire_logic_cluster/lc_4/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_17_glb2local_2
T_7_17_lc_trk_g0_6
T_7_17_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_18_glb2local_2
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_glb2local_1
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_glb2local_1
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_glb2local_3
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_18_glb2local_0
T_9_18_lc_trk_g0_4
T_9_18_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_17_glb2local_2
T_7_17_lc_trk_g0_6
T_7_17_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_5_glb2local_3
T_8_5_lc_trk_g0_7
T_8_5_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_12_glb2local_3
T_9_12_lc_trk_g0_7
T_9_12_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_18_glb2local_2
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_glb2local_3
T_3_19_lc_trk_g0_7
T_3_19_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_glb2local_0
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_glb2local_1
T_5_8_lc_trk_g0_5
T_5_8_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_8_glb2local_0
T_10_8_lc_trk_g0_4
T_10_8_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_glb2local_3
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_7_glb2local_0
T_10_7_lc_trk_g0_4
T_10_7_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_glb2local_1
T_5_6_lc_trk_g0_5
T_5_6_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_7_glb2local_0
T_10_7_lc_trk_g0_4
T_10_7_wire_logic_cluster/lc_2/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_glb2local_1
T_5_6_lc_trk_g0_5
T_5_6_wire_logic_cluster/lc_3/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_glb2local_2
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_6/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_glb2local_2
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_glb2local_1
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_6_glb2local_2
T_16_6_lc_trk_g0_6
T_16_6_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_7_glb2local_2
T_15_7_lc_trk_g0_6
T_15_7_wire_logic_cluster/lc_0/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_glb2local_0
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_7/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_6_glb2local_1
T_14_6_lc_trk_g0_5
T_14_6_wire_logic_cluster/lc_6/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_6_glb2local_0
T_15_6_lc_trk_g0_4
T_15_6_wire_logic_cluster/lc_1/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_8_glb2local_1
T_14_8_lc_trk_g0_5
T_14_8_wire_logic_cluster/lc_4/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_7_glb2local_2
T_15_7_lc_trk_g0_6
T_15_7_input_2_2
T_15_7_wire_logic_cluster/lc_2/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_glb2local_0
T_8_7_lc_trk_g0_4
T_8_7_input_2_4
T_8_7_wire_logic_cluster/lc_4/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_6_glb2local_0
T_15_6_lc_trk_g0_4
T_15_6_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_glb2local_1
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_glb2local_1
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_glb2local_1
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_7_glb2local_0
T_10_7_lc_trk_g0_4
T_10_7_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_glb2local_1
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_glb2local_2
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_glb2local_3
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_7_glb2local_0
T_10_7_lc_trk_g0_4
T_10_7_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_glb2local_3
T_5_5_lc_trk_g0_7
T_5_5_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_6_glb2local_2
T_16_6_lc_trk_g0_6
T_16_6_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_6_glb2local_2
T_16_6_lc_trk_g0_6
T_16_6_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_7_glb2local_2
T_15_7_lc_trk_g0_6
T_15_7_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_8_glb2local_2
T_14_8_lc_trk_g0_6
T_14_8_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_3_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_5_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_6_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_7_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_8_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_20_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_5/s_r

End 

Net : reset_system
T_7_1_wire_logic_cluster/lc_6/out
T_6_0_lc_trk_g1_6
T_6_0_wire_gbuf/in

T_7_1_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_7_15_sp4_v_t_37
T_8_15_sp4_h_l_0
T_10_15_lc_trk_g3_5
T_10_15_wire_logic_cluster/lc_6/in_0

T_7_1_wire_logic_cluster/lc_6/out
T_6_1_sp12_h_l_0
T_5_1_sp12_v_t_23
T_5_7_sp4_v_t_39
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_6/in_3

T_7_1_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_7_15_sp4_v_t_37
T_8_19_sp4_h_l_6
T_12_19_sp4_h_l_9
T_15_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_0/in_3

T_7_1_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_7_15_sp4_v_t_37
T_8_15_sp4_h_l_0
T_12_15_sp4_h_l_0
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_1/in_3

T_7_1_wire_logic_cluster/lc_6/out
T_6_1_sp12_h_l_0
T_5_1_sp12_v_t_23
T_5_7_sp4_v_t_39
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_2/in_3

T_7_1_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_7_15_sp4_v_t_37
T_8_19_sp4_h_l_6
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_0/in_3

T_7_1_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_7_15_sp4_v_t_37
T_4_19_sp4_h_l_5
T_3_19_lc_trk_g1_5
T_3_19_wire_logic_cluster/lc_1/in_1

T_7_1_wire_logic_cluster/lc_6/out
T_6_1_sp12_h_l_0
T_11_1_sp4_h_l_7
T_14_1_sp4_v_t_42
T_13_3_lc_trk_g1_7
T_13_3_wire_logic_cluster/lc_1/in_1

T_7_1_wire_logic_cluster/lc_6/out
T_6_1_sp12_h_l_0
T_5_1_sp12_v_t_23
T_5_13_sp12_v_t_23
T_5_13_sp4_v_t_45
T_6_17_sp4_h_l_8
T_10_17_sp4_h_l_8
T_13_17_sp4_v_t_36
T_13_18_lc_trk_g2_4
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

T_7_1_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_7_15_sp4_v_t_37
T_8_15_sp4_h_l_0
T_12_15_sp4_h_l_0
T_15_11_sp4_v_t_43
T_12_15_sp4_h_l_6
T_14_15_lc_trk_g2_3
T_14_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.N_1352_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_glb2local_3
T_21_14_lc_trk_g0_7
T_21_14_wire_logic_cluster/lc_2/in_3

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_17_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_18_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_15_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_15_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_16_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

End 

Net : pid_side.N_478_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_11_glb2local_1
T_17_11_lc_trk_g0_5
T_17_11_wire_logic_cluster/lc_4/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_21_14_glb2local_1
T_21_14_lc_trk_g0_5
T_21_14_wire_logic_cluster/lc_2/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_13_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_14_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_18_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_15_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_19_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_19_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_19_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_19_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_17_wire_logic_cluster/lc_0/cen

End 

Net : pid_side.N_478_0
T_21_14_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_41
T_22_14_sp4_h_l_10
T_18_14_sp4_h_l_1
T_17_10_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_1/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_41
T_22_14_sp4_h_l_10
T_18_14_sp4_h_l_1
T_17_14_sp4_v_t_42
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_2/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_41
T_22_14_sp4_h_l_10
T_18_14_sp4_h_l_1
T_17_14_sp4_v_t_42
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_2/cen

T_21_14_wire_logic_cluster/lc_2/out
T_19_14_sp4_h_l_1
T_18_10_sp4_v_t_43
T_18_14_sp4_v_t_39
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_41
T_22_14_sp4_h_l_10
T_21_14_sp4_v_t_47
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_41
T_22_14_sp4_h_l_10
T_21_14_sp4_v_t_47
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

T_21_14_wire_logic_cluster/lc_2/out
T_19_14_sp4_h_l_1
T_18_10_sp4_v_t_43
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_7/cen

T_21_14_wire_logic_cluster/lc_2/out
T_19_14_sp4_h_l_1
T_18_10_sp4_v_t_43
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_7/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_14_sp4_v_t_44
T_23_16_lc_trk_g0_2
T_23_16_wire_logic_cluster/lc_7/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_14_sp4_v_t_44
T_23_16_lc_trk_g0_2
T_23_16_wire_logic_cluster/lc_7/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_41
T_22_14_sp4_h_l_10
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_41
T_22_14_sp4_h_l_10
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_10_sp4_v_t_41
T_22_14_sp4_h_l_10
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_4/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_4/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_4/cen

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_4/cen

T_21_14_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_1/cen

T_21_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g0_2
T_22_14_wire_logic_cluster/lc_1/cen

T_21_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g0_2
T_22_14_wire_logic_cluster/lc_1/cen

T_21_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g0_2
T_22_14_wire_logic_cluster/lc_1/cen

T_21_14_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_0/cen

T_21_14_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_0/cen

End 

Net : pid_side.state_RNIIIOOZ0Z_0
T_17_11_wire_logic_cluster/lc_4/out
T_17_3_sp12_v_t_23
T_17_15_sp12_v_t_23
T_6_27_sp12_h_l_0
T_13_27_sp4_h_l_9
T_12_27_sp4_v_t_38
T_12_31_lc_trk_g0_3
T_12_31_wire_gbuf/in

End 

Net : N_580_g
T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_glb2local_3
T_17_11_lc_trk_g0_7
T_17_11_wire_logic_cluster/lc_4/in_1

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_17_glb2local_0
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_7/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_4_glb2local_0
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_5/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_19_glb2local_3
T_8_19_lc_trk_g0_7
T_8_19_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_12_glb2local_3
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_glb2local_3
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_1/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_glb2local_3
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_3/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_glb2local_3
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_5/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_23_glb2local_0
T_2_23_lc_trk_g0_4
T_2_23_wire_logic_cluster/lc_4/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_8_glb2local_3
T_1_8_lc_trk_g0_7
T_1_8_wire_logic_cluster/lc_1/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_8_glb2local_3
T_1_8_lc_trk_g0_7
T_1_8_wire_logic_cluster/lc_3/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_8_glb2local_3
T_1_8_lc_trk_g0_7
T_1_8_wire_logic_cluster/lc_5/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_8_glb2local_3
T_1_8_lc_trk_g0_7
T_1_8_wire_logic_cluster/lc_7/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_5_glb2local_3
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_1/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_5_glb2local_3
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_5/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_5_glb2local_3
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_7/in_0

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_22_glb2local_3
T_21_22_lc_trk_g0_7
T_21_22_wire_logic_cluster/lc_4/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_21_glb2local_0
T_22_21_lc_trk_g0_4
T_22_21_wire_logic_cluster/lc_3/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_glb2local_3
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_glb2local_3
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_2/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_glb2local_3
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_4/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_glb2local_3
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_19_glb2local_0
T_23_19_lc_trk_g0_4
T_23_19_wire_logic_cluster/lc_7/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_23_glb2local_3
T_7_23_lc_trk_g0_7
T_7_23_wire_logic_cluster/lc_4/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_23_glb2local_3
T_7_23_lc_trk_g0_7
T_7_23_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_24_glb2local_0
T_2_24_lc_trk_g0_4
T_2_24_wire_logic_cluster/lc_1/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_glb2local_3
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_4/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_glb2local_3
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_glb2local_3
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_2/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_glb2local_3
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_23_glb2local_0
T_2_23_lc_trk_g0_4
T_2_23_wire_logic_cluster/lc_5/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_22_glb2local_0
T_2_22_lc_trk_g0_4
T_2_22_wire_logic_cluster/lc_7/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_21_glb2local_3
T_2_21_lc_trk_g0_7
T_2_21_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_6_glb2local_3
T_17_6_lc_trk_g0_7
T_17_6_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_7_glb2local_3
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_2/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_8_glb2local_3
T_1_8_lc_trk_g0_7
T_1_8_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_8_glb2local_3
T_1_8_lc_trk_g0_7
T_1_8_wire_logic_cluster/lc_2/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_8_glb2local_3
T_1_8_lc_trk_g0_7
T_1_8_wire_logic_cluster/lc_4/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_8_glb2local_3
T_1_8_lc_trk_g0_7
T_1_8_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_6_glb2local_3
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_0/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_6_glb2local_3
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_6/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_5_glb2local_3
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_4/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_2_5_glb2local_3
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_2/in_3

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_24_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_18_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_19_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_21_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_13_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_3_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_23_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_20_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_22_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_14_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_16_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_15_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_12_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_11_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_10_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_4_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_9_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_7_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_4_wire_logic_cluster/lc_5/s_r

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_1_4_wire_logic_cluster/lc_5/s_r

End 

Net : GB_BUFFER_reset_system_g_THRU_CO
T_20_29_wire_logic_cluster/lc_7/out
T_20_29_sp4_h_l_3
T_19_29_sp4_v_t_38
T_19_31_lc_trk_g0_3
T_19_31_wire_gbuf/in

End 

Net : pid_side.stateZ0Z_0
T_17_12_wire_logic_cluster/lc_7/out
T_17_7_sp12_v_t_22
T_17_0_span12_vert_13
T_17_4_lc_trk_g3_6
T_17_4_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_47
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_7/in_3

T_17_12_wire_logic_cluster/lc_7/out
T_17_7_sp12_v_t_22
T_17_14_sp4_v_t_38
T_14_18_sp4_h_l_8
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_7/out
T_17_7_sp12_v_t_22
T_17_14_sp4_v_t_38
T_14_18_sp4_h_l_8
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_47
T_18_12_lc_trk_g2_7
T_18_12_input_2_5
T_18_12_wire_logic_cluster/lc_5/in_2

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_7/in_3

T_17_12_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g2_7
T_18_11_wire_logic_cluster/lc_0/in_3

End 

Net : drone_H_disp_side_3
T_8_23_wire_logic_cluster/lc_7/out
T_7_23_lc_trk_g3_7
T_7_23_wire_logic_cluster/lc_7/in_3

T_8_23_wire_logic_cluster/lc_7/out
T_8_23_lc_trk_g1_7
T_8_23_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_axbZ0Z_3
T_7_23_wire_logic_cluster/lc_7/out
T_7_23_sp4_h_l_3
T_11_23_sp4_h_l_3
T_15_23_sp4_h_l_6
T_18_19_sp4_v_t_43
T_19_19_sp4_h_l_6
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.O_2_23
T_25_12_wire_mult/mult/O_23
T_25_9_sp4_v_t_38
T_24_10_lc_trk_g2_6
T_24_10_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_cry_10
T_18_20_wire_logic_cluster/lc_6/cout
T_18_20_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_15
T_18_20_wire_logic_cluster/lc_7/out
T_18_20_sp4_h_l_3
T_22_20_sp4_h_l_11
T_25_16_sp4_v_t_46
T_25_12_sp4_v_t_46
T_25_12_sp4_h_r_11
T_25_12_lc_trk_g1_3
T_25_12_wire_mult/mult/A_15

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_sp4_h_l_3
T_22_20_sp4_h_l_11
T_25_16_sp4_v_t_46
T_25_17_lc_trk_g2_6
T_25_17_wire_mult/mult/A_15

T_18_20_wire_logic_cluster/lc_7/out
T_16_20_sp4_h_l_11
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_sp4_h_l_3
T_17_20_sp4_v_t_44
T_16_24_lc_trk_g2_1
T_16_24_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_1/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_sp4_h_l_3
T_17_20_sp4_v_t_44
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_sp4_h_l_3
T_17_20_sp4_v_t_44
T_16_24_lc_trk_g2_1
T_16_24_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_16_20_sp4_h_l_11
T_15_20_sp4_v_t_46
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_sp4_h_l_3
T_17_20_sp4_v_t_44
T_16_24_lc_trk_g2_1
T_16_24_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_16_20_sp4_h_l_11
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_sp4_h_l_3
T_17_20_sp4_v_t_44
T_16_24_lc_trk_g2_1
T_16_24_wire_logic_cluster/lc_5/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_16_20_sp4_h_l_11
T_15_20_sp4_v_t_46
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_5/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_16_20_sp4_h_l_11
T_15_20_sp4_v_t_46
T_15_21_lc_trk_g3_6
T_15_21_wire_logic_cluster/lc_5/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_16_20_sp4_h_l_11
T_15_20_sp4_v_t_46
T_14_22_lc_trk_g0_0
T_14_22_wire_logic_cluster/lc_7/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_16_20_sp4_h_l_11
T_15_20_sp4_v_t_46
T_14_21_lc_trk_g3_6
T_14_21_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g0_7
T_17_21_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g0_7
T_17_21_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_16_20_sp4_h_l_11
T_15_20_sp4_v_t_46
T_15_24_sp4_v_t_39
T_14_25_lc_trk_g2_7
T_14_25_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_sp4_h_l_3
T_17_20_sp4_v_t_44
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g1_7
T_18_21_wire_logic_cluster/lc_5/in_3

End 

Net : drone_H_disp_side_1
T_4_19_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g2_5
T_4_19_wire_logic_cluster/lc_6/in_3

T_4_19_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g2_5
T_4_19_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_axbZ0Z_1
T_4_19_wire_logic_cluster/lc_6/out
T_4_19_sp4_h_l_1
T_8_19_sp4_h_l_1
T_12_19_sp4_h_l_1
T_16_19_sp4_h_l_4
T_18_19_lc_trk_g2_1
T_18_19_input_2_1
T_18_19_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.O_2_24
T_25_13_wire_mult/lc_0/out
T_25_9_sp4_v_t_37
T_24_10_lc_trk_g2_5
T_24_10_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.O_1_24
T_25_18_wire_mult/mult/O_24
T_25_14_sp4_v_t_37
T_22_14_sp4_h_l_6
T_24_14_lc_trk_g3_3
T_24_14_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_cry_9
T_18_20_wire_logic_cluster/lc_5/cout
T_18_20_wire_logic_cluster/lc_6/in_3

Net : pid_side.error_14
T_18_20_wire_logic_cluster/lc_6/out
T_18_20_sp4_h_l_1
T_22_20_sp4_h_l_9
T_25_16_sp4_v_t_44
T_25_12_sp4_v_t_44
T_25_12_sp4_h_r_2
T_25_12_lc_trk_g1_2
T_25_12_wire_mult/lc_6/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_sp4_h_l_1
T_22_20_sp4_h_l_9
T_25_16_sp4_v_t_44
T_25_17_lc_trk_g3_4
T_25_17_wire_mult/lc_6/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_sp4_h_l_1
T_17_20_sp4_v_t_36
T_16_24_lc_trk_g1_1
T_16_24_wire_logic_cluster/lc_3/in_3

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_sp4_h_l_1
T_14_20_sp4_h_l_1
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_1/in_3

T_18_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g2_6
T_17_20_wire_logic_cluster/lc_1/in_3

T_18_20_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g1_6
T_18_21_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_sp4_h_l_1
T_17_20_sp4_v_t_36
T_16_24_lc_trk_g1_1
T_16_24_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.O_1_21
T_25_17_wire_mult/lc_5/out
T_25_13_sp4_v_t_47
T_24_15_lc_trk_g2_2
T_24_15_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.O_2_19
T_25_12_wire_mult/mult/O_19
T_25_9_sp4_v_t_46
T_24_10_lc_trk_g3_6
T_24_10_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.O_2_16
T_25_12_wire_mult/lc_0/out
T_25_8_sp4_v_t_37
T_24_10_lc_trk_g0_0
T_24_10_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_13
T_18_20_wire_logic_cluster/lc_5/out
T_18_20_sp12_h_l_1
T_22_20_sp4_h_l_4
T_25_16_sp4_v_t_41
T_25_17_lc_trk_g3_1
T_25_17_wire_mult/lc_5/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_46
T_20_16_sp4_h_l_11
T_23_12_sp4_v_t_40
T_24_12_sp4_h_l_10
T_25_12_lc_trk_g2_2
T_25_12_wire_mult/lc_5/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_sp12_h_l_1
T_17_20_lc_trk_g1_1
T_17_20_input_2_6
T_17_20_wire_logic_cluster/lc_6/in_2

T_18_20_wire_logic_cluster/lc_5/out
T_17_20_sp4_h_l_2
T_16_20_sp4_v_t_45
T_16_24_lc_trk_g0_0
T_16_24_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_16_20_sp4_h_l_7
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g1_5
T_17_21_wire_logic_cluster/lc_1/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_cry_8
T_18_20_wire_logic_cluster/lc_4/cout
T_18_20_wire_logic_cluster/lc_5/in_3

Net : front_command_7
T_7_20_wire_logic_cluster/lc_7/out
T_7_20_sp4_h_l_3
T_6_16_sp4_v_t_38
T_3_16_sp4_h_l_3
T_4_16_lc_trk_g3_3
T_4_16_wire_logic_cluster/lc_7/in_1

T_7_20_wire_logic_cluster/lc_7/out
T_7_20_sp4_h_l_3
T_10_16_sp4_v_t_44
T_11_16_sp4_h_l_9
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_axb_8_l_ofx_0
T_4_16_wire_logic_cluster/lc_7/out
T_2_16_sp12_h_l_1
T_13_16_sp12_v_t_22
T_13_21_sp4_v_t_40
T_12_24_lc_trk_g3_0
T_12_24_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_15
T_12_24_wire_logic_cluster/lc_7/out
T_12_21_sp4_v_t_38
T_13_25_sp4_h_l_9
T_17_25_sp4_h_l_0
T_21_25_sp4_h_l_3
T_25_25_sp4_h_l_11
T_25_25_lc_trk_g0_6
T_25_25_wire_mult/mult/A_15

T_12_24_wire_logic_cluster/lc_7/out
T_12_21_sp4_v_t_38
T_9_21_sp4_h_l_9
T_5_21_sp4_h_l_0
T_4_17_sp4_v_t_37
T_1_17_sp4_h_l_6
T_0_17_lc_trk_g0_6
T_0_17_wire_mult/mult/A_15

T_12_24_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g2_7
T_11_23_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_6
T_10_24_lc_trk_g0_6
T_10_24_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_6
T_10_20_sp4_v_t_46
T_10_22_lc_trk_g2_3
T_10_22_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_7/out
T_12_24_sp4_h_l_3
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_6
T_10_20_sp4_v_t_46
T_10_22_lc_trk_g2_3
T_10_22_wire_logic_cluster/lc_5/in_0

T_12_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_6
T_10_24_lc_trk_g0_6
T_10_24_wire_logic_cluster/lc_2/in_0

T_12_24_wire_logic_cluster/lc_7/out
T_12_24_sp4_h_l_3
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_4/in_3

T_12_24_wire_logic_cluster/lc_7/out
T_12_24_sp4_h_l_3
T_15_24_sp4_v_t_45
T_14_25_lc_trk_g3_5
T_14_25_wire_logic_cluster/lc_2/in_0

T_12_24_wire_logic_cluster/lc_7/out
T_12_24_sp4_h_l_3
T_15_24_sp4_v_t_45
T_14_26_lc_trk_g0_3
T_14_26_wire_logic_cluster/lc_4/in_3

T_12_24_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g3_7
T_11_23_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_7/out
T_12_23_sp4_v_t_46
T_12_26_lc_trk_g1_6
T_12_26_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_6
T_10_20_sp4_v_t_46
T_10_23_lc_trk_g0_6
T_10_23_wire_logic_cluster/lc_7/in_3

T_12_24_wire_logic_cluster/lc_7/out
T_12_23_sp4_v_t_46
T_12_26_lc_trk_g1_6
T_12_26_wire_logic_cluster/lc_2/in_3

T_12_24_wire_logic_cluster/lc_7/out
T_12_24_sp4_h_l_3
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_3/in_0

T_12_24_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g2_7
T_11_23_wire_logic_cluster/lc_4/in_3

T_12_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_6
T_10_24_sp4_v_t_37
T_10_25_lc_trk_g3_5
T_10_25_input_2_2
T_10_25_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_6
T_10_20_sp4_v_t_46
T_10_22_lc_trk_g2_3
T_10_22_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_cry_10
T_12_24_wire_logic_cluster/lc_6/cout
T_12_24_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.O_24
T_25_26_wire_mult/mult/O_24
T_25_22_sp4_v_t_37
T_25_18_sp4_v_t_38
T_24_22_lc_trk_g1_3
T_24_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.O_2_22
T_25_12_wire_mult/lc_6/out
T_24_11_lc_trk_g2_6
T_24_11_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_cry_7
T_18_20_wire_logic_cluster/lc_3/cout
T_18_20_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_12
T_18_20_wire_logic_cluster/lc_4/out
T_19_20_sp12_h_l_0
T_22_20_sp4_h_l_5
T_25_20_sp4_h_r_1
T_25_16_sp4_v_t_43
T_25_17_lc_trk_g2_3
T_25_17_wire_mult/mult/A_12

T_18_20_wire_logic_cluster/lc_4/out
T_18_12_sp12_v_t_23
T_19_12_sp12_h_l_0
T_25_12_lc_trk_g0_7
T_25_12_wire_mult/mult/A_12

T_18_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_8
T_15_20_sp4_h_l_8
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_3/in_3

T_18_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g3_4
T_17_20_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_40
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.O_2_20
T_25_12_wire_mult/lc_4/out
T_24_11_lc_trk_g3_4
T_24_11_wire_logic_cluster/lc_2/in_3

End 

Net : drone_H_disp_front_1
T_8_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g1_1
T_9_23_wire_logic_cluster/lc_5/in_3

T_8_23_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g3_1
T_8_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_axbZ0Z_1
T_9_23_wire_logic_cluster/lc_5/out
T_10_23_sp4_h_l_10
T_12_23_lc_trk_g3_7
T_12_23_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.O_2_21
T_25_12_wire_mult/mult/O_21
T_24_11_lc_trk_g2_5
T_24_11_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.O_3_24
T_0_8_wire_mult/mult/O_24
T_1_5_sp4_v_t_41
T_1_6_lc_trk_g2_1
T_1_6_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_15
T_1_18_wire_logic_cluster/lc_7/out
T_1_15_sp4_v_t_38
T_1_11_sp4_v_t_38
T_1_7_sp4_v_t_43
T_0_7_sp4_h_l_24
T_0_7_lc_trk_g3_5
T_0_7_wire_mult/mult/A_15

T_1_18_wire_logic_cluster/lc_7/out
T_1_17_sp4_v_t_46
T_1_21_sp4_v_t_42
T_0_25_lc_trk_g1_7
T_0_25_wire_mult/mult/A_15

T_1_18_wire_logic_cluster/lc_7/out
T_1_15_sp4_v_t_38
T_1_11_sp4_v_t_38
T_0_12_lc_trk_g2_6
T_0_12_wire_mult/mult/A_15

End 

Net : pid_alt.error_cry_14
T_1_18_wire_logic_cluster/lc_6/cout
T_1_18_wire_logic_cluster/lc_7/in_3

End 

Net : drone_altitude_1
T_4_19_wire_logic_cluster/lc_2/out
T_4_19_lc_trk_g0_2
T_4_19_wire_logic_cluster/lc_3/in_3

T_4_19_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_41
T_3_17_lc_trk_g1_4
T_3_17_input_2_1
T_3_17_wire_logic_cluster/lc_1/in_2

T_4_19_wire_logic_cluster/lc_2/out
T_4_19_lc_trk_g0_2
T_4_19_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_axbZ0Z_1
T_4_19_wire_logic_cluster/lc_3/out
T_2_19_sp4_h_l_3
T_0_19_sp4_h_l_35
T_1_15_sp4_v_t_46
T_1_17_lc_trk_g3_3
T_1_17_wire_logic_cluster/lc_1/in_1

End 

Net : drone_H_disp_front_3
T_8_23_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g0_3
T_9_23_wire_logic_cluster/lc_6/in_3

T_8_23_wire_logic_cluster/lc_3/out
T_8_23_lc_trk_g1_3
T_8_23_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_axbZ0Z_3
T_9_23_wire_logic_cluster/lc_6/out
T_8_23_sp12_h_l_0
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_3/in_1

End 

Net : drone_altitude_7
T_13_22_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_2/in_3

T_13_22_wire_logic_cluster/lc_1/out
T_13_19_sp12_v_t_22
T_2_19_sp12_h_l_1
T_4_19_sp4_h_l_2
T_3_15_sp4_v_t_39
T_3_17_lc_trk_g2_2
T_3_17_wire_logic_cluster/lc_7/in_1

T_13_22_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_1/in_0

End 

Net : drone_altitude_i_7
T_13_22_wire_logic_cluster/lc_2/out
T_13_20_sp12_v_t_23
T_2_20_sp12_h_l_0
T_1_8_sp12_v_t_23
T_1_17_lc_trk_g3_7
T_1_17_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.O_1_19
T_25_17_wire_mult/mult/O_19
T_25_14_sp4_v_t_46
T_22_14_sp4_h_l_5
T_24_14_lc_trk_g3_0
T_24_14_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_axb_0
T_18_19_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_input_2_0
T_18_19_wire_logic_cluster/lc_0/in_2

End 

Net : dron_frame_decoder_1_source_H_disp_side_fast_0
T_18_22_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_47
T_18_19_lc_trk_g2_7
T_18_19_wire_logic_cluster/lc_0/in_3

T_18_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g1_5
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.O_2_18
T_25_12_wire_mult/lc_2/out
T_25_8_sp4_v_t_41
T_24_10_lc_trk_g0_4
T_24_10_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.O_2_17
T_25_12_wire_mult/lc_1/out
T_25_9_sp4_v_t_42
T_24_10_lc_trk_g3_2
T_24_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.O_0_24
T_0_18_wire_mult/lc_0/out
T_1_14_sp4_v_t_36
T_1_15_lc_trk_g2_4
T_1_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.O_1_20
T_25_17_wire_mult/mult/O_20
T_25_13_sp4_v_t_45
T_24_14_lc_trk_g3_5
T_24_14_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1_source_H_disp_front_fast_0
T_12_22_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g0_5
T_12_23_wire_logic_cluster/lc_0/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g1_5
T_12_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_axb_0
T_12_23_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g3_0
T_12_23_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.O_23
T_25_25_wire_mult/lc_7/out
T_25_22_sp4_v_t_38
T_22_22_sp4_h_l_3
T_24_22_lc_trk_g3_6
T_24_22_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_axbZ0Z_7
T_12_16_wire_logic_cluster/lc_4/out
T_12_8_sp12_v_t_23
T_12_20_sp12_v_t_23
T_12_24_lc_trk_g2_0
T_12_24_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.O_4_24
T_0_13_wire_mult/lc_0/out
T_0_9_sp4_v_t_37
T_1_9_sp4_h_l_5
T_1_9_lc_trk_g1_0
T_1_9_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.O_5_24
T_0_26_wire_mult/lc_0/out
T_0_22_sp4_v_t_37
T_1_22_sp4_h_l_5
T_1_22_lc_trk_g1_0
T_1_22_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.O_22
T_25_25_wire_mult/lc_6/out
T_25_22_sp4_v_t_36
T_22_22_sp4_h_l_1
T_24_22_lc_trk_g2_4
T_24_22_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.O_20
T_25_25_wire_mult/lc_4/out
T_25_21_sp4_v_t_45
T_24_22_lc_trk_g3_5
T_24_22_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.un1_pid_prereg_0_cry_29
T_11_18_wire_logic_cluster/lc_6/cout
T_11_18_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_d_regZ0Z_11
T_20_20_wire_logic_cluster/lc_3/out
T_20_17_sp4_v_t_46
T_17_17_sp4_h_l_5
T_13_17_sp4_h_l_5
T_9_17_sp4_h_l_8
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_7/in_0

T_20_20_wire_logic_cluster/lc_3/out
T_20_17_sp4_v_t_46
T_17_17_sp4_h_l_5
T_13_17_sp4_h_l_5
T_12_17_sp4_v_t_40
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_3/in_0

T_20_20_wire_logic_cluster/lc_3/out
T_20_17_sp4_v_t_46
T_17_17_sp4_h_l_5
T_13_17_sp4_h_l_5
T_9_17_sp4_h_l_8
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.un1_pid_prereg_135_0
T_9_17_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_39
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g2_7
T_10_16_wire_logic_cluster/lc_3/in_0

T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_4/in_3

T_9_17_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g0_7
T_9_16_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.un1_pid_prereg_167_0
T_10_16_wire_logic_cluster/lc_4/out
T_9_16_sp4_h_l_0
T_12_16_sp4_v_t_40
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_p_reg_esr_RNIQTN5DZ0Z_13
T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_p_reg_esr_RNI5HTGGZ0Z_13
T_12_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_pid_prereg_167_0_1
T_10_15_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_8
T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_17_20_sp4_v_t_40
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g3_3
T_17_22_input_2_2
T_17_22_wire_logic_cluster/lc_2/in_2

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_1
T_25_16_sp4_v_t_36
T_25_12_sp4_v_t_36
T_25_12_sp4_h_r_1
T_25_12_lc_trk_g0_1
T_25_12_wire_mult/mult/A_8

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_8
T_25_16_sp4_v_t_39
T_25_17_lc_trk_g2_7
T_25_17_wire_mult/mult/A_8

T_18_20_wire_logic_cluster/lc_0/out
T_18_16_sp12_v_t_23
T_18_25_lc_trk_g2_7
T_18_25_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_17_20_sp4_v_t_40
T_18_24_sp4_h_l_5
T_18_24_lc_trk_g1_0
T_18_24_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_1/in_1

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_14_20_sp4_h_l_5
T_16_20_lc_trk_g2_0
T_16_20_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_18_20_0_
T_18_20_wire_logic_cluster/carry_in_mux/cout
T_18_20_wire_logic_cluster/lc_0/in_3

Net : pid_side.N_25_0
T_16_23_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g2_6
T_16_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_28_1
T_16_23_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g0_5
T_16_22_wire_logic_cluster/lc_7/in_0

T_16_23_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g0_5
T_16_22_wire_logic_cluster/lc_6/in_3

T_16_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g2_5
T_16_23_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_i_reg_esr_RNO_3Z0Z_24
T_16_22_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g0_7
T_16_23_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_i_reg_esr_RNO_1Z0Z_24
T_16_23_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g2_4
T_15_23_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.O_0_23
T_0_17_wire_mult/lc_7/out
T_1_14_sp4_v_t_39
T_1_15_lc_trk_g2_7
T_1_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.O_3_21
T_0_7_wire_mult/lc_5/out
T_1_3_sp4_v_t_46
T_1_4_lc_trk_g3_6
T_1_4_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.O_1_23
T_25_17_wire_mult/lc_7/out
T_24_16_lc_trk_g2_7
T_24_16_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.O_1_22
T_25_17_wire_mult/lc_6/out
T_24_16_lc_trk_g2_6
T_24_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_28
T_11_18_wire_logic_cluster/lc_5/cout
T_11_18_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_cry_9
T_12_24_wire_logic_cluster/lc_5/cout
T_12_24_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_14
T_12_24_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_36
T_13_25_sp4_h_l_7
T_17_25_sp4_h_l_3
T_21_25_sp4_h_l_11
T_25_25_sp4_h_l_7
T_25_25_lc_trk_g1_2
T_25_25_wire_mult/lc_6/in_1

T_12_24_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_36
T_9_21_sp4_h_l_7
T_5_21_sp4_h_l_10
T_4_17_sp4_v_t_38
T_1_17_sp4_h_l_3
T_0_17_lc_trk_g0_3
T_0_17_wire_mult/lc_6/in_1

T_12_24_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_36
T_13_25_sp4_h_l_7
T_14_25_lc_trk_g3_7
T_14_25_wire_logic_cluster/lc_3/in_3

T_12_24_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g3_6
T_11_23_wire_logic_cluster/lc_2/in_3

T_12_24_wire_logic_cluster/lc_6/out
T_11_24_sp4_h_l_4
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_1/in_3

T_12_24_wire_logic_cluster/lc_6/out
T_11_24_sp4_h_l_4
T_10_20_sp4_v_t_41
T_10_22_lc_trk_g3_4
T_10_22_wire_logic_cluster/lc_4/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_front_4
T_8_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_1/in_3

T_8_23_wire_logic_cluster/lc_5/out
T_8_23_lc_trk_g1_5
T_8_23_wire_logic_cluster/lc_5/in_3

End 

Net : drone_H_disp_front_i_4
T_9_23_wire_logic_cluster/lc_1/out
T_10_23_sp4_h_l_2
T_12_23_lc_trk_g2_7
T_12_23_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_4
T_12_23_wire_logic_cluster/lc_4/out
T_12_22_sp4_v_t_40
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_7/in_3

T_12_23_wire_logic_cluster/lc_4/out
T_13_23_sp12_h_l_0
T_1_23_sp12_h_l_0
T_0_11_sp12_v_t_23
T_0_17_lc_trk_g3_4
T_0_17_wire_mult/lc_4/in_3

T_12_23_wire_logic_cluster/lc_4/out
T_13_23_sp12_h_l_0
T_24_23_sp12_v_t_23
T_24_25_sp4_v_t_43
T_25_25_sp4_h_l_6
T_25_25_lc_trk_g0_3
T_25_25_wire_mult/lc_4/in_3

T_12_23_wire_logic_cluster/lc_4/out
T_11_23_sp4_h_l_0
T_10_23_lc_trk_g1_0
T_10_23_wire_logic_cluster/lc_4/in_3

T_12_23_wire_logic_cluster/lc_4/out
T_12_22_sp4_v_t_40
T_11_25_lc_trk_g3_0
T_11_25_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_4/out
T_12_22_sp4_v_t_40
T_12_25_lc_trk_g1_0
T_12_25_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_cry_3
T_12_23_wire_logic_cluster/lc_3/cout
T_12_23_wire_logic_cluster/lc_4/in_3

Net : pid_front.N_30_1
T_12_26_wire_logic_cluster/lc_7/out
T_12_25_sp4_v_t_46
T_9_25_sp4_h_l_5
T_10_25_lc_trk_g2_5
T_10_25_wire_logic_cluster/lc_1/in_0

T_12_26_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g2_7
T_12_26_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_15_0
T_10_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_2
T_13_25_lc_trk_g3_7
T_13_25_wire_logic_cluster/lc_7/in_3

T_10_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_2
T_15_25_sp4_h_l_10
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_3/in_3

T_10_25_wire_logic_cluster/lc_1/out
T_10_25_lc_trk_g3_1
T_10_25_wire_logic_cluster/lc_5/in_3

T_10_25_wire_logic_cluster/lc_1/out
T_10_25_lc_trk_g3_1
T_10_25_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.m8_2_03_3_i_0
T_14_22_wire_logic_cluster/lc_0/out
T_14_18_sp12_v_t_23
T_14_24_lc_trk_g2_4
T_14_24_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_60_0
T_13_25_wire_logic_cluster/lc_7/out
T_13_22_sp4_v_t_38
T_14_22_sp4_h_l_8
T_14_22_lc_trk_g0_5
T_14_22_wire_logic_cluster/lc_0/in_3

T_13_25_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_7/in_3

End 

Net : drone_H_disp_front_2
T_12_22_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g2_6
T_12_22_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g2_6
T_12_22_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_axbZ0Z_2
T_12_22_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g0_7
T_12_23_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.O_2_15
T_25_11_wire_mult/lc_7/out
T_25_10_sp4_v_t_46
T_25_14_sp4_v_t_39
T_24_16_lc_trk_g1_2
T_24_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.O_19
T_25_25_wire_mult/lc_3/out
T_25_21_sp4_v_t_43
T_22_21_sp4_h_l_6
T_24_21_lc_trk_g3_3
T_24_21_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_3_19
T_0_7_wire_mult/mult/O_19
T_1_4_sp4_v_t_47
T_1_5_lc_trk_g3_7
T_1_5_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_i_reg_esr_RNO_2Z0Z_24
T_16_22_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g1_6
T_16_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_cry_13
T_1_18_wire_logic_cluster/lc_5/cout
T_1_18_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_14
T_1_18_wire_logic_cluster/lc_6/out
T_1_15_sp4_v_t_36
T_1_11_sp4_v_t_44
T_1_7_sp4_v_t_40
T_0_7_sp4_h_l_29
T_0_7_lc_trk_g3_0
T_0_7_wire_mult/lc_6/in_1

T_1_18_wire_logic_cluster/lc_6/out
T_1_17_sp4_v_t_44
T_1_21_sp4_v_t_37
T_0_25_lc_trk_g1_0
T_0_25_wire_mult/lc_6/in_1

T_1_18_wire_logic_cluster/lc_6/out
T_1_15_sp4_v_t_36
T_1_11_sp4_v_t_44
T_0_12_lc_trk_g3_4
T_0_12_wire_mult/lc_6/in_1

End 

Net : drone_H_disp_front_11
T_5_16_wire_logic_cluster/lc_2/out
T_6_16_sp4_h_l_4
T_10_16_sp4_h_l_7
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_4/in_3

T_5_16_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g2_2
T_4_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.O_1_18
T_25_17_wire_mult/lc_2/out
T_25_13_sp4_v_t_41
T_24_14_lc_trk_g3_1
T_24_14_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_3_23
T_0_7_wire_mult/lc_7/out
T_1_6_lc_trk_g2_7
T_1_6_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.O_1_17
T_25_17_wire_mult/lc_1/out
T_25_13_sp4_v_t_39
T_24_14_lc_trk_g2_7
T_24_14_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.O_21
T_25_25_wire_mult/lc_5/out
T_25_21_sp4_v_t_47
T_24_22_lc_trk_g3_7
T_24_22_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_front_9
T_7_16_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g3_2
T_8_15_wire_logic_cluster/lc_6/in_3

End 

Net : drone_H_disp_front_i_9
T_8_15_wire_logic_cluster/lc_6/out
T_8_14_sp4_v_t_44
T_8_18_sp4_v_t_37
T_9_22_sp4_h_l_6
T_12_22_sp4_v_t_43
T_12_24_lc_trk_g2_6
T_12_24_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.O_3_22
T_0_7_wire_mult/mult/O_22
T_1_6_lc_trk_g2_6
T_1_6_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_27
T_11_18_wire_logic_cluster/lc_4/cout
T_11_18_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_cry_2
T_12_23_wire_logic_cluster/lc_2/cout
T_12_23_wire_logic_cluster/lc_3/in_3

Net : pid_front.error_3
T_12_23_wire_logic_cluster/lc_3/out
T_12_22_sp4_v_t_38
T_12_26_lc_trk_g1_3
T_12_26_wire_logic_cluster/lc_7/in_1

T_12_23_wire_logic_cluster/lc_3/out
T_10_23_sp4_h_l_3
T_14_23_sp4_h_l_11
T_18_23_sp4_h_l_7
T_22_23_sp4_h_l_3
T_25_23_sp4_v_t_38
T_25_25_lc_trk_g3_3
T_25_25_wire_mult/lc_3/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_10_23_sp4_h_l_3
T_6_23_sp4_h_l_3
T_2_23_sp4_h_l_6
T_1_19_sp4_v_t_43
T_1_15_sp4_v_t_39
T_0_17_lc_trk_g0_2
T_0_17_wire_mult/lc_3/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_22_sp4_v_t_38
T_11_25_lc_trk_g2_6
T_11_25_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g3_3
T_11_22_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_10_23_sp4_h_l_3
T_10_23_lc_trk_g1_6
T_10_23_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_3/out
T_12_22_sp4_v_t_38
T_12_25_lc_trk_g0_6
T_12_25_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_3_20
T_0_7_wire_mult/lc_4/out
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_7/in_3

End 

Net : drone_H_disp_side_2
T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_axbZ0Z_2
T_18_18_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g0_5
T_18_19_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_d_regZ0Z_12
T_21_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_44
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_11
T_10_16_sp4_h_l_2
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_1/in_3

T_21_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_44
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_11
T_10_16_sp4_h_l_2
T_10_16_lc_trk_g0_7
T_10_16_wire_logic_cluster/lc_6/in_3

T_21_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_44
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_11
T_10_16_sp4_h_l_2
T_10_16_lc_trk_g0_7
T_10_16_wire_logic_cluster/lc_2/in_1

T_21_19_wire_logic_cluster/lc_2/out
T_16_19_sp12_h_l_0
T_4_19_sp12_h_l_0
T_8_19_lc_trk_g1_3
T_8_19_wire_logic_cluster/lc_1/in_3

T_21_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_44
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_11
T_10_16_sp4_h_l_2
T_10_16_lc_trk_g0_7
T_10_16_wire_logic_cluster/lc_4/in_3

T_21_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_44
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_11
T_10_16_sp4_h_l_2
T_10_16_lc_trk_g0_7
T_10_16_wire_logic_cluster/lc_0/in_1

T_21_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_44
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_11
T_13_16_sp4_v_t_46
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_0/in_1

T_21_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_44
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_11
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_1698_i
T_9_16_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g3_1
T_10_15_input_2_0
T_10_15_wire_logic_cluster/lc_0/in_2

T_9_16_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g0_1
T_9_17_wire_logic_cluster/lc_4/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_side_4
T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_4/in_0

End 

Net : drone_H_disp_side_i_4
T_15_19_wire_logic_cluster/lc_5/out
T_16_19_sp4_h_l_10
T_18_19_lc_trk_g3_7
T_18_19_input_2_4
T_18_19_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_cry_6
T_18_20_wire_logic_cluster/lc_2/cout
T_18_20_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_11
T_18_20_wire_logic_cluster/lc_3/out
T_19_20_sp4_h_l_6
T_22_16_sp4_v_t_37
T_22_12_sp4_v_t_37
T_23_12_sp4_h_l_0
T_25_12_lc_trk_g3_5
T_25_12_wire_mult/lc_3/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_47
T_20_17_sp4_h_l_3
T_24_17_sp4_h_l_11
T_25_17_lc_trk_g3_3
T_25_17_wire_mult/lc_3/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_19_20_sp4_h_l_6
T_15_20_sp4_h_l_9
T_14_20_sp4_v_t_44
T_14_22_lc_trk_g3_1
T_14_22_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_3/in_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_4/in_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g0_3
T_18_21_input_2_1
T_18_21_wire_logic_cluster/lc_1/in_2

T_18_20_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g0_3
T_17_21_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.O_0_15
T_0_16_wire_mult/mult/O_15
T_0_15_sp4_v_t_46
T_1_15_sp4_h_l_4
T_5_15_sp4_h_l_0
T_9_15_sp4_h_l_0
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.O_0_22
T_0_17_wire_mult/lc_6/out
T_1_16_lc_trk_g3_6
T_1_16_wire_logic_cluster/lc_6/in_3

End 

Net : drone_altitude_0
T_2_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g2_0
T_2_16_wire_logic_cluster/lc_1/in_3

T_2_16_wire_logic_cluster/lc_0/out
T_3_17_lc_trk_g3_0
T_3_17_wire_logic_cluster/lc_0/in_1

T_2_16_wire_logic_cluster/lc_0/out
T_2_13_sp4_v_t_40
T_2_17_sp4_v_t_40
T_2_21_sp4_v_t_40
T_0_25_sp4_h_l_23
T_0_25_lc_trk_g3_2
T_0_25_wire_mult/lc_0/in_3

T_2_16_wire_logic_cluster/lc_0/out
T_2_16_sp4_h_l_5
T_1_12_sp4_v_t_40
T_1_8_sp4_v_t_36
T_1_4_sp4_v_t_44
T_0_7_lc_trk_g3_4
T_0_7_wire_mult/lc_0/in_3

T_2_16_wire_logic_cluster/lc_0/out
T_2_12_sp4_v_t_37
T_0_12_sp4_h_l_19
T_0_12_lc_trk_g3_6
T_0_12_wire_mult/lc_0/in_3

T_2_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g2_0
T_2_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.drone_altitude_i_0
T_2_16_wire_logic_cluster/lc_1/out
T_1_17_lc_trk_g0_1
T_1_17_wire_logic_cluster/lc_0/in_1

T_2_16_wire_logic_cluster/lc_1/out
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.O_3_18
T_0_7_wire_mult/lc_2/out
T_1_4_sp4_v_t_45
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_4_23
T_0_12_wire_mult/lc_7/out
T_1_9_sp4_v_t_39
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_5_23
T_0_25_wire_mult/lc_7/out
T_1_22_sp4_v_t_39
T_1_23_lc_trk_g2_7
T_1_23_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_5_19
T_0_25_wire_mult/mult/O_19
T_0_22_sp4_v_t_46
T_1_22_sp4_h_l_11
T_1_22_lc_trk_g1_6
T_1_22_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.O_0_20
T_0_17_wire_mult/mult/O_20
T_1_16_lc_trk_g3_4
T_1_16_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.O_3_17
T_0_7_wire_mult/mult/O_17
T_1_4_sp4_v_t_43
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_9
T_12_24_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_13_25_sp12_h_l_1
T_1_25_sp12_h_l_1
T_0_13_sp12_v_t_22
T_0_17_lc_trk_g3_1
T_0_17_wire_mult/lc_1/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_13_25_sp12_h_l_1
T_25_25_sp12_h_l_1
T_25_25_lc_trk_g0_2
T_25_25_wire_mult/lc_1/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g2_1
T_13_23_wire_logic_cluster/lc_6/in_3

T_12_24_wire_logic_cluster/lc_1/out
T_13_22_sp4_v_t_46
T_13_26_lc_trk_g0_3
T_13_26_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g1_1
T_12_25_wire_logic_cluster/lc_7/in_3

T_12_24_wire_logic_cluster/lc_1/out
T_11_25_lc_trk_g1_1
T_11_25_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_cry_4
T_12_24_wire_logic_cluster/lc_0/cout
T_12_24_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_cry_8
T_12_24_wire_logic_cluster/lc_4/cout
T_12_24_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_13
T_12_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_47
T_25_25_lc_trk_g3_7
T_25_25_wire_mult/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_12_17_sp12_v_t_22
T_1_17_sp12_h_l_1
T_0_17_lc_trk_g1_1
T_0_17_wire_mult/lc_5/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_12_20_sp4_v_t_47
T_11_21_lc_trk_g3_7
T_11_21_input_2_2
T_11_21_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_14_24_sp4_v_t_42
T_14_25_lc_trk_g2_2
T_14_25_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_24_sp4_h_l_2
T_10_20_sp4_v_t_42
T_10_22_lc_trk_g3_7
T_10_22_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.O_0_21
T_0_17_wire_mult/lc_5/out
T_1_16_lc_trk_g3_5
T_1_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_26
T_11_18_wire_logic_cluster/lc_3/cout
T_11_18_wire_logic_cluster/lc_4/in_3

Net : pid_front.N_3
T_11_21_wire_logic_cluster/lc_1/out
T_11_21_sp4_h_l_7
T_10_21_sp4_v_t_42
T_10_25_lc_trk_g1_7
T_10_25_wire_logic_cluster/lc_1/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_sp4_h_l_7
T_14_21_sp4_v_t_42
T_14_25_sp4_v_t_38
T_14_26_lc_trk_g3_6
T_14_26_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_2
T_12_23_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_41
T_11_21_lc_trk_g0_4
T_11_21_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_2/out
T_10_23_sp4_h_l_1
T_14_23_sp4_h_l_9
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_8
T_25_23_sp4_v_t_45
T_25_25_lc_trk_g3_0
T_25_25_wire_mult/mult/A_2

T_12_23_wire_logic_cluster/lc_2/out
T_10_23_sp4_h_l_1
T_6_23_sp4_h_l_4
T_2_23_sp4_h_l_0
T_1_19_sp4_v_t_40
T_1_15_sp4_v_t_40
T_0_17_lc_trk_g0_5
T_0_17_wire_mult/mult/A_2

T_12_23_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_41
T_12_23_sp4_v_t_42
T_11_25_lc_trk_g1_7
T_11_25_wire_logic_cluster/lc_1/in_1

T_12_23_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g2_2
T_11_22_wire_logic_cluster/lc_1/in_1

T_12_23_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_41
T_12_23_sp4_v_t_42
T_12_25_lc_trk_g2_7
T_12_25_input_2_3
T_12_25_wire_logic_cluster/lc_3/in_2

T_12_23_wire_logic_cluster/lc_2/out
T_10_23_sp4_h_l_1
T_10_23_lc_trk_g1_4
T_10_23_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_cry_1
T_12_23_wire_logic_cluster/lc_1/cout
T_12_23_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_7
T_18_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_3
T_17_19_sp4_v_t_44
T_16_23_lc_trk_g2_1
T_16_23_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_3
T_22_19_sp4_h_l_11
T_25_15_sp4_v_t_40
T_25_11_sp4_v_t_36
T_25_12_lc_trk_g2_4
T_25_12_wire_mult/mult/A_7

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_3
T_22_19_sp4_h_l_11
T_25_15_sp4_v_t_40
T_25_17_lc_trk_g3_5
T_25_17_wire_mult/mult/A_7

T_18_19_wire_logic_cluster/lc_7/out
T_18_18_sp4_v_t_46
T_18_22_sp4_v_t_39
T_18_25_lc_trk_g1_7
T_18_25_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_3
T_17_19_sp4_v_t_44
T_17_22_lc_trk_g1_4
T_17_22_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_7/out
T_18_18_sp4_v_t_46
T_18_22_sp4_v_t_39
T_18_24_lc_trk_g3_2
T_18_24_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_3
T_17_19_sp4_v_t_44
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_7/out
T_18_18_sp4_v_t_46
T_15_22_sp4_h_l_4
T_15_22_lc_trk_g1_1
T_15_22_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_cry_2_0
T_18_19_wire_logic_cluster/lc_6/cout
T_18_19_wire_logic_cluster/lc_7/in_3

Net : pid_alt.O_4_22
T_0_12_wire_mult/lc_6/out
T_1_9_sp4_v_t_37
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_5_22
T_0_25_wire_mult/mult/O_22
T_1_22_sp4_v_t_37
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_5_20
T_0_25_wire_mult/lc_4/out
T_1_21_sp4_v_t_44
T_1_22_lc_trk_g2_4
T_1_22_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_5_21
T_0_25_wire_mult/lc_5/out
T_1_21_sp4_v_t_46
T_1_23_lc_trk_g2_3
T_1_23_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.O_15
T_25_24_wire_mult/mult/O_15
T_25_19_sp12_v_t_22
T_14_19_sp12_h_l_1
T_21_19_lc_trk_g1_1
T_21_19_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.m30_1_ns_1
T_17_22_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_15_0
T_16_23_wire_logic_cluster/lc_1/out
T_16_22_lc_trk_g1_1
T_16_22_wire_logic_cluster/lc_5/in_3

T_16_23_wire_logic_cluster/lc_1/out
T_16_21_sp4_v_t_47
T_15_25_lc_trk_g2_2
T_15_25_wire_logic_cluster/lc_7/in_3

T_16_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g2_1
T_15_23_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_2
T_18_19_wire_logic_cluster/lc_2/out
T_18_18_sp4_v_t_36
T_17_22_lc_trk_g1_1
T_17_22_wire_logic_cluster/lc_5/in_3

T_18_19_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_45
T_20_16_sp4_h_l_8
T_23_12_sp4_v_t_45
T_24_12_sp4_h_l_1
T_25_12_lc_trk_g2_1
T_25_12_wire_mult/mult/A_2

T_18_19_wire_logic_cluster/lc_2/out
T_18_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_25_17_lc_trk_g0_7
T_25_17_wire_mult/mult/A_2

T_18_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_1
T_15_19_sp4_v_t_42
T_14_23_lc_trk_g1_7
T_14_23_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_44
T_15_20_sp4_h_l_2
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_1
T_15_19_sp4_v_t_42
T_14_23_lc_trk_g1_7
T_14_23_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_2/out
T_18_17_sp12_v_t_23
T_18_23_lc_trk_g3_4
T_18_23_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_2/out
T_18_18_sp4_v_t_36
T_18_22_sp4_v_t_44
T_18_24_lc_trk_g3_1
T_18_24_wire_logic_cluster/lc_5/in_3

T_18_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_1
T_15_19_sp4_v_t_36
T_15_21_lc_trk_g2_1
T_15_21_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_cry_1
T_18_19_wire_logic_cluster/lc_1/cout
T_18_19_wire_logic_cluster/lc_2/in_3

Net : pid_side.N_32_0
T_16_22_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g1_5
T_16_22_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.O_1_16
T_25_17_wire_mult/lc_0/out
T_24_16_lc_trk_g2_0
T_24_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_13
T_1_18_wire_logic_cluster/lc_5/out
T_1_14_sp4_v_t_47
T_1_10_sp4_v_t_43
T_1_6_sp4_v_t_43
T_0_7_lc_trk_g3_3
T_0_7_wire_mult/lc_5/in_1

T_1_18_wire_logic_cluster/lc_5/out
T_1_17_sp4_v_t_42
T_1_21_sp4_v_t_38
T_0_25_lc_trk_g1_3
T_0_25_wire_mult/lc_5/in_1

T_1_18_wire_logic_cluster/lc_5/out
T_1_14_sp4_v_t_47
T_1_10_sp4_v_t_43
T_0_12_lc_trk_g0_6
T_0_12_wire_mult/lc_5/in_1

End 

Net : pid_alt.error_cry_12
T_1_18_wire_logic_cluster/lc_4/cout
T_1_18_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_10
T_18_20_wire_logic_cluster/lc_2/out
T_18_19_sp4_v_t_36
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_40
T_20_16_sp4_h_l_10
T_23_12_sp4_v_t_41
T_24_12_sp4_h_l_4
T_25_12_lc_trk_g3_4
T_25_12_wire_mult/lc_2/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_45
T_20_17_sp4_h_l_1
T_24_17_sp4_h_l_1
T_25_17_lc_trk_g2_1
T_25_17_wire_mult/lc_2/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_16_20_sp4_h_l_1
T_15_20_sp4_v_t_36
T_14_22_lc_trk_g1_1
T_14_22_wire_logic_cluster/lc_5/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_18_19_sp4_v_t_36
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_3/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_1/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_cry_5
T_18_20_wire_logic_cluster/lc_1/cout
T_18_20_wire_logic_cluster/lc_2/in_3

Net : pid_side.N_110_cascade_
T_15_24_wire_logic_cluster/lc_1/ltout
T_15_24_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_cry_4_c_RNINOGZ0Z52
T_17_22_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g0_6
T_16_23_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.N_38_1
T_16_23_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g1_7
T_15_24_wire_logic_cluster/lc_1/in_3

T_16_23_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_38
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_1/in_3

T_16_23_wire_logic_cluster/lc_7/out
T_15_24_lc_trk_g1_7
T_15_24_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_i_reg_esr_RNO_1Z0Z_22
T_15_24_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_44
T_16_21_sp4_h_l_9
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_1
T_18_19_wire_logic_cluster/lc_1/out
T_19_19_sp4_h_l_2
T_18_19_sp4_v_t_39
T_17_22_lc_trk_g2_7
T_17_22_input_2_5
T_17_22_wire_logic_cluster/lc_5/in_2

T_18_19_wire_logic_cluster/lc_1/out
T_19_19_sp4_h_l_2
T_18_19_sp4_v_t_39
T_15_23_sp4_h_l_2
T_14_23_lc_trk_g0_2
T_14_23_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_1/out
T_19_19_sp4_h_l_2
T_18_19_sp4_v_t_39
T_15_23_sp4_h_l_2
T_14_23_lc_trk_g0_2
T_14_23_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_43
T_20_16_sp4_h_l_6
T_23_12_sp4_v_t_43
T_24_12_sp4_h_l_11
T_25_12_lc_trk_g3_3
T_25_12_wire_mult/mult/A_1

T_18_19_wire_logic_cluster/lc_1/out
T_19_17_sp4_v_t_46
T_20_17_sp4_h_l_4
T_24_17_sp4_h_l_0
T_25_17_lc_trk_g2_0
T_25_17_wire_mult/mult/A_1

T_18_19_wire_logic_cluster/lc_1/out
T_19_19_sp4_h_l_2
T_18_19_sp4_v_t_39
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_19_19_sp4_h_l_2
T_18_19_sp4_v_t_39
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_19_17_sp4_v_t_46
T_16_21_sp4_h_l_4
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_19_19_sp4_h_l_2
T_18_19_sp4_v_t_39
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_25
T_11_18_wire_logic_cluster/lc_2/cout
T_11_18_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_cry_4
T_18_20_wire_logic_cluster/lc_0/cout
T_18_20_wire_logic_cluster/lc_1/in_3

Net : pid_side.error_9
T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_16_22_sp4_h_l_4
T_17_22_lc_trk_g3_4
T_17_22_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_16_22_sp4_h_l_4
T_17_22_lc_trk_g3_4
T_17_22_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_14_20_sp12_h_l_1
T_25_8_sp12_v_t_22
T_25_12_lc_trk_g3_1
T_25_12_wire_mult/lc_1/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_18_17_sp12_v_t_22
T_19_17_sp12_h_l_1
T_25_17_lc_trk_g0_6
T_25_17_wire_mult/lc_1/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_16_22_sp4_h_l_4
T_17_22_lc_trk_g3_4
T_17_22_wire_logic_cluster/lc_3/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_16_22_sp4_h_l_4
T_17_22_lc_trk_g3_4
T_17_22_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_1/out
T_14_20_sp12_h_l_1
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g0_1
T_17_21_input_2_3
T_17_21_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.m48_ns_1
T_17_22_wire_logic_cluster/lc_2/out
T_15_22_sp4_h_l_1
T_14_22_lc_trk_g0_1
T_14_22_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.N_50_1
T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_6/in_0

T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.N_49_0
T_14_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_46
T_15_20_lc_trk_g2_3
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

T_14_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g2_5
T_14_22_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_cry_11
T_1_18_wire_logic_cluster/lc_3/cout
T_1_18_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_12
T_1_18_wire_logic_cluster/lc_4/out
T_1_17_sp4_v_t_40
T_1_21_sp4_v_t_45
T_0_25_sp4_h_l_25
T_0_25_lc_trk_g3_4
T_0_25_wire_mult/mult/A_12

T_1_18_wire_logic_cluster/lc_4/out
T_1_14_sp4_v_t_45
T_1_10_sp4_v_t_45
T_1_6_sp4_v_t_46
T_0_7_lc_trk_g3_6
T_0_7_wire_mult/mult/A_12

T_1_18_wire_logic_cluster/lc_4/out
T_1_14_sp4_v_t_45
T_1_10_sp4_v_t_45
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/mult/A_12

End 

Net : pid_alt.error_cry_10
T_1_18_wire_logic_cluster/lc_2/cout
T_1_18_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_11
T_1_18_wire_logic_cluster/lc_3/out
T_1_9_sp12_v_t_22
T_1_10_sp4_v_t_44
T_0_10_sp4_h_l_33
T_1_6_sp4_v_t_38
T_0_7_lc_trk_g2_6
T_0_7_wire_mult/lc_3/in_1

T_1_18_wire_logic_cluster/lc_3/out
T_1_17_sp12_v_t_22
T_1_24_sp4_v_t_38
T_0_25_lc_trk_g2_6
T_0_25_wire_mult/lc_3/in_1

T_1_18_wire_logic_cluster/lc_3/out
T_1_9_sp12_v_t_22
T_1_10_sp4_v_t_44
T_0_12_lc_trk_g0_2
T_0_12_wire_mult/lc_3/in_1

End 

Net : pid_front.O_0_19
T_0_17_wire_mult/mult/O_19
T_1_16_lc_trk_g3_3
T_1_16_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_5_17
T_0_25_wire_mult/lc_1/out
T_0_22_sp4_v_t_42
T_1_22_sp4_h_l_7
T_1_22_lc_trk_g1_2
T_1_22_wire_logic_cluster/lc_4/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_front_5
T_13_24_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g0_2
T_13_24_wire_logic_cluster/lc_3/in_3

T_13_24_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g0_2
T_13_24_wire_logic_cluster/lc_2/in_0

End 

Net : drone_H_disp_front_i_5
T_13_24_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g3_3
T_12_23_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.O_2_14
T_25_11_wire_mult/lc_6/out
T_25_11_sp4_h_l_1
T_24_11_sp4_v_t_42
T_24_15_lc_trk_g0_7
T_24_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.O_18
T_25_25_wire_mult/mult/O_18
T_25_22_sp4_v_t_44
T_24_23_lc_trk_g3_4
T_24_23_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_6
T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_4
T_16_19_sp4_v_t_41
T_16_23_lc_trk_g1_4
T_16_23_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_37
T_20_16_sp4_h_l_0
T_23_12_sp4_v_t_37
T_24_12_sp4_h_l_0
T_25_12_lc_trk_g3_0
T_25_12_wire_mult/lc_6/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_40
T_20_17_sp4_h_l_5
T_24_17_sp4_h_l_8
T_25_17_lc_trk_g3_0
T_25_17_wire_mult/lc_6/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_18_22_sp4_v_t_37
T_18_25_lc_trk_g0_5
T_18_25_wire_logic_cluster/lc_6/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_18_22_sp4_v_t_37
T_18_24_lc_trk_g2_0
T_18_24_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_4
T_16_19_sp4_v_t_41
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_4
T_16_19_sp4_v_t_41
T_15_22_lc_trk_g3_1
T_15_22_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_cry_1_0
T_18_19_wire_logic_cluster/lc_5/cout
T_18_19_wire_logic_cluster/lc_6/in_3

Net : pid_side.N_27_1
T_16_23_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_cry_7
T_12_24_wire_logic_cluster/lc_3/cout
T_12_24_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_12
T_12_24_wire_logic_cluster/lc_4/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_25_lc_trk_g2_1
T_25_25_wire_mult/mult/A_12

T_12_24_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_45
T_9_20_sp4_h_l_2
T_5_20_sp4_h_l_2
T_1_20_sp4_h_l_5
T_0_16_sp4_v_t_40
T_0_17_lc_trk_g3_0
T_0_17_wire_mult/mult/A_12

T_12_24_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_45
T_11_21_lc_trk_g3_5
T_11_21_wire_logic_cluster/lc_2/in_0

T_12_24_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g1_4
T_12_25_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g1_4
T_12_25_input_2_1
T_12_25_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_0
T_14_24_sp4_v_t_40
T_14_25_lc_trk_g3_0
T_14_25_wire_logic_cluster/lc_0/in_3

T_12_24_wire_logic_cluster/lc_4/out
T_11_24_sp4_h_l_0
T_10_20_sp4_v_t_37
T_10_22_lc_trk_g2_0
T_10_22_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_cry_3
T_18_19_wire_logic_cluster/lc_3/cout
T_18_19_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_4
T_18_19_wire_logic_cluster/lc_4/out
T_19_19_sp12_h_l_0
T_22_19_sp4_h_l_5
T_25_15_sp4_v_t_46
T_25_11_sp4_v_t_46
T_25_12_lc_trk_g3_6
T_25_12_wire_mult/lc_4/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_sp4_h_l_0
T_16_19_sp4_v_t_37
T_16_23_lc_trk_g0_0
T_16_23_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_36
T_20_17_sp4_h_l_6
T_24_17_sp4_h_l_6
T_25_17_lc_trk_g3_6
T_25_17_wire_mult/lc_4/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_40
T_17_22_lc_trk_g1_5
T_17_22_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_sp4_h_l_0
T_16_19_sp4_v_t_37
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_sp4_h_l_0
T_16_19_sp4_v_t_37
T_16_20_lc_trk_g2_5
T_16_20_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_40
T_18_22_sp4_v_t_40
T_18_24_lc_trk_g2_5
T_18_24_wire_logic_cluster/lc_6/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_40
T_18_22_sp4_v_t_40
T_18_23_lc_trk_g2_0
T_18_23_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_40
T_18_22_sp4_v_t_40
T_17_24_lc_trk_g0_5
T_17_24_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.O_17
T_25_25_wire_mult/lc_1/out
T_25_22_sp4_v_t_42
T_24_23_lc_trk_g3_2
T_24_23_wire_logic_cluster/lc_6/in_3

End 

Net : drone_altitude_2
T_2_16_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g2_5
T_2_16_wire_logic_cluster/lc_6/in_3

T_2_16_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g2_5
T_3_17_wire_logic_cluster/lc_2/in_1

T_2_16_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g1_5
T_2_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_axbZ0Z_2
T_2_16_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g1_6
T_1_17_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.O_4_19
T_0_12_wire_mult/lc_3/out
T_1_9_sp4_v_t_47
T_1_10_lc_trk_g3_7
T_1_10_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_3_16
T_0_7_wire_mult/lc_0/out
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_cry_8
T_1_18_wire_logic_cluster/lc_0/cout
T_1_18_wire_logic_cluster/lc_1/in_3

Net : pid_alt.error_9
T_1_18_wire_logic_cluster/lc_1/out
T_1_15_sp12_v_t_22
T_1_14_sp4_v_t_46
T_1_10_sp4_v_t_46
T_0_12_lc_trk_g0_0
T_0_12_wire_mult/lc_1/in_1

T_1_18_wire_logic_cluster/lc_1/out
T_1_15_sp12_v_t_22
T_1_24_sp4_v_t_36
T_0_25_lc_trk_g2_4
T_0_25_wire_mult/lc_1/in_1

T_1_18_wire_logic_cluster/lc_1/out
T_1_7_sp12_v_t_22
T_0_7_sp12_h_l_21
T_0_7_lc_trk_g0_6
T_0_7_wire_mult/lc_1/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_24
T_11_18_wire_logic_cluster/lc_1/cout
T_11_18_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_cry_4_c_RNINOG52Z0Z_1
T_17_21_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_45
T_16_23_lc_trk_g2_0
T_16_23_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_cry_0
T_12_23_wire_logic_cluster/lc_0/cout
T_12_23_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_1
T_12_23_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_39
T_11_21_lc_trk_g0_2
T_11_21_wire_logic_cluster/lc_1/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_8_23_sp12_h_l_1
T_18_23_sp4_h_l_10
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_36
T_25_25_lc_trk_g3_1
T_25_25_wire_mult/mult/A_1

T_12_23_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_42
T_9_20_sp4_h_l_1
T_5_20_sp4_h_l_1
T_1_20_sp4_h_l_1
T_0_16_sp4_v_t_36
T_0_17_lc_trk_g2_4
T_0_17_wire_mult/mult/A_1

T_12_23_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g1_1
T_12_22_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g2_1
T_11_22_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_42
T_9_24_sp4_h_l_7
T_10_24_lc_trk_g3_7
T_10_24_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_front_6
T_13_24_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g0_4
T_13_24_wire_logic_cluster/lc_5/in_3

T_13_24_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g0_4
T_13_24_wire_logic_cluster/lc_4/in_0

End 

Net : drone_H_disp_front_i_6
T_13_24_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g2_5
T_12_23_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_5
T_18_19_wire_logic_cluster/lc_5/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_39
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_18_12_sp12_v_t_22
T_19_12_sp12_h_l_1
T_25_12_lc_trk_g0_6
T_25_12_wire_mult/lc_5/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_19_17_sp4_v_t_38
T_20_17_sp4_h_l_8
T_24_17_sp4_h_l_4
T_25_17_lc_trk_g2_4
T_25_17_wire_mult/lc_5/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_18_12_sp12_v_t_22
T_18_24_sp12_v_t_22
T_18_25_lc_trk_g3_6
T_18_25_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_18_12_sp12_v_t_22
T_18_24_lc_trk_g2_1
T_18_24_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_39
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_17_19_sp4_h_l_2
T_16_19_sp4_v_t_39
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_18_12_sp12_v_t_22
T_18_23_lc_trk_g2_2
T_18_23_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_cry_0_0
T_18_19_wire_logic_cluster/lc_4/cout
T_18_19_wire_logic_cluster/lc_5/in_3

Net : pid_front.O_0_18
T_0_17_wire_mult/lc_2/out
T_1_16_lc_trk_g3_2
T_1_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_11
T_12_24_wire_logic_cluster/lc_3/out
T_12_23_sp12_v_t_22
T_1_23_sp12_h_l_1
T_0_11_sp12_v_t_22
T_0_17_lc_trk_g3_5
T_0_17_wire_mult/lc_3/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_21_sp4_v_t_46
T_13_25_sp4_h_l_5
T_17_25_sp4_h_l_5
T_21_25_sp4_h_l_8
T_25_25_sp4_h_l_4
T_25_25_lc_trk_g1_1
T_25_25_wire_mult/lc_3/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g2_3
T_13_23_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g1_3
T_12_25_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g1_3
T_12_25_input_2_0
T_12_25_wire_logic_cluster/lc_0/in_2

T_12_24_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g2_3
T_13_23_input_2_1
T_13_23_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_3/out
T_12_21_sp4_v_t_46
T_13_25_sp4_h_l_5
T_14_25_lc_trk_g2_5
T_14_25_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g2_3
T_11_24_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_24_sp4_h_l_11
T_11_20_sp4_v_t_41
T_10_22_lc_trk_g1_4
T_10_22_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_cry_6
T_12_24_wire_logic_cluster/lc_2/cout
T_12_24_wire_logic_cluster/lc_3/in_3

Net : pid_alt.O_4_20
T_0_12_wire_mult/lc_4/out
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.O_0_16
T_0_17_wire_mult/lc_0/out
T_1_16_lc_trk_g3_0
T_1_16_wire_logic_cluster/lc_0/in_3

End 

Net : drone_altitude_5
T_1_19_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g0_2
T_1_19_wire_logic_cluster/lc_3/in_3

T_1_19_wire_logic_cluster/lc_2/out
T_1_19_sp4_h_l_9
T_4_15_sp4_v_t_38
T_3_17_lc_trk_g0_3
T_3_17_input_2_5
T_3_17_wire_logic_cluster/lc_5/in_2

T_1_19_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g0_2
T_1_19_wire_logic_cluster/lc_2/in_0

End 

Net : drone_altitude_i_5
T_1_19_wire_logic_cluster/lc_3/out
T_1_16_sp4_v_t_46
T_1_17_lc_trk_g2_6
T_1_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.O_4_21
T_0_12_wire_mult/lc_5/out
T_1_12_lc_trk_g1_5
T_1_12_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_cry_5
T_12_24_wire_logic_cluster/lc_1/cout
T_12_24_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_10
T_12_24_wire_logic_cluster/lc_2/out
T_13_23_sp4_v_t_37
T_14_23_sp4_h_l_0
T_18_23_sp4_h_l_3
T_22_23_sp4_h_l_11
T_25_23_sp4_v_t_46
T_25_25_lc_trk_g2_3
T_25_25_wire_mult/lc_2/in_1

T_12_24_wire_logic_cluster/lc_2/out
T_12_22_sp12_v_t_23
T_1_22_sp12_h_l_0
T_0_10_sp12_v_t_23
T_0_17_lc_trk_g2_3
T_0_17_wire_mult/lc_2/in_1

T_12_24_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g3_2
T_13_23_wire_logic_cluster/lc_0/in_3

T_12_24_wire_logic_cluster/lc_2/out
T_13_23_sp4_v_t_37
T_13_26_lc_trk_g0_5
T_13_26_wire_logic_cluster/lc_2/in_3

T_12_24_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g3_2
T_13_23_wire_logic_cluster/lc_1/in_0

T_12_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g3_2
T_11_24_wire_logic_cluster/lc_4/in_3

T_12_24_wire_logic_cluster/lc_2/out
T_12_24_sp4_h_l_9
T_11_20_sp4_v_t_44
T_10_22_lc_trk_g2_1
T_10_22_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.O_0_17
T_0_17_wire_mult/mult/O_17
T_1_16_lc_trk_g3_1
T_1_16_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_side_5
T_18_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g0_2
T_18_18_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g0_2
T_18_18_wire_logic_cluster/lc_2/in_0

End 

Net : drone_H_disp_side_i_5
T_18_18_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g0_3
T_18_19_input_2_5
T_18_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_i_reg_esr_RNO_0Z0Z_7
T_14_22_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_44
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_cry_2_0
T_12_23_wire_logic_cluster/lc_6/cout
T_12_23_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_7
T_12_23_wire_logic_cluster/lc_7/out
T_2_23_sp12_h_l_1
T_14_23_sp12_h_l_1
T_25_23_sp12_v_t_22
T_25_25_lc_trk_g3_5
T_25_25_wire_mult/mult/A_7

T_12_23_wire_logic_cluster/lc_7/out
T_12_20_sp4_v_t_38
T_9_20_sp4_h_l_3
T_5_20_sp4_h_l_3
T_1_20_sp4_h_l_6
T_0_16_sp4_v_t_43
T_0_17_lc_trk_g3_3
T_0_17_wire_mult/mult/A_7

T_12_23_wire_logic_cluster/lc_7/out
T_13_22_sp4_v_t_47
T_13_25_lc_trk_g0_7
T_13_25_wire_logic_cluster/lc_2/in_1

T_12_23_wire_logic_cluster/lc_7/out
T_11_24_lc_trk_g0_7
T_11_24_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_7/out
T_11_24_lc_trk_g0_7
T_11_24_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_7/out
T_13_22_sp4_v_t_47
T_13_26_lc_trk_g1_2
T_13_26_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_7/out
T_13_22_sp4_v_t_47
T_13_25_lc_trk_g0_7
T_13_25_input_2_5
T_13_25_wire_logic_cluster/lc_5/in_2

T_12_23_wire_logic_cluster/lc_7/out
T_12_22_sp4_v_t_46
T_11_25_lc_trk_g3_6
T_11_25_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.O_9
T_25_24_wire_mult/mult/O_9
T_21_24_sp12_h_l_1
T_9_24_sp12_h_l_1
T_8_12_sp12_v_t_22
T_8_17_lc_trk_g2_6
T_8_17_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_p_reg_esr_RNI6J6A4Z0Z_12
T_10_16_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_wire_logic_cluster/lc_0/in_3

T_10_16_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_46
T_11_17_sp4_h_l_5
T_12_17_lc_trk_g2_5
T_12_17_wire_logic_cluster/lc_0/in_3

T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.un1_pid_prereg_97
T_10_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_5
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_i_reg_esr_RNICOGUZ0Z_18
T_10_20_wire_logic_cluster/lc_2/out
T_10_20_sp4_h_l_9
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_10_16_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_sp4_h_l_9
T_9_20_sp4_v_t_38
T_8_22_lc_trk_g1_3
T_8_22_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_17
T_10_20_wire_logic_cluster/lc_1/cout
T_10_20_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_i_regZ0Z_0
T_10_25_wire_logic_cluster/lc_0/out
T_10_13_sp12_v_t_23
T_10_18_lc_trk_g3_7
T_10_18_input_2_0
T_10_18_wire_logic_cluster/lc_0/in_2

T_10_25_wire_logic_cluster/lc_0/out
T_10_21_sp4_v_t_37
T_9_22_lc_trk_g2_5
T_9_22_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.un1_pid_prereg_0_6
T_12_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.error_p_reg_esr_RNIE7KM6Z0Z_17
T_12_20_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_40
T_12_15_sp4_v_t_40
T_11_17_lc_trk_g0_5
T_11_17_input_2_5
T_11_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_5
T_12_23_wire_logic_cluster/lc_5/out
T_12_16_sp12_v_t_22
T_1_28_sp12_h_l_1
T_0_16_sp12_v_t_22
T_0_17_lc_trk_g2_6
T_0_17_wire_mult/lc_5/in_3

T_12_23_wire_logic_cluster/lc_5/out
T_12_23_sp12_h_l_1
T_22_23_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_25_lc_trk_g2_2
T_25_25_wire_mult/lc_5/in_3

T_12_23_wire_logic_cluster/lc_5/out
T_12_22_sp4_v_t_42
T_12_26_lc_trk_g1_7
T_12_26_wire_logic_cluster/lc_3/in_1

T_12_23_wire_logic_cluster/lc_5/out
T_11_23_sp4_h_l_2
T_10_23_lc_trk_g1_2
T_10_23_wire_logic_cluster/lc_4/in_1

T_12_23_wire_logic_cluster/lc_5/out
T_12_22_sp4_v_t_42
T_11_25_lc_trk_g3_2
T_11_25_wire_logic_cluster/lc_0/in_1

T_12_23_wire_logic_cluster/lc_5/out
T_12_22_sp4_v_t_42
T_12_25_lc_trk_g1_2
T_12_25_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_cry_0_0
T_12_23_wire_logic_cluster/lc_4/cout
T_12_23_wire_logic_cluster/lc_5/in_3

Net : drone_altitude_3
T_2_17_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g0_2
T_2_17_wire_logic_cluster/lc_3/in_3

T_2_17_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g1_2
T_3_17_input_2_3
T_3_17_wire_logic_cluster/lc_3/in_2

T_2_17_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g0_2
T_2_17_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_axbZ0Z_3
T_2_17_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g2_3
T_1_17_input_2_3
T_1_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.O_5_18
T_0_25_wire_mult/lc_2/out
T_1_21_sp4_v_t_40
T_1_22_lc_trk_g2_0
T_1_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_4_18
T_0_12_wire_mult/mult/O_18
T_1_8_sp4_v_t_40
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_5_16
T_0_25_wire_mult/lc_0/out
T_1_22_sp4_v_t_41
T_1_23_lc_trk_g3_1
T_1_23_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_4_16
T_0_12_wire_mult/mult/O_16
T_1_9_sp4_v_t_41
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_p_reg_esr_RNIBQB61Z0Z_12
T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_cry_0
T_18_19_wire_logic_cluster/lc_0/cout
T_18_19_wire_logic_cluster/lc_1/in_3

Net : pid_front.O_0_14
T_0_16_wire_mult/lc_6/out
T_1_13_sp4_v_t_37
T_2_17_sp4_h_l_6
T_6_17_sp4_h_l_9
T_8_17_lc_trk_g2_4
T_8_17_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_23
T_11_18_wire_logic_cluster/lc_0/cout
T_11_18_wire_logic_cluster/lc_1/in_3

Net : pid_alt.O_4_17
T_0_12_wire_mult/lc_1/out
T_1_9_sp4_v_t_43
T_1_10_lc_trk_g2_3
T_1_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.O_1_12
T_25_16_wire_mult/lc_4/out
T_23_16_sp4_h_l_5
T_22_12_sp4_v_t_40
T_21_15_lc_trk_g3_0
T_21_15_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_29
T_17_16_wire_logic_cluster/lc_6/cout
T_17_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_18
T_15_17_wire_logic_cluster/lc_2/cout
T_15_17_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_i_reg_esr_RNI2MSRZ0Z_19
T_15_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_46
T_16_14_sp4_h_l_4
T_19_14_sp4_v_t_41
T_18_16_lc_trk_g0_4
T_18_16_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_46
T_16_14_sp4_h_l_4
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_46
T_16_14_sp4_h_l_4
T_19_14_sp4_v_t_41
T_18_17_lc_trk_g3_1
T_18_17_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_i_regZ0Z_0
T_15_23_wire_logic_cluster/lc_0/out
T_15_11_sp12_v_t_23
T_15_15_lc_trk_g2_0
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

T_15_23_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_37
T_15_15_sp4_v_t_37
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.un1_pid_prereg_0_8
T_18_16_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g0_3
T_18_16_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_46
T_15_17_sp4_h_l_11
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIIOAQ4Z0Z_18
T_18_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g2_6
T_17_15_input_2_6
T_17_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.O_8
T_25_24_wire_mult/lc_0/out
T_22_24_sp12_h_l_0
T_10_24_sp12_h_l_0
T_9_12_sp12_v_t_23
T_9_16_sp4_v_t_41
T_8_17_lc_trk_g3_1
T_8_17_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.drone_H_disp_front_7
T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g0_4
T_13_22_wire_logic_cluster/lc_5/in_3

T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g0_4
T_13_22_wire_logic_cluster/lc_4/in_0

End 

Net : drone_H_disp_front_i_7
T_13_22_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g1_5
T_12_23_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_18
T_21_10_wire_logic_cluster/lc_2/out
T_16_10_sp12_h_l_0
T_18_10_lc_trk_g0_7
T_18_10_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_17
T_21_10_wire_logic_cluster/lc_1/cout
T_21_10_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_repZ0Z1
T_15_7_wire_logic_cluster/lc_1/out
T_15_7_lc_trk_g3_1
T_15_7_wire_logic_cluster/lc_5/in_1

T_15_7_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g1_1
T_14_8_wire_logic_cluster/lc_1/in_1

T_15_7_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g1_1
T_14_8_wire_logic_cluster/lc_6/in_0

T_15_7_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_42
T_16_8_sp4_h_l_1
T_18_8_lc_trk_g2_4
T_18_8_wire_logic_cluster/lc_4/in_0

T_15_7_wire_logic_cluster/lc_1/out
T_15_7_lc_trk_g0_1
T_15_7_input_2_1
T_15_7_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_3
T_15_7_wire_logic_cluster/lc_2/out
T_15_7_lc_trk_g2_2
T_15_7_wire_logic_cluster/lc_5/in_3

T_15_7_wire_logic_cluster/lc_2/out
T_15_7_lc_trk_g2_2
T_15_7_wire_logic_cluster/lc_3/in_1

T_15_7_wire_logic_cluster/lc_2/out
T_15_7_lc_trk_g2_2
T_15_7_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIFQN02Z0Z_0
T_14_20_wire_logic_cluster/lc_7/out
T_4_20_sp12_h_l_1
T_15_8_sp12_v_t_22
T_16_8_sp12_h_l_1
T_21_8_lc_trk_g0_5
T_21_8_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_d_12
T_15_7_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g1_5
T_14_8_wire_logic_cluster/lc_1/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_20_7_lc_trk_g1_5
T_20_7_wire_logic_cluster/lc_1/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_7/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_10_lc_trk_g3_2
T_18_10_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_10_lc_trk_g3_2
T_18_10_input_2_7
T_18_10_wire_logic_cluster/lc_7/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_14_7_lc_trk_g1_1
T_14_7_wire_logic_cluster/lc_3/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_14_7_sp12_v_t_22
T_14_16_sp4_v_t_36
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_3/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_10_lc_trk_g3_2
T_18_10_wire_logic_cluster/lc_4/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_14_7_sp12_v_t_22
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_7/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_21_7_lc_trk_g1_6
T_21_7_wire_logic_cluster/lc_0/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_18_7_lc_trk_g0_1
T_18_7_input_2_1
T_18_7_wire_logic_cluster/lc_1/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_21_7_lc_trk_g0_6
T_21_7_wire_logic_cluster/lc_5/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_21_7_lc_trk_g0_6
T_21_7_wire_logic_cluster/lc_1/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_18_7_lc_trk_g0_1
T_18_7_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_17_7_sp4_h_l_2
T_20_7_sp4_v_t_39
T_20_9_lc_trk_g2_2
T_20_9_wire_logic_cluster/lc_1/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_8_lc_trk_g2_6
T_18_8_input_2_0
T_18_8_wire_logic_cluster/lc_0/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_17_7_sp4_h_l_2
T_20_7_sp4_v_t_39
T_20_9_lc_trk_g2_2
T_20_9_input_2_2
T_20_9_wire_logic_cluster/lc_2/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_17_7_sp4_h_l_2
T_20_7_sp4_v_t_39
T_20_9_lc_trk_g2_2
T_20_9_wire_logic_cluster/lc_5/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_17_7_sp4_h_l_2
T_20_7_sp4_v_t_39
T_20_8_lc_trk_g2_7
T_20_8_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_5/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_20_7_lc_trk_g1_5
T_20_7_wire_logic_cluster/lc_5/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_9_lc_trk_g3_5
T_18_9_input_2_2
T_18_9_wire_logic_cluster/lc_2/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_17_7_sp4_h_l_2
T_20_7_sp4_v_t_39
T_20_10_lc_trk_g1_7
T_20_10_wire_logic_cluster/lc_1/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_18_7_lc_trk_g0_1
T_18_7_input_2_5
T_18_7_wire_logic_cluster/lc_5/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_9_lc_trk_g3_5
T_18_9_input_2_4
T_18_9_wire_logic_cluster/lc_4/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_8_lc_trk_g2_6
T_18_8_wire_logic_cluster/lc_3/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_17_7_sp4_h_l_2
T_20_7_sp4_v_t_39
T_20_10_lc_trk_g1_7
T_20_10_wire_logic_cluster/lc_2/in_0

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_7/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_1/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_14_7_sp4_h_l_2
T_17_3_sp4_v_t_45
T_17_4_lc_trk_g2_5
T_17_4_wire_logic_cluster/lc_7/in_0

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_8_sp4_v_t_44
T_17_10_lc_trk_g2_1
T_17_10_wire_logic_cluster/lc_4/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_7_7_sp12_h_l_1
T_18_7_sp12_v_t_22
T_18_8_sp4_v_t_44
T_17_10_lc_trk_g2_1
T_17_10_input_2_7
T_17_10_wire_logic_cluster/lc_7/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_14_7_sp4_h_l_2
T_17_3_sp4_v_t_45
T_17_4_lc_trk_g2_5
T_17_4_wire_logic_cluster/lc_6/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_20_7_lc_trk_g1_5
T_20_7_wire_logic_cluster/lc_3/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_20_7_lc_trk_g1_5
T_20_7_wire_logic_cluster/lc_7/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_15_6_lc_trk_g0_5
T_15_6_wire_logic_cluster/lc_0/in_3

T_15_7_wire_logic_cluster/lc_5/out
T_16_6_lc_trk_g3_5
T_16_6_wire_logic_cluster/lc_5/in_1

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_lc_trk_g3_5
T_15_7_input_2_0
T_15_7_wire_logic_cluster/lc_0/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_14_6_lc_trk_g3_5
T_14_6_input_2_6
T_14_6_wire_logic_cluster/lc_6/in_2

T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_17_7_sp4_h_l_2
T_20_7_sp4_v_t_39
T_20_8_lc_trk_g3_7
T_20_8_input_2_0
T_20_8_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIGLOQZ0Z1
T_14_8_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_17_sp12_v_t_22
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_7/in_1

T_14_8_wire_logic_cluster/lc_1/out
T_14_5_sp12_v_t_22
T_14_17_sp12_v_t_22
T_14_20_lc_trk_g2_2
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_14_8_wire_logic_cluster/lc_1/out
T_10_8_sp12_h_l_1
T_20_8_lc_trk_g0_6
T_20_8_wire_logic_cluster/lc_3/in_3

T_14_8_wire_logic_cluster/lc_1/out
T_10_8_sp12_h_l_1
T_18_8_lc_trk_g0_2
T_18_8_wire_logic_cluster/lc_1/in_1

T_14_8_wire_logic_cluster/lc_1/out
T_10_8_sp12_h_l_1
T_18_8_sp4_h_l_8
T_21_4_sp4_v_t_39
T_20_7_lc_trk_g2_7
T_20_7_wire_logic_cluster/lc_4/in_3

T_14_8_wire_logic_cluster/lc_1/out
T_10_8_sp12_h_l_1
T_20_8_lc_trk_g0_6
T_20_8_input_2_4
T_20_8_wire_logic_cluster/lc_4/in_2

T_14_8_wire_logic_cluster/lc_1/out
T_10_8_sp12_h_l_1
T_20_8_lc_trk_g1_6
T_20_8_input_2_7
T_20_8_wire_logic_cluster/lc_7/in_2

T_14_8_wire_logic_cluster/lc_1/out
T_10_8_sp12_h_l_1
T_20_8_lc_trk_g1_6
T_20_8_input_2_5
T_20_8_wire_logic_cluster/lc_5/in_2

T_14_8_wire_logic_cluster/lc_1/out
T_10_8_sp12_h_l_1
T_18_8_sp4_h_l_8
T_21_4_sp4_v_t_39
T_20_7_lc_trk_g2_7
T_20_7_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_d_reg_prevZ0Z_12
T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_1/in_0

T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_2/in_3

T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_8_16_sp12_v_t_22
T_8_19_lc_trk_g2_2
T_8_19_wire_logic_cluster/lc_1/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_4/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_10_16_lc_trk_g1_5
T_10_16_wire_logic_cluster/lc_0/in_0

T_13_16_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g1_1
T_12_17_wire_logic_cluster/lc_0/in_0

End 

Net : dron_frame_decoder_1.drone_H_disp_side_6
T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_7/in_3

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_6/in_0

End 

Net : drone_H_disp_side_i_6
T_18_18_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g0_7
T_18_19_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.O_16
T_25_25_wire_mult/lc_0/out
T_24_24_lc_trk_g3_0
T_24_24_wire_logic_cluster/lc_4/in_3

End 

Net : drone_H_disp_front_i_12
T_7_24_wire_logic_cluster/lc_5/out
T_7_24_sp12_h_l_1
T_12_24_lc_trk_g1_5
T_12_24_wire_logic_cluster/lc_5/in_1

End 

Net : drone_altitude_6
T_1_19_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g2_5
T_1_19_wire_logic_cluster/lc_6/in_3

T_1_19_wire_logic_cluster/lc_5/out
T_1_17_sp4_v_t_39
T_2_17_sp4_h_l_2
T_3_17_lc_trk_g3_2
T_3_17_wire_logic_cluster/lc_6/in_1

T_1_19_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g1_5
T_1_19_wire_logic_cluster/lc_5/in_1

End 

Net : drone_H_disp_front_12
T_7_16_wire_logic_cluster/lc_1/out
T_7_13_sp12_v_t_22
T_7_24_lc_trk_g2_2
T_7_24_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_1/out
T_7_13_sp12_v_t_22
T_7_20_sp4_v_t_38
T_8_24_sp4_h_l_3
T_12_24_sp4_h_l_6
T_12_24_lc_trk_g1_3
T_12_24_input_2_4
T_12_24_wire_logic_cluster/lc_4/in_2

T_7_16_wire_logic_cluster/lc_1/out
T_3_16_sp12_h_l_1
T_4_16_lc_trk_g0_5
T_4_16_wire_logic_cluster/lc_7/in_0

End 

Net : drone_altitude_i_6
T_1_19_wire_logic_cluster/lc_6/out
T_1_16_sp4_v_t_36
T_1_17_lc_trk_g3_4
T_1_17_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.O_1_13
T_25_16_wire_mult/mult/O_13
T_24_16_sp4_h_l_2
T_23_12_sp4_v_t_42
T_23_15_lc_trk_g0_2
T_23_15_wire_logic_cluster/lc_1/in_3

End 

Net : drone_altitude_4
T_2_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g2_5
T_2_17_wire_logic_cluster/lc_6/in_3

T_2_17_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g0_5
T_3_17_wire_logic_cluster/lc_4/in_1

T_2_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g2_5
T_2_17_wire_logic_cluster/lc_5/in_0

End 

Net : drone_altitude_i_4
T_2_17_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g3_6
T_1_17_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_d_reg_prevZ0Z_11
T_23_16_wire_logic_cluster/lc_7/out
T_23_16_lc_trk_g1_7
T_23_16_wire_logic_cluster/lc_3/in_3

T_23_16_wire_logic_cluster/lc_7/out
T_24_15_lc_trk_g3_7
T_24_15_wire_logic_cluster/lc_5/in_3

T_23_16_wire_logic_cluster/lc_7/out
T_24_15_lc_trk_g3_7
T_24_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.un1_pid_prereg_79_cascade_
T_23_16_wire_logic_cluster/lc_3/ltout
T_23_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_p_reg_esr_RNIVHA21Z0Z_12
T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_i_regZ0Z_5
T_15_25_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_36
T_12_22_sp4_h_l_7
T_11_18_sp4_v_t_42
T_8_18_sp4_h_l_7
T_10_18_lc_trk_g3_2
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_p_reg_esr_RNIQOFJ2Z0Z_12
T_21_16_wire_logic_cluster/lc_0/out
T_21_16_sp4_h_l_5
T_17_16_sp4_h_l_8
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_2/in_3

T_21_16_wire_logic_cluster/lc_0/out
T_21_16_sp4_h_l_5
T_17_16_sp4_h_l_8
T_16_12_sp4_v_t_45
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNITHHEAZ0Z_12
T_16_14_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g3_1
T_17_15_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.un1_pid_prereg_97
T_16_16_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g1_2
T_16_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIMEJ18Z0Z_12
T_16_15_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g2_2
T_16_15_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_p_regZ0Z_11
T_24_15_wire_logic_cluster/lc_6/out
T_23_16_lc_trk_g0_6
T_23_16_wire_logic_cluster/lc_3/in_1

T_24_15_wire_logic_cluster/lc_6/out
T_24_15_lc_trk_g2_6
T_24_15_wire_logic_cluster/lc_5/in_1

T_24_15_wire_logic_cluster/lc_6/out
T_24_15_lc_trk_g2_6
T_24_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.O_1_15
T_25_16_wire_mult/lc_7/out
T_24_16_lc_trk_g3_7
T_24_16_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_i_regZ0Z_1
T_10_23_wire_logic_cluster/lc_3/out
T_10_14_sp12_v_t_22
T_10_18_lc_trk_g2_1
T_10_18_input_2_1
T_10_18_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.N_110
T_15_24_wire_logic_cluster/lc_1/out
T_15_21_sp4_v_t_42
T_16_21_sp4_h_l_0
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_10
T_1_18_wire_logic_cluster/lc_2/out
T_1_15_sp4_v_t_44
T_1_11_sp4_v_t_40
T_1_7_sp4_v_t_45
T_0_7_sp4_h_l_32
T_0_7_lc_trk_g2_5
T_0_7_wire_mult/lc_2/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_1_17_sp4_v_t_36
T_1_21_sp4_v_t_41
T_0_25_lc_trk_g1_4
T_0_25_wire_mult/lc_2/in_1

T_1_18_wire_logic_cluster/lc_2/out
T_1_15_sp4_v_t_44
T_1_11_sp4_v_t_40
T_0_12_lc_trk_g3_0
T_0_12_wire_mult/lc_2/in_1

End 

Net : pid_alt.error_cry_9
T_1_18_wire_logic_cluster/lc_1/cout
T_1_18_wire_logic_cluster/lc_2/in_3

Net : pid_front.O_0_13
T_0_16_wire_mult/lc_5/out
T_1_16_sp4_h_l_10
T_5_16_sp4_h_l_10
T_8_16_sp4_v_t_38
T_8_17_lc_trk_g3_6
T_8_17_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_p_reg_esr_RNIQTN5DZ0Z_13_cascade_
T_12_17_wire_logic_cluster/lc_2/ltout
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_p_reg_esr_RNI3TJH01Z0Z_13
T_12_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g2_3
T_11_17_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_16
T_17_10_wire_logic_cluster/lc_0/out
T_18_10_sp4_h_l_0
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_11_18_0_
T_11_18_wire_logic_cluster/carry_in_mux/cout
T_11_18_wire_logic_cluster/lc_0/in_3

Net : bfn_17_10_0_
T_17_10_wire_logic_cluster/carry_in_mux/cout
T_17_10_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_2
T_15_6_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g1_3
T_15_7_wire_logic_cluster/lc_3/in_3

T_15_6_wire_logic_cluster/lc_3/out
T_15_6_lc_trk_g1_3
T_15_6_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.init_pulses_1_sqmuxa_0
T_15_7_wire_logic_cluster/lc_6/out
T_14_7_sp4_h_l_4
T_13_7_sp4_v_t_41
T_13_8_lc_trk_g2_1
T_13_8_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_14_7_sp4_h_l_4
T_13_7_lc_trk_g1_4
T_13_7_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_15_8_lc_trk_g1_6
T_15_8_wire_logic_cluster/lc_4/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_15_6_sp4_v_t_44
T_15_10_sp4_v_t_44
T_14_11_lc_trk_g3_4
T_14_11_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_15_6_sp4_v_t_44
T_14_10_lc_trk_g2_1
T_14_10_wire_logic_cluster/lc_6/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_15_6_sp4_v_t_44
T_15_10_lc_trk_g0_1
T_15_10_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_15_8_lc_trk_g1_6
T_15_8_wire_logic_cluster/lc_0/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_16_6_sp4_v_t_45
T_16_9_lc_trk_g1_5
T_16_9_wire_logic_cluster/lc_3/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_16_7_lc_trk_g1_6
T_16_7_wire_logic_cluster/lc_0/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_15_7_sp4_h_l_1
T_17_7_lc_trk_g3_4
T_17_7_wire_logic_cluster/lc_2/in_3

T_15_7_wire_logic_cluster/lc_6/out
T_14_7_sp4_h_l_4
T_13_7_sp4_v_t_41
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_0/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_15_6_sp4_v_t_44
T_14_9_lc_trk_g3_4
T_14_9_wire_logic_cluster/lc_0/in_1

T_15_7_wire_logic_cluster/lc_6/out
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_7/in_0

T_15_7_wire_logic_cluster/lc_6/out
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_2/in_3

T_15_7_wire_logic_cluster/lc_6/out
T_16_7_lc_trk_g1_6
T_16_7_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_7
T_13_8_wire_logic_cluster/lc_2/out
T_13_8_lc_trk_g0_2
T_13_8_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.N_221
T_15_7_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g0_3
T_15_7_wire_logic_cluster/lc_6/in_1

T_15_7_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_7/in_3

T_15_7_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g2_3
T_16_6_wire_logic_cluster/lc_2/in_1

T_15_7_wire_logic_cluster/lc_3/out
T_15_6_sp4_v_t_38
T_16_10_sp4_h_l_9
T_19_10_sp4_v_t_39
T_20_14_sp4_h_l_8
T_21_14_lc_trk_g2_0
T_21_14_wire_logic_cluster/lc_7/in_3

T_15_7_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.throttle_RNI622M6Z0Z_7
T_13_8_wire_logic_cluster/lc_1/out
T_13_8_sp4_h_l_7
T_17_8_sp4_h_l_3
T_17_8_lc_trk_g0_6
T_17_8_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_front_8
T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_4/in_3

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_3/in_0

End 

Net : drone_H_disp_front_i_8
T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_12_24_lc_trk_g1_0
T_12_24_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_28
T_17_16_wire_logic_cluster/lc_5/cout
T_17_16_wire_logic_cluster/lc_6/in_3

Net : pid_side.error_i_regZ0Z_1
T_15_23_wire_logic_cluster/lc_1/out
T_15_12_sp12_v_t_22
T_15_15_lc_trk_g3_2
T_15_15_input_2_1
T_15_15_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.un1_pid_prereg_0_19
T_9_20_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_44
T_10_19_sp4_h_l_9
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_i_reg_esr_RNI8KHVZ0Z_25
T_10_21_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_input_2_6
T_9_20_wire_logic_cluster/lc_6/in_2

T_10_21_wire_logic_cluster/lc_1/out
T_10_19_sp4_v_t_47
T_11_19_sp4_h_l_3
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_1/in_3

T_10_21_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g1_1
T_9_22_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_24
T_10_21_wire_logic_cluster/lc_0/cout
T_10_21_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_d_reg_prev_esr_RNIC2UN8Z0Z_22
T_9_20_wire_logic_cluster/lc_0/out
T_9_20_sp4_h_l_5
T_12_16_sp4_v_t_46
T_11_18_lc_trk_g2_3
T_11_18_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_41_0
T_12_26_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g2_5
T_12_26_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_i_reg_9_rn_1_26
T_12_26_wire_logic_cluster/lc_0/out
T_13_26_lc_trk_g0_0
T_13_26_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.m2_0_03_3_i_0
T_14_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_5
T_12_26_lc_trk_g2_0
T_12_26_wire_logic_cluster/lc_5/in_3

T_14_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_5
T_12_26_lc_trk_g2_0
T_12_26_wire_logic_cluster/lc_1/in_1

T_14_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_5
T_15_26_lc_trk_g3_5
T_15_26_wire_logic_cluster/lc_7/in_3

T_14_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_5
T_10_26_lc_trk_g0_0
T_10_26_wire_logic_cluster/lc_3/in_1

T_14_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_5
T_14_26_lc_trk_g1_0
T_14_26_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_10_21_0_
T_10_21_wire_logic_cluster/carry_in_mux/cout
T_10_21_wire_logic_cluster/lc_0/in_3

Net : pid_front.un1_pid_prereg_0_17
T_9_21_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g0_0
T_9_20_wire_logic_cluster/lc_4/in_0

T_9_21_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g0_0
T_9_20_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g0_0
T_9_20_input_2_0
T_9_20_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNIFJ8U9Z0Z_22
T_9_20_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_37
T_10_18_sp4_h_l_0
T_11_18_lc_trk_g2_0
T_11_18_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_i_reg_esr_RNI6HGVZ0Z_24
T_10_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g2_0
T_9_21_wire_logic_cluster/lc_0/in_0

T_10_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g2_0
T_9_21_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g0_0
T_9_22_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_cry_1_0
T_12_23_wire_logic_cluster/lc_5/cout
T_12_23_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_6
T_12_23_wire_logic_cluster/lc_6/out
T_11_23_sp12_h_l_0
T_22_23_sp12_v_t_23
T_22_25_sp4_v_t_43
T_23_25_sp4_h_l_11
T_25_25_lc_trk_g3_6
T_25_25_wire_mult/lc_6/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_17_sp12_v_t_23
T_1_17_sp12_h_l_0
T_0_17_lc_trk_g1_0
T_0_17_wire_mult/lc_6/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_44
T_12_26_lc_trk_g1_1
T_12_26_wire_logic_cluster/lc_3/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_11_24_lc_trk_g1_6
T_11_24_wire_logic_cluster/lc_0/in_1

T_12_23_wire_logic_cluster/lc_6/out
T_11_24_lc_trk_g1_6
T_11_24_wire_logic_cluster/lc_2/in_1

T_12_23_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_44
T_11_25_lc_trk_g3_4
T_11_25_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.O_14
T_25_24_wire_mult/lc_6/out
T_25_23_sp4_v_t_44
T_25_19_sp4_v_t_44
T_22_19_sp4_h_l_3
T_21_19_lc_trk_g0_3
T_21_19_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_18
T_17_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g0_2
T_18_10_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_17
T_17_10_wire_logic_cluster/lc_1/cout
T_17_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI4UTB4Z0Z_22
T_9_20_wire_logic_cluster/lc_5/out
T_9_18_sp4_v_t_39
T_10_18_sp4_h_l_7
T_11_18_lc_trk_g3_7
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_reg_esr_RNIERHUZ0Z_19
T_10_20_wire_logic_cluster/lc_3/out
T_11_20_sp4_h_l_6
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_10_19_sp12_v_t_22
T_10_22_sp4_v_t_42
T_7_22_sp4_h_l_1
T_8_22_lc_trk_g2_1
T_8_22_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_p_reg_esr_RNICS5DDZ0Z_16
T_12_20_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_41
T_11_17_lc_trk_g3_1
T_11_17_input_2_4
T_11_17_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_pid_prereg_0_7
T_12_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g3_3
T_11_19_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_18
T_10_20_wire_logic_cluster/lc_2/cout
T_10_20_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_cry_4
T_1_17_wire_logic_cluster/lc_4/cout
T_1_17_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_5
T_1_17_wire_logic_cluster/lc_5/out
T_1_16_sp4_v_t_42
T_1_12_sp4_v_t_47
T_0_12_sp4_h_l_28
T_1_8_sp4_v_t_41
T_1_4_sp4_v_t_41
T_0_7_lc_trk_g3_1
T_0_7_wire_mult/lc_5/in_3

T_1_17_wire_logic_cluster/lc_5/out
T_1_16_sp4_v_t_42
T_1_20_sp4_v_t_47
T_1_24_sp4_v_t_43
T_0_25_lc_trk_g3_3
T_0_25_wire_mult/lc_5/in_3

T_1_17_wire_logic_cluster/lc_5/out
T_1_16_sp4_v_t_42
T_1_12_sp4_v_t_47
T_0_12_sp4_h_l_28
T_0_12_lc_trk_g3_1
T_0_12_wire_mult/lc_5/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_16
T_15_17_wire_logic_cluster/lc_0/cout
T_15_17_wire_logic_cluster/lc_1/in_3

Net : pid_side.error_i_reg_esr_RNIK2OSZ0Z_21
T_15_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_i_reg_esr_RNIUFQRZ0Z_17
T_15_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_42
T_16_14_sp4_h_l_7
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_42
T_16_14_sp4_h_l_7
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_47
T_12_15_sp4_h_l_4
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_i_reg_esr_RNI0JRRZ0Z_18
T_15_17_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_44
T_16_14_sp4_h_l_2
T_18_14_lc_trk_g3_7
T_18_14_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_44
T_16_14_sp4_h_l_2
T_18_14_lc_trk_g3_7
T_18_14_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_16_17_sp4_h_l_4
T_18_17_lc_trk_g2_1
T_18_17_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_17
T_15_17_wire_logic_cluster/lc_1/cout
T_15_17_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_d_reg_prev_esr_RNISM2K9Z0Z_15
T_18_14_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_20
T_15_17_wire_logic_cluster/lc_4/cout
T_15_17_wire_logic_cluster/lc_5/in_3

Net : bfn_10_20_0_
T_10_20_wire_logic_cluster/carry_in_mux/cout
T_10_20_wire_logic_cluster/lc_0/in_3

Net : pid_side.un1_pid_prereg_0_5
T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g2_1
T_18_14_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g2_1
T_18_14_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.un1_pid_prereg_0_11
T_16_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_4/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.un1_pid_prereg_0_3
T_16_14_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_3/in_3

T_16_14_wire_logic_cluster/lc_4/out
T_17_14_sp4_h_l_8
T_18_14_lc_trk_g2_0
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.un1_pid_prereg_0_7
T_18_14_wire_logic_cluster/lc_5/out
T_18_14_lc_trk_g3_5
T_18_14_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_42
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_reg_esr_RNI31A7NZ0Z_13
T_12_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g3_6
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_i_reg_esr_RNI8IEUZ0Z_16
T_10_20_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_44
T_12_18_sp4_h_l_2
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_37
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_45
T_9_22_lc_trk_g2_0
T_9_22_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNISR7K9Z0Z_16
T_18_14_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.un1_pid_prereg_0_1
T_12_18_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_6/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_11_18_sp4_h_l_4
T_10_14_sp4_v_t_41
T_10_16_lc_trk_g3_4
T_10_16_input_2_5
T_10_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNICOLL9Z0Z_18
T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNISHTJ9Z0Z_14
T_16_14_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g2_3
T_17_15_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_side_7
T_17_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_6/in_0

End 

Net : drone_H_disp_side_i_7
T_17_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_d_regZ0Z_11
T_23_15_wire_logic_cluster/lc_1/out
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_5/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g1_1
T_23_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un1_pid_prereg_135_0
T_24_15_wire_logic_cluster/lc_5/out
T_23_15_sp4_h_l_2
T_22_15_sp4_v_t_39
T_21_16_lc_trk_g2_7
T_21_16_wire_logic_cluster/lc_0/in_1

T_24_15_wire_logic_cluster/lc_5/out
T_23_15_sp4_h_l_2
T_22_15_sp4_v_t_39
T_22_17_lc_trk_g3_2
T_22_17_wire_logic_cluster/lc_6/in_3

T_24_15_wire_logic_cluster/lc_5/out
T_23_15_sp4_h_l_2
T_22_15_lc_trk_g0_2
T_22_15_input_2_4
T_22_15_wire_logic_cluster/lc_4/in_2

T_24_15_wire_logic_cluster/lc_5/out
T_23_16_lc_trk_g0_5
T_23_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_i_reg_9_1_12
T_14_24_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g2_7
T_14_24_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_15_17_0_
T_15_17_wire_logic_cluster/carry_in_mux/cout
T_15_17_wire_logic_cluster/lc_0/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_19
T_15_17_wire_logic_cluster/lc_3/cout
T_15_17_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_i_reg_esr_RNIRGURZ0Z_20
T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_16_16_sp4_h_l_5
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp4_h_l_8
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.un1_pid_prereg_0_9
T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_4/in_3

T_18_16_wire_logic_cluster/lc_5/out
T_17_16_sp4_h_l_2
T_16_16_sp4_v_t_45
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_pid_prereg_0_1
T_16_14_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_1/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIJ1F8FZ0Z_12
T_16_15_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_input_2_1
T_17_15_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_i_reg_esr_RNISCPRZ0Z_16
T_15_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_40
T_16_14_sp4_h_l_5
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_40
T_16_14_sp4_h_l_5
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIOVFK9Z0Z_17
T_18_16_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g3_4
T_17_15_input_2_5
T_17_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_7
T_1_17_wire_logic_cluster/lc_7/out
T_1_15_sp4_v_t_43
T_1_19_sp4_v_t_44
T_1_23_sp4_v_t_40
T_0_25_lc_trk_g1_5
T_0_25_wire_mult/mult/A_7

T_1_17_wire_logic_cluster/lc_7/out
T_1_15_sp4_v_t_43
T_1_11_sp4_v_t_43
T_1_7_sp4_v_t_44
T_0_7_sp4_h_l_33
T_0_7_lc_trk_g2_4
T_0_7_wire_mult/mult/A_7

T_1_17_wire_logic_cluster/lc_7/out
T_1_15_sp4_v_t_43
T_1_11_sp4_v_t_43
T_0_12_lc_trk_g3_3
T_0_12_wire_mult/mult/A_7

End 

Net : pid_alt.error_cry_6
T_1_17_wire_logic_cluster/lc_6/cout
T_1_17_wire_logic_cluster/lc_7/in_3

Net : pid_side.N_39_1
T_15_21_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_1/in_1

T_15_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_regZ0Z_2
T_10_26_wire_logic_cluster/lc_3/out
T_10_17_sp12_v_t_22
T_10_18_lc_trk_g2_6
T_10_18_input_2_2
T_10_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.m136_ns_1
T_15_24_wire_logic_cluster/lc_0/out
T_14_25_lc_trk_g1_0
T_14_25_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.m18_2_03_4_cascade_
T_14_25_wire_logic_cluster/lc_4/ltout
T_14_25_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.O_1_14
T_25_16_wire_mult/lc_6/out
T_24_16_lc_trk_g3_6
T_24_16_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_10_17
T_17_10_wire_logic_cluster/lc_1/out
T_18_10_sp4_h_l_2
T_20_10_lc_trk_g3_7
T_20_10_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_16
T_17_10_wire_logic_cluster/lc_0/cout
T_17_10_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_i_reg_esr_RNIANIVZ0Z_26
T_10_21_wire_logic_cluster/lc_2/out
T_10_21_sp4_h_l_9
T_13_17_sp4_v_t_44
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_3/in_0

T_10_21_wire_logic_cluster/lc_2/out
T_10_21_sp4_h_l_9
T_13_17_sp4_v_t_44
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_2/out
T_10_21_sp4_h_l_9
T_6_21_sp4_h_l_9
T_8_21_lc_trk_g2_4
T_8_21_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_25
T_10_21_wire_logic_cluster/lc_1/cout
T_10_21_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_d_reg_prev_esr_RNIGG4C4Z0Z_22
T_12_19_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g3_6
T_11_18_input_2_5
T_11_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_pid_prereg_0_22
T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_47
T_10_20_sp4_h_l_3
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.m87_0_ns_1
T_18_21_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g2_0
T_17_20_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.m21_2_03_0
T_17_20_wire_logic_cluster/lc_3/out
T_17_19_sp4_v_t_38
T_14_23_sp4_h_l_8
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_88_0
T_17_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_3/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_p_regZ0Z_11
T_8_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_7/in_1

T_8_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_3/in_1

T_8_17_wire_logic_cluster/lc_7/out
T_9_14_sp4_v_t_39
T_10_18_sp4_h_l_8
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_26
T_15_18_wire_logic_cluster/lc_2/cout
T_15_18_wire_logic_cluster/lc_3/in_3

Net : pid_front.error_d_reg_prevZ0Z_11
T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_7/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_3/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_36
T_10_18_sp4_h_l_1
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNI30AB3Z0Z_22
T_16_19_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_38
T_17_16_sp4_h_l_3
T_17_16_lc_trk_g0_6
T_17_16_input_2_6
T_17_16_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_26_c_RNI0LUS
T_15_18_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_3/in_0

T_15_18_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.un1_pid_prereg_0_24
T_16_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.un1_pid_prereg_0_6
T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_38
T_18_16_lc_trk_g1_6
T_18_16_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI675Q4Z0Z_17
T_18_14_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_27
T_17_16_wire_logic_cluster/lc_4/cout
T_17_16_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_i_reg_esr_RNI6FDUZ0Z_15
T_10_19_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_43
T_11_17_sp4_h_l_6
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_5/in_3

T_10_19_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_43
T_11_17_sp4_h_l_6
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_7/in_3

T_10_19_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_46
T_7_22_sp4_h_l_11
T_8_22_lc_trk_g3_3
T_8_22_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_14
T_10_19_wire_logic_cluster/lc_6/cout
T_10_19_wire_logic_cluster/lc_7/in_3

Net : pid_side.error_i_regZ0Z_2
T_15_23_wire_logic_cluster/lc_2/out
T_15_13_sp12_v_t_23
T_15_15_lc_trk_g2_4
T_15_15_input_2_2
T_15_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_pid_prereg_0_0
T_12_17_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_42
T_9_16_sp4_h_l_1
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_p_reg_esr_RNIUFCM6Z0Z_14
T_12_18_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_38
T_11_17_lc_trk_g1_3
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

End 

Net : front_command_0
T_7_20_wire_logic_cluster/lc_0/out
T_6_20_sp4_h_l_8
T_10_20_sp4_h_l_11
T_13_20_sp4_v_t_41
T_12_23_lc_trk_g3_1
T_12_23_input_2_4
T_12_23_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.PPM_STATEZ0Z_0
T_14_7_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g2_5
T_14_7_wire_logic_cluster/lc_6/in_3

T_14_7_wire_logic_cluster/lc_5/out
T_15_3_sp4_v_t_46
T_15_0_span4_vert_35
T_15_3_lc_trk_g1_3
T_15_3_wire_logic_cluster/lc_1/in_3

T_14_7_wire_logic_cluster/lc_5/out
T_14_6_sp4_v_t_42
T_14_2_sp4_v_t_47
T_13_3_lc_trk_g3_7
T_13_3_wire_logic_cluster/lc_1/in_3

T_14_7_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g2_5
T_14_7_wire_logic_cluster/lc_0/in_3

T_14_7_wire_logic_cluster/lc_5/out
T_14_6_sp4_v_t_42
T_11_6_sp4_h_l_1
T_12_6_lc_trk_g2_1
T_12_6_wire_logic_cluster/lc_4/in_3

T_14_7_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g2_5
T_14_7_wire_logic_cluster/lc_5/in_0

T_14_7_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g2_5
T_14_7_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.PPM_STATE_53_d
T_14_7_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g1_6
T_15_7_wire_logic_cluster/lc_6/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g1_6
T_15_7_wire_logic_cluster/lc_4/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_8_lc_trk_g1_6
T_14_8_wire_logic_cluster/lc_6/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_1_sp12_v_t_23
T_14_13_sp12_v_t_23
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_7/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_20_7_lc_trk_g0_0
T_20_7_wire_logic_cluster/lc_1/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_10_sp4_h_l_3
T_18_10_sp4_v_t_45
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_7/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_8_lc_trk_g2_5
T_20_8_wire_logic_cluster/lc_3/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_16_6_lc_trk_g2_1
T_16_6_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_10_lc_trk_g1_2
T_18_10_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_10_lc_trk_g1_2
T_18_10_wire_logic_cluster/lc_7/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_8_lc_trk_g1_6
T_14_8_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_10_lc_trk_g1_2
T_18_10_wire_logic_cluster/lc_4/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_21_7_lc_trk_g0_3
T_21_7_wire_logic_cluster/lc_0/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_lc_trk_g1_4
T_18_7_wire_logic_cluster/lc_1/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_1_sp12_v_t_23
T_14_13_sp12_v_t_23
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_6/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_1_sp12_v_t_23
T_14_13_sp12_v_t_23
T_14_20_lc_trk_g2_3
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_21_7_lc_trk_g0_3
T_21_7_wire_logic_cluster/lc_5/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_14_10_sp4_v_t_40
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_7/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_1_sp12_v_t_23
T_14_13_sp12_v_t_23
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_5/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g2_6
T_14_7_wire_logic_cluster/lc_3/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_21_7_lc_trk_g0_3
T_21_7_wire_logic_cluster/lc_1/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_lc_trk_g1_4
T_18_7_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_9_lc_trk_g0_0
T_20_9_wire_logic_cluster/lc_1/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_9_lc_trk_g0_0
T_20_9_wire_logic_cluster/lc_2/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_8_lc_trk_g2_2
T_18_8_wire_logic_cluster/lc_0/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_8_lc_trk_g2_5
T_20_8_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_9_lc_trk_g0_0
T_20_9_wire_logic_cluster/lc_5/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_20_7_lc_trk_g0_0
T_20_7_wire_logic_cluster/lc_5/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_1/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_9_lc_trk_g1_7
T_18_9_wire_logic_cluster/lc_5/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_lc_trk_g1_4
T_18_7_wire_logic_cluster/lc_5/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_9_lc_trk_g1_7
T_18_9_wire_logic_cluster/lc_2/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_9_lc_trk_g1_7
T_18_9_wire_logic_cluster/lc_4/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_2_sp4_v_t_38
T_17_4_lc_trk_g1_3
T_17_4_wire_logic_cluster/lc_7/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_8_lc_trk_g2_2
T_18_8_wire_logic_cluster/lc_3/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_9_lc_trk_g1_7
T_18_9_wire_logic_cluster/lc_7/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_9_lc_trk_g1_7
T_18_9_wire_logic_cluster/lc_1/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_2_sp4_v_t_38
T_17_4_lc_trk_g1_3
T_17_4_input_2_6
T_17_4_wire_logic_cluster/lc_6/in_2

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_20_7_lc_trk_g0_0
T_20_7_wire_logic_cluster/lc_3/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_10_sp4_h_l_3
T_17_10_lc_trk_g3_6
T_17_10_wire_logic_cluster/lc_4/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_20_7_lc_trk_g0_0
T_20_7_wire_logic_cluster/lc_7/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_10_sp4_h_l_3
T_17_10_lc_trk_g3_6
T_17_10_wire_logic_cluster/lc_7/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_8_lc_trk_g2_2
T_18_8_wire_logic_cluster/lc_1/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_20_7_lc_trk_g0_0
T_20_7_wire_logic_cluster/lc_4/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_15_4_sp4_v_t_37
T_15_5_lc_trk_g2_5
T_15_5_wire_logic_cluster/lc_4/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_2_sp4_v_t_44
T_17_5_lc_trk_g3_4
T_17_5_wire_logic_cluster/lc_7/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_2_sp4_v_t_44
T_17_5_lc_trk_g3_4
T_17_5_wire_logic_cluster/lc_1/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_6_sp4_v_t_39
T_18_8_lc_trk_g2_2
T_18_8_wire_logic_cluster/lc_5/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_18_2_sp4_v_t_44
T_17_5_lc_trk_g3_4
T_17_5_wire_logic_cluster/lc_0/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_16_6_lc_trk_g2_1
T_16_6_wire_logic_cluster/lc_5/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_16_6_lc_trk_g2_1
T_16_6_wire_logic_cluster/lc_7/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_15_6_sp4_h_l_9
T_16_6_lc_trk_g2_1
T_16_6_wire_logic_cluster/lc_4/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g1_6
T_15_7_wire_logic_cluster/lc_1/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_14_8_lc_trk_g1_6
T_14_8_wire_logic_cluster/lc_5/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g3_6
T_15_6_input_2_3
T_15_6_wire_logic_cluster/lc_3/in_2

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g1_6
T_14_6_wire_logic_cluster/lc_6/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_14_8_lc_trk_g1_6
T_14_8_wire_logic_cluster/lc_4/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g1_6
T_15_7_wire_logic_cluster/lc_0/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g1_6
T_15_7_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g2_6
T_15_6_wire_logic_cluster/lc_1/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_20_7_lc_trk_g0_0
T_20_7_wire_logic_cluster/lc_2/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_8_lc_trk_g2_5
T_20_8_wire_logic_cluster/lc_0/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_8_lc_trk_g2_5
T_20_8_wire_logic_cluster/lc_4/in_3

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_8_lc_trk_g2_5
T_20_8_wire_logic_cluster/lc_7/in_0

T_14_7_wire_logic_cluster/lc_6/out
T_13_7_sp12_h_l_0
T_18_7_sp4_h_l_7
T_21_7_sp4_v_t_37
T_20_8_lc_trk_g2_5
T_20_8_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un2_throttle_iv_1_6
T_13_7_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g0_2
T_13_7_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.throttle_RNI1T1M6Z0Z_6
T_13_7_wire_logic_cluster/lc_1/out
T_14_4_sp4_v_t_43
T_15_8_sp4_h_l_6
T_17_8_lc_trk_g2_3
T_17_8_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNI36BO8Z0Z_22
T_9_20_wire_logic_cluster/lc_2/out
T_9_20_sp4_h_l_9
T_12_16_sp4_v_t_38
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIKE2O8Z0Z_22
T_12_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un1_pid_prereg_0_21
T_12_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_5/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g1_0
T_12_19_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_reg_esr_RNI7MJUZ0Z_20
T_10_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_37
T_7_22_sp4_h_l_0
T_8_22_lc_trk_g3_0
T_8_22_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_27
T_10_21_wire_logic_cluster/lc_3/cout
T_10_21_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_0_25
T_9_21_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g0_1
T_9_20_wire_logic_cluster/lc_2/in_1

T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_4/in_3

T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_6/in_1

T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_6/in_3

T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_19
T_10_20_wire_logic_cluster/lc_3/cout
T_10_20_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_d_reg_prev_esr_RNIMK2Q4Z0Z_16
T_18_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_input_2_4
T_17_15_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_pid_prereg_0_4
T_18_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_pid_prereg_0_2
T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_5/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_p_reg_esr_RNIBJ5B3_0Z0Z_14
T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_27_c_RNIDSKV
T_10_21_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_1/in_3

T_10_21_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_3/in_3

T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.un1_pid_prereg_0_10
T_11_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g0_3
T_11_20_wire_logic_cluster/lc_6/in_3

T_11_20_wire_logic_cluster/lc_3/out
T_11_19_sp4_v_t_38
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNI620Q4Z0Z_15
T_16_14_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g2_5
T_17_15_input_2_3
T_17_15_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_p_reg_esr_RNI20QN6Z0Z_19
T_11_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_36
T_12_17_sp4_h_l_1
T_11_17_lc_trk_g0_1
T_11_17_input_2_7
T_11_17_wire_logic_cluster/lc_7/in_2

End 

Net : dron_frame_decoder_1.drone_H_disp_side_8
T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_wire_logic_cluster/lc_4/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_3/in_3

End 

Net : drone_H_disp_side_i_8
T_18_22_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_45
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNICA2C4Z0Z_22
T_12_19_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g3_5
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.PPM_STATEZ0Z_1
T_14_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g1_4
T_14_7_wire_logic_cluster/lc_6/in_1

T_14_7_wire_logic_cluster/lc_4/out
T_15_3_sp4_v_t_44
T_15_0_span4_vert_33
T_15_3_lc_trk_g1_1
T_15_3_input_2_0
T_15_3_wire_logic_cluster/lc_0/in_2

T_14_7_wire_logic_cluster/lc_4/out
T_13_7_sp4_h_l_0
T_12_3_sp4_v_t_37
T_12_5_lc_trk_g2_0
T_12_5_input_2_2
T_12_5_wire_logic_cluster/lc_2/in_2

T_14_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g1_4
T_14_7_input_2_5
T_14_7_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.init_pulses_2_sqmuxa_0
T_14_7_wire_logic_cluster/lc_7/out
T_14_7_sp4_h_l_3
T_16_7_lc_trk_g2_6
T_16_7_wire_logic_cluster/lc_5/in_1

T_14_7_wire_logic_cluster/lc_7/out
T_15_7_lc_trk_g1_7
T_15_7_wire_logic_cluster/lc_7/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_13_7_lc_trk_g2_7
T_13_7_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g2_7
T_15_8_wire_logic_cluster/lc_4/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_14_7_sp4_h_l_3
T_13_7_sp4_v_t_38
T_13_8_lc_trk_g3_6
T_13_8_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_14_7_sp4_h_l_3
T_18_7_sp4_h_l_11
T_17_7_lc_trk_g1_3
T_17_7_wire_logic_cluster/lc_1/in_1

T_14_7_wire_logic_cluster/lc_7/out
T_14_7_sp4_h_l_3
T_13_7_sp4_v_t_38
T_14_11_sp4_h_l_9
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_14_7_sp4_h_l_3
T_17_7_sp4_v_t_38
T_16_8_lc_trk_g2_6
T_16_8_wire_logic_cluster/lc_1/in_1

T_14_7_wire_logic_cluster/lc_7/out
T_14_6_sp4_v_t_46
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_6/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_14_7_sp4_h_l_3
T_17_7_sp4_v_t_38
T_16_9_lc_trk_g1_3
T_16_9_wire_logic_cluster/lc_3/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_15_6_sp4_v_t_47
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_2/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g2_7
T_15_8_wire_logic_cluster/lc_0/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_14_7_sp4_h_l_3
T_17_7_sp4_v_t_38
T_16_8_lc_trk_g2_6
T_16_8_wire_logic_cluster/lc_7/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_14_6_sp4_v_t_46
T_14_9_lc_trk_g1_6
T_14_9_wire_logic_cluster/lc_0/in_3

T_14_7_wire_logic_cluster/lc_7/out
T_14_6_sp4_v_t_46
T_13_9_lc_trk_g3_6
T_13_9_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_1
T_15_7_wire_logic_cluster/lc_7/out
T_16_6_lc_trk_g3_7
T_16_6_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.aileron_RNI2Q3U4Z0Z_0
T_16_7_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g3_0
T_17_8_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.throttle_RNIFL0A6Z0Z_1
T_16_6_wire_logic_cluster/lc_3/out
T_17_5_sp4_v_t_39
T_17_8_lc_trk_g1_7
T_17_8_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0
T_16_7_wire_logic_cluster/lc_5/out
T_16_7_lc_trk_g2_5
T_16_7_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_12_24_0_
T_12_24_wire_logic_cluster/carry_in_mux/cout
T_12_24_wire_logic_cluster/lc_0/in_3

Net : pid_front.error_8
T_12_24_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_44
T_14_26_sp4_h_l_9
T_18_26_sp4_h_l_5
T_22_26_sp4_h_l_5
T_25_22_sp4_v_t_40
T_25_25_lc_trk_g1_0
T_25_25_wire_mult/mult/A_8

T_12_24_wire_logic_cluster/lc_0/out
T_12_21_sp4_v_t_40
T_9_21_sp4_h_l_11
T_5_21_sp4_h_l_2
T_4_17_sp4_v_t_42
T_1_17_sp4_h_l_7
T_0_17_lc_trk_g0_7
T_0_17_wire_mult/mult/A_8

T_12_24_wire_logic_cluster/lc_0/out
T_13_25_lc_trk_g3_0
T_13_25_wire_logic_cluster/lc_2/in_3

T_12_24_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g3_0
T_13_23_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_44
T_13_26_lc_trk_g0_1
T_13_26_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_0/out
T_13_25_lc_trk_g3_0
T_13_25_wire_logic_cluster/lc_5/in_0

T_12_24_wire_logic_cluster/lc_0/out
T_12_25_lc_trk_g0_0
T_12_25_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g0_0
T_11_25_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIK39M6Z0Z_22
T_17_17_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_25
T_15_18_wire_logic_cluster/lc_1/cout
T_15_18_wire_logic_cluster/lc_2/in_3

Net : pid_side.un1_pid_prereg_0_21
T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_0/out
T_18_17_sp4_h_l_0
T_17_17_sp4_v_t_43
T_16_18_lc_trk_g3_3
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_reg_esr_RNI08DVZ0Z_21
T_10_20_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g2_5
T_11_21_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g1_5
T_11_20_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_10_19_sp4_v_t_42
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_20
T_10_20_wire_logic_cluster/lc_4/cout
T_10_20_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_p_reg_esr_RNIF7HGDZ0Z_19
T_11_20_wire_logic_cluster/lc_2/out
T_11_10_sp12_v_t_23
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.un1_pid_prereg_0_12
T_11_21_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_2/in_3

T_11_21_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_45
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_7/in_3

T_11_21_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_45
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_i_reg_esr_RNIUHTSZ0Z_26
T_15_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_36
T_16_17_sp4_h_l_6
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_6
T_1_17_wire_logic_cluster/lc_6/out
T_1_17_sp4_h_l_1
T_0_13_sp4_v_t_43
T_0_9_sp4_v_t_39
T_0_5_sp4_v_t_47
T_0_7_lc_trk_g3_2
T_0_7_wire_mult/lc_6/in_3

T_1_17_wire_logic_cluster/lc_6/out
T_1_17_sp4_h_l_1
T_0_17_sp4_v_t_42
T_0_21_sp4_v_t_47
T_0_25_lc_trk_g1_2
T_0_25_wire_mult/lc_6/in_3

T_1_17_wire_logic_cluster/lc_6/out
T_1_17_sp4_h_l_1
T_0_13_sp4_v_t_43
T_0_9_sp4_v_t_39
T_0_12_lc_trk_g0_7
T_0_12_wire_mult/lc_6/in_3

End 

Net : pid_alt.error_cry_5
T_1_17_wire_logic_cluster/lc_5/cout
T_1_17_wire_logic_cluster/lc_6/in_3

Net : pid_front.O_13
T_25_24_wire_mult/lc_5/out
T_25_20_sp4_v_t_47
T_22_20_sp4_h_l_10
T_18_20_sp4_h_l_10
T_20_20_lc_trk_g3_7
T_20_20_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_3
T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_17_19_sp4_v_t_46
T_16_23_lc_trk_g2_3
T_16_23_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_22_19_sp4_h_l_2
T_25_15_sp4_v_t_39
T_25_11_sp4_v_t_40
T_25_12_lc_trk_g2_0
T_25_12_wire_mult/lc_3/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_17_19_sp4_v_t_46
T_17_22_lc_trk_g0_6
T_17_22_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_17_19_sp4_v_t_46
T_16_20_lc_trk_g3_6
T_16_20_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_22_19_sp4_h_l_2
T_25_15_sp4_v_t_39
T_25_17_lc_trk_g2_2
T_25_17_wire_mult/lc_3/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_17_19_sp4_v_t_46
T_14_23_sp4_h_l_4
T_14_23_lc_trk_g1_1
T_14_23_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_18_sp12_v_t_22
T_18_24_lc_trk_g3_5
T_18_24_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_17_19_sp4_v_t_46
T_17_23_sp4_v_t_42
T_17_24_lc_trk_g3_2
T_17_24_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_18_sp12_v_t_22
T_18_24_lc_trk_g3_5
T_18_24_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_cry_2
T_18_19_wire_logic_cluster/lc_2/cout
T_18_19_wire_logic_cluster/lc_3/in_3

Net : pid_front.error_i_regZ0Z_3
T_14_21_wire_logic_cluster/lc_3/out
T_14_18_sp4_v_t_46
T_11_18_sp4_h_l_5
T_10_18_lc_trk_g0_5
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_1_18_0_
T_1_18_wire_logic_cluster/carry_in_mux/cout
T_1_18_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_8
T_1_18_wire_logic_cluster/lc_0/out
T_1_18_sp4_h_l_5
T_0_14_sp4_v_t_40
T_0_10_sp4_v_t_36
T_0_6_sp4_v_t_41
T_0_7_lc_trk_g2_1
T_0_7_wire_mult/mult/A_8

T_1_18_wire_logic_cluster/lc_0/out
T_1_18_sp4_h_l_5
T_0_18_sp4_v_t_46
T_0_22_sp4_v_t_39
T_0_25_lc_trk_g0_7
T_0_25_wire_mult/mult/A_8

T_1_18_wire_logic_cluster/lc_0/out
T_1_18_sp4_h_l_5
T_0_14_sp4_v_t_40
T_0_10_sp4_v_t_40
T_0_12_lc_trk_g2_5
T_0_12_wire_mult/mult/A_8

End 

Net : pid_front.N_45_1
T_11_21_wire_logic_cluster/lc_2/out
T_11_20_sp4_v_t_36
T_11_23_lc_trk_g0_4
T_11_23_wire_logic_cluster/lc_3/in_3

T_11_21_wire_logic_cluster/lc_2/out
T_11_20_sp4_v_t_36
T_11_24_lc_trk_g1_1
T_11_24_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.N_46_1
T_11_23_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g0_3
T_11_22_wire_logic_cluster/lc_6/in_3

T_11_23_wire_logic_cluster/lc_3/out
T_11_23_sp4_h_l_11
T_13_23_lc_trk_g2_6
T_13_23_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g0_3
T_11_23_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.N_54_0
T_11_22_wire_logic_cluster/lc_6/out
T_10_22_sp12_h_l_0
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g3_6
T_10_22_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.N_63
T_16_23_wire_logic_cluster/lc_3/out
T_16_23_sp4_h_l_11
T_15_19_sp4_v_t_41
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_5/in_3

T_16_23_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g1_3
T_15_24_wire_logic_cluster/lc_1/in_1

T_16_23_wire_logic_cluster/lc_3/out
T_16_23_sp4_h_l_11
T_15_19_sp4_v_t_41
T_15_21_lc_trk_g3_4
T_15_21_wire_logic_cluster/lc_4/in_3

T_16_23_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g1_3
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

T_16_23_wire_logic_cluster/lc_3/out
T_16_23_sp4_h_l_11
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.N_30_1
T_17_22_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g1_7
T_16_23_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.N_41_0
T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.O_12
T_25_24_wire_mult/lc_4/out
T_25_20_sp4_v_t_45
T_22_20_sp4_h_l_2
T_21_16_sp4_v_t_39
T_21_19_lc_trk_g0_7
T_21_19_wire_logic_cluster/lc_0/in_3

End 

Net : drone_H_disp_front_i_10
T_13_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_46
T_12_24_lc_trk_g3_6
T_12_24_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_front_10
T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_7/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_26
T_17_16_wire_logic_cluster/lc_3/cout
T_17_16_wire_logic_cluster/lc_4/in_3

Net : pid_side.un1_pid_prereg_0_20
T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_i_regZ0Z_3
T_15_23_wire_logic_cluster/lc_3/out
T_15_14_sp12_v_t_22
T_15_15_lc_trk_g3_6
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_24
T_15_18_wire_logic_cluster/lc_0/cout
T_15_18_wire_logic_cluster/lc_1/in_3

Net : pid_side.error_i_reg_esr_RNISESSZ0Z_25
T_15_18_wire_logic_cluster/lc_1/out
T_15_18_sp4_h_l_7
T_18_14_sp4_v_t_42
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_38
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_sp4_h_l_7
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNISK5B3Z0Z_22
T_17_17_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g1_1
T_17_16_input_2_4
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_29_1
T_16_23_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g1_0
T_16_24_wire_logic_cluster/lc_7/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g1_0
T_16_24_wire_logic_cluster/lc_1/in_0

End 

Net : front_command_1
T_7_20_wire_logic_cluster/lc_1/out
T_6_20_sp4_h_l_10
T_10_20_sp4_h_l_6
T_13_20_sp4_v_t_46
T_12_23_lc_trk_g3_6
T_12_23_input_2_5
T_12_23_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_pid_prereg_79
T_9_17_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_47
T_10_15_lc_trk_g2_7
T_10_15_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g3_3
T_10_16_input_2_2
T_10_16_wire_logic_cluster/lc_2/in_2

T_9_17_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.m11_2_03_3_i_0
T_15_22_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g0_7
T_15_23_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_i_reg_esr_RNIALFUZ0Z_17
T_10_20_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_39
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_39
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_16
T_10_20_wire_logic_cluster/lc_0/cout
T_10_20_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_p_reg_esr_RNI80EDDZ0Z_17
T_11_19_wire_logic_cluster/lc_5/out
T_12_15_sp4_v_t_46
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_p_reg_esr_RNICN0DDZ0Z_15
T_10_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.un1_pid_prereg_0_18
T_9_21_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_0/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_7/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_10_21_sp4_h_l_10
T_13_17_sp4_v_t_47
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.un1_pid_prereg_0_3
T_10_17_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g0_1
T_10_16_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g1_1
T_10_17_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_reg_esr_RNICIRCDZ0Z_14
T_10_16_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_i_reg_esr_RNIM5PSZ0Z_22
T_15_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g1_6
T_16_17_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIV6JN9Z0Z_19
T_16_18_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_44
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_21
T_15_17_wire_logic_cluster/lc_5/cout
T_15_17_wire_logic_cluster/lc_6/in_3

Net : pid_front.un1_pid_prereg_0_9
T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_5/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_3/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_36
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.un1_pid_prereg_0_5
T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_9_17_sp4_h_l_2
T_12_17_sp4_v_t_42
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.un1_pid_prereg_0_13
T_16_17_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_40
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_40
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_0_11
T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_wire_logic_cluster/lc_4/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_reg_esr_RNISOJEDZ0Z_18
T_11_20_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_44
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_side_9
T_15_19_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g3_2
T_16_20_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_2/in_3

End 

Net : drone_H_disp_side_i_9
T_16_20_wire_logic_cluster/lc_7/out
T_16_20_sp4_h_l_3
T_18_20_lc_trk_g2_6
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.N_88_0
T_11_24_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g1_5
T_11_24_wire_logic_cluster/lc_7/in_3

T_11_24_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g1_5
T_11_24_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_90_0
T_11_24_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g2_7
T_10_24_wire_logic_cluster/lc_7/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g2_7
T_10_24_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_p_reg_esr_RNIQOPM6Z0Z_18
T_11_19_wire_logic_cluster/lc_3/out
T_11_16_sp4_v_t_46
T_11_17_lc_trk_g2_6
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.O_5_14
T_0_24_wire_mult/lc_6/out
T_0_22_sp4_v_t_41
T_1_22_sp4_h_l_9
T_1_22_lc_trk_g0_4
T_1_22_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_26
T_10_21_wire_logic_cluster/lc_2/cout
T_10_21_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_pid_prereg_0_24
T_9_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g0_1
T_9_21_wire_logic_cluster/lc_2/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g1_1
T_9_21_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_d_reg_prev_esr_RNI840C4Z0Z_22
T_9_20_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_42
T_11_18_sp4_h_l_0
T_11_18_lc_trk_g0_5
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_26_c_RNICQJV
T_10_21_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_1/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g0_3
T_10_21_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.un1_pid_prereg_0_20
T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_5/in_3

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_d_reg_prev_esr_RNIJL6C4Z0Z_22
T_9_21_wire_logic_cluster/lc_2/out
T_9_18_sp4_v_t_44
T_10_18_sp4_h_l_9
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_i_acummZ0Z_0
T_9_18_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_7/out
T_9_13_sp12_v_t_22
T_9_22_lc_trk_g3_6
T_9_22_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI7DEO8Z0Z_22
T_9_21_wire_logic_cluster/lc_4/out
T_8_21_sp4_h_l_0
T_11_17_sp4_v_t_43
T_11_18_lc_trk_g3_3
T_11_18_input_2_6
T_11_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_regZ0Z_6
T_15_25_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_41
T_12_21_sp4_h_l_4
T_11_17_sp4_v_t_41
T_10_18_lc_trk_g3_1
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_i_regZ0Z_6
T_16_21_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_43
T_16_15_sp4_v_t_43
T_13_15_sp4_h_l_0
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_5
T_15_15_wire_logic_cluster/lc_5/cout
T_15_15_wire_logic_cluster/lc_6/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_11
T_10_19_wire_logic_cluster/lc_3/cout
T_10_19_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_p_reg_esr_RNIL2B66Z0Z_5
T_20_13_wire_logic_cluster/lc_5/out
T_18_13_sp4_h_l_7
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_pid_prereg_66_0_cascade_
T_20_13_wire_logic_cluster/lc_4/ltout
T_20_13_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_pid_prereg_153_0_cascade_
T_13_17_wire_logic_cluster/lc_4/ltout
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_5_c_RNIC5QN
T_15_15_wire_logic_cluster/lc_6/out
T_15_13_sp4_v_t_41
T_16_13_sp4_h_l_4
T_20_13_sp4_h_l_7
T_20_13_lc_trk_g1_2
T_20_13_wire_logic_cluster/lc_4/in_3

T_15_15_wire_logic_cluster/lc_6/out
T_15_13_sp4_v_t_41
T_16_13_sp4_h_l_4
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_3/in_3

T_15_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_4
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNINH0UDZ0Z_10
T_13_17_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_42
T_10_16_sp4_h_l_1
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_i_reg_esr_RNIV4AUZ0Z_12
T_10_19_wire_logic_cluster/lc_4/out
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_0
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_4/in_3

T_10_19_wire_logic_cluster/lc_4/out
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_0
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_3/in_3

T_10_19_wire_logic_cluster/lc_4/out
T_8_19_sp4_h_l_5
T_7_19_lc_trk_g1_5
T_7_19_wire_logic_cluster/lc_1/in_3

End 

Net : drone_altitude_9
T_4_19_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g0_4
T_4_19_wire_logic_cluster/lc_7/in_3

T_4_19_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g2_4
T_3_18_wire_logic_cluster/lc_1/in_1

T_4_19_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g0_4
T_4_19_wire_logic_cluster/lc_4/in_0

End 

Net : drone_altitude_i_9
T_4_19_wire_logic_cluster/lc_7/out
T_4_18_sp4_v_t_46
T_1_18_sp4_h_l_11
T_1_18_lc_trk_g0_6
T_1_18_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_i_regZ0Z_4
T_16_21_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_36
T_16_14_sp4_v_t_41
T_15_15_lc_trk_g3_1
T_15_15_input_2_4
T_15_15_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_d_regZ0Z_12
T_24_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_5/in_1

T_24_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g2_3
T_23_16_wire_logic_cluster/lc_4/in_3

T_24_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_1/in_3

T_24_16_wire_logic_cluster/lc_3/out
T_22_16_sp4_h_l_3
T_22_16_lc_trk_g1_6
T_22_16_wire_logic_cluster/lc_2/in_3

T_24_16_wire_logic_cluster/lc_3/out
T_24_15_sp4_v_t_38
T_21_15_sp4_h_l_3
T_22_15_lc_trk_g3_3
T_22_15_wire_logic_cluster/lc_5/in_3

T_24_16_wire_logic_cluster/lc_3/out
T_22_16_sp4_h_l_3
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_1/in_0

T_24_16_wire_logic_cluster/lc_3/out
T_24_15_sp4_v_t_38
T_21_15_sp4_h_l_3
T_17_15_sp4_h_l_11
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_6/in_1

T_24_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g2_3
T_23_16_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_p_regZ0Z_12
T_24_16_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g2_2
T_23_16_wire_logic_cluster/lc_4/in_0

T_24_16_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g2_2
T_23_16_wire_logic_cluster/lc_5/in_3

T_24_16_wire_logic_cluster/lc_2/out
T_24_15_sp4_v_t_36
T_21_15_sp4_h_l_1
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_4/in_1

T_24_16_wire_logic_cluster/lc_2/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_9
T_22_17_lc_trk_g2_1
T_22_17_wire_logic_cluster/lc_6/in_1

T_24_16_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g2_2
T_23_16_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_12
T_23_16_wire_logic_cluster/lc_6/out
T_23_16_lc_trk_g3_6
T_23_16_input_2_5
T_23_16_wire_logic_cluster/lc_5/in_2

T_23_16_wire_logic_cluster/lc_6/out
T_23_16_lc_trk_g3_6
T_23_16_wire_logic_cluster/lc_4/in_1

T_23_16_wire_logic_cluster/lc_6/out
T_23_16_lc_trk_g3_6
T_23_16_input_2_1
T_23_16_wire_logic_cluster/lc_1/in_2

T_23_16_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g3_6
T_22_16_wire_logic_cluster/lc_2/in_1

T_23_16_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_5/in_1

T_23_16_wire_logic_cluster/lc_6/out
T_22_16_sp4_h_l_4
T_21_16_lc_trk_g0_4
T_21_16_wire_logic_cluster/lc_1/in_1

T_23_16_wire_logic_cluster/lc_6/out
T_23_15_sp4_v_t_44
T_20_15_sp4_h_l_9
T_16_15_sp4_h_l_9
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_p_reg_esr_RNIVKIOZ0Z_12
T_23_16_wire_logic_cluster/lc_5/out
T_22_16_sp4_h_l_2
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_i_regZ0Z_4
T_14_22_wire_logic_cluster/lc_1/out
T_14_18_sp4_v_t_39
T_11_18_sp4_h_l_8
T_10_18_lc_trk_g0_0
T_10_18_input_2_4
T_10_18_wire_logic_cluster/lc_4/in_2

T_14_22_wire_logic_cluster/lc_1/out
T_14_18_sp4_v_t_39
T_15_22_sp4_h_l_8
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.O_3_15
T_0_6_wire_mult/lc_7/out
T_1_5_lc_trk_g2_7
T_1_5_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_i_acummZ0Z_0
T_14_14_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_14_6_sp12_v_t_23
T_14_18_lc_trk_g3_0
T_14_18_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.m13_2_03_4_i_0
T_17_20_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.m11_0_ns_1
T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.m93_0_ns_1
T_17_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.N_12_1
T_16_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_0/in_3

T_16_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_4/in_3

T_16_20_wire_logic_cluster/lc_0/out
T_16_20_sp4_h_l_5
T_15_20_sp4_v_t_40
T_15_23_lc_trk_g1_0
T_15_23_wire_logic_cluster/lc_4/in_3

T_16_20_wire_logic_cluster/lc_0/out
T_16_20_sp4_h_l_5
T_15_20_sp4_v_t_40
T_15_23_lc_trk_g1_0
T_15_23_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un1_pid_prereg_0_4
T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g2_3
T_10_17_wire_logic_cluster/lc_6/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_11
T_13_17_sp4_v_t_46
T_12_20_lc_trk_g3_6
T_12_20_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_reg_esr_RNIUKHM6Z0Z_16
T_10_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g1_6
T_11_17_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_15
T_21_9_wire_logic_cluster/lc_7/out
T_21_8_sp4_v_t_46
T_18_8_sp4_h_l_11
T_18_8_lc_trk_g0_6
T_18_8_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_14
T_21_9_wire_logic_cluster/lc_6/cout
T_21_9_wire_logic_cluster/lc_7/in_3

Net : pid_front.un1_pid_prereg_0_cry_21
T_11_17_wire_logic_cluster/lc_6/cout
T_11_17_wire_logic_cluster/lc_7/in_3

Net : pid_side.error_i_reg_esr_RNIQ9ORZ0Z_15
T_15_16_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_39
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g2_7
T_16_15_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_39
T_17_17_sp4_h_l_8
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_25
T_17_16_wire_logic_cluster/lc_2/cout
T_17_16_wire_logic_cluster/lc_3/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_14
T_15_16_wire_logic_cluster/lc_6/cout
T_15_16_wire_logic_cluster/lc_7/in_3

Net : pid_side.error_d_reg_prev_esr_RNI73UC2_0Z0Z_14
T_16_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un1_pid_prereg_0_2
T_10_17_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g2_7
T_10_17_wire_logic_cluster/lc_2/in_3

T_10_17_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g1_7
T_10_16_wire_logic_cluster/lc_5/in_3

T_10_17_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g2_7
T_10_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_pid_prereg_0_10
T_16_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNINPDOKZ0Z_12
T_16_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g0_3
T_17_15_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIQVAR4Z0Z_19
T_16_18_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_40
T_17_15_lc_trk_g3_0
T_17_15_input_2_7
T_17_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_p_reg_esr_RNIE2FM6Z0Z_15
T_10_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g1_2
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_32_0_cascade_
T_16_22_wire_logic_cluster/lc_5/ltout
T_16_22_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.O_2_13
T_25_11_wire_mult/lc_5/out
T_24_11_lc_trk_g3_5
T_24_11_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_17
T_21_10_wire_logic_cluster/lc_1/out
T_20_10_lc_trk_g2_1
T_20_10_input_2_5
T_20_10_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_16
T_21_10_wire_logic_cluster/lc_0/cout
T_21_10_wire_logic_cluster/lc_1/in_3

Net : pid_side.un1_pid_prereg_0_26
T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_27
T_15_18_wire_logic_cluster/lc_3/cout
T_15_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_27_c_RNI1NVS
T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_6/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNI72LM6Z0Z_22
T_16_18_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_41
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.drone_H_disp_side_10
T_18_22_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_7/in_3

T_18_22_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_6/in_0

End 

Net : drone_H_disp_side_i_10
T_18_22_wire_logic_cluster/lc_7/out
T_19_19_sp4_v_t_39
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_i_acummZ0Z_3
T_13_18_wire_logic_cluster/lc_2/out
T_11_18_sp4_h_l_1
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_cry_5_c_RNIUOTV1Z0Z_0
T_13_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g1_0
T_13_23_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.N_49_0
T_13_23_wire_logic_cluster/lc_2/out
T_13_22_sp4_v_t_36
T_10_22_sp4_h_l_7
T_11_22_lc_trk_g2_7
T_11_22_wire_logic_cluster/lc_6/in_1

T_13_23_wire_logic_cluster/lc_2/out
T_13_22_sp4_v_t_36
T_10_22_sp4_h_l_7
T_11_22_lc_trk_g2_7
T_11_22_wire_logic_cluster/lc_3/in_0

T_13_23_wire_logic_cluster/lc_2/out
T_11_23_sp4_h_l_1
T_11_23_lc_trk_g1_4
T_11_23_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_0_8
T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_4/out
T_11_11_sp12_v_t_23
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNICN4M6Z0Z_22
T_16_16_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.un1_pid_prereg_0_19
T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNI3RHM6Z0Z_22
T_16_19_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_44
T_17_16_lc_trk_g2_4
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.un1_pid_prereg_0_23
T_16_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_6/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.un1_pid_prereg_0_25
T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g3_6
T_16_19_wire_logic_cluster/lc_4/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNISFDM6Z0Z_22
T_16_18_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_37
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_4/in_1

End 

Net : front_command_2
T_7_20_wire_logic_cluster/lc_2/out
T_7_19_sp4_v_t_36
T_8_23_sp4_h_l_7
T_12_23_sp4_h_l_3
T_12_23_lc_trk_g0_6
T_12_23_input_2_6
T_12_23_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_acummZ0Z_1
T_9_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.O_1_11
T_25_16_wire_mult/mult/O_11
T_25_15_sp4_v_t_38
T_22_15_sp4_h_l_3
T_21_15_lc_trk_g0_3
T_21_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.O_11
T_25_24_wire_mult/mult/O_11
T_25_21_sp4_v_t_46
T_22_21_sp4_h_l_11
T_21_17_sp4_v_t_41
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.O_1_9
T_25_16_wire_mult/lc_1/out
T_25_16_sp4_h_r_2
T_22_16_sp4_h_l_10
T_21_12_sp4_v_t_47
T_21_15_lc_trk_g0_7
T_21_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_5_13
T_0_24_wire_mult/lc_5/out
T_1_23_sp4_v_t_43
T_2_23_sp4_h_l_11
T_4_23_lc_trk_g2_6
T_4_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_8_c_RNICNNJ
T_15_16_wire_logic_cluster/lc_1/out
T_15_5_sp12_v_t_22
T_16_17_sp12_h_l_1
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_1/out
T_15_5_sp12_v_t_22
T_16_17_sp12_h_l_1
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_1/in_3

T_15_16_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_47
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_p_reg_esr_RNI9GJD3Z0Z_8
T_20_17_wire_logic_cluster/lc_2/out
T_20_14_sp4_v_t_44
T_17_14_sp4_h_l_3
T_17_14_lc_trk_g1_6
T_17_14_input_2_3
T_17_14_wire_logic_cluster/lc_3/in_2

T_20_17_wire_logic_cluster/lc_2/out
T_20_14_sp4_v_t_44
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_8
T_15_16_wire_logic_cluster/lc_0/cout
T_15_16_wire_logic_cluster/lc_1/in_3

Net : pid_front.state_RNIM14NZ0Z_0
T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_8_19_lc_trk_g1_7
T_8_19_wire_logic_cluster/lc_4/in_0

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_16_sp4_h_l_9
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_16_sp4_h_l_9
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_20_sp4_h_l_4
T_12_20_sp4_v_t_44
T_12_21_lc_trk_g2_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_20_sp4_h_l_4
T_12_20_sp4_v_t_44
T_12_21_lc_trk_g2_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_16_sp4_h_l_9
T_13_16_sp4_h_l_0
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_16_sp4_h_l_9
T_13_16_sp4_h_l_0
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_16_sp4_h_l_9
T_13_16_sp4_h_l_0
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_16_sp4_h_l_9
T_13_16_sp4_h_l_0
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_16_sp4_h_l_9
T_13_16_sp4_h_l_0
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_20_sp4_h_l_4
T_13_20_sp4_h_l_4
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_9_16_sp4_h_l_9
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_7_18_lc_trk_g0_4
T_7_18_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_7_18_lc_trk_g0_4
T_7_18_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_5_16_sp4_h_l_4
T_8_16_sp4_v_t_41
T_8_18_lc_trk_g2_4
T_8_18_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_39
T_9_18_sp4_h_l_8
T_12_18_sp4_v_t_45
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_7_17_sp4_h_l_3
T_3_17_sp4_h_l_6
T_7_17_sp4_h_l_9
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_7_17_sp4_h_l_3
T_3_17_sp4_h_l_6
T_7_17_sp4_h_l_9
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_7_17_sp4_h_l_3
T_3_17_sp4_h_l_6
T_7_17_sp4_h_l_9
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_39
T_9_18_sp4_h_l_8
T_13_18_sp4_h_l_4
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_39
T_9_18_sp4_h_l_8
T_13_18_sp4_h_l_4
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_15_sp4_v_t_42
T_9_19_sp4_h_l_1
T_13_19_sp4_h_l_1
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_15_sp4_v_t_42
T_9_19_sp4_h_l_1
T_13_19_sp4_h_l_1
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

T_7_17_wire_logic_cluster/lc_7/out
T_8_15_sp4_v_t_42
T_9_19_sp4_h_l_1
T_13_19_sp4_h_l_1
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_5/s_r

End 

Net : pid_front.N_404_g
T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_17_glb2local_1
T_7_17_lc_trk_g0_5
T_7_17_wire_logic_cluster/lc_7/in_0

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_19_glb2local_1
T_8_19_lc_trk_g0_5
T_8_19_wire_logic_cluster/lc_4/in_3

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_21_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_22_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_19_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_20_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_20_wire_logic_cluster/lc_2/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_18_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_18_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_18_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_18_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_18_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_18_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_18_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_18_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_17_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_17_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_17_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_17_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_17_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_17_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_17_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_17_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_16_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_15_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_15_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_15_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_15_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_15_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_15_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_15_wire_logic_cluster/lc_0/cen

End 

Net : pid_side.error_i_reg_9_rn_0_19
T_15_22_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_i_regZ0Z_5
T_16_21_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_45
T_16_13_sp4_v_t_41
T_15_15_lc_trk_g1_4
T_15_15_input_2_5
T_15_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.state_RNIPKTDZ0Z_0
T_9_28_wire_logic_cluster/lc_0/out
T_10_26_sp4_v_t_44
T_7_30_sp4_h_l_9
T_6_30_sp4_v_t_44
T_6_31_lc_trk_g1_4
T_6_31_wire_gbuf/in

End 

Net : pid_front.N_404_0
T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_18_sp4_v_t_43
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_18_sp4_v_t_43
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_10_sp4_v_t_47
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_10_sp4_v_t_47
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_4/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_18_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_4/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_13_14_sp4_v_t_47
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_4/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_10
T_13_18_sp4_v_t_47
T_12_20_lc_trk_g2_2
T_12_20_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_9_14_sp4_v_t_42
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_6/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_9_14_sp4_v_t_42
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_6/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_9_14_sp4_v_t_42
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_6/cen

T_8_19_wire_logic_cluster/lc_4/out
T_7_19_sp4_h_l_0
T_10_15_sp4_v_t_43
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_6_18_sp4_h_l_10
T_7_18_lc_trk_g2_2
T_7_18_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_41
T_6_18_sp4_h_l_10
T_7_18_lc_trk_g2_2
T_7_18_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_4/out
T_9_19_sp4_h_l_8
T_13_19_sp4_h_l_11
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_4/out
T_8_11_sp12_v_t_23
T_8_18_lc_trk_g3_3
T_8_18_wire_logic_cluster/lc_0/cen

End 

Net : pid_side.m7_2_03
T_15_22_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g0_2
T_15_22_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIBGIE2Z0Z_1
T_20_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_0/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.N_14_1
T_14_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g0_3
T_14_23_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g0_3
T_14_23_wire_logic_cluster/lc_0/in_1

T_14_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g0_3
T_14_23_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_p_reg_esr_RNIIQL11Z0Z_1
T_20_16_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g0_4
T_20_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNI905J4Z0Z_1
T_20_16_wire_logic_cluster/lc_0/out
T_20_13_sp4_v_t_40
T_17_13_sp4_h_l_11
T_17_13_lc_trk_g0_6
T_17_13_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_d_regZ0Z_1
T_24_16_wire_logic_cluster/lc_1/out
T_20_16_sp12_h_l_1
T_20_16_lc_trk_g1_2
T_20_16_wire_logic_cluster/lc_4/in_1

T_24_16_wire_logic_cluster/lc_1/out
T_20_16_sp12_h_l_1
T_20_16_lc_trk_g1_2
T_20_16_wire_logic_cluster/lc_6/in_1

T_24_16_wire_logic_cluster/lc_1/out
T_20_16_sp12_h_l_1
T_20_16_lc_trk_g1_2
T_20_16_wire_logic_cluster/lc_1/in_0

T_24_16_wire_logic_cluster/lc_1/out
T_23_16_sp4_h_l_10
T_19_16_sp4_h_l_6
T_18_16_lc_trk_g0_6
T_18_16_wire_logic_cluster/lc_1/in_3

T_24_16_wire_logic_cluster/lc_1/out
T_23_16_sp4_h_l_10
T_19_16_sp4_h_l_6
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_3/in_1

T_24_16_wire_logic_cluster/lc_1/out
T_23_16_sp4_h_l_10
T_19_16_sp4_h_l_6
T_18_16_lc_trk_g0_6
T_18_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.N_15_1
T_14_23_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g3_2
T_15_22_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g3_2
T_15_22_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_i_acummZ0Z_1
T_14_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_p_reg_esr_RNIECBV6Z0Z_8
T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_42
T_17_14_sp4_h_l_1
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_32_0
T_15_25_wire_logic_cluster/lc_3/out
T_13_25_sp4_h_l_3
T_13_25_lc_trk_g1_6
T_13_25_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_i_reg_esr_RNO_1_0_24_cascade_
T_13_25_wire_logic_cluster/lc_0/ltout
T_13_25_wire_logic_cluster/lc_1/in_2

End 

Net : drone_altitude_8
T_2_16_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g0_2
T_2_16_wire_logic_cluster/lc_3/in_3

T_2_16_wire_logic_cluster/lc_2/out
T_3_15_sp4_v_t_37
T_3_18_lc_trk_g0_5
T_3_18_wire_logic_cluster/lc_0/in_1

T_2_16_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g0_2
T_2_16_wire_logic_cluster/lc_2/in_0

End 

Net : drone_altitude_i_8
T_2_16_wire_logic_cluster/lc_3/out
T_2_15_sp4_v_t_38
T_1_18_lc_trk_g2_6
T_1_18_input_2_0
T_1_18_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_p_reg_esr_RNI4U472Z0Z_3
T_8_18_wire_logic_cluster/lc_2/out
T_8_15_sp4_v_t_44
T_9_15_sp4_h_l_2
T_11_15_lc_trk_g3_7
T_11_15_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_d_regZ0Z_3
T_20_22_wire_logic_cluster/lc_6/out
T_11_22_sp12_h_l_0
T_10_10_sp12_v_t_23
T_10_10_sp4_v_t_45
T_11_14_sp4_h_l_8
T_12_14_lc_trk_g2_0
T_12_14_wire_logic_cluster/lc_7/in_3

T_20_22_wire_logic_cluster/lc_6/out
T_11_22_sp12_h_l_0
T_10_10_sp12_v_t_23
T_10_10_sp4_v_t_45
T_11_14_sp4_h_l_8
T_12_14_lc_trk_g2_0
T_12_14_wire_logic_cluster/lc_3/in_3

T_20_22_wire_logic_cluster/lc_6/out
T_11_22_sp12_h_l_0
T_10_10_sp12_v_t_23
T_10_10_sp4_v_t_45
T_11_14_sp4_h_l_8
T_12_14_lc_trk_g2_0
T_12_14_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_p_reg_esr_RNIR7E8Z0Z_3
T_12_14_wire_logic_cluster/lc_7/out
T_10_14_sp4_h_l_11
T_9_14_sp4_v_t_46
T_8_18_lc_trk_g2_3
T_8_18_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_7/out
T_10_14_sp4_h_l_11
T_9_14_sp4_v_t_46
T_8_18_lc_trk_g2_3
T_8_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.N_36_0
T_14_25_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_1/in_3

T_14_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g0_3
T_14_24_wire_logic_cluster/lc_2/in_3

T_14_25_wire_logic_cluster/lc_3/out
T_13_26_lc_trk_g1_3
T_13_26_wire_logic_cluster/lc_5/in_3

T_14_25_wire_logic_cluster/lc_3/out
T_8_25_sp12_h_l_1
T_10_25_lc_trk_g1_6
T_10_25_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_p_reg_esr_RNIJ1FT1Z0Z_12_cascade_
T_10_16_wire_logic_cluster/lc_2/ltout
T_10_16_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_136
T_14_26_wire_logic_cluster/lc_4/out
T_14_26_lc_trk_g2_4
T_14_26_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.N_37_1
T_14_25_wire_logic_cluster/lc_1/out
T_14_26_lc_trk_g0_1
T_14_26_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_4
T_1_17_wire_logic_cluster/lc_4/out
T_1_16_sp4_v_t_40
T_1_20_sp4_v_t_45
T_1_24_sp4_v_t_46
T_0_25_lc_trk_g3_6
T_0_25_wire_mult/lc_4/in_3

T_1_17_wire_logic_cluster/lc_4/out
T_1_16_sp4_v_t_40
T_1_12_sp4_v_t_36
T_0_12_sp4_h_l_31
T_0_12_lc_trk_g3_2
T_0_12_wire_mult/lc_4/in_3

T_1_17_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_45
T_1_9_sp4_v_t_45
T_1_5_sp4_v_t_45
T_0_7_lc_trk_g0_3
T_0_7_wire_mult/lc_4/in_3

End 

Net : pid_alt.error_cry_3
T_1_17_wire_logic_cluster/lc_3/cout
T_1_17_wire_logic_cluster/lc_4/in_3

Net : pid_side.O_2_12
T_25_11_wire_mult/mult/O_12
T_24_10_lc_trk_g2_4
T_24_10_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_3_12
T_0_6_wire_mult/mult/O_12
T_1_2_sp4_v_t_44
T_1_4_lc_trk_g2_1
T_1_4_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_13
T_17_9_wire_logic_cluster/lc_5/cout
T_17_9_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_10_14
T_17_9_wire_logic_cluster/lc_6/out
T_17_6_sp4_v_t_36
T_18_10_sp4_h_l_1
T_20_10_lc_trk_g3_4
T_20_10_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_i_reg_9_rn_0_26
T_14_21_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_41_0_cascade_
T_14_21_wire_logic_cluster/lc_5/ltout
T_14_21_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_20
T_11_17_wire_logic_cluster/lc_5/cout
T_11_17_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_d_regZ0Z_13
T_21_19_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_46
T_18_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_10_16_sp4_h_l_5
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_7/in_3

T_21_19_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_46
T_18_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_13_16_sp4_v_t_39
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_4/in_3

T_21_19_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_46
T_18_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_10_16_sp4_h_l_5
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_3/in_1

T_21_19_wire_logic_cluster/lc_3/out
T_21_16_sp4_v_t_46
T_18_16_sp4_h_l_11
T_14_16_sp4_h_l_2
T_13_16_sp4_v_t_39
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_24
T_17_16_wire_logic_cluster/lc_1/cout
T_17_16_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_p_reg_esr_RNIETB61_0Z0Z_13
T_9_16_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_47
T_10_16_lc_trk_g3_7
T_10_16_input_2_4
T_10_16_wire_logic_cluster/lc_4/in_2

T_9_16_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_47
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_0/in_1

T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g1_7
T_9_16_wire_logic_cluster/lc_4/in_0

T_9_16_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_47
T_10_16_lc_trk_g3_7
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

T_9_16_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_38
T_10_17_sp4_h_l_9
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_i_reg_esr_RNO_0Z0Z_17
T_11_24_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g1_1
T_11_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_5_15
T_0_24_wire_mult/lc_7/out
T_1_23_lc_trk_g3_7
T_1_23_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_5
T_10_18_wire_logic_cluster/lc_5/cout
T_10_18_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_p_reg_esr_RNIHMAE2Z0Z_5
T_7_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_10
T_11_14_sp4_v_t_41
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.un1_pid_prereg_66_0_cascade_
T_7_18_wire_logic_cluster/lc_4/ltout
T_7_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_5_c_RNIOULE
T_10_18_wire_logic_cluster/lc_6/out
T_8_18_sp4_h_l_9
T_7_18_lc_trk_g0_1
T_7_18_wire_logic_cluster/lc_4/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_8_18_sp4_h_l_9
T_7_18_lc_trk_g0_1
T_7_18_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_8_18_sp4_h_l_9
T_7_18_sp4_v_t_38
T_7_19_lc_trk_g3_6
T_7_19_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_5
T_15_8_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g0_4
T_15_8_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.elevator_RNI5Q5L6Z0Z_5
T_15_8_wire_logic_cluster/lc_3/out
T_15_8_sp4_h_l_11
T_17_8_lc_trk_g2_6
T_17_8_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.O_3_14
T_0_6_wire_mult/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_5_12
T_0_24_wire_mult/lc_4/out
T_0_23_sp4_v_t_40
T_1_23_sp4_h_l_10
T_3_23_lc_trk_g3_7
T_3_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.un1_pid_prereg_0_22
T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_6/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_15_18_0_
T_15_18_wire_logic_cluster/carry_in_mux/cout
T_15_18_wire_logic_cluster/lc_0/in_3

Net : pid_side.un1_pid_prereg_0_18
T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI0R7B3Z0Z_22
T_16_19_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_38
T_17_16_lc_trk_g3_6
T_17_16_input_2_5
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_i_reg_esr_RNIQBRSZ0Z_24
T_15_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_41
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIOE3B3Z0Z_22
T_16_16_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g0_1
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_25_0_cascade_
T_16_23_wire_logic_cluster/lc_6/ltout
T_16_23_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNI578S4Z0Z_20
T_16_15_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g3_5
T_17_16_input_2_0
T_17_16_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_22
T_10_20_wire_logic_cluster/lc_6/cout
T_10_20_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_reg_esr_RNI4EFVZ0Z_23
T_10_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g3_7
T_9_20_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_43
T_9_22_lc_trk_g1_6
T_9_22_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_0_16
T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.m8_2_03_3_i_0_cascade_
T_14_22_wire_logic_cluster/lc_0/ltout
T_14_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.O_1_10
T_25_16_wire_mult/lc_2/out
T_25_13_sp4_v_t_44
T_22_17_sp4_h_l_2
T_21_17_lc_trk_g1_2
T_21_17_wire_logic_cluster/lc_2/in_3

End 

Net : front_command_3
T_7_20_wire_logic_cluster/lc_3/out
T_7_19_sp4_v_t_38
T_8_23_sp4_h_l_9
T_12_23_sp4_h_l_5
T_12_23_lc_trk_g1_0
T_12_23_input_2_7
T_12_23_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_i_acummZ0Z_2
T_9_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g1_6
T_10_18_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI9BFR3Z0Z_1
T_20_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_46
T_17_13_sp4_h_l_5
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_4/in_1

T_20_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_46
T_17_13_sp4_h_l_5
T_16_13_lc_trk_g1_5
T_16_13_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.O_10
T_25_24_wire_mult/lc_2/out
T_25_20_sp4_v_t_41
T_25_16_sp4_v_t_37
T_24_17_lc_trk_g2_5
T_24_17_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un1_pid_prereg_0_26
T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g1_3
T_9_21_wire_logic_cluster/lc_6/in_0

T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g1_3
T_9_21_input_2_6
T_9_21_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.un1_pid_prereg_0_axb_30
T_9_21_wire_logic_cluster/lc_6/out
T_9_21_sp4_h_l_1
T_12_17_sp4_v_t_36
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_p_reg_esr_RNIROQ33_0Z0Z_12
T_9_17_wire_logic_cluster/lc_4/out
T_10_17_sp12_h_l_0
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_4/in_1

T_9_17_wire_logic_cluster/lc_4/out
T_10_17_sp12_h_l_0
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_i_acummZ0Z_2
T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_0
T_15_7_wire_logic_cluster/lc_4/out
T_16_7_lc_trk_g0_4
T_16_7_wire_logic_cluster/lc_5/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g0_4
T_14_8_wire_logic_cluster/lc_7/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_14_7_sp4_h_l_0
T_13_7_sp4_v_t_37
T_13_9_lc_trk_g3_0
T_13_9_wire_logic_cluster/lc_2/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_15_6_sp4_v_t_40
T_14_9_lc_trk_g3_0
T_14_9_wire_logic_cluster/lc_2/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_14_7_sp4_h_l_0
T_13_7_sp4_v_t_37
T_13_8_lc_trk_g2_5
T_13_8_wire_logic_cluster/lc_0/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_14_7_sp4_h_l_0
T_13_7_lc_trk_g1_0
T_13_7_wire_logic_cluster/lc_0/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_16_7_sp4_h_l_8
T_17_7_lc_trk_g2_0
T_17_7_wire_logic_cluster/lc_1/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g1_4
T_15_8_wire_logic_cluster/lc_2/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_16_8_lc_trk_g2_4
T_16_8_wire_logic_cluster/lc_1/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_15_6_sp4_v_t_40
T_15_10_sp4_v_t_40
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_0/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_15_6_sp4_v_t_40
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_0/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_15_6_sp4_v_t_40
T_15_10_lc_trk_g0_5
T_15_10_wire_logic_cluster/lc_0/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_16_6_sp4_v_t_41
T_16_9_lc_trk_g1_1
T_16_9_wire_logic_cluster/lc_1/in_3

T_15_7_wire_logic_cluster/lc_4/out
T_15_6_sp4_v_t_40
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_23
T_4_14_wire_logic_cluster/lc_0/cout
T_4_14_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_regZ0Z_2
T_1_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_10
T_6_6_sp12_v_t_22
T_0_18_sp12_h_l_10
T_4_18_lc_trk_g0_5
T_4_18_wire_logic_cluster/lc_4/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_1_5_sp12_v_t_22
T_2_17_sp12_h_l_1
T_4_17_lc_trk_g0_6
T_4_17_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_10
T_6_6_sp12_v_t_22
T_0_18_sp12_h_l_10
T_4_18_lc_trk_g0_5
T_4_18_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_d_regZ0Z_0
T_24_16_wire_logic_cluster/lc_0/out
T_21_16_sp12_h_l_0
T_20_16_lc_trk_g1_0
T_20_16_wire_logic_cluster/lc_4/in_3

T_24_16_wire_logic_cluster/lc_0/out
T_21_16_sp12_h_l_0
T_20_16_lc_trk_g1_0
T_20_16_wire_logic_cluster/lc_6/in_3

T_24_16_wire_logic_cluster/lc_0/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_11
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_7/in_3

T_24_16_wire_logic_cluster/lc_0/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_11
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_2/in_0

T_24_16_wire_logic_cluster/lc_0/out
T_21_16_sp12_h_l_0
T_20_16_lc_trk_g1_0
T_20_16_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0J511_0Z0Z_2
T_4_18_wire_logic_cluster/lc_4/out
T_4_18_lc_trk_g3_4
T_4_18_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5LS3Z0Z_1
T_4_18_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_0/in_3

T_4_18_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9F5Q6Z0Z_2
T_4_17_wire_logic_cluster/lc_0/out
T_4_5_sp12_v_t_23
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_p_reg_esr_RNIUAE8Z0Z_4
T_8_18_wire_logic_cluster/lc_4/out
T_8_18_lc_trk_g1_4
T_8_18_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_d_regZ0Z_4
T_20_18_wire_logic_cluster/lc_0/out
T_17_18_sp12_h_l_0
T_5_18_sp12_h_l_0
T_8_18_lc_trk_g0_0
T_8_18_wire_logic_cluster/lc_4/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_17_18_sp12_h_l_0
T_5_18_sp12_h_l_0
T_8_18_lc_trk_g0_0
T_8_18_wire_logic_cluster/lc_1/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_17_18_sp12_h_l_0
T_5_18_sp12_h_l_0
T_8_18_lc_trk_g0_0
T_8_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_p_reg_esr_RNIVOSG_0Z0Z_5
T_8_18_wire_logic_cluster/lc_6/out
T_8_19_lc_trk_g0_6
T_8_19_wire_logic_cluster/lc_5/in_1

T_8_18_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g3_6
T_7_18_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.m19_2_03_0
T_14_22_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g0_7
T_14_23_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.m45_0_ns_1_cascade_
T_15_20_wire_logic_cluster/lc_0/ltout
T_15_20_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_p_reg_esr_RNIKJHVZ0Z_5
T_8_19_wire_logic_cluster/lc_5/out
T_9_15_sp4_v_t_46
T_10_15_sp4_h_l_11
T_11_15_lc_trk_g2_3
T_11_15_input_2_7
T_11_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.N_46_1
T_15_20_wire_logic_cluster/lc_1/out
T_16_18_sp4_v_t_46
T_13_22_sp4_h_l_4
T_14_22_lc_trk_g2_4
T_14_22_wire_logic_cluster/lc_7/in_3

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g1_1
T_15_20_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_19
T_11_17_wire_logic_cluster/lc_4/cout
T_11_17_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_i_reg_9_rn_0_18
T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.m6_2_03_cascade_
T_15_21_wire_logic_cluster/lc_4/ltout
T_15_21_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_16
T_21_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g3_0
T_20_10_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_21_10_0_
T_21_10_wire_logic_cluster/carry_in_mux/cout
T_21_10_wire_logic_cluster/lc_0/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_9
T_15_16_wire_logic_cluster/lc_1/cout
T_15_16_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_i_reg_esr_RNI6OOIZ0Z_10
T_15_16_wire_logic_cluster/lc_2/out
T_15_15_sp4_v_t_36
T_16_15_sp4_h_l_6
T_20_15_sp4_h_l_6
T_20_15_lc_trk_g1_3
T_20_15_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_40
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_15_15_sp4_v_t_36
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_p_reg_esr_RNIBMBO6Z0Z_10
T_20_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_46
T_17_14_sp4_h_l_5
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_p_reg_esr_RNID7NO6Z0Z_20
T_11_19_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g1_7
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_23
T_17_16_wire_logic_cluster/lc_0/cout
T_17_16_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_cry_2_0_c_RNI198H2Z0Z_0
T_13_25_wire_logic_cluster/lc_2/out
T_13_25_lc_trk_g3_2
T_13_25_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.N_28_1_cascade_
T_13_25_wire_logic_cluster/lc_6/ltout
T_13_25_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_p_reg_esr_RNIMI772Z0Z_3
T_8_18_wire_logic_cluster/lc_0/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_11_15_lc_trk_g2_0
T_11_15_input_2_6
T_11_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_48_1
T_13_23_wire_logic_cluster/lc_6/out
T_13_23_lc_trk_g3_6
T_13_23_wire_logic_cluster/lc_2/in_1

T_13_23_wire_logic_cluster/lc_6/out
T_13_20_sp4_v_t_36
T_10_24_sp4_h_l_1
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.O_2_11
T_25_11_wire_mult/lc_3/out
T_24_10_lc_trk_g3_3
T_24_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.un1_pid_prereg_0_12
T_16_18_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_43
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_3/out
T_16_9_sp12_v_t_22
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_3_13
T_0_6_wire_mult/lc_5/out
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIK81B3Z0Z_22
T_16_17_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g3_7
T_17_16_input_2_2
T_17_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_0_17
T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_6/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.m6_2_03_cascade_
T_12_26_wire_logic_cluster/lc_1/ltout
T_12_26_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_i_reg_9_rn_1_18
T_12_26_wire_logic_cluster/lc_2/out
T_12_26_sp4_h_l_9
T_13_26_lc_trk_g2_1
T_13_26_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_cry_2
T_1_17_wire_logic_cluster/lc_2/cout
T_1_17_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_3
T_1_17_wire_logic_cluster/lc_3/out
T_1_17_sp4_h_l_11
T_0_13_sp4_v_t_41
T_0_9_sp4_v_t_41
T_0_5_sp4_v_t_37
T_0_7_lc_trk_g2_0
T_0_7_wire_mult/lc_3/in_3

T_1_17_wire_logic_cluster/lc_3/out
T_1_17_sp4_h_l_11
T_0_17_sp4_v_t_46
T_0_21_sp4_v_t_39
T_0_25_lc_trk_g0_2
T_0_25_wire_mult/lc_3/in_3

T_1_17_wire_logic_cluster/lc_3/out
T_1_17_sp4_h_l_11
T_0_13_sp4_v_t_41
T_0_9_sp4_v_t_41
T_0_12_lc_trk_g1_1
T_0_12_wire_mult/lc_3/in_3

End 

Net : pid_side.g0_i_m4_0_1
T_14_23_wire_logic_cluster/lc_7/out
T_14_20_sp4_v_t_38
T_15_24_sp4_h_l_9
T_17_24_lc_trk_g2_4
T_17_24_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_i_regZ0Z_7
T_14_20_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_45
T_15_13_sp4_v_t_46
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_i_regZ0Z_7
T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_8_18_sp4_h_l_8
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_0
T_15_7_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g0_0
T_14_8_wire_logic_cluster/lc_0/in_0

T_15_7_wire_logic_cluster/lc_0/out
T_15_7_lc_trk_g1_0
T_15_7_wire_logic_cluster/lc_4/in_1

T_15_7_wire_logic_cluster/lc_0/out
T_16_6_lc_trk_g2_0
T_16_6_wire_logic_cluster/lc_1/in_3

T_15_7_wire_logic_cluster/lc_0/out
T_15_7_lc_trk_g1_0
T_15_7_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.pulses2count_9_sn_N_6_cascade_
T_14_8_wire_logic_cluster/lc_0/ltout
T_14_8_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.N_60_0
T_16_25_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.N_10
T_17_24_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g1_0
T_16_25_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_1
T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g2_5
T_14_8_wire_logic_cluster/lc_0/in_3

T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g2_5
T_14_8_input_2_5
T_14_8_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_4
T_14_8_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g1_7
T_15_8_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.elevator_RNI0L5L6Z0Z_4
T_15_8_wire_logic_cluster/lc_1/out
T_15_8_sp4_h_l_7
T_17_8_lc_trk_g3_2
T_17_8_wire_logic_cluster/lc_4/in_1

End 

Net : drone_altitude_10
T_2_16_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_7/in_3

T_2_16_wire_logic_cluster/lc_4/out
T_3_15_sp4_v_t_41
T_3_18_lc_trk_g0_1
T_3_18_wire_logic_cluster/lc_2/in_1

T_2_16_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_4/in_0

End 

Net : drone_altitude_i_10
T_2_16_wire_logic_cluster/lc_7/out
T_2_15_sp4_v_t_46
T_1_18_lc_trk_g3_6
T_1_18_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI33ME7Z0Z_22
T_16_17_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_pid_prereg_0_23
T_11_20_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_4/in_3

T_11_20_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_6/in_3

T_11_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_8
T_9_20_lc_trk_g1_0
T_9_20_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.un1_pid_prereg_0_axb_14
T_21_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_1
T_18_12_sp4_v_t_43
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_7/in_1

T_21_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_1
T_18_12_sp4_v_t_43
T_15_12_sp4_h_l_0
T_17_12_lc_trk_g2_5
T_17_12_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNISQ6O8Z0Z_22
T_12_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_13
T_15_16_wire_logic_cluster/lc_5/cout
T_15_16_wire_logic_cluster/lc_6/in_3

Net : pid_side.error_i_reg_esr_RNIO6NRZ0Z_14
T_15_16_wire_logic_cluster/lc_6/out
T_15_16_sp4_h_l_1
T_19_16_sp4_h_l_9
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_sp4_h_l_1
T_19_16_sp4_h_l_9
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_sp4_h_l_1
T_18_16_sp4_v_t_36
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_36_0_cascade_
T_16_24_wire_logic_cluster/lc_3/ltout
T_16_24_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_57_0
T_16_24_wire_logic_cluster/lc_4/out
T_16_25_lc_trk_g0_4
T_16_25_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_129
T_16_25_wire_logic_cluster/lc_5/out
T_16_25_lc_trk_g2_5
T_16_25_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_i_acummZ0Z_5
T_14_16_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_44
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.N_11_0
T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g2_1
T_14_23_wire_logic_cluster/lc_0/in_3

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g2_1
T_14_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_cry_0_c_RNI9I2AZ0Z2
T_14_23_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.m104_ns_sx
T_15_22_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_41
T_12_20_sp4_h_l_10
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.O_5_11
T_0_24_wire_mult/lc_3/out
T_0_23_sp4_v_t_38
T_1_23_sp4_h_l_3
T_3_23_lc_trk_g2_6
T_3_23_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.N_116_0_cascade_
T_16_20_wire_logic_cluster/lc_4/ltout
T_16_20_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_i_reg_9_rn_2_13
T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_14_20_lc_trk_g1_2
T_14_20_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.un1_pid_prereg_0_1_cascade_
T_12_18_wire_logic_cluster/lc_6/ltout
T_12_18_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_acummZ0Z_3
T_14_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g0_0
T_15_15_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_4_14_0_
T_4_14_wire_logic_cluster/carry_in_mux/cout
T_4_14_wire_logic_cluster/lc_0/in_3

Net : pid_front.un1_pid_prereg_0_7_cascade_
T_12_20_wire_logic_cluster/lc_3/ltout
T_12_20_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_4_c_RNI91PN
T_15_15_wire_logic_cluster/lc_5/out
T_16_13_sp4_v_t_38
T_17_13_sp4_h_l_8
T_21_13_sp4_h_l_4
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_7/in_3

T_15_15_wire_logic_cluster/lc_5/out
T_16_13_sp4_v_t_38
T_17_13_sp4_h_l_8
T_21_13_sp4_h_l_4
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_2/in_0

T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_5/out
T_16_13_sp4_v_t_38
T_17_13_sp4_h_l_8
T_21_13_sp4_h_l_4
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_4
T_15_15_wire_logic_cluster/lc_4/cout
T_15_15_wire_logic_cluster/lc_5/in_3

Net : pid_side.N_49_0_cascade_
T_14_22_wire_logic_cluster/lc_5/ltout
T_14_22_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNILE0V5Z0Z_2
T_4_17_wire_logic_cluster/lc_2/out
T_4_7_sp12_v_t_23
T_4_11_lc_trk_g2_0
T_4_11_wire_logic_cluster/lc_5/in_1

T_4_17_wire_logic_cluster/lc_2/out
T_4_7_sp12_v_t_23
T_4_7_sp4_v_t_45
T_3_11_lc_trk_g2_0
T_3_11_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_p_reg_esr_RNIG7MC2_0Z0Z_5
T_20_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_11
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_6/in_1

T_20_13_wire_logic_cluster/lc_7/out
T_10_13_sp12_h_l_1
T_16_13_lc_trk_g0_6
T_16_13_input_2_0
T_16_13_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.m134_0_ns_1_cascade_
T_14_22_wire_logic_cluster/lc_6/ltout
T_14_22_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNID19M1Z0Z_1
T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_12_13_sp4_v_t_37
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_p_regZ0Z_2
T_1_15_wire_logic_cluster/lc_5/out
T_1_15_sp12_h_l_1
T_12_3_sp12_v_t_22
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_5/in_0

T_1_15_wire_logic_cluster/lc_5/out
T_1_15_sp12_h_l_1
T_12_3_sp12_v_t_22
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_p_reg_esr_RNIO4E8_0Z0Z_2
T_12_14_wire_logic_cluster/lc_5/out
T_13_13_sp4_v_t_43
T_13_17_sp4_v_t_43
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_5/out
T_13_13_sp4_v_t_43
T_13_17_sp4_v_t_43
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.O_4_15
T_0_11_wire_mult/lc_7/out
T_1_11_lc_trk_g0_7
T_1_11_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.N_27_1_cascade_
T_16_23_wire_logic_cluster/lc_2/ltout
T_16_23_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_18
T_11_17_wire_logic_cluster/lc_3/cout
T_11_17_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_p_regZ0Z_13
T_1_16_wire_logic_cluster/lc_0/out
T_0_16_sp12_h_l_4
T_7_16_sp4_h_l_11
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_7/in_1

T_1_16_wire_logic_cluster/lc_0/out
T_0_16_sp12_h_l_4
T_9_16_sp12_v_t_23
T_9_14_sp4_v_t_47
T_10_18_sp4_h_l_10
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_4/in_0

T_1_16_wire_logic_cluster/lc_0/out
T_0_16_sp12_h_l_4
T_7_16_sp4_h_l_11
T_9_16_lc_trk_g3_6
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_50_1_cascade_
T_15_20_wire_logic_cluster/lc_3/ltout
T_15_20_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_pid_prereg_0_8_cascade_
T_18_16_wire_logic_cluster/lc_3/ltout
T_18_16_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_15
T_17_9_wire_logic_cluster/lc_7/out
T_18_8_lc_trk_g2_7
T_18_8_input_2_7
T_18_8_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_14
T_17_9_wire_logic_cluster/lc_6/cout
T_17_9_wire_logic_cluster/lc_7/in_3

Net : pid_front.N_27_1
T_12_26_wire_logic_cluster/lc_3/out
T_13_25_lc_trk_g2_3
T_13_25_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_17_16_0_
T_17_16_wire_logic_cluster/carry_in_mux/cout
T_17_16_wire_logic_cluster/lc_0/in_3

Net : pid_side.error_d_reg_prev_esr_RNIMEJ18Z0Z_12_cascade_
T_16_15_wire_logic_cluster/lc_2/ltout
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_i_reg_9_rn_0_16_cascade_
T_16_24_wire_logic_cluster/lc_0/ltout
T_16_24_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.N_58_0
T_16_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g3_2
T_16_24_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.N_36_0
T_16_24_wire_logic_cluster/lc_3/out
T_16_24_lc_trk_g0_3
T_16_24_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.O_2_10
T_25_11_wire_mult/lc_2/out
T_24_11_lc_trk_g3_2
T_24_11_wire_logic_cluster/lc_6/in_3

End 

Net : drone_H_disp_side_11
T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_axbZ0Z_7
T_17_19_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_i_reg_esr_RNIM3MRZ0Z_13
T_15_16_wire_logic_cluster/lc_5/out
T_15_16_sp12_h_l_1
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_sp12_h_l_1
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_i_acummZ0Z_4
T_9_19_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_12
T_15_16_wire_logic_cluster/lc_4/cout
T_15_16_wire_logic_cluster/lc_5/in_3

Net : pid_side.O_1_8
T_25_16_wire_mult/lc_0/out
T_25_13_sp4_v_t_40
T_22_13_sp4_h_l_5
T_21_13_lc_trk_g0_5
T_21_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_21
T_10_20_wire_logic_cluster/lc_5/cout
T_10_20_wire_logic_cluster/lc_6/in_3

Net : pid_front.un1_pid_prereg_0_13
T_11_20_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g1_1
T_11_19_wire_logic_cluster/lc_7/in_1

T_11_20_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g1_1
T_11_19_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_i_reg_esr_RNI2BEVZ0Z_22
T_10_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g0_6
T_11_20_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g0_6
T_11_20_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_44
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_i_regZ0Z_8
T_16_24_wire_logic_cluster/lc_7/out
T_16_23_sp4_v_t_46
T_16_19_sp4_v_t_42
T_16_15_sp4_v_t_47
T_15_16_lc_trk_g3_7
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_i_regZ0Z_8
T_15_25_wire_logic_cluster/lc_4/out
T_15_21_sp4_v_t_45
T_12_21_sp4_h_l_2
T_11_17_sp4_v_t_42
T_10_19_lc_trk_g1_7
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.O_4_13
T_0_11_wire_mult/mult/O_13
T_1_7_sp4_v_t_46
T_1_9_lc_trk_g3_3
T_1_9_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un1_pid_prereg_0_axb_30
T_16_18_wire_logic_cluster/lc_5/out
T_17_14_sp4_v_t_46
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.N_11_0_cascade_
T_14_23_wire_logic_cluster/lc_1/ltout
T_14_23_wire_logic_cluster/lc_2/in_2

End 

Net : side_command_7
T_17_18_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g1_7
T_17_19_input_2_2
T_17_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.O_0_12
T_0_16_wire_mult/lc_4/out
T_1_15_lc_trk_g3_4
T_1_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI1JN71Z0Z_1
T_12_21_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_39
T_11_15_lc_trk_g2_7
T_11_15_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_39
T_13_14_sp4_h_l_7
T_12_14_lc_trk_g1_7
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_p_regZ0Z_12
T_10_15_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g1_1
T_10_16_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_0/in_1

T_10_15_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g1_1
T_10_16_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_10_13_sp4_v_t_47
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_4/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_i_acummZ0Z_4
T_14_16_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_13
T_21_9_wire_logic_cluster/lc_5/out
T_19_9_sp4_h_l_7
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_12
T_21_9_wire_logic_cluster/lc_4/cout
T_21_9_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.init_pulses_3_sqmuxa_0
T_14_8_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_41
T_15_6_sp4_h_l_4
T_16_6_lc_trk_g2_4
T_16_6_wire_logic_cluster/lc_3/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g0_6
T_14_9_wire_logic_cluster/lc_2/in_0

T_14_8_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g1_6
T_13_9_wire_logic_cluster/lc_2/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_13_7_lc_trk_g3_6
T_13_7_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_15_8_lc_trk_g0_6
T_15_8_wire_logic_cluster/lc_2/in_0

T_14_8_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_41
T_13_8_lc_trk_g1_4
T_13_8_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_14_7_sp4_v_t_44
T_14_11_lc_trk_g0_1
T_14_11_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_14_5_sp4_v_t_36
T_15_9_sp4_h_l_7
T_16_9_lc_trk_g3_7
T_16_9_wire_logic_cluster/lc_1/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_15_7_sp4_v_t_45
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_0/in_0

T_14_8_wire_logic_cluster/lc_6/out
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_6/out
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_4
T_10_18_wire_logic_cluster/lc_4/cout
T_10_18_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.pulses2count_9_sn_N_6
T_14_8_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g1_0
T_14_8_wire_logic_cluster/lc_6/in_1

T_14_8_wire_logic_cluster/lc_0/out
T_14_5_sp4_v_t_40
T_14_6_lc_trk_g3_0
T_14_6_wire_logic_cluster/lc_4/in_3

T_14_8_wire_logic_cluster/lc_0/out
T_11_8_sp12_h_l_0
T_22_8_sp12_v_t_23
T_22_12_sp4_v_t_41
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.un1_pid_prereg_0_13_cascade_
T_11_20_wire_logic_cluster/lc_1/ltout
T_11_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_4_c_RNILQKE
T_10_18_wire_logic_cluster/lc_5/out
T_9_18_sp4_h_l_2
T_8_18_sp4_v_t_39
T_8_19_lc_trk_g3_7
T_8_19_wire_logic_cluster/lc_5/in_3

T_10_18_wire_logic_cluster/lc_5/out
T_9_18_sp4_h_l_2
T_8_18_lc_trk_g0_2
T_8_18_wire_logic_cluster/lc_7/in_3

T_10_18_wire_logic_cluster/lc_5/out
T_9_18_sp4_h_l_2
T_8_18_sp4_v_t_39
T_7_19_lc_trk_g2_7
T_7_19_wire_logic_cluster/lc_5/in_0

T_10_18_wire_logic_cluster/lc_5/out
T_2_18_sp12_h_l_1
T_7_18_lc_trk_g1_5
T_7_18_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.N_21_1
T_13_26_wire_logic_cluster/lc_2/out
T_13_26_lc_trk_g0_2
T_13_26_wire_logic_cluster/lc_4/in_0

T_13_26_wire_logic_cluster/lc_2/out
T_13_25_lc_trk_g1_2
T_13_25_wire_logic_cluster/lc_3/in_0

T_13_26_wire_logic_cluster/lc_2/out
T_13_26_lc_trk_g0_2
T_13_26_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_cry_2_0_c_RNI1CZ0Z944
T_13_26_wire_logic_cluster/lc_4/out
T_14_26_lc_trk_g0_4
T_14_26_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.N_110
T_14_26_wire_logic_cluster/lc_5/out
T_14_26_lc_trk_g2_5
T_14_26_wire_logic_cluster/lc_2/in_3

T_14_26_wire_logic_cluster/lc_5/out
T_15_25_lc_trk_g2_5
T_15_25_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_i_reg_9_rn_1_14_cascade_
T_14_26_wire_logic_cluster/lc_2/ltout
T_14_26_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_p_reg_esr_RNIG7MC2Z0Z_5
T_20_13_wire_logic_cluster/lc_2/out
T_18_13_sp4_h_l_1
T_17_13_lc_trk_g0_1
T_17_13_input_2_7
T_17_13_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_1_repZ0Z1
T_16_6_wire_logic_cluster/lc_4/out
T_15_6_sp4_h_l_0
T_14_6_sp4_v_t_37
T_14_7_lc_trk_g3_5
T_14_7_wire_logic_cluster/lc_7/in_1

T_16_6_wire_logic_cluster/lc_4/out
T_15_7_lc_trk_g0_4
T_15_7_wire_logic_cluster/lc_6/in_0

T_16_6_wire_logic_cluster/lc_4/out
T_15_7_lc_trk_g0_4
T_15_7_wire_logic_cluster/lc_4/in_0

T_16_6_wire_logic_cluster/lc_4/out
T_16_6_lc_trk_g0_4
T_16_6_wire_logic_cluster/lc_1/in_1

T_16_6_wire_logic_cluster/lc_4/out
T_15_6_sp4_h_l_0
T_18_6_sp4_v_t_40
T_18_8_lc_trk_g2_5
T_18_8_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_4/out
T_15_6_sp4_h_l_0
T_14_6_sp4_v_t_37
T_14_7_lc_trk_g3_5
T_14_7_input_2_0
T_14_7_wire_logic_cluster/lc_0/in_2

T_16_6_wire_logic_cluster/lc_4/out
T_16_6_lc_trk_g0_4
T_16_6_input_2_4
T_16_6_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_11
T_15_16_wire_logic_cluster/lc_3/cout
T_15_16_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_i_reg_esr_RNIJVKRZ0Z_12
T_15_16_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_40
T_16_15_sp4_h_l_10
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_1/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_40
T_16_15_sp4_h_l_10
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_40
T_12_15_sp4_h_l_11
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un1_pid_prereg_153_0_cascade_
T_18_15_wire_logic_cluster/lc_1/ltout
T_18_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIO56DBZ0Z_10
T_18_15_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g3_2
T_17_14_input_2_5
T_17_14_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.m11_2_03_3_i_0
T_11_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g3_3
T_10_22_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_2
T_1_17_wire_logic_cluster/lc_2/out
T_1_17_sp4_h_l_9
T_0_17_sp4_v_t_38
T_0_21_sp4_v_t_43
T_0_25_lc_trk_g1_6
T_0_25_wire_mult/mult/A_2

T_1_17_wire_logic_cluster/lc_2/out
T_1_17_sp4_h_l_9
T_0_13_sp4_v_t_39
T_0_9_sp4_v_t_40
T_0_12_lc_trk_g1_0
T_0_12_wire_mult/mult/A_2

T_1_17_wire_logic_cluster/lc_2/out
T_1_7_sp12_v_t_23
T_0_7_sp12_h_l_20
T_0_7_lc_trk_g0_7
T_0_7_wire_mult/mult/A_2

End 

Net : pid_alt.error_cry_1
T_1_17_wire_logic_cluster/lc_1/cout
T_1_17_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_p_reg_esr_RNIT9E37Z0Z_7
T_20_14_wire_logic_cluster/lc_7/out
T_18_14_sp4_h_l_11
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_15_16_0_
T_15_16_wire_logic_cluster/carry_in_mux/cout
T_15_16_wire_logic_cluster/lc_0/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_7_c_RNIIDSN
T_15_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_45
T_16_14_sp4_h_l_1
T_20_14_sp4_h_l_1
T_20_14_lc_trk_g0_4
T_20_14_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_45
T_16_14_sp4_h_l_1
T_19_10_sp4_v_t_42
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_4/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_45
T_15_18_sp4_v_t_41
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_d_regZ0Z_10
T_21_19_wire_logic_cluster/lc_0/out
T_21_17_sp4_v_t_45
T_18_17_sp4_h_l_2
T_14_17_sp4_h_l_10
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_7/in_1

T_21_19_wire_logic_cluster/lc_0/out
T_21_17_sp4_v_t_45
T_18_17_sp4_h_l_2
T_14_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_12_16_lc_trk_g3_7
T_12_16_wire_logic_cluster/lc_7/in_3

T_21_19_wire_logic_cluster/lc_0/out
T_21_17_sp4_v_t_45
T_18_17_sp4_h_l_2
T_14_17_sp4_h_l_10
T_13_17_lc_trk_g0_2
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

T_21_19_wire_logic_cluster/lc_0/out
T_21_17_sp4_v_t_45
T_18_17_sp4_h_l_2
T_14_17_sp4_h_l_10
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_2/in_1

T_21_19_wire_logic_cluster/lc_0/out
T_21_17_sp4_v_t_45
T_18_17_sp4_h_l_2
T_14_17_sp4_h_l_10
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_6/in_0

T_21_19_wire_logic_cluster/lc_0/out
T_21_17_sp4_v_t_45
T_18_17_sp4_h_l_2
T_14_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI379B2Z0Z_10
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_p_reg_esr_RNIKG5UZ0Z_10
T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI5JRF4_0Z0Z_10
T_13_17_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g2_6
T_12_16_wire_logic_cluster/lc_5/in_3

T_13_17_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g2_6
T_12_16_wire_logic_cluster/lc_6/in_0

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIO00C5_0Z0Z_10
T_12_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_regZ0Z_1
T_4_7_wire_logic_cluster/lc_7/out
T_4_2_sp12_v_t_22
T_4_14_sp12_v_t_22
T_4_18_lc_trk_g2_1
T_4_18_wire_logic_cluster/lc_0/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_2_sp12_v_t_22
T_4_14_sp12_v_t_22
T_4_18_lc_trk_g2_1
T_4_18_wire_logic_cluster/lc_2/in_3

T_4_7_wire_logic_cluster/lc_7/out
T_4_2_sp12_v_t_22
T_4_14_sp12_v_t_22
T_4_18_lc_trk_g2_1
T_4_18_wire_logic_cluster/lc_5/in_0

T_4_7_wire_logic_cluster/lc_7/out
T_4_2_sp12_v_t_22
T_4_14_sp12_v_t_22
T_4_18_lc_trk_g2_1
T_4_18_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNITF511_0Z0Z_1
T_4_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g0_0
T_4_18_wire_logic_cluster/lc_3/in_1

T_4_18_wire_logic_cluster/lc_0/out
T_4_14_sp4_v_t_37
T_4_15_lc_trk_g3_5
T_4_15_wire_logic_cluster/lc_1/in_3

T_4_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g1_0
T_4_18_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_p_regZ0Z_4
T_1_15_wire_logic_cluster/lc_3/out
T_1_14_sp4_v_t_38
T_2_18_sp4_h_l_3
T_6_18_sp4_h_l_11
T_8_18_lc_trk_g3_6
T_8_18_wire_logic_cluster/lc_4/in_1

T_1_15_wire_logic_cluster/lc_3/out
T_1_14_sp4_v_t_38
T_2_18_sp4_h_l_3
T_6_18_sp4_h_l_11
T_8_18_lc_trk_g3_6
T_8_18_input_2_1
T_8_18_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_12
T_14_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.elevator_RNI2ABA6Z0Z_12
T_14_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_47
T_15_9_sp4_h_l_3
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_17
T_11_17_wire_logic_cluster/lc_2/cout
T_11_17_wire_logic_cluster/lc_3/in_3

Net : pid_front.N_89_0
T_11_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_7/in_1

T_11_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.un1_pid_prereg_0_14
T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.un1_pid_prereg_0_14
T_11_20_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g0_7
T_11_19_wire_logic_cluster/lc_0/in_3

T_11_20_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g0_7
T_11_19_wire_logic_cluster/lc_2/in_3

T_11_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_11
T_9_20_lc_trk_g1_6
T_9_20_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNIBLAI5Z0Z_22
T_11_19_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g1_0
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIFQK34Z0Z_22
T_16_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g0_7
T_17_16_input_2_1
T_17_16_wire_logic_cluster/lc_1/in_2

End 

Net : drone_H_disp_side_13
T_18_18_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_0/out
T_18_16_sp4_v_t_45
T_18_20_lc_trk_g1_0
T_18_20_input_2_5
T_18_20_wire_logic_cluster/lc_5/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_0/in_0

End 

Net : drone_H_disp_side_i_13
T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_18_20_lc_trk_g1_2
T_18_20_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_0_22_cascade_
T_12_19_wire_logic_cluster/lc_3/ltout
T_12_19_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_d_reg_prevZ0Z_0
T_20_16_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_4/in_0

T_20_16_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_6/in_0

T_20_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_7
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_7/in_0

T_20_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_7
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_6
T_15_15_wire_logic_cluster/lc_6/cout
T_15_15_wire_logic_cluster/lc_7/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_6_c_RNIF9RN
T_15_15_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_47
T_17_14_sp4_h_l_10
T_21_14_sp4_h_l_10
T_20_14_lc_trk_g1_2
T_20_14_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_47
T_17_14_sp4_h_l_10
T_21_14_sp4_h_l_10
T_20_14_lc_trk_g1_2
T_20_14_wire_logic_cluster/lc_4/in_3

T_15_15_wire_logic_cluster/lc_7/out
T_15_15_sp4_h_l_3
T_14_15_sp4_v_t_38
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_p_reg_esr_RNIODMH3Z0Z_6
T_20_14_wire_logic_cluster/lc_2/out
T_15_14_sp12_h_l_0
T_17_14_lc_trk_g0_7
T_17_14_input_2_1
T_17_14_wire_logic_cluster/lc_1/in_2

T_20_14_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g3_2
T_20_14_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.error_d_reg_prev_esr_RNIOS1BCZ0Z_22
T_11_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.N_22_0
T_13_25_wire_logic_cluster/lc_3/out
T_11_25_sp4_h_l_3
T_10_25_lc_trk_g0_3
T_10_25_wire_logic_cluster/lc_6/in_3

T_13_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_5/in_1

T_13_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_input_2_0
T_14_24_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_0Z0Z_16
T_10_25_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g3_6
T_10_25_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_p_reg_esr_RNI4O091_0Z0Z_10
T_20_15_wire_logic_cluster/lc_0/out
T_19_15_sp4_h_l_8
T_18_15_lc_trk_g0_0
T_18_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_p_reg_esr_RNI4O091Z0Z_10
T_20_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_1
T_18_15_lc_trk_g0_4
T_18_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNITU3P4Z0Z_10
T_18_15_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_d_regZ0Z_2
T_20_18_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_43
T_17_14_sp4_h_l_0
T_13_14_sp4_h_l_3
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_5/in_3

T_20_18_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_43
T_17_14_sp4_h_l_0
T_13_14_sp4_h_l_3
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_1/in_3

T_20_18_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_43
T_17_14_sp4_h_l_0
T_13_14_sp4_h_l_3
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_i_acummZ0Z_5
T_9_19_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g2_4
T_10_18_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIV62K2Z0Z_10
T_18_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_p_regZ0Z_10
T_24_11_wire_logic_cluster/lc_7/out
T_22_11_sp4_h_l_11
T_21_11_sp4_v_t_40
T_20_15_lc_trk_g1_5
T_20_15_input_2_2
T_20_15_wire_logic_cluster/lc_2/in_2

T_24_11_wire_logic_cluster/lc_7/out
T_22_11_sp4_h_l_11
T_21_11_sp4_v_t_40
T_20_15_lc_trk_g1_5
T_20_15_input_2_0
T_20_15_wire_logic_cluster/lc_0/in_2

T_24_11_wire_logic_cluster/lc_7/out
T_22_11_sp4_h_l_11
T_21_11_sp4_v_t_46
T_20_15_lc_trk_g2_3
T_20_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNID3GT3_0Z0Z_10
T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_7/in_3

T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.O_2_9
T_25_11_wire_mult/lc_1/out
T_24_12_lc_trk_g1_1
T_24_12_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.un1_pid_prereg_0_0
T_16_15_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g0_0
T_16_14_wire_logic_cluster/lc_7/in_1

T_16_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_45
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIMFTP4Z0Z_14
T_16_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g3_7
T_17_15_input_2_2
T_17_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.O_3_11
T_0_6_wire_mult/lc_3/out
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_22
T_15_17_wire_logic_cluster/lc_6/cout
T_15_17_wire_logic_cluster/lc_7/in_3

Net : pid_side.error_i_reg_esr_RNIO8QSZ0Z_23
T_15_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_p_regZ0Z_1
T_21_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g0_6
T_20_16_input_2_4
T_20_16_wire_logic_cluster/lc_4/in_2

T_21_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g0_6
T_20_16_input_2_6
T_20_16_wire_logic_cluster/lc_6/in_2

T_21_15_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_36
T_18_16_sp4_h_l_1
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIK1TV8Z0Z_22
T_16_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.un1_pid_prereg_0_15
T_16_17_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g1_1
T_16_16_wire_logic_cluster/lc_6/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g1_1
T_16_16_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_16_17_sp4_h_l_7
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.O_4_14
T_0_11_wire_mult/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.m104_ns_sx_cascade_
T_15_22_wire_logic_cluster/lc_6/ltout
T_15_22_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.un1_pid_prereg_0_15
T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g0_1
T_11_19_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_42
T_8_20_sp4_h_l_0
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.O_7
T_25_23_wire_mult/lc_7/out
T_25_20_sp4_v_t_38
T_22_20_sp4_h_l_3
T_18_20_sp4_h_l_11
T_14_20_sp4_h_l_2
T_10_20_sp4_h_l_5
T_9_16_sp4_v_t_40
T_8_17_lc_trk_g3_0
T_8_17_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_axb_8_l_ofxZ0
T_17_19_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_p_reg_esr_RNIKJHV_0Z0Z_5
T_8_18_wire_logic_cluster/lc_7/out
T_8_15_sp4_v_t_38
T_9_15_sp4_h_l_3
T_11_15_lc_trk_g3_6
T_11_15_wire_logic_cluster/lc_6/in_1

T_8_18_wire_logic_cluster/lc_7/out
T_8_18_lc_trk_g3_7
T_8_18_input_2_0
T_8_18_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_12
T_21_9_wire_logic_cluster/lc_4/out
T_19_9_sp4_h_l_5
T_18_9_lc_trk_g1_5
T_18_9_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_11
T_21_9_wire_logic_cluster/lc_3/cout
T_21_9_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_cry_7_c_RNI1ADUZ0Z1
T_12_25_wire_logic_cluster/lc_0/out
T_13_25_lc_trk_g0_0
T_13_25_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_cry_7_c_RNI1ADU1Z0Z_0
T_12_25_wire_logic_cluster/lc_1/out
T_13_25_lc_trk_g1_1
T_13_25_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_d_reg_prevZ0Z_13
T_12_18_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_39
T_9_16_sp4_h_l_8
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g2_5
T_12_18_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_39
T_9_16_sp4_h_l_8
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_11_14
T_21_9_wire_logic_cluster/lc_6/out
T_20_10_lc_trk_g1_6
T_20_10_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_13
T_21_9_wire_logic_cluster/lc_5/cout
T_21_9_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.PPM_STATE_53_d_cascade_
T_14_7_wire_logic_cluster/lc_6/ltout
T_14_7_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_10
T_21_9_wire_logic_cluster/lc_2/out
T_21_8_sp4_v_t_36
T_18_8_sp4_h_l_7
T_18_8_lc_trk_g1_2
T_18_8_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_9
T_21_9_wire_logic_cluster/lc_1/cout
T_21_9_wire_logic_cluster/lc_2/in_3

Net : pid_front.un1_pid_prereg_0_6_cascade_
T_12_20_wire_logic_cluster/lc_1/ltout
T_12_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_0_6_cascade_
T_18_14_wire_logic_cluster/lc_3/ltout
T_18_14_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_pid_prereg_0_7_cascade_
T_18_14_wire_logic_cluster/lc_5/ltout
T_18_14_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_pid_prereg_0_10_cascade_
T_16_17_wire_logic_cluster/lc_3/ltout
T_16_17_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_pid_prereg_0_2_cascade_
T_16_14_wire_logic_cluster/lc_2/ltout
T_16_14_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_p_reg_esr_RNIODMH3_0Z0Z_6
T_20_14_wire_logic_cluster/lc_4/out
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g1_5
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_9
T_14_10_wire_logic_cluster/lc_6/out
T_15_9_lc_trk_g2_6
T_15_9_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.throttle_RNIGC2M6Z0Z_9
T_15_9_wire_logic_cluster/lc_1/out
T_16_9_sp4_h_l_2
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_16
T_11_17_wire_logic_cluster/lc_1/cout
T_11_17_wire_logic_cluster/lc_2/in_3

Net : front_command_5
T_7_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_10
T_11_20_sp4_v_t_47
T_12_24_sp4_h_l_4
T_12_24_lc_trk_g0_1
T_12_24_input_2_1
T_12_24_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_11
T_21_9_wire_logic_cluster/lc_3/out
T_19_9_sp4_h_l_3
T_18_9_lc_trk_g1_3
T_18_9_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_10
T_21_9_wire_logic_cluster/lc_2/cout
T_21_9_wire_logic_cluster/lc_3/in_3

Net : pid_front.error_d_regZ0Z_9
T_20_19_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_47
T_17_17_sp4_h_l_10
T_13_17_sp4_h_l_1
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_7/in_3

T_20_19_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_47
T_17_17_sp4_h_l_10
T_13_17_sp4_h_l_1
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_47
T_17_17_sp4_h_l_10
T_13_17_sp4_h_l_1
T_12_13_sp4_v_t_43
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_4/in_3

T_20_19_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_47
T_17_17_sp4_h_l_10
T_13_17_sp4_h_l_1
T_12_13_sp4_v_t_43
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_1/in_0

T_20_19_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_42
T_17_16_sp4_h_l_7
T_13_16_sp4_h_l_7
T_13_16_lc_trk_g1_2
T_13_16_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_cry_2_0_c_RNI1C944Z0Z_0
T_13_26_wire_logic_cluster/lc_1/out
T_14_26_lc_trk_g1_1
T_14_26_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.O_0_11
T_0_16_wire_mult/mult/O_11
T_1_15_lc_trk_g3_3
T_1_15_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_p_reg_esr_RNIJ35VFZ0Z_12
T_13_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_39
T_11_16_sp4_h_l_2
T_11_16_lc_trk_g1_7
T_11_16_input_2_6
T_11_16_wire_logic_cluster/lc_6/in_2

End 

Net : side_command_0
T_17_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_4/in_1

End 

Net : drone_H_disp_front_i_13
T_13_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g2_1
T_12_24_wire_logic_cluster/lc_6/in_1

End 

Net : drone_H_disp_front_13
T_13_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g2_0
T_13_24_wire_logic_cluster/lc_1/in_3

T_13_24_wire_logic_cluster/lc_0/out
T_13_24_sp4_h_l_5
T_12_24_lc_trk_g0_5
T_12_24_input_2_5
T_12_24_wire_logic_cluster/lc_5/in_2

T_13_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g2_0
T_13_24_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNI2OIO_0Z0Z_13
T_21_16_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g2_7
T_22_15_wire_logic_cluster/lc_5/in_0

T_21_16_wire_logic_cluster/lc_7/out
T_11_16_sp12_h_l_1
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_2/in_1

T_21_16_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g1_7
T_21_16_wire_logic_cluster/lc_5/in_1

T_21_16_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g1_7
T_21_16_wire_logic_cluster/lc_1/in_3

T_21_16_wire_logic_cluster/lc_7/out
T_21_15_sp4_v_t_46
T_18_15_sp4_h_l_5
T_14_15_sp4_h_l_8
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_p_regZ0Z_13
T_24_10_wire_logic_cluster/lc_1/out
T_24_8_sp4_v_t_47
T_24_12_sp4_v_t_43
T_21_16_sp4_h_l_11
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_7/in_0

T_24_10_wire_logic_cluster/lc_1/out
T_24_7_sp4_v_t_42
T_24_11_sp4_v_t_47
T_21_15_sp4_h_l_10
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_6/in_0

T_24_10_wire_logic_cluster/lc_1/out
T_24_8_sp4_v_t_47
T_24_12_sp4_v_t_43
T_21_16_sp4_h_l_11
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.un1_pid_prereg_167_0
T_22_15_wire_logic_cluster/lc_5/out
T_14_15_sp12_h_l_1
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.un1_pid_prereg_0_5_cascade_
T_18_14_wire_logic_cluster/lc_1/ltout
T_18_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_0_1_cascade_
T_16_14_wire_logic_cluster/lc_6/ltout
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_pid_prereg_0_3_cascade_
T_16_14_wire_logic_cluster/lc_4/ltout
T_16_14_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_pid_prereg_0_11_cascade_
T_11_20_wire_logic_cluster/lc_5/ltout
T_11_20_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_pid_prereg_0_9_cascade_
T_18_16_wire_logic_cluster/lc_5/ltout
T_18_16_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.un1_pid_prereg_0_19_cascade_
T_9_20_wire_logic_cluster/lc_6/ltout
T_9_20_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNIO00C5Z0Z_10
T_12_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g3_6
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.O_2_8
T_25_11_wire_mult/mult/O_8
T_24_11_lc_trk_g2_0
T_24_11_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.un1_pid_prereg_0_20_cascade_
T_17_17_wire_logic_cluster/lc_2/ltout
T_17_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_pid_prereg_0_24_cascade_
T_9_20_wire_logic_cluster/lc_1/ltout
T_9_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_0_16
T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_16_13_sp4_v_t_47
T_16_16_lc_trk_g0_7
T_16_16_wire_logic_cluster/lc_4/in_1

End 

Net : drone_H_disp_side_i_12
T_17_19_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_5/in_1

End 

Net : drone_H_disp_side_12
T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g3_3
T_18_20_input_2_4
T_18_20_wire_logic_cluster/lc_4/in_2

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_3
T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g3_4
T_14_8_wire_logic_cluster/lc_1/in_0

T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g2_4
T_14_8_input_2_6
T_14_8_wire_logic_cluster/lc_6/in_2

T_14_8_wire_logic_cluster/lc_4/out
T_15_4_sp4_v_t_44
T_14_6_lc_trk_g2_1
T_14_6_wire_logic_cluster/lc_4/in_1

T_14_8_wire_logic_cluster/lc_4/out
T_15_8_sp12_h_l_0
T_18_8_lc_trk_g0_0
T_18_8_input_2_4
T_18_8_wire_logic_cluster/lc_4/in_2

T_14_8_wire_logic_cluster/lc_4/out
T_15_4_sp4_v_t_44
T_15_6_lc_trk_g3_1
T_15_6_wire_logic_cluster/lc_5/in_1

T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g2_4
T_14_8_wire_logic_cluster/lc_3/in_3

T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g2_4
T_14_8_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_i_acummZ0Z_6
T_9_19_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g2_5
T_10_18_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.O_3_10
T_0_6_wire_mult/mult/O_10
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_11
T_13_9_wire_logic_cluster/lc_2/out
T_13_9_lc_trk_g0_2
T_13_9_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.elevator_RNIT4BA6Z0Z_11
T_13_9_wire_logic_cluster/lc_1/out
T_9_9_sp12_h_l_1
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.m11_0_ns_1_0
T_18_24_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g0_5
T_18_23_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.un4_error_i_reg_31_ns_1_0
T_17_23_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.N_12_1_0
T_18_23_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.N_116_0_0_cascade_
T_17_23_wire_logic_cluster/lc_4/ltout
T_17_23_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_i_regZ0Z_10
T_12_26_wire_logic_cluster/lc_6/out
T_12_23_sp4_v_t_36
T_12_19_sp4_v_t_44
T_9_19_sp4_h_l_3
T_10_19_lc_trk_g3_3
T_10_19_input_2_2
T_10_19_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_10_19_0_
T_10_19_wire_logic_cluster/carry_in_mux/cout
T_10_19_wire_logic_cluster/lc_0/in_3

Net : pid_front.error_p_reg_esr_RNIS0F23Z0Z_7
T_8_16_wire_logic_cluster/lc_1/out
T_9_16_sp4_h_l_2
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_7_c_RNIU6OE
T_10_19_wire_logic_cluster/lc_0/out
T_10_19_sp4_h_l_5
T_9_15_sp4_v_t_47
T_8_16_lc_trk_g3_7
T_8_16_wire_logic_cluster/lc_1/in_3

T_10_19_wire_logic_cluster/lc_0/out
T_10_19_sp4_h_l_5
T_9_15_sp4_v_t_47
T_8_16_lc_trk_g3_7
T_8_16_wire_logic_cluster/lc_3/in_3

T_10_19_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_45
T_7_21_sp4_h_l_8
T_7_21_lc_trk_g0_5
T_7_21_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_p_reg_esr_RNIT2PE1Z0Z_5
T_7_18_wire_logic_cluster/lc_3/out
T_7_17_sp4_v_t_38
T_8_17_sp4_h_l_8
T_11_13_sp4_v_t_45
T_11_16_lc_trk_g1_5
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.N_9_1
T_18_25_wire_logic_cluster/lc_7/out
T_17_25_sp4_h_l_6
T_16_25_lc_trk_g1_6
T_16_25_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.un1_pid_prereg_0_26_cascade_
T_9_21_wire_logic_cluster/lc_3/ltout
T_9_21_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_pid_prereg_0_25_cascade_
T_9_21_wire_logic_cluster/lc_1/ltout
T_9_21_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_reg_esr_RNIPC5D1Z0Z_7
T_8_16_wire_logic_cluster/lc_3/out
T_9_16_sp4_h_l_6
T_11_16_lc_trk_g3_3
T_11_16_input_2_2
T_11_16_wire_logic_cluster/lc_2/in_2

T_8_16_wire_logic_cluster/lc_3/out
T_9_16_sp4_h_l_6
T_12_12_sp4_v_t_43
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIFQNZ0Z02
T_14_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_36
T_15_17_sp4_h_l_6
T_18_13_sp4_v_t_43
T_18_9_sp4_v_t_43
T_19_9_sp4_h_l_6
T_21_9_lc_trk_g3_3
T_21_9_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.un1_pid_prereg_0_20_cascade_
T_12_19_wire_logic_cluster/lc_1/ltout
T_12_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.m21_1_cascade_
T_17_22_wire_logic_cluster/lc_3/ltout
T_17_22_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_22_0
T_17_22_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_40
T_16_25_lc_trk_g1_5
T_16_25_wire_logic_cluster/lc_5/in_1

T_17_22_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_0/in_0

T_17_22_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_4/in_0

End 

Net : drone_altitude_11
T_2_17_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g2_0
T_2_17_wire_logic_cluster/lc_1/in_3

T_2_17_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g2_0
T_3_18_wire_logic_cluster/lc_3/in_1

T_2_17_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g2_0
T_2_17_wire_logic_cluster/lc_0/in_0

End 

Net : drone_altitude_i_11
T_2_17_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g1_1
T_1_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un4_error_i_reg_30_ns_1_0
T_17_24_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_47
T_17_21_lc_trk_g2_7
T_17_21_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.N_60_0_0_cascade_
T_17_24_wire_logic_cluster/lc_4/ltout
T_17_24_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.N_28_1_0
T_18_24_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.N_126
T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_7/in_3

T_17_20_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g0_1
T_16_21_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.N_116_0
T_16_20_wire_logic_cluster/lc_4/out
T_16_19_sp4_v_t_40
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.N_127
T_17_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_11
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.O_4_11
T_0_11_wire_mult/lc_3/out
T_1_8_sp4_v_t_47
T_1_9_lc_trk_g2_7
T_1_9_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.init_pulses_1_sqmuxa_0_cascade_
T_15_7_wire_logic_cluster/lc_6/ltout
T_15_7_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.g0_i_m4_1_cascade_
T_18_25_wire_logic_cluster/lc_6/ltout
T_18_25_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_reg_9_rn_0_27
T_15_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_47
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_53_0_cascade_
T_15_22_wire_logic_cluster/lc_4/ltout
T_15_22_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.m30_1_ns_1_0
T_18_23_wire_logic_cluster/lc_0/out
T_18_24_lc_trk_g0_0
T_18_24_input_2_6
T_18_24_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_15_0_0
T_18_24_wire_logic_cluster/lc_6/out
T_17_24_lc_trk_g3_6
T_17_24_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_21
T_4_13_wire_logic_cluster/lc_6/cout
T_4_13_wire_logic_cluster/lc_7/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_6
T_10_18_wire_logic_cluster/lc_6/cout
T_10_18_wire_logic_cluster/lc_7/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_3
T_10_18_wire_logic_cluster/lc_3/cout
T_10_18_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_p_reg_esr_RNI3K9L1Z0Z_6
T_8_16_wire_logic_cluster/lc_2/out
T_8_16_sp4_h_l_9
T_12_16_sp4_h_l_0
T_11_16_lc_trk_g1_0
T_11_16_input_2_1
T_11_16_wire_logic_cluster/lc_1/in_2

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_6_c_RNIIOSM
T_10_18_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_43
T_7_16_sp4_h_l_6
T_8_16_lc_trk_g2_6
T_8_16_wire_logic_cluster/lc_2/in_0

T_10_18_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_43
T_7_16_sp4_h_l_6
T_8_16_lc_trk_g2_6
T_8_16_wire_logic_cluster/lc_5/in_3

T_10_18_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_38
T_7_19_sp4_h_l_3
T_7_19_lc_trk_g0_6
T_7_19_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_3_c_RNI9CPM
T_10_18_wire_logic_cluster/lc_4/out
T_9_18_sp4_h_l_0
T_8_18_lc_trk_g1_0
T_8_18_wire_logic_cluster/lc_2/in_3

T_10_18_wire_logic_cluster/lc_4/out
T_9_18_sp4_h_l_0
T_8_18_lc_trk_g1_0
T_8_18_wire_logic_cluster/lc_0/in_3

T_10_18_wire_logic_cluster/lc_4/out
T_9_18_sp4_h_l_0
T_8_18_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.un1_pid_prereg_0_25_cascade_
T_16_19_wire_logic_cluster/lc_6/ltout
T_16_19_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_pid_prereg_0_21_cascade_
T_17_17_wire_logic_cluster/lc_0/ltout
T_17_17_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_p_reg_esr_RNI5SNH3Z0Z_7
T_18_13_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g0_4
T_17_14_input_2_2
T_17_14_wire_logic_cluster/lc_2/in_2

T_18_13_wire_logic_cluster/lc_4/out
T_17_13_sp4_h_l_0
T_20_13_sp4_v_t_37
T_20_17_lc_trk_g1_0
T_20_17_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_i_acummZ0Z_6
T_14_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g2_6
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_8
T_14_9_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g0_2
T_14_9_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.throttle_RNIB72M6Z0Z_8
T_14_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_2
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_13
T_17_9_wire_logic_cluster/lc_5/out
T_18_9_lc_trk_g0_5
T_18_9_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_p_regZ0Z_10
T_8_17_wire_logic_cluster/lc_6/out
T_7_17_sp12_h_l_0
T_13_17_lc_trk_g0_7
T_13_17_input_2_7
T_13_17_wire_logic_cluster/lc_7/in_2

T_8_17_wire_logic_cluster/lc_6/out
T_7_17_sp12_h_l_0
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_0/in_1

T_8_17_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_40
T_10_15_sp4_h_l_5
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_12
T_17_9_wire_logic_cluster/lc_4/cout
T_17_9_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un2_throttle_iv_0_2_cascade_
T_17_7_wire_logic_cluster/lc_1/ltout
T_17_7_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.aileron_RNIA24U4Z0Z_2
T_17_7_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g1_2
T_17_8_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_2
T_10_18_wire_logic_cluster/lc_2/cout
T_10_18_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_2_c_RNIFIIE
T_10_18_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_43
T_11_14_sp4_h_l_6
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_0/in_1

T_10_18_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_43
T_11_14_sp4_h_l_6
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_2/in_3

T_10_18_wire_logic_cluster/lc_3/out
T_10_18_sp4_h_l_11
T_9_18_sp4_v_t_40
T_8_20_lc_trk_g0_5
T_8_20_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIQ7S9AZ0Z_12
T_21_16_wire_logic_cluster/lc_6/out
T_21_15_sp4_v_t_44
T_18_15_sp4_h_l_9
T_17_15_lc_trk_g1_1
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

T_21_16_wire_logic_cluster/lc_6/out
T_21_15_sp4_v_t_44
T_18_15_sp4_h_l_9
T_14_15_sp4_h_l_5
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.m19_2_03_0_cascade_
T_13_23_wire_logic_cluster/lc_4/ltout
T_13_23_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_p_reg_esr_RNI3I672Z0Z_2
T_12_14_wire_logic_cluster/lc_0/out
T_12_12_sp4_v_t_45
T_11_15_lc_trk_g3_5
T_11_15_input_2_4
T_11_15_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNI4CD85Z0Z_12_cascade_
T_12_17_wire_logic_cluster/lc_0/ltout
T_12_17_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_21
T_17_15_wire_logic_cluster/lc_6/cout
T_17_15_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_d_reg_prev_esr_RNIKI4D7Z0Z_12
T_12_17_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_3/in_1

End 

Net : front_command_6
T_7_20_wire_logic_cluster/lc_6/out
T_7_20_sp4_h_l_1
T_10_20_sp4_v_t_36
T_11_24_sp4_h_l_1
T_12_24_lc_trk_g3_1
T_12_24_input_2_2
T_12_24_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_0
T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_4/in_0

T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_0/in_0

T_12_21_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_reg_esr_RNI2BC9Z0Z_1
T_12_21_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g0_4
T_12_21_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNIFSHOZ0Z_1
T_12_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g3_1
T_12_21_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.m13_2_03_4_i_0_cascade_
T_17_20_wire_logic_cluster/lc_4/ltout
T_17_20_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_13_THRU_CO
T_11_16_wire_logic_cluster/lc_7/out
T_11_15_sp4_v_t_46
T_8_15_sp4_h_l_5
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_13
T_11_16_wire_logic_cluster/lc_6/cout
T_11_16_wire_logic_cluster/lc_7/in_3

Net : side_command_1
T_17_18_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : front_command_4
T_8_24_wire_logic_cluster/lc_3/out
T_8_24_sp4_h_l_11
T_12_24_sp4_h_l_2
T_12_24_lc_trk_g1_7
T_12_24_input_2_0
T_12_24_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIFQN02Z0Z_1
T_20_8_wire_logic_cluster/lc_3/out
T_21_8_lc_trk_g0_3
T_21_8_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_reg_esr_RNIROQ33Z0Z_12
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_0_axb_14
T_10_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_7/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_p_reg_esr_RNI6D5L7Z0Z_12
T_9_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.O_3_8
T_0_6_wire_mult/mult/O_8
T_1_6_lc_trk_g0_0
T_1_6_wire_logic_cluster/lc_5/in_1

End 

Net : alt_command_2
T_2_18_wire_logic_cluster/lc_3/out
T_2_17_sp4_v_t_38
T_0_17_sp4_h_l_20
T_1_17_lc_trk_g2_4
T_1_17_input_2_6
T_1_17_wire_logic_cluster/lc_6/in_2

T_2_18_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g2_3
T_3_17_wire_logic_cluster/lc_6/in_3

T_2_18_wire_logic_cluster/lc_3/out
T_2_18_lc_trk_g1_3
T_2_18_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.O_0_10
T_0_16_wire_mult/lc_2/out
T_1_15_lc_trk_g3_2
T_1_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_i_regZ0Z_9
T_10_24_wire_logic_cluster/lc_7/out
T_10_22_sp4_v_t_43
T_10_18_sp4_v_t_44
T_10_19_lc_trk_g3_4
T_10_19_input_2_1
T_10_19_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_d_regZ0Z_1
T_13_21_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g2_3
T_12_21_wire_logic_cluster/lc_4/in_1

T_13_21_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g2_3
T_12_21_wire_logic_cluster/lc_0/in_1

T_13_21_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g2_3
T_12_21_wire_logic_cluster/lc_6/in_3

T_13_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_1/in_3

T_13_21_wire_logic_cluster/lc_3/out
T_13_21_sp4_h_l_11
T_12_21_lc_trk_g1_3
T_12_21_wire_logic_cluster/lc_3/in_1

T_13_21_wire_logic_cluster/lc_3/out
T_13_21_sp4_h_l_11
T_12_21_lc_trk_g1_3
T_12_21_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_p_regZ0Z_1
T_13_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g2_0
T_12_21_input_2_4
T_12_21_wire_logic_cluster/lc_4/in_2

T_13_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g2_0
T_12_21_input_2_0
T_12_21_wire_logic_cluster/lc_0/in_2

T_13_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g0_0
T_13_21_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.N_88_0_cascade_
T_17_20_wire_logic_cluster/lc_6/ltout
T_17_20_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.m36_1_ns_1_cascade_
T_18_21_wire_logic_cluster/lc_3/ltout
T_18_21_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_pid_prereg_0_24_cascade_
T_16_19_wire_logic_cluster/lc_3/ltout
T_16_19_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_37_1
T_18_21_wire_logic_cluster/lc_4/out
T_16_21_sp4_h_l_5
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_1/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_16_21_sp4_h_l_5
T_15_21_sp4_v_t_40
T_14_25_lc_trk_g1_5
T_14_25_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.O_4_12
T_0_11_wire_mult/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_1
T_20_7_wire_logic_cluster/lc_1/out
T_20_8_lc_trk_g1_1
T_20_8_wire_logic_cluster/lc_7/in_1

T_20_7_wire_logic_cluster/lc_1/out
T_20_8_lc_trk_g1_1
T_20_8_wire_logic_cluster/lc_5/in_1

T_20_7_wire_logic_cluster/lc_1/out
T_20_8_lc_trk_g1_1
T_20_8_wire_logic_cluster/lc_0/in_0

T_20_7_wire_logic_cluster/lc_1/out
T_20_8_lc_trk_g1_1
T_20_8_wire_logic_cluster/lc_4/in_0

T_20_7_wire_logic_cluster/lc_1/out
T_20_7_lc_trk_g0_1
T_20_7_wire_logic_cluster/lc_7/in_0

T_20_7_wire_logic_cluster/lc_1/out
T_21_5_sp4_v_t_46
T_21_9_sp4_v_t_46
T_21_10_lc_trk_g3_6
T_21_10_wire_logic_cluster/lc_2/in_1

T_20_7_wire_logic_cluster/lc_1/out
T_20_7_lc_trk_g0_1
T_20_7_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.init_pulses_RNIN1F13Z0Z_2
T_20_8_wire_logic_cluster/lc_7/out
T_21_8_lc_trk_g1_7
T_21_8_input_2_2
T_21_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_p_reg_esr_RNIR3TQ1Z0Z_12
T_22_17_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_7_cascade_
T_13_8_wire_logic_cluster/lc_0/ltout
T_13_8_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIQTGL4Z0Z_12
T_21_16_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g2_5
T_21_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_5_9
T_0_24_wire_mult/lc_1/out
T_1_21_sp4_v_t_43
T_1_22_lc_trk_g2_3
T_1_22_wire_logic_cluster/lc_0/in_3

End 

Net : drone_altitude_12
T_2_17_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g0_4
T_2_17_wire_logic_cluster/lc_7/in_3

T_2_17_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g3_4
T_3_18_wire_logic_cluster/lc_4/in_1

T_2_17_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g0_4
T_2_17_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_axbZ0Z_12
T_2_17_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g0_7
T_1_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.O_3_9
T_0_6_wire_mult/lc_1/out
T_1_7_lc_trk_g2_1
T_1_7_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_i_acummZ0Z_7
T_9_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g1_0
T_10_18_input_2_7
T_10_18_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_pid_prereg_167_0_1_cascade_
T_22_15_wire_logic_cluster/lc_4/ltout
T_22_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_p_reg_esr_RNI3K9L1_0Z0Z_6
T_8_16_wire_logic_cluster/lc_5/out
T_9_16_sp4_h_l_10
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_3_cascade_
T_16_8_wire_logic_cluster/lc_1/ltout
T_16_8_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.aileron_RNIE64U4Z0Z_3
T_16_8_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g0_2
T_17_8_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIG7B43Z0Z_12_cascade_
T_16_15_wire_logic_cluster/lc_6/ltout
T_16_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNI83KO4Z0Z_12
T_16_15_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_6/in_1

T_16_15_wire_logic_cluster/lc_7/out
T_16_15_sp4_h_l_3
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_20
T_4_13_wire_logic_cluster/lc_5/cout
T_4_13_wire_logic_cluster/lc_6/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_10
T_15_16_wire_logic_cluster/lc_2/cout
T_15_16_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_13
T_10_19_wire_logic_cluster/lc_5/cout
T_10_19_wire_logic_cluster/lc_6/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_10
T_10_19_wire_logic_cluster/lc_2/cout
T_10_19_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_12
T_10_19_wire_logic_cluster/lc_4/cout
T_10_19_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_i_reg_esr_RNI4CCUZ0Z_14
T_10_19_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_36
T_11_16_sp4_h_l_6
T_10_16_lc_trk_g0_6
T_10_16_wire_logic_cluster/lc_1/in_1

T_10_19_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_36
T_11_16_sp4_h_l_6
T_10_16_lc_trk_g0_6
T_10_16_wire_logic_cluster/lc_7/in_3

T_10_19_wire_logic_cluster/lc_6/out
T_10_19_sp4_h_l_1
T_9_19_sp4_v_t_36
T_8_22_lc_trk_g2_4
T_8_22_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_10_c_RNIJD4S
T_10_19_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_46
T_11_16_sp4_h_l_4
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_5/in_1

T_10_19_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_46
T_11_16_sp4_h_l_4
T_12_16_lc_trk_g2_4
T_12_16_input_2_6
T_12_16_wire_logic_cluster/lc_6/in_2

T_10_19_wire_logic_cluster/lc_3/out
T_8_19_sp4_h_l_3
T_7_19_lc_trk_g0_3
T_7_19_wire_logic_cluster/lc_2/in_3

T_10_19_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_46
T_11_16_sp4_h_l_4
T_14_16_sp4_v_t_44
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_i_reg_esr_RNIGRJRZ0Z_11
T_15_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_38
T_16_15_sp4_h_l_8
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_38
T_16_15_sp4_h_l_8
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_38
T_16_15_sp4_h_l_8
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNITU3P4_0Z0Z_10
T_18_15_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g3_6
T_17_14_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_44
T_15_14_sp4_h_l_3
T_15_14_lc_trk_g0_6
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_i_reg_esr_RNI29BUZ0Z_13
T_10_19_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_39
T_11_17_sp4_h_l_2
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/in_1

T_10_19_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_39
T_10_13_sp4_v_t_40
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_1/in_0

T_10_19_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_39
T_10_13_sp4_v_t_40
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_7/in_0

T_10_19_wire_logic_cluster/lc_5/out
T_8_19_sp4_h_l_7
T_7_19_lc_trk_g0_7
T_7_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.un1_pid_prereg_0_4_cascade_
T_10_17_wire_logic_cluster/lc_3/ltout
T_10_17_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_pid_prereg_0_8_cascade_
T_11_19_wire_logic_cluster/lc_4/ltout
T_11_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un1_pid_prereg_0_12_cascade_
T_16_18_wire_logic_cluster/lc_3/ltout
T_16_18_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_pid_prereg_0_10_cascade_
T_11_20_wire_logic_cluster/lc_3/ltout
T_11_20_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_pid_prereg_0_5_cascade_
T_10_17_wire_logic_cluster/lc_5/ltout
T_10_17_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_13
T_15_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.elevator_RNI7FBA6Z0Z_13
T_15_10_wire_logic_cluster/lc_1/out
T_15_10_sp4_h_l_7
T_18_6_sp4_v_t_36
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_i_regZ0Z_9
T_17_20_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_47
T_14_16_sp4_h_l_10
T_15_16_lc_trk_g3_2
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

T_17_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_i_acummZ0Z_7
T_14_14_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g2_1
T_15_15_input_2_7
T_15_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.N_25_0
T_13_26_wire_logic_cluster/lc_0/out
T_13_26_lc_trk_g3_0
T_13_26_wire_logic_cluster/lc_3/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_26_lc_trk_g3_0
T_13_26_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_39_1
T_13_26_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g3_5
T_12_26_wire_logic_cluster/lc_6/in_0

T_13_26_wire_logic_cluster/lc_5/out
T_13_26_lc_trk_g1_5
T_13_26_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.m38_1_ns_1
T_13_26_wire_logic_cluster/lc_3/out
T_13_26_lc_trk_g3_3
T_13_26_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_12
T_17_9_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_11
T_17_9_wire_logic_cluster/lc_3/cout
T_17_9_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_p_reg_esr_RNIV4S38Z0Z_10
T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp4_v_t_37
T_16_14_sp4_h_l_6
T_17_14_lc_trk_g2_6
T_17_14_input_2_4
T_17_14_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_pid_prereg_0_3_cascade_
T_10_17_wire_logic_cluster/lc_1/ltout
T_10_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_0_11_cascade_
T_16_18_wire_logic_cluster/lc_1/ltout
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_57_0
T_14_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g0_2
T_14_24_wire_logic_cluster/lc_0/in_0

T_14_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g0_2
T_14_24_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.m24_2_03_0_cascade_
T_14_24_wire_logic_cluster/lc_0/ltout
T_14_24_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.un1_pid_prereg_0_0_cascade_
T_12_17_wire_logic_cluster/lc_5/ltout
T_12_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.O_2_6
T_25_10_wire_mult/mult/O_6
T_25_7_sp4_v_t_36
T_22_11_sp4_h_l_1
T_18_11_sp4_h_l_1
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_3/in_3

End 

Net : side_command_2
T_17_18_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g2_2
T_18_19_input_2_6
T_18_19_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_pid_prereg_0_18_cascade_
T_16_16_wire_logic_cluster/lc_3/ltout
T_16_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_d_regZ0Z_0
T_13_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g2_7
T_12_21_wire_logic_cluster/lc_4/in_3

T_13_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g2_7
T_12_21_wire_logic_cluster/lc_0/in_3

T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_4/in_3

T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_2/in_3

T_13_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g2_7
T_12_21_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.N_129_cascade_
T_14_24_wire_logic_cluster/lc_5/ltout
T_14_24_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_i_regZ0Z_12
T_16_25_wire_logic_cluster/lc_4/out
T_16_23_sp4_v_t_37
T_16_19_sp4_v_t_45
T_16_15_sp4_v_t_45
T_15_16_lc_trk_g3_5
T_15_16_input_2_4
T_15_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_i_regZ0Z_12
T_14_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_44
T_14_19_sp4_v_t_40
T_11_19_sp4_h_l_11
T_10_19_lc_trk_g1_3
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_46_1_cascade_
T_15_20_wire_logic_cluster/lc_1/ltout
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.m27_2_03_0
T_15_20_wire_logic_cluster/lc_2/out
T_15_18_sp12_v_t_23
T_15_23_lc_trk_g2_7
T_15_23_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.N_89_0_0
T_17_22_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g1_1
T_17_23_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_reg_esr_RNIR7E8_0Z0Z_3
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g0_3
T_12_14_wire_logic_cluster/lc_0/in_3

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g0_3
T_12_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_i_acummZ0Z_8
T_14_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_37
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.init_pulses_3_sqmuxa_0_cascade_
T_14_8_wire_logic_cluster/lc_6/ltout
T_14_8_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_4_cascade_
T_15_8_wire_logic_cluster/lc_0/ltout
T_15_8_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.O_5_10
T_0_24_wire_mult/lc_2/out
T_1_23_lc_trk_g2_2
T_1_23_wire_logic_cluster/lc_7/in_3

End 

Net : side_command_4
T_13_20_wire_logic_cluster/lc_6/out
T_12_20_sp12_h_l_0
T_18_20_lc_trk_g1_7
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNI5RIO_0Z0Z_14
T_22_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_7
T_21_16_lc_trk_g0_7
T_21_16_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_7
T_18_16_sp4_h_l_10
T_17_12_sp4_v_t_47
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_p_regZ0Z_14
T_24_10_wire_logic_cluster/lc_2/out
T_24_10_sp4_h_l_9
T_23_10_sp4_v_t_38
T_23_14_sp4_v_t_38
T_22_16_lc_trk_g1_3
T_22_16_wire_logic_cluster/lc_1/in_1

T_24_10_wire_logic_cluster/lc_2/out
T_24_10_sp4_h_l_9
T_23_10_sp4_v_t_38
T_22_14_lc_trk_g1_3
T_22_14_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNI7J5H1Z0Z_13_cascade_
T_21_16_wire_logic_cluster/lc_4/ltout
T_21_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_pid_prereg_0_16_cascade_
T_9_20_wire_logic_cluster/lc_3/ltout
T_9_20_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.O_0_4
T_0_15_wire_mult/mult/O_4
T_0_7_sp12_v_t_23
T_1_19_sp12_h_l_0
T_10_19_sp4_h_l_11
T_13_19_sp4_v_t_41
T_13_21_lc_trk_g3_4
T_13_21_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_20
T_17_15_wire_logic_cluster/lc_5/cout
T_17_15_wire_logic_cluster/lc_6/in_3

Net : pid_side.error_i_regZ0Z_10
T_16_21_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_47
T_16_13_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_input_2_2
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : alt_command_0
T_2_18_wire_logic_cluster/lc_1/out
T_1_17_lc_trk_g3_1
T_1_17_input_2_4
T_1_17_wire_logic_cluster/lc_4/in_2

T_2_18_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g2_1
T_3_17_wire_logic_cluster/lc_4/in_3

T_2_18_wire_logic_cluster/lc_1/out
T_2_18_lc_trk_g2_1
T_2_18_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un1_pid_prereg_0_19_cascade_
T_16_16_wire_logic_cluster/lc_0/ltout
T_16_16_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_6_cascade_
T_13_7_wire_logic_cluster/lc_0/ltout
T_13_7_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_i_acummZ0Z_5
T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_8_18_sp4_h_l_11
T_4_18_sp4_h_l_7
T_3_14_sp4_v_t_37
T_3_10_sp4_v_t_38
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_5/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.un1_pid_prereg_0_23_cascade_
T_16_19_wire_logic_cluster/lc_0/ltout
T_16_19_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_p_reg_esr_RNIVOSG_0Z0Z_5_cascade_
T_8_18_wire_logic_cluster/lc_6/ltout
T_8_18_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.un2_pid_prereg_cry_7_c_RNIQMCS
T_2_13_wire_logic_cluster/lc_0/out
T_1_13_sp4_h_l_8
T_4_13_sp4_v_t_45
T_4_17_lc_trk_g1_0
T_4_17_wire_logic_cluster/lc_7/in_0

T_2_13_wire_logic_cluster/lc_0/out
T_1_13_sp4_h_l_8
T_4_13_sp4_v_t_45
T_4_17_lc_trk_g1_0
T_4_17_wire_logic_cluster/lc_6/in_3

T_2_13_wire_logic_cluster/lc_0/out
T_3_9_sp4_v_t_36
T_3_10_lc_trk_g2_4
T_3_10_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIRUOU2Z0Z_7
T_4_17_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_43
T_4_11_sp4_v_t_43
T_4_12_lc_trk_g3_3
T_4_12_input_2_2
T_4_12_wire_logic_cluster/lc_2/in_2

T_4_17_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g3_7
T_3_16_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_2_13_0_
T_2_13_wire_logic_cluster/carry_in_mux/cout
T_2_13_wire_logic_cluster/lc_0/in_3

Net : pid_front.N_116_0_0_cascade_
T_12_25_wire_logic_cluster/lc_5/ltout
T_12_25_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.un4_error_i_reg_31_ns_1_0
T_12_25_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_36
T_9_22_sp4_h_l_1
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.N_89_0_0
T_12_25_wire_logic_cluster/lc_7/out
T_12_25_lc_trk_g1_7
T_12_25_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.g0_3_1
T_11_24_wire_logic_cluster/lc_0/out
T_12_25_lc_trk_g3_0
T_12_25_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.N_46_1_cascade_
T_11_23_wire_logic_cluster/lc_3/ltout
T_11_23_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.m27_2_03_0
T_11_23_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g2_4
T_10_22_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.O_2_5
T_25_10_wire_mult/lc_5/out
T_25_8_sp4_v_t_39
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_5
T_20_12_lc_trk_g3_0
T_20_12_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_19
T_4_13_wire_logic_cluster/lc_4/cout
T_4_13_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_d_reg_prev_esr_RNI3AMCBZ0Z_10
T_18_15_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g2_0
T_17_14_input_2_6
T_17_14_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.pid_preregZ0Z_18
T_11_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_11
T_7_17_sp4_h_l_2
T_10_13_sp4_v_t_45
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_2/in_1

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_sp4_h_l_11
T_7_17_sp4_h_l_2
T_10_13_sp4_v_t_45
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_0_repZ0Z1
T_14_6_wire_logic_cluster/lc_6/out
T_15_7_lc_trk_g2_6
T_15_7_input_2_6
T_15_7_wire_logic_cluster/lc_6/in_2

T_14_6_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g1_6
T_14_7_wire_logic_cluster/lc_7/in_0

T_14_6_wire_logic_cluster/lc_6/out
T_15_4_sp4_v_t_40
T_16_8_sp4_h_l_11
T_18_8_lc_trk_g3_6
T_18_8_wire_logic_cluster/lc_4/in_1

T_14_6_wire_logic_cluster/lc_6/out
T_15_6_lc_trk_g0_6
T_15_6_wire_logic_cluster/lc_5/in_3

T_14_6_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g1_6
T_14_7_wire_logic_cluster/lc_0/in_1

T_14_6_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g2_6
T_14_6_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.un11lto30_i_a2_3_and
T_9_15_wire_logic_cluster/lc_2/out
T_10_12_sp4_v_t_45
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIDJGT5Z0Z_7
T_4_17_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_44
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_10_14_0_
T_10_14_wire_logic_cluster/carry_in_mux/cout
T_10_14_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_p_reg_esr_RNIUAE8Z0Z_4_cascade_
T_8_18_wire_logic_cluster/lc_4/ltout
T_8_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_p_reg_esr_RNIVOSGZ0Z_5
T_8_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/in_1

T_8_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un1_reset_0_i
T_10_15_wire_logic_cluster/lc_6/out
T_10_13_sp4_v_t_41
T_11_13_sp4_h_l_4
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_3/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_9
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_9
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_12_12_sp4_h_l_5
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_12_12_sp4_h_l_5
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_12_12_sp4_h_l_5
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_12_12_sp4_h_l_5
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_12_12_sp4_h_l_5
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_12_12_sp4_h_l_5
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_12_12_sp4_h_l_5
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_12_12_sp4_h_l_5
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_37
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_5/s_r

End 

Net : pid_front.source_pid_1_sqmuxa_1_0_o2_sx
T_10_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.N_102
T_11_14_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_9
T_17_9_wire_logic_cluster/lc_1/out
T_18_9_sp4_h_l_2
T_20_9_lc_trk_g2_7
T_20_9_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.state_0_1
T_12_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_3/cen

T_12_13_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_3/cen

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_8
T_17_9_wire_logic_cluster/lc_0/cout
T_17_9_wire_logic_cluster/lc_1/in_3

Net : pid_alt.error_axbZ0Z_13
T_1_19_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g0_1
T_1_18_input_2_5
T_1_18_wire_logic_cluster/lc_5/in_2

End 

Net : drone_altitude_13
T_1_19_wire_logic_cluster/lc_0/out
T_1_19_lc_trk_g2_0
T_1_19_wire_logic_cluster/lc_1/in_3

T_1_19_wire_logic_cluster/lc_0/out
T_0_19_sp4_h_l_8
T_3_15_sp4_v_t_45
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_5/in_1

T_1_19_wire_logic_cluster/lc_0/out
T_1_19_lc_trk_g2_0
T_1_19_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_p_reg_esr_RNI7U286Z0Z_2
T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_17_13_lc_trk_g3_3
T_17_13_input_2_4
T_17_13_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_2_c_RNI3PMN
T_15_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_47
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_7/in_1

T_15_15_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_47
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_3
T_13_15_lc_trk_g0_6
T_13_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_2
T_15_15_wire_logic_cluster/lc_2/cout
T_15_15_wire_logic_cluster/lc_3/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_9
T_10_19_wire_logic_cluster/lc_1/cout
T_10_19_wire_logic_cluster/lc_2/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_8
T_10_19_wire_logic_cluster/lc_0/cout
T_10_19_wire_logic_cluster/lc_1/in_3

Net : pid_alt.error_d_reg_prev_esr_RNI49QU2Z0Z_8
T_3_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_45
T_4_11_sp4_v_t_41
T_4_12_lc_trk_g2_1
T_4_12_input_2_3
T_4_12_wire_logic_cluster/lc_3/in_2

T_3_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_45
T_4_11_sp4_v_t_41
T_3_13_lc_trk_g1_4
T_3_13_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_8_c_RNI1BPE
T_10_19_wire_logic_cluster/lc_1/out
T_10_15_sp4_v_t_39
T_11_15_sp4_h_l_7
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_7/in_3

T_10_19_wire_logic_cluster/lc_1/out
T_10_15_sp4_v_t_39
T_11_15_sp4_h_l_7
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_3/in_3

T_10_19_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_46
T_8_21_sp4_h_l_4
T_7_21_lc_trk_g0_4
T_7_21_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.un2_pid_prereg_cry_8
T_2_13_wire_logic_cluster/lc_0/cout
T_2_13_wire_logic_cluster/lc_1/in_3

Net : pid_front.un1_error_i_acumm_prereg_cry_9_c_RNIIPQK
T_10_19_wire_logic_cluster/lc_2/out
T_10_15_sp4_v_t_41
T_11_15_sp4_h_l_9
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_2/in_3

T_10_19_wire_logic_cluster/lc_2/out
T_10_15_sp4_v_t_41
T_11_15_sp4_h_l_9
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_0/in_3

T_10_19_wire_logic_cluster/lc_2/out
T_10_9_sp12_v_t_23
T_0_21_sp12_h_l_3
T_7_21_lc_trk_g0_3
T_7_21_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_p_reg_esr_RNIS5CU3Z0Z_9
T_12_15_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_8_c_RNITQDS
T_2_13_wire_logic_cluster/lc_1/out
T_3_11_sp4_v_t_46
T_3_15_sp4_v_t_42
T_3_16_lc_trk_g3_2
T_3_16_wire_logic_cluster/lc_6/in_3

T_2_13_wire_logic_cluster/lc_1/out
T_3_11_sp4_v_t_46
T_3_15_sp4_v_t_42
T_3_16_lc_trk_g3_2
T_3_16_wire_logic_cluster/lc_4/in_3

T_2_13_wire_logic_cluster/lc_1/out
T_3_9_sp4_v_t_38
T_3_10_lc_trk_g2_6
T_3_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_p_reg_esr_RNIV7CQ2Z0Z_8
T_12_15_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_11
T_17_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g0_3
T_18_9_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_10
T_17_9_wire_logic_cluster/lc_2/cout
T_17_9_wire_logic_cluster/lc_3/in_3

Net : pid_side.error_p_reg_esr_RNIIQL11_0Z0Z_1_cascade_
T_20_16_wire_logic_cluster/lc_6/ltout
T_20_16_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_13_THRU_CO
T_17_14_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_38
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_13
T_17_14_wire_logic_cluster/lc_6/cout
T_17_14_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_cry_5_c_RNIUOTVZ0Z1_cascade_
T_13_23_wire_logic_cluster/lc_1/ltout
T_13_23_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_reg_esr_RNI6R6D1Z0Z_8
T_12_15_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_input_2_3
T_11_16_wire_logic_cluster/lc_3/in_2

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_p_reg_esr_RNI2VEVZ0Z_2
T_12_14_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_input_2_5
T_11_15_wire_logic_cluster/lc_5/in_2

T_12_14_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_41
T_12_14_sp4_v_t_41
T_9_18_sp4_h_l_4
T_8_18_lc_trk_g0_4
T_8_18_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.N_29_1
T_13_25_wire_logic_cluster/lc_4/out
T_13_25_lc_trk_g1_4
T_13_25_wire_logic_cluster/lc_0/in_3

T_13_25_wire_logic_cluster/lc_4/out
T_14_25_sp4_h_l_8
T_15_25_lc_trk_g3_0
T_15_25_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_28_1
T_13_25_wire_logic_cluster/lc_6/out
T_13_25_lc_trk_g3_6
T_13_25_wire_logic_cluster/lc_4/in_3

T_13_25_wire_logic_cluster/lc_6/out
T_11_25_sp4_h_l_9
T_10_25_lc_trk_g0_1
T_10_25_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.O_2_7
T_25_10_wire_mult/lc_7/out
T_25_8_sp4_v_t_43
T_22_12_sp4_h_l_11
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_1
T_1_17_wire_logic_cluster/lc_1/out
T_1_14_sp12_v_t_22
T_1_23_sp4_v_t_36
T_0_25_lc_trk_g1_1
T_0_25_wire_mult/mult/A_1

T_1_17_wire_logic_cluster/lc_1/out
T_1_15_sp4_v_t_47
T_1_11_sp4_v_t_36
T_1_7_sp4_v_t_41
T_0_7_sp4_h_l_34
T_0_7_lc_trk_g3_7
T_0_7_wire_mult/mult/A_1

T_1_17_wire_logic_cluster/lc_1/out
T_1_15_sp4_v_t_47
T_1_11_sp4_v_t_36
T_0_12_lc_trk_g2_4
T_0_12_wire_mult/mult/A_1

End 

Net : pid_front.N_51_1
T_11_24_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g2_2
T_10_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.N_39_0
T_10_23_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g3_5
T_11_22_wire_logic_cluster/lc_5/in_3

T_10_23_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g3_5
T_11_22_wire_logic_cluster/lc_3/in_3

T_10_23_wire_logic_cluster/lc_5/out
T_11_23_sp4_h_l_10
T_13_23_lc_trk_g3_7
T_13_23_wire_logic_cluster/lc_3/in_3

T_10_23_wire_logic_cluster/lc_5/out
T_11_23_sp4_h_l_10
T_14_19_sp4_v_t_41
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.m53_0_ns_1_cascade_
T_11_22_wire_logic_cluster/lc_5/ltout
T_11_22_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.un2_pid_prereg_cry_13
T_2_13_wire_logic_cluster/lc_5/cout
T_2_13_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIK5TH3Z0Z_13
T_5_15_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_42
T_5_10_sp4_v_t_42
T_4_12_lc_trk_g1_7
T_4_12_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIV7JT5Z0Z_8
T_3_16_wire_logic_cluster/lc_4/out
T_3_12_sp4_v_t_45
T_4_12_sp4_h_l_8
T_4_12_lc_trk_g0_5
T_4_12_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_13_c_RNILQAA
T_2_13_wire_logic_cluster/lc_6/out
T_2_11_sp4_v_t_41
T_3_15_sp4_h_l_10
T_5_15_lc_trk_g3_7
T_5_15_wire_logic_cluster/lc_5/in_3

T_2_13_wire_logic_cluster/lc_6/out
T_2_11_sp4_v_t_41
T_3_15_sp4_h_l_10
T_5_15_lc_trk_g3_7
T_5_15_wire_logic_cluster/lc_7/in_3

T_2_13_wire_logic_cluster/lc_6/out
T_3_11_sp4_v_t_40
T_3_7_sp4_v_t_40
T_3_8_lc_trk_g2_0
T_3_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNII9PE6Z0Z_12
T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g3_0
T_10_16_input_2_7
T_10_16_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNIUBM0GZ0Z_12
T_10_16_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g3_7
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

T_10_16_wire_logic_cluster/lc_7/out
T_10_16_sp4_h_l_3
T_13_16_sp4_v_t_45
T_12_17_lc_trk_g3_5
T_12_17_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.N_55_0
T_15_26_wire_logic_cluster/lc_7/out
T_15_25_lc_trk_g0_7
T_15_25_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_221_cascade_
T_15_7_wire_logic_cluster/lc_3/ltout
T_15_7_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_0_0_24
T_14_24_wire_logic_cluster/lc_3/out
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_57_0_cascade_
T_14_24_wire_logic_cluster/lc_2/ltout
T_14_24_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_50_1_cascade_
T_11_23_wire_logic_cluster/lc_6/ltout
T_11_23_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.g0_3_1_cascade_
T_18_24_wire_logic_cluster/lc_3/ltout
T_18_24_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_10
T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g0_3
T_16_9_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.elevator_RNIOVAA6Z0Z_10
T_16_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g1_2
T_17_9_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.O_4_9
T_0_11_wire_mult/lc_1/out
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.m26_2_03_0
T_14_25_wire_logic_cluster/lc_2/out
T_14_26_lc_trk_g0_2
T_14_26_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.N_37_1_cascade_
T_14_25_wire_logic_cluster/lc_1/ltout
T_14_25_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0
T_18_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_43
T_18_7_sp4_v_t_43
T_17_8_lc_trk_g3_3
T_17_8_input_2_0
T_17_8_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_43
T_18_7_sp4_v_t_43
T_15_7_sp4_h_l_6
T_16_7_lc_trk_g3_6
T_16_7_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_43
T_18_7_sp4_v_t_43
T_15_7_sp4_h_l_0
T_16_7_lc_trk_g2_0
T_16_7_input_2_0
T_16_7_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.N_89_0
T_16_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_3/in_3

T_16_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.O_0_9
T_0_16_wire_mult/lc_1/out
T_1_16_lc_trk_g1_1
T_1_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.N_579_0_g
T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_4_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_4_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_7_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_7_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_7_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_12_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_12_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_20_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_23_wire_logic_cluster/lc_2/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_2/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_3_23_wire_logic_cluster/lc_2/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_4/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.N_579_0
T_5_4_wire_logic_cluster/lc_5/out
T_4_4_sp4_h_l_2
T_8_4_sp4_h_l_5
T_12_4_sp4_h_l_8
T_16_4_sp4_h_l_11
T_19_0_span4_vert_40
T_19_0_lc_trk_g1_0
T_19_0_wire_gbuf/in

End 

Net : pid_side.N_1905_i
T_23_16_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_4/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g1_1
T_22_17_wire_logic_cluster/lc_6/in_0

End 

Net : side_command_3
T_17_18_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g2_3
T_18_19_input_2_7
T_18_19_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_p_regZ0Z_3
T_7_14_wire_logic_cluster/lc_5/out
T_7_14_sp12_h_l_1
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_7/in_0

T_7_14_wire_logic_cluster/lc_5/out
T_7_14_sp12_h_l_1
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_9
T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_2/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_i_regZ0Z_13
T_11_25_wire_logic_cluster/lc_6/out
T_11_23_sp4_v_t_41
T_11_19_sp4_v_t_41
T_8_19_sp4_h_l_4
T_10_19_lc_trk_g2_1
T_10_19_input_2_5
T_10_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.N_44_1_cascade_
T_11_23_wire_logic_cluster/lc_2/ltout
T_11_23_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_5_cascade_
T_15_8_wire_logic_cluster/lc_2/ltout
T_15_8_wire_logic_cluster/lc_3/in_2

End 

Net : alt_command_3
T_2_18_wire_logic_cluster/lc_4/out
T_2_16_sp4_v_t_37
T_1_17_lc_trk_g2_5
T_1_17_input_2_7
T_1_17_wire_logic_cluster/lc_7/in_2

T_2_18_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g3_4
T_3_17_wire_logic_cluster/lc_7/in_0

T_2_18_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g0_4
T_2_18_input_2_0
T_2_18_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.N_1674_i
T_9_17_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g2_1
T_8_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_d_regZ0Z_8
T_24_17_wire_logic_cluster/lc_1/out
T_20_17_sp12_h_l_1
T_8_17_sp12_h_l_1
T_9_17_lc_trk_g1_5
T_9_17_wire_logic_cluster/lc_1/in_3

T_24_17_wire_logic_cluster/lc_1/out
T_24_15_sp4_v_t_47
T_21_15_sp4_h_l_4
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_10
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_6/in_0

T_24_17_wire_logic_cluster/lc_1/out
T_24_15_sp4_v_t_47
T_21_15_sp4_h_l_4
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_10
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_5/in_3

T_24_17_wire_logic_cluster/lc_1/out
T_20_17_sp12_h_l_1
T_8_17_sp12_h_l_1
T_9_17_lc_trk_g1_5
T_9_17_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_i_acummZ0Z_9
T_14_14_wire_logic_cluster/lc_3/out
T_15_13_sp4_v_t_39
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_p_reg_esr_RNIGL6F_0Z0Z_8
T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g1_0
T_8_16_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_d_reg_prev_esr_RNI379B2Z0Z_10_cascade_
T_13_17_wire_logic_cluster/lc_1/ltout
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNI5JRF4Z0Z_10
T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_19
T_17_15_wire_logic_cluster/lc_4/cout
T_17_15_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_d_regZ0Z_9
T_21_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_i_regZ0Z_11
T_14_22_wire_logic_cluster/lc_2/out
T_14_19_sp4_v_t_44
T_11_19_sp4_h_l_9
T_10_19_lc_trk_g0_1
T_10_19_input_2_3
T_10_19_wire_logic_cluster/lc_3/in_2

T_14_22_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.N_1887_i
T_20_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_38
T_20_17_lc_trk_g0_6
T_20_17_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_38
T_20_17_lc_trk_g0_6
T_20_17_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_p_reg_esr_RNI1VTC1Z0Z_9
T_20_17_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_39
T_18_14_sp4_h_l_8
T_14_14_sp4_h_l_11
T_15_14_lc_trk_g2_3
T_15_14_wire_logic_cluster/lc_0/in_1

T_20_17_wire_logic_cluster/lc_7/out
T_20_12_sp12_v_t_22
T_20_15_lc_trk_g3_2
T_20_15_wire_logic_cluster/lc_7/in_0

End 

Net : alt_command_1
T_2_18_wire_logic_cluster/lc_2/out
T_1_17_lc_trk_g3_2
T_1_17_input_2_5
T_1_17_wire_logic_cluster/lc_5/in_2

T_2_18_wire_logic_cluster/lc_2/out
T_3_14_sp4_v_t_40
T_3_17_lc_trk_g1_0
T_3_17_wire_logic_cluster/lc_5/in_0

T_2_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_regZ0Z_10
T_21_15_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_2/in_1

T_21_15_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_0/in_1

T_21_15_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_7/out
T_19_15_sp4_h_l_11
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_7/out
T_19_15_sp4_h_l_11
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_p_reg_esr_RNIOI4PZ0Z_0
T_4_15_wire_logic_cluster/lc_0/out
T_4_11_sp12_v_t_23
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_3/in_3

T_4_15_wire_logic_cluster/lc_0/out
T_4_11_sp12_v_t_23
T_4_18_lc_trk_g3_3
T_4_18_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_regZ0Z_0
T_4_15_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g2_5
T_4_15_wire_logic_cluster/lc_0/in_3

T_4_15_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g2_5
T_4_15_wire_logic_cluster/lc_4/in_3

T_4_15_wire_logic_cluster/lc_5/out
T_4_11_sp4_v_t_47
T_4_7_sp4_v_t_36
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.O_2_4
T_25_10_wire_mult/mult/O_4
T_25_9_sp4_v_t_40
T_22_13_sp4_h_l_10
T_21_13_sp4_v_t_47
T_21_15_lc_trk_g3_2
T_21_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_4_10
T_0_11_wire_mult/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_18
T_4_13_wire_logic_cluster/lc_3/cout
T_4_13_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_10_8
T_17_9_wire_logic_cluster/lc_0/out
T_18_9_sp4_h_l_0
T_20_9_lc_trk_g2_5
T_20_9_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNI73UC2_0Z0Z_14_cascade_
T_16_14_wire_logic_cluster/lc_0/ltout
T_16_14_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_17_9_0_
T_17_9_wire_logic_cluster/carry_in_mux/cout
T_17_9_wire_logic_cluster/lc_0/in_3

Net : drone_altitude_14
T_1_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g0_4
T_1_19_wire_logic_cluster/lc_7/in_3

T_1_19_wire_logic_cluster/lc_4/out
T_1_18_sp4_v_t_40
T_2_18_sp4_h_l_5
T_3_18_lc_trk_g2_5
T_3_18_wire_logic_cluster/lc_6/in_1

T_1_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g0_4
T_1_19_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_axbZ0Z_14
T_1_19_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g1_7
T_1_18_input_2_6
T_1_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_88_0_cascade_
T_11_24_wire_logic_cluster/lc_5/ltout
T_11_24_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_127
T_11_24_wire_logic_cluster/lc_6/out
T_11_25_lc_trk_g1_6
T_11_25_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_i_reg_9_rn_0_16_cascade_
T_10_25_wire_logic_cluster/lc_3/ltout
T_10_25_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.m4_2_03
T_10_25_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g1_5
T_10_25_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_p_regZ0Z_0
T_4_15_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g0_3
T_4_15_wire_logic_cluster/lc_0/in_1

T_4_15_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g0_3
T_4_15_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.N_53_0
T_15_22_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_44
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_cry_2_0_c_RNI198HZ0Z2_cascade_
T_13_25_wire_logic_cluster/lc_5/ltout
T_13_25_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.pid_preregZ0Z_13
T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_8_15_sp4_h_l_9
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_36
T_10_14_lc_trk_g2_4
T_10_14_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_11_11_sp4_v_t_37
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_8_15_sp4_h_l_9
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g3_5
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.un11lto30_i_a2_2_and
T_9_15_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_43
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.pid_preregZ0Z_15
T_11_17_wire_logic_cluster/lc_0/out
T_11_15_sp4_v_t_45
T_8_15_sp4_h_l_8
T_9_15_lc_trk_g3_0
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

T_11_17_wire_logic_cluster/lc_0/out
T_11_15_sp4_v_t_45
T_8_15_sp4_h_l_8
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_10
T_17_9_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g3_2
T_18_8_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_9
T_17_9_wire_logic_cluster/lc_1/cout
T_17_9_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_p_regZ0Z_2
T_4_20_wire_logic_cluster/lc_6/out
T_4_17_sp4_v_t_36
T_4_18_lc_trk_g2_4
T_4_18_wire_logic_cluster/lc_4/in_0

T_4_20_wire_logic_cluster/lc_6/out
T_4_14_sp12_v_t_23
T_4_17_lc_trk_g2_3
T_4_17_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_i_regZ0Z_11
T_15_20_wire_logic_cluster/lc_4/out
T_15_12_sp12_v_t_23
T_15_16_lc_trk_g3_0
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_57_0_cascade_
T_16_24_wire_logic_cluster/lc_4/ltout
T_16_24_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_i_reg_esr_RNO_0Z0Z_24
T_16_24_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_d_regZ0Z_4
T_23_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_3
T_20_13_lc_trk_g0_3
T_20_13_wire_logic_cluster/lc_0/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_3/in_3

T_23_13_wire_logic_cluster/lc_3/out
T_23_10_sp4_v_t_46
T_20_14_sp4_h_l_11
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_p_reg_esr_RNIIHEQZ0Z_4
T_20_13_wire_logic_cluster/lc_0/out
T_20_13_lc_trk_g1_0
T_20_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_p_reg_esr_RNI76TK1_0Z0Z_5
T_20_13_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g3_6
T_20_13_wire_logic_cluster/lc_2/in_3

T_20_13_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g3_6
T_20_13_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.O_0_8
T_0_16_wire_mult/mult/O_8
T_1_15_lc_trk_g3_0
T_1_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_p_reg_esr_RNIEB5T7Z0Z_9
T_12_15_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_input_2_4
T_11_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.m51_0_ns_1_cascade_
T_15_22_wire_logic_cluster/lc_0/ltout
T_15_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.N_39_0
T_15_22_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_1/out
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_6/in_3

T_15_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_6/in_3

T_15_22_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g1_1
T_15_23_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_d_regZ0Z_13
T_24_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_5
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_7/in_3

T_24_16_wire_logic_cluster/lc_4/out
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_5
T_22_15_lc_trk_g2_5
T_22_15_wire_logic_cluster/lc_6/in_3

T_24_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_5
T_21_16_lc_trk_g1_5
T_21_16_input_2_4
T_21_16_wire_logic_cluster/lc_4/in_2

T_24_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_5
T_21_12_sp4_v_t_40
T_21_14_lc_trk_g2_5
T_21_14_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_regZ0Z_14
T_14_26_wire_logic_cluster/lc_3/out
T_14_23_sp4_v_t_46
T_14_19_sp4_v_t_39
T_11_19_sp4_h_l_2
T_10_19_lc_trk_g1_2
T_10_19_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_i_regZ0Z_14
T_14_25_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_38
T_15_19_sp4_v_t_43
T_15_15_sp4_v_t_39
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_p_regZ0Z_1
T_4_20_wire_logic_cluster/lc_1/out
T_4_16_sp4_v_t_39
T_4_18_lc_trk_g2_2
T_4_18_wire_logic_cluster/lc_0/in_0

T_4_20_wire_logic_cluster/lc_1/out
T_4_16_sp4_v_t_39
T_4_18_lc_trk_g2_2
T_4_18_wire_logic_cluster/lc_2/in_0

T_4_20_wire_logic_cluster/lc_1/out
T_4_16_sp4_v_t_39
T_4_18_lc_trk_g2_2
T_4_18_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.stateZ0Z_0
T_9_15_wire_logic_cluster/lc_7/out
T_9_10_sp12_v_t_22
T_9_22_sp12_v_t_22
T_9_28_lc_trk_g2_5
T_9_28_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_7_15_sp4_h_l_11
T_11_15_sp4_h_l_11
T_14_15_sp4_v_t_41
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_13_sp4_h_l_11
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_1/in_3

T_9_15_wire_logic_cluster/lc_7/out
T_7_15_sp4_h_l_11
T_11_15_sp4_h_l_11
T_14_15_sp4_v_t_41
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_0/in_0

T_9_15_wire_logic_cluster/lc_7/out
T_7_15_sp4_h_l_11
T_11_15_sp4_h_l_11
T_14_15_sp4_v_t_41
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_1/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_10_13_sp4_h_l_11
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_0/in_0

T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g1_7
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g1_7
T_9_15_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.m88_0_ns_1_0_cascade_
T_17_22_wire_logic_cluster/lc_0/ltout
T_17_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_d_regZ0Z_14
T_24_24_wire_logic_cluster/lc_4/out
T_24_16_sp12_v_t_23
T_13_16_sp12_h_l_0
T_1_16_sp12_h_l_0
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_6/in_0

T_24_24_wire_logic_cluster/lc_4/out
T_24_16_sp12_v_t_23
T_13_16_sp12_h_l_0
T_1_16_sp12_h_l_0
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_0/in_0

T_24_24_wire_logic_cluster/lc_4/out
T_24_16_sp12_v_t_23
T_13_16_sp12_h_l_0
T_1_16_sp12_h_l_0
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_p_reg_esr_RNIH0C61Z0Z_14
T_9_16_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_36
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_5/in_0

T_9_16_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_36
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_i_acummZ0Z_12
T_14_14_wire_logic_cluster/lc_0/out
T_13_14_sp4_h_l_8
T_16_14_sp4_v_t_36
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.un1_pid_prereg_79
T_23_16_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g2_3
T_22_15_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_3/out
T_22_17_lc_trk_g1_3
T_22_17_input_2_6
T_22_17_wire_logic_cluster/lc_6/in_2

T_23_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g0_3
T_23_16_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_i_acummZ0Z_8
T_9_18_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g2_3
T_10_19_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.pid_preregZ0Z_17
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_sp4_h_l_9
T_10_13_sp4_v_t_44
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_2/in_0

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_sp4_h_l_9
T_10_13_sp4_v_t_44
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_13
T_21_14_wire_logic_cluster/lc_4/out
T_21_13_sp4_v_t_40
T_21_16_lc_trk_g0_0
T_21_16_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_4/out
T_21_13_sp4_v_t_40
T_21_16_lc_trk_g0_0
T_21_16_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_reg_esr_RNI6B6F_0Z0Z_6
T_7_18_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g3_2
T_7_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_p_regZ0Z_6
T_1_16_wire_logic_cluster/lc_7/out
T_1_14_sp4_v_t_43
T_2_18_sp4_h_l_6
T_6_18_sp4_h_l_9
T_7_18_lc_trk_g3_1
T_7_18_wire_logic_cluster/lc_2/in_0

T_1_16_wire_logic_cluster/lc_7/out
T_1_14_sp4_v_t_43
T_2_18_sp4_h_l_6
T_6_18_sp4_h_l_9
T_7_18_lc_trk_g3_1
T_7_18_input_2_0
T_7_18_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.N_126_cascade_
T_17_20_wire_logic_cluster/lc_1/ltout
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.m131_0_ns_1_cascade_
T_17_20_wire_logic_cluster/lc_2/ltout
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_9
T_13_16_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_7/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_4/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_63
T_12_26_wire_logic_cluster/lc_4/out
T_13_26_sp4_h_l_8
T_14_26_lc_trk_g3_0
T_14_26_wire_logic_cluster/lc_5/in_0

T_12_26_wire_logic_cluster/lc_4/out
T_12_26_lc_trk_g0_4
T_12_26_wire_logic_cluster/lc_1/in_3

T_12_26_wire_logic_cluster/lc_4/out
T_13_26_sp4_h_l_8
T_9_26_sp4_h_l_4
T_10_26_lc_trk_g2_4
T_10_26_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.O_5_8
T_0_24_wire_mult/lc_0/out
T_1_23_lc_trk_g2_0
T_1_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.O_4_8
T_0_11_wire_mult/lc_0/out
T_1_11_lc_trk_g0_0
T_1_11_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_p_reg_esr_RNIVTNC2Z0Z_13_cascade_
T_9_16_wire_logic_cluster/lc_3/ltout
T_9_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_18
T_17_15_wire_logic_cluster/lc_3/cout
T_17_15_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_p_reg_esr_RNIH0C61_0Z0Z_14
T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_3/in_3

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_sp4_h_l_5
T_12_16_sp4_v_t_47
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.m88_0_ns_1_cascade_
T_16_20_wire_logic_cluster/lc_2/ltout
T_16_20_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.pid_preregZ0Z_1
T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_2/in_0

T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_1/in_3

T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.source_pid10lt4_0
T_11_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_cry_0
T_1_17_wire_logic_cluster/lc_0/cout
T_1_17_wire_logic_cluster/lc_1/in_3

Net : pid_alt.un1_pid_prereg_0_cry_17
T_4_13_wire_logic_cluster/lc_2/cout
T_4_13_wire_logic_cluster/lc_3/in_3

Net : pid_side.un1_error_i_acumm_prereg_cry_3_c_RNI6TNN
T_15_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_44
T_16_13_lc_trk_g2_1
T_16_13_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_44
T_16_13_lc_trk_g2_1
T_16_13_wire_logic_cluster/lc_0/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_0
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_p_reg_esr_RNI5G8P4Z0Z_3
T_16_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_3
T_15_15_wire_logic_cluster/lc_3/cout
T_15_15_wire_logic_cluster/lc_4/in_3

Net : pid_side.error_p_reg_esr_RNI5RKP3Z0Z_5
T_18_13_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g0_3
T_17_14_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_d_reg_prevZ0Z_4
T_8_18_wire_logic_cluster/lc_3/out
T_8_18_lc_trk_g0_3
T_8_18_wire_logic_cluster/lc_4/in_3

T_8_18_wire_logic_cluster/lc_3/out
T_8_18_lc_trk_g0_3
T_8_18_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_p_reg_esr_RNIUIJC2Z0Z_2
T_16_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g0_5
T_17_13_input_2_5
T_17_13_wire_logic_cluster/lc_5/in_2

T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_9
T_21_9_wire_logic_cluster/lc_1/out
T_20_9_lc_trk_g2_1
T_20_9_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_8
T_21_9_wire_logic_cluster/lc_0/cout
T_21_9_wire_logic_cluster/lc_1/in_3

Net : pid_side.m4_2_03
T_15_25_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g2_7
T_16_24_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.pid_preregZ0Z_19
T_11_17_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_37
T_8_15_sp4_h_l_6
T_9_15_lc_trk_g2_6
T_9_15_input_2_2
T_9_15_wire_logic_cluster/lc_2/in_2

T_11_17_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_37
T_8_15_sp4_h_l_6
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.pid_preregZ0Z_2
T_11_15_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_46
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_2/in_1

T_11_15_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_46
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_1/in_0

T_11_15_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_46
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.pid_preregZ0Z_3
T_11_15_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_44
T_11_13_lc_trk_g0_2
T_11_13_input_2_2
T_11_13_wire_logic_cluster/lc_2/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_44
T_11_13_lc_trk_g2_1
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_44
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.pid_preregZ0Z_12
T_11_16_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_42
T_8_15_sp4_h_l_7
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_1/in_3

T_11_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_47
T_10_14_lc_trk_g0_1
T_10_14_wire_logic_cluster/lc_0/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_47
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_42
T_8_15_sp4_h_l_7
T_9_15_lc_trk_g2_7
T_9_15_wire_logic_cluster/lc_5/in_0

T_11_16_wire_logic_cluster/lc_5/out
T_11_9_sp12_v_t_22
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_11_7
T_21_8_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_46
T_18_7_sp4_h_l_5
T_18_7_lc_trk_g1_0
T_18_7_input_2_7
T_18_7_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_6
T_21_8_wire_logic_cluster/lc_6/cout
T_21_8_wire_logic_cluster/lc_7/in_3

Net : pid_side.O_1_7
T_25_15_wire_mult/lc_7/out
T_25_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_21_13_lc_trk_g0_6
T_21_13_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_18_1_cascade_
T_14_25_wire_logic_cluster/lc_0/ltout
T_14_25_wire_logic_cluster/lc_1/in_2

End 

Net : side_command_5
T_17_18_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_43
T_18_20_lc_trk_g0_3
T_18_20_input_2_1
T_18_20_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_p_reg_esr_RNIO4E8Z0Z_2
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.N_60_0_cascade_
T_16_25_wire_logic_cluster/lc_2/ltout
T_16_25_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_p_reg_esr_RNIUAE8_0Z0Z_4
T_8_18_wire_logic_cluster/lc_1/out
T_8_18_lc_trk_g3_1
T_8_18_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.N_22_0_cascade_
T_13_25_wire_logic_cluster/lc_3/ltout
T_13_25_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_i_reg_9_rn_1_12_cascade_
T_16_25_wire_logic_cluster/lc_3/ltout
T_16_25_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.aileron_esr_RNIG1J17Z0Z_14
T_15_9_wire_logic_cluster/lc_3/out
T_15_9_sp4_h_l_11
T_17_9_lc_trk_g2_6
T_17_9_input_2_6
T_17_9_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_14
T_16_8_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g1_7
T_15_9_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_i_acummZ0Z_9
T_9_18_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI3RCL2Z0Z_1
T_4_15_wire_logic_cluster/lc_1/out
T_4_4_sp12_v_t_22
T_4_11_lc_trk_g3_2
T_4_11_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_6
T_2_12_wire_logic_cluster/lc_6/cout
T_2_12_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_d_reg_prevZ0Z_2
T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.g0_6_1
T_11_25_wire_logic_cluster/lc_1/out
T_11_25_lc_trk_g3_1
T_11_25_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.un2_pid_prereg_cry_6_c_RNINIBS
T_2_12_wire_logic_cluster/lc_7/out
T_2_11_sp4_v_t_46
T_3_15_sp4_h_l_11
T_3_15_lc_trk_g0_6
T_3_15_wire_logic_cluster/lc_7/in_3

T_2_12_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g1_7
T_1_13_wire_logic_cluster/lc_7/in_3

T_2_12_wire_logic_cluster/lc_7/out
T_2_11_sp4_v_t_46
T_2_7_sp4_v_t_42
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.init_pulses_RNIR5F13Z0Z_6
T_20_8_wire_logic_cluster/lc_5/out
T_21_8_lc_trk_g1_5
T_21_8_input_2_6
T_21_8_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIIKNU2Z0Z_6
T_3_15_wire_logic_cluster/lc_7/out
T_3_12_sp4_v_t_38
T_4_12_sp4_h_l_3
T_4_12_lc_trk_g1_6
T_4_12_input_2_1
T_4_12_wire_logic_cluster/lc_1/in_2

T_3_15_wire_logic_cluster/lc_7/out
T_2_15_sp4_h_l_6
T_5_15_sp4_v_t_46
T_4_17_lc_trk_g0_0
T_4_17_input_2_6
T_4_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_12_1_1
T_11_25_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g1_0
T_11_25_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_116_0
T_11_25_wire_logic_cluster/lc_4/out
T_12_25_sp12_h_l_0
T_15_25_lc_trk_g1_0
T_15_25_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_11_cascade_
T_13_9_wire_logic_cluster/lc_0/ltout
T_13_9_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_p_reg_esr_RNI8NB61_0Z0Z_11
T_12_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_0_15_cascade_
T_11_19_wire_logic_cluster/lc_1/ltout
T_11_19_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_0_14_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNID3GT3_0Z0Z_10_cascade_
T_18_15_wire_logic_cluster/lc_5/ltout
T_18_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_17
T_17_15_wire_logic_cluster/lc_2/cout
T_17_15_wire_logic_cluster/lc_3/in_3

Net : pid_side.N_39_0_cascade_
T_15_22_wire_logic_cluster/lc_1/ltout
T_15_22_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.m10_2_03_3_i_0_cascade_
T_14_26_wire_logic_cluster/lc_6/ltout
T_14_26_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.N_110_cascade_
T_14_26_wire_logic_cluster/lc_5/ltout
T_14_26_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.init_pulses_RNILVE13Z0Z_0
T_20_7_wire_logic_cluster/lc_2/out
T_21_8_lc_trk_g2_2
T_21_8_input_2_0
T_21_8_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_1_cascade_
T_20_7_wire_logic_cluster/lc_1/ltout
T_20_7_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.m11_2_03_3_i_0_cascade_
T_11_22_wire_logic_cluster/lc_3/ltout
T_11_22_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_d_regZ0Z_17
T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_12_10_sp12_v_t_22
T_12_20_lc_trk_g3_5
T_12_20_wire_logic_cluster/lc_5/in_3

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_12_10_sp12_v_t_22
T_12_20_lc_trk_g3_5
T_12_20_wire_logic_cluster/lc_0/in_0

T_24_21_wire_logic_cluster/lc_1/out
T_24_10_sp12_v_t_22
T_13_22_sp12_h_l_1
T_12_10_sp12_v_t_22
T_12_20_lc_trk_g3_5
T_12_20_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.un1_pid_prereg_0_cry_16
T_4_13_wire_logic_cluster/lc_1/cout
T_4_13_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_i_regZ0Z_15
T_14_23_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_36
T_14_16_sp4_v_t_41
T_15_16_sp4_h_l_9
T_15_16_lc_trk_g1_4
T_15_16_input_2_7
T_15_16_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_p_reg_esr_RNIQ9C61_0Z0Z_17
T_12_20_wire_logic_cluster/lc_5/out
T_11_20_sp4_h_l_2
T_7_20_sp4_h_l_5
T_10_16_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_1/in_0

T_12_20_wire_logic_cluster/lc_5/out
T_11_20_sp4_h_l_2
T_7_20_sp4_h_l_5
T_10_16_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_p_reg_esr_RNICBEQ_0Z0Z_2
T_20_16_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g0_2
T_20_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_2
T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_19_16_sp4_h_l_3
T_20_16_lc_trk_g2_3
T_20_16_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_8
T_21_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g3_0
T_20_9_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_21_9_0_
T_21_9_wire_logic_cluster/carry_in_mux/cout
T_21_9_wire_logic_cluster/lc_0/in_3

Net : pid_side.error_i_regZ0Z_13
T_14_20_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_37
T_15_16_sp4_h_l_5
T_15_16_lc_trk_g1_0
T_15_16_input_2_5
T_15_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_p_regZ0Z_2
T_20_12_wire_logic_cluster/lc_0/out
T_20_8_sp12_v_t_23
T_20_16_lc_trk_g3_0
T_20_16_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_41
T_18_13_sp4_h_l_9
T_18_13_lc_trk_g1_4
T_18_13_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIIFEIZ0Z_1
T_20_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.N_429_0
T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_2
T_22_19_sp4_h_l_10
T_25_19_sp4_v_t_38
T_25_23_sp4_v_t_43
T_24_24_lc_trk_g3_3
T_24_24_wire_logic_cluster/lc_2/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_2
T_22_19_sp4_h_l_10
T_25_15_sp4_v_t_47
T_24_17_lc_trk_g2_2
T_24_17_wire_logic_cluster/lc_6/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_2
T_22_19_sp4_h_l_10
T_25_19_sp4_v_t_38
T_24_21_lc_trk_g1_3
T_24_21_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_6
T_25_19_sp4_v_t_43
T_24_22_lc_trk_g3_3
T_24_22_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_6
T_25_19_sp4_v_t_43
T_24_22_lc_trk_g3_3
T_24_22_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_6
T_25_19_sp4_v_t_43
T_24_22_lc_trk_g3_3
T_24_22_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_6
T_25_19_sp4_v_t_43
T_24_22_lc_trk_g3_3
T_24_22_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_6
T_25_19_sp4_v_t_43
T_24_22_lc_trk_g3_3
T_24_22_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_2
T_22_19_sp4_h_l_10
T_25_19_sp4_v_t_38
T_24_23_lc_trk_g1_3
T_24_23_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_2
T_22_19_sp4_h_l_10
T_25_19_sp4_v_t_38
T_24_23_lc_trk_g1_3
T_24_23_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_21_15_sp4_v_t_43
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_21_15_sp4_v_t_43
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_21_19_sp4_v_t_43
T_20_20_lc_trk_g3_3
T_20_20_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_21_19_sp4_v_t_43
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_2
T_22_19_sp4_h_l_10
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_2
T_22_19_sp4_h_l_10
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_2
T_22_19_sp4_h_l_10
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_3
T_18_19_sp4_h_l_6
T_20_19_lc_trk_g3_3
T_20_19_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_13_19_sp4_v_t_38
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_13_19_sp4_v_t_38
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_10_19_sp4_h_l_3
T_13_19_sp4_v_t_38
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_3/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_3
T_10_15_sp4_h_l_6
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_3
T_2_15_sp4_h_l_11
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_3
T_2_15_sp4_h_l_11
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_3
T_2_15_sp4_h_l_11
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_3
T_2_15_sp4_h_l_11
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_3
T_2_15_sp4_h_l_11
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_3
T_2_15_sp4_h_l_11
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_3
T_2_15_sp4_h_l_11
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_6_15_sp4_h_l_3
T_2_15_sp4_h_l_11
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_8_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_36
T_5_16_sp4_h_l_7
T_1_16_sp4_h_l_7
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_7/cen

T_8_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_36
T_5_16_sp4_h_l_7
T_1_16_sp4_h_l_7
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_7/cen

T_8_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_36
T_5_16_sp4_h_l_7
T_1_16_sp4_h_l_7
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_7/cen

T_8_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_36
T_5_16_sp4_h_l_7
T_1_16_sp4_h_l_7
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_7/cen

T_8_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_36
T_5_16_sp4_h_l_7
T_1_16_sp4_h_l_7
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_7/cen

T_8_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_36
T_5_16_sp4_h_l_7
T_1_16_sp4_h_l_7
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_7/cen

T_8_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_36
T_5_16_sp4_h_l_7
T_1_16_sp4_h_l_7
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_7/cen

T_8_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_36
T_5_16_sp4_h_l_7
T_1_16_sp4_h_l_7
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_7/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_8_17_lc_trk_g1_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_8_17_lc_trk_g1_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_8_17_lc_trk_g1_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_8_17_lc_trk_g1_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_6/out
T_6_19_sp4_h_l_9
T_9_15_sp4_v_t_38
T_8_17_lc_trk_g1_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_36
T_8_12_sp4_v_t_44
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

T_8_19_wire_logic_cluster/lc_6/out
T_8_16_sp4_v_t_36
T_8_12_sp4_v_t_44
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

End 

Net : pid_side.error_p_reg_esr_RNIN4BP4Z0Z_3
T_16_13_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g0_0
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.g3_0
T_16_21_wire_logic_cluster/lc_2/out
T_17_20_sp4_v_t_37
T_17_23_lc_trk_g0_5
T_17_23_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.pid_preregZ0Z_16
T_11_17_wire_logic_cluster/lc_1/out
T_11_15_sp4_v_t_47
T_8_15_sp4_h_l_10
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_1/out
T_11_15_sp4_v_t_47
T_8_15_sp4_h_l_10
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.pid_preregZ0Z_0
T_11_15_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_42
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_2/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_42
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_3/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_42
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.N_3_cascade_
T_15_21_wire_logic_cluster/lc_2/ltout
T_15_21_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.m2_0_03_3_i_0
T_15_21_wire_logic_cluster/lc_3/out
T_15_20_sp4_v_t_38
T_15_24_lc_trk_g0_3
T_15_24_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_5/in_1

T_15_21_wire_logic_cluster/lc_3/out
T_15_20_sp4_v_t_38
T_15_24_lc_trk_g0_3
T_15_24_wire_logic_cluster/lc_2/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_20_sp4_v_t_38
T_15_24_sp4_v_t_46
T_14_25_lc_trk_g3_6
T_14_25_wire_logic_cluster/lc_6/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_20_sp4_v_t_38
T_15_23_lc_trk_g1_6
T_15_23_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.N_55_0
T_15_24_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.un1_pid_prereg_0_0_cascade_
T_16_15_wire_logic_cluster/lc_0/ltout
T_16_15_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.O_0_6
T_0_15_wire_mult/lc_6/out
T_0_14_sp4_v_t_44
T_1_14_sp4_h_l_9
T_5_14_sp4_h_l_9
T_7_14_lc_trk_g2_4
T_7_14_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_p_regZ0Z_4
T_21_12_wire_logic_cluster/lc_7/out
T_20_13_lc_trk_g1_7
T_20_13_wire_logic_cluster/lc_0/in_0

T_21_12_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g3_7
T_22_13_wire_logic_cluster/lc_3/in_1

End 

Net : side_command_6
T_17_18_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_45
T_18_20_lc_trk_g1_5
T_18_20_input_2_2
T_18_20_wire_logic_cluster/lc_2/in_2

End 

Net : alt_command_4
T_2_18_wire_logic_cluster/lc_6/out
T_2_17_sp4_v_t_44
T_1_18_lc_trk_g3_4
T_1_18_wire_logic_cluster/lc_0/in_1

T_2_18_wire_logic_cluster/lc_6/out
T_3_18_lc_trk_g1_6
T_3_18_wire_logic_cluster/lc_0/in_3

T_2_18_wire_logic_cluster/lc_6/out
T_2_18_lc_trk_g2_6
T_2_18_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_p_reg_esr_RNIKG5U_0Z0Z_10_cascade_
T_13_17_wire_logic_cluster/lc_0/ltout
T_13_17_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.m5_2_03_cascade_
T_15_23_wire_logic_cluster/lc_4/ltout
T_15_23_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIGLOQZ0Z1_cascade_
T_14_8_wire_logic_cluster/lc_1/ltout
T_14_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNIFSHOZ0Z_1_cascade_
T_12_21_wire_logic_cluster/lc_1/ltout
T_12_21_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_2_rep1_RNIFQN02Z0Z_2
T_14_8_wire_logic_cluster/lc_2/out
T_15_8_sp4_h_l_4
T_19_8_sp4_h_l_4
T_21_8_lc_trk_g2_1
T_21_8_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.N_18_1
T_14_25_wire_logic_cluster/lc_0/out
T_13_26_lc_trk_g1_0
T_13_26_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_2
T_4_18_wire_logic_cluster/lc_7/out
T_4_18_lc_trk_g2_7
T_4_18_wire_logic_cluster/lc_4/in_1

T_4_18_wire_logic_cluster/lc_7/out
T_4_17_lc_trk_g1_7
T_4_17_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_1_8_cascade_
T_14_9_wire_logic_cluster/lc_0/ltout
T_14_9_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_i_acummZ0Z_10
T_9_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g0_7
T_10_19_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI32PN4Z0Z_1
T_4_18_wire_logic_cluster/lc_6/out
T_4_12_sp12_v_t_23
T_4_10_sp4_v_t_47
T_4_11_lc_trk_g3_7
T_4_11_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_p_reg_esr_RNIR3TQ1_0Z0Z_12
T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_20_15_sp4_h_l_1
T_16_15_sp4_h_l_4
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_1/in_1

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_20_15_sp4_h_l_1
T_16_15_sp4_h_l_4
T_18_15_lc_trk_g3_1
T_18_15_input_2_0
T_18_15_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.counter24_0_I_27_c_RNOZ0
T_14_10_wire_logic_cluster/lc_2/out
T_12_10_sp4_h_l_1
T_15_6_sp4_v_t_42
T_15_2_sp4_v_t_47
T_15_4_lc_trk_g3_2
T_15_4_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.counter24_0_N_2_THRU_CO
T_15_5_wire_logic_cluster/lc_2/out
T_15_5_sp4_h_l_9
T_14_1_sp4_v_t_44
T_13_3_lc_trk_g2_1
T_13_3_wire_logic_cluster/lc_1/in_0

T_15_5_wire_logic_cluster/lc_2/out
T_15_4_sp4_v_t_36
T_14_7_lc_trk_g2_4
T_14_7_wire_logic_cluster/lc_1/in_3

T_15_5_wire_logic_cluster/lc_2/out
T_15_2_sp4_v_t_44
T_12_6_sp4_h_l_9
T_12_6_lc_trk_g1_4
T_12_6_wire_logic_cluster/lc_4/in_1

T_15_5_wire_logic_cluster/lc_2/out
T_15_4_sp4_v_t_36
T_14_7_lc_trk_g2_4
T_14_7_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.pulses2countZ0Z_8
T_14_5_wire_logic_cluster/lc_6/out
T_14_4_sp4_v_t_44
T_14_8_sp4_v_t_40
T_14_10_lc_trk_g2_5
T_14_10_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNIGCOZ0Z83
T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_3_sp4_v_t_45
T_14_4_lc_trk_g3_5
T_14_4_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_3_sp4_v_t_45
T_14_4_lc_trk_g3_5
T_14_4_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_3_sp4_v_t_45
T_14_4_lc_trk_g3_5
T_14_4_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_11_3_sp4_h_l_2
T_14_0_span4_vert_32
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_5/s_r

T_13_3_wire_logic_cluster/lc_1/out
T_9_3_sp12_h_l_1
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_5/s_r

End 

Net : pid_front.error_d_regZ0Z_6
T_8_17_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g1_1
T_7_18_wire_logic_cluster/lc_1/in_3

T_8_17_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g1_1
T_8_16_wire_logic_cluster/lc_4/in_0

T_8_17_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g1_1
T_8_16_wire_logic_cluster/lc_7/in_3

T_8_17_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g1_1
T_7_18_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_4
T_21_14_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g2_3
T_20_13_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g2_3
T_22_13_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.counter24_0_N_2
T_15_5_wire_logic_cluster/lc_1/cout
T_15_5_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.N_1686_i
T_12_16_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g1_7
T_12_15_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.N_1662_i
T_7_18_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g2_1
T_7_18_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_p_reg_esr_RNI6B6FZ0Z_6
T_7_18_wire_logic_cluster/lc_0/out
T_8_15_sp4_v_t_41
T_8_16_lc_trk_g3_1
T_8_16_input_2_2
T_8_16_wire_logic_cluster/lc_2/in_2

T_7_18_wire_logic_cluster/lc_0/out
T_8_15_sp4_v_t_41
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_p_reg_esr_RNIFM3D1Z0Z_10
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_d_regZ0Z_2
T_21_15_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_2
T_18_13_lc_trk_g1_7
T_18_13_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_2/in_0

T_21_15_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_2
T_18_13_lc_trk_g1_7
T_18_13_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_p_reg_esr_RNICBEQZ0Z_2
T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_7/in_0

T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNITF511Z0Z_1_cascade_
T_4_18_wire_logic_cluster/lc_2/ltout
T_4_18_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.un1_pid_prereg_0_16_cascade_
T_16_17_wire_logic_cluster/lc_5/ltout
T_16_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_1
T_4_18_wire_logic_cluster/lc_1/out
T_4_18_lc_trk_g0_1
T_4_18_wire_logic_cluster/lc_0/in_1

T_4_18_wire_logic_cluster/lc_1/out
T_4_18_lc_trk_g0_1
T_4_18_wire_logic_cluster/lc_2/in_1

T_4_18_wire_logic_cluster/lc_1/out
T_4_18_lc_trk_g3_1
T_4_18_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_d_regZ0Z_14
T_24_16_wire_logic_cluster/lc_5/out
T_23_16_sp4_h_l_2
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_1/in_3

T_24_16_wire_logic_cluster/lc_5/out
T_23_16_sp4_h_l_2
T_22_12_sp4_v_t_39
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_0/in_3

T_24_16_wire_logic_cluster/lc_5/out
T_23_16_sp4_h_l_2
T_22_12_sp4_v_t_39
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_14
T_22_14_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_47
T_22_16_lc_trk_g1_2
T_22_16_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g2_1
T_22_14_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.N_1680_i
T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_p_reg_esr_RNILQ6F_0Z0Z_9
T_12_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_16
T_17_15_wire_logic_cluster/lc_1/cout
T_17_15_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.counterZ0Z_9
T_14_3_wire_logic_cluster/lc_1/out
T_14_0_span12_vert_22
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_2/in_0

T_14_3_wire_logic_cluster/lc_1/out
T_10_3_sp12_h_l_1
T_13_3_lc_trk_g1_1
T_13_3_wire_logic_cluster/lc_6/in_0

T_14_3_wire_logic_cluster/lc_1/out
T_14_3_lc_trk_g3_1
T_14_3_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.m1_0_03
T_17_23_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_37
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_0/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_16_23_sp4_h_l_8
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_4/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_37
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_3/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_16_23_sp4_h_l_8
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_i_acummZ0Z_10
T_14_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g0_7
T_15_16_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIUO6U_0Z0Z_12
T_8_19_wire_logic_cluster/lc_1/out
T_9_16_sp4_v_t_43
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.pid_preregZ0Z_9
T_11_16_wire_logic_cluster/lc_2/out
T_11_13_sp4_v_t_44
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_6/in_0

T_11_16_wire_logic_cluster/lc_2/out
T_11_13_sp4_v_t_44
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_1/in_3

T_11_16_wire_logic_cluster/lc_2/out
T_11_6_sp12_v_t_23
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_d_reg_prevZ0Z_6
T_7_18_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_1/in_1

T_7_18_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_37
T_8_16_lc_trk_g3_5
T_8_16_input_2_4
T_8_16_wire_logic_cluster/lc_4/in_2

T_7_18_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_37
T_8_16_lc_trk_g3_5
T_8_16_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.N_11_i
T_11_14_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g3_6
T_10_13_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_63_cascade_
T_12_26_wire_logic_cluster/lc_4/ltout
T_12_26_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_15
T_4_13_wire_logic_cluster/lc_0/cout
T_4_13_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_i_reg_9_rn_0_17_cascade_
T_11_23_wire_logic_cluster/lc_0/ltout
T_11_23_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_i_reg_esr_RNO_2Z0Z_17
T_11_23_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g2_5
T_11_23_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.N_44_1
T_11_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g0_2
T_11_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.pid_preregZ0Z_11
T_11_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_44
T_11_14_lc_trk_g0_2
T_11_14_input_2_6
T_11_14_wire_logic_cluster/lc_6/in_2

T_11_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_44
T_11_14_lc_trk_g0_2
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_11_16_wire_logic_cluster/lc_4/out
T_11_8_sp12_v_t_23
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.pid_preregZ0Z_10
T_11_16_wire_logic_cluster/lc_3/out
T_11_13_sp4_v_t_46
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_6/in_1

T_11_16_wire_logic_cluster/lc_3/out
T_11_13_sp4_v_t_46
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_0/in_1

T_11_16_wire_logic_cluster/lc_3/out
T_11_7_sp12_v_t_22
T_11_12_lc_trk_g3_6
T_11_12_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_3_4
T_0_5_wire_mult/mult/O_4
T_0_4_sp4_v_t_40
T_0_8_sp4_v_t_36
T_1_12_sp4_h_l_1
T_4_12_sp4_v_t_43
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.pid_preregZ0Z_7
T_11_16_wire_logic_cluster/lc_0/out
T_11_13_sp4_v_t_40
T_10_14_lc_trk_g3_0
T_10_14_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_0/out
T_11_13_sp4_v_t_40
T_11_14_lc_trk_g2_0
T_11_14_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_0/out
T_11_4_sp12_v_t_23
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.throttle_m_1_cascade_
T_16_6_wire_logic_cluster/lc_2/ltout
T_16_6_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.un2_pid_prereg_cry_18
T_2_14_wire_logic_cluster/lc_2/cout
T_2_14_wire_logic_cluster/lc_3/in_3

Net : pid_front.un11lto30_i_a2_0_and
T_10_14_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g0_6
T_10_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_20
T_2_14_wire_logic_cluster/lc_4/cout
T_2_14_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.un2_pid_prereg_cry_20_c_RNIGLBB
T_2_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_2/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_0/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g1_5
T_2_14_wire_logic_cluster/lc_7/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_7/in_0

T_2_14_wire_logic_cluster/lc_5/out
T_2_7_sp12_v_t_22
T_2_9_lc_trk_g2_5
T_2_9_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNII9PE6Z0Z_12_cascade_
T_10_16_wire_logic_cluster/lc_0/ltout
T_10_16_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.un2_pid_prereg_cry_18_c_RNIV9GA
T_2_14_wire_logic_cluster/lc_3/out
T_3_13_sp4_v_t_39
T_3_16_lc_trk_g0_7
T_3_16_wire_logic_cluster/lc_2/in_3

T_2_14_wire_logic_cluster/lc_3/out
T_3_13_sp4_v_t_39
T_3_16_lc_trk_g0_7
T_3_16_wire_logic_cluster/lc_0/in_3

T_2_14_wire_logic_cluster/lc_3/out
T_3_11_sp4_v_t_47
T_3_7_sp4_v_t_43
T_3_8_lc_trk_g3_3
T_3_8_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI06021_0Z0Z_20
T_2_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_9
T_5_11_sp4_v_t_44
T_4_13_lc_trk_g2_1
T_4_13_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGT7F3Z0Z_18
T_3_16_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_40
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_d_regZ0Z_3
T_1_6_wire_logic_cluster/lc_4/out
T_0_6_sp12_h_l_12
T_5_6_sp12_v_t_23
T_5_14_sp4_v_t_37
T_4_17_lc_trk_g2_5
T_4_17_wire_logic_cluster/lc_3/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_0_6_sp12_h_l_12
T_5_6_sp12_v_t_23
T_5_14_sp4_v_t_37
T_4_17_lc_trk_g2_5
T_4_17_wire_logic_cluster/lc_5/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_0_6_sp12_h_l_12
T_5_6_sp12_v_t_23
T_5_14_sp4_v_t_37
T_4_17_lc_trk_g2_5
T_4_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI3M511_0Z0Z_3
T_4_17_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g1_3
T_4_17_wire_logic_cluster/lc_0/in_0

T_4_17_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g1_3
T_4_17_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNICJKN1Z0Z_18
T_3_16_wire_logic_cluster/lc_0/out
T_4_12_sp4_v_t_36
T_4_13_lc_trk_g3_4
T_4_13_input_2_5
T_4_13_wire_logic_cluster/lc_5/in_2

T_3_16_wire_logic_cluster/lc_0/out
T_3_16_sp4_h_l_5
T_2_12_sp4_v_t_47
T_1_14_lc_trk_g2_2
T_1_14_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNID3GT3Z0Z_10
T_18_15_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g1_4
T_18_15_wire_logic_cluster/lc_2/in_3

T_18_15_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g1_4
T_18_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIV62K2Z0Z_10_cascade_
T_18_15_wire_logic_cluster/lc_3/ltout
T_18_15_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.un2_pid_prereg_cry_14
T_2_13_wire_logic_cluster/lc_6/cout
T_2_13_wire_logic_cluster/lc_7/in_3

Net : pid_front.N_126
T_10_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g0_1
T_11_24_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_14_c_RNINTBA
T_2_13_wire_logic_cluster/lc_7/out
T_2_11_sp4_v_t_43
T_3_15_sp4_h_l_0
T_5_15_lc_trk_g2_5
T_5_15_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_2_11_sp4_v_t_43
T_3_15_sp4_h_l_0
T_5_15_lc_trk_g2_5
T_5_15_wire_logic_cluster/lc_2/in_3

T_2_13_wire_logic_cluster/lc_7/out
T_2_8_sp12_v_t_22
T_2_9_lc_trk_g3_6
T_2_9_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_p_reg_esr_RNI1VTC1_0Z0Z_9
T_20_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_1/in_1

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g1_3
T_20_17_input_2_2
T_20_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGJTE3Z0Z_14
T_5_15_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_37
T_4_13_lc_trk_g1_0
T_4_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.O_3_5
T_0_5_wire_mult/lc_5/out
T_1_3_sp4_v_t_38
T_2_7_sp4_h_l_9
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.N_1662_i_cascade_
T_7_18_wire_logic_cluster/lc_1/ltout
T_7_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI45EN1Z0Z_13
T_5_15_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_38
T_4_13_lc_trk_g2_6
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g1_7
T_5_15_input_2_0
T_5_15_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.m2_2_03
T_14_25_wire_logic_cluster/lc_6/out
T_14_25_lc_trk_g2_6
T_14_25_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNICEFN1Z0Z_14
T_5_15_wire_logic_cluster/lc_2/out
T_5_11_sp4_v_t_41
T_4_13_lc_trk_g1_4
T_4_13_input_2_1
T_4_13_wire_logic_cluster/lc_1/in_2

T_5_15_wire_logic_cluster/lc_2/out
T_3_15_sp4_h_l_1
T_2_15_lc_trk_g0_1
T_2_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.O_5_7
T_0_23_wire_mult/mult/O_7
T_1_20_sp4_v_t_39
T_2_20_sp4_h_l_2
T_4_20_lc_trk_g3_7
T_4_20_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_acummZ0Z_11
T_9_19_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_2
T_18_10_wire_logic_cluster/lc_2/out
T_18_6_sp4_v_t_41
T_17_8_lc_trk_g0_4
T_17_8_input_2_2
T_17_8_wire_logic_cluster/lc_2/in_2

T_18_10_wire_logic_cluster/lc_2/out
T_18_6_sp4_v_t_41
T_17_7_lc_trk_g3_1
T_17_7_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9ABT5Z0Z_5
T_1_13_wire_logic_cluster/lc_0/out
T_1_11_sp4_v_t_45
T_2_11_sp4_h_l_1
T_4_11_lc_trk_g2_4
T_4_11_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_5
T_2_12_wire_logic_cluster/lc_5/cout
T_2_12_wire_logic_cluster/lc_6/in_3

Net : pid_alt.un2_pid_prereg_cry_19_c_RNIO4IA
T_2_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_2/in_3

T_2_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_4/in_3

T_2_14_wire_logic_cluster/lc_4/out
T_3_10_sp4_v_t_44
T_3_6_sp4_v_t_40
T_3_8_lc_trk_g2_5
T_3_8_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNISEDF3Z0Z_19
T_1_14_wire_logic_cluster/lc_2/out
T_1_13_sp4_v_t_36
T_2_13_sp4_h_l_6
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_15_c_RNIP0DA
T_2_14_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g1_0
T_2_15_wire_logic_cluster/lc_6/in_3

T_2_14_wire_logic_cluster/lc_0/out
T_3_15_lc_trk_g3_0
T_3_15_wire_logic_cluster/lc_6/in_3

T_2_14_wire_logic_cluster/lc_0/out
T_3_11_sp4_v_t_41
T_3_7_sp4_v_t_37
T_3_8_lc_trk_g3_5
T_3_8_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_2_14_0_
T_2_14_wire_logic_cluster/carry_in_mux/cout
T_2_14_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_d_reg_prev_esr_RNI060F3Z0Z_15
T_2_15_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_41
T_3_13_sp4_h_l_9
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_19
T_2_14_wire_logic_cluster/lc_3/cout
T_2_14_wire_logic_cluster/lc_4/in_3

Net : pid_alt.un2_pid_prereg_cry_5_c_RNIKEAS
T_2_12_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g1_6
T_1_13_wire_logic_cluster/lc_0/in_3

T_2_12_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g1_6
T_1_13_wire_logic_cluster/lc_2/in_3

T_2_12_wire_logic_cluster/lc_6/out
T_3_9_sp4_v_t_37
T_3_10_lc_trk_g2_5
T_3_10_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.O_5_4
T_0_23_wire_mult/lc_4/out
T_0_15_sp12_v_t_23
T_1_15_sp12_h_l_0
T_4_15_lc_trk_g0_0
T_4_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.O_3_7
T_0_5_wire_mult/lc_7/out
T_1_6_lc_trk_g3_7
T_1_6_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_i_reg_esr_RNO_2Z0Z_16_cascade_
T_10_25_wire_logic_cluster/lc_2/ltout
T_10_25_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGRON1Z0Z_19
T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_2_13_sp4_h_l_10
T_4_13_lc_trk_g3_7
T_4_13_input_2_6
T_4_13_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.O_6
T_25_23_wire_mult/mult/O_6
T_25_21_sp4_v_t_41
T_22_21_sp4_h_l_4
T_21_17_sp4_v_t_44
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_4
T_18_10_wire_logic_cluster/lc_7/out
T_18_8_sp4_v_t_43
T_15_8_sp4_h_l_0
T_17_8_lc_trk_g3_5
T_17_8_input_2_4
T_17_8_wire_logic_cluster/lc_4/in_2

T_18_10_wire_logic_cluster/lc_7/out
T_18_8_sp4_v_t_43
T_15_8_sp4_h_l_0
T_15_8_lc_trk_g1_5
T_15_8_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_d_reg_prevZ0Z_3
T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_7/in_1

T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.N_21_1_cascade_
T_13_26_wire_logic_cluster/lc_2/ltout
T_13_26_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.pid_preregZ0Z_23
T_11_18_wire_logic_cluster/lc_0/out
T_11_14_sp4_v_t_37
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_p_reg_esr_RNIGL6FZ0Z_8
T_9_17_wire_logic_cluster/lc_2/out
T_9_17_sp4_h_l_9
T_12_13_sp4_v_t_38
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_7/in_0

T_9_17_wire_logic_cluster/lc_2/out
T_9_17_sp4_h_l_9
T_12_13_sp4_v_t_38
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.N_1674_i_cascade_
T_9_17_wire_logic_cluster/lc_1/ltout
T_9_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un11lto30_i_a2_4_and
T_10_15_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_46
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_5/in_1

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g2_3
T_10_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_i_regZ0Z_15
T_13_23_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_46
T_11_19_sp4_h_l_5
T_10_19_lc_trk_g0_5
T_10_19_input_2_7
T_10_19_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_acummZ0Z_11
T_14_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_p_regZ0Z_9
T_24_10_wire_logic_cluster/lc_7/out
T_24_5_sp12_v_t_22
T_13_17_sp12_h_l_1
T_20_17_lc_trk_g1_1
T_20_17_wire_logic_cluster/lc_7/in_1

T_24_10_wire_logic_cluster/lc_7/out
T_24_5_sp12_v_t_22
T_13_17_sp12_h_l_1
T_20_17_lc_trk_g1_1
T_20_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.pid_preregZ0Z_14
T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g1_0
T_9_15_wire_logic_cluster/lc_1/in_0

T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_4/in_0

T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_4_13_0_
T_4_13_wire_logic_cluster/carry_in_mux/cout
T_4_13_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_0Z0Z_1
T_14_7_wire_logic_cluster/lc_3/out
T_14_7_sp4_h_l_11
T_17_7_sp4_v_t_41
T_17_8_lc_trk_g2_1
T_17_8_input_2_1
T_17_8_wire_logic_cluster/lc_1/in_2

T_14_7_wire_logic_cluster/lc_3/out
T_14_7_sp4_h_l_11
T_17_3_sp4_v_t_40
T_16_6_lc_trk_g3_0
T_16_6_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_i_acummZ0Z_4
T_5_14_wire_logic_cluster/lc_0/out
T_5_12_sp4_v_t_45
T_2_12_sp4_h_l_2
T_2_12_lc_trk_g0_7
T_2_12_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.pid_preregZ0Z_22
T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_10_15_lc_trk_g2_6
T_10_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_i_acummZ0Z_0
T_2_11_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g0_5
T_2_12_wire_logic_cluster/lc_0/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_3_7_sp4_v_t_46
T_3_9_lc_trk_g2_3
T_3_9_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.pid_preregZ0Z_20
T_11_17_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_47
T_10_15_lc_trk_g0_1
T_10_15_input_2_3
T_10_15_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_15
T_11_17_wire_logic_cluster/lc_0/cout
T_11_17_wire_logic_cluster/lc_1/in_3

Net : pid_front.pid_preregZ0Z_6
T_11_15_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g3_7
T_10_14_wire_logic_cluster/lc_6/in_0

T_11_15_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g0_7
T_11_14_wire_logic_cluster/lc_0/in_3

T_11_15_wire_logic_cluster/lc_7/out
T_11_10_sp12_v_t_22
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_d_regZ0Z_6
T_21_13_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g1_6
T_20_14_wire_logic_cluster/lc_0/in_3

T_21_13_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g1_6
T_20_14_wire_logic_cluster/lc_3/in_0

T_21_13_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g1_6
T_20_14_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g1_6
T_20_14_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.N_1869_i
T_20_14_wire_logic_cluster/lc_0/out
T_20_13_lc_trk_g0_0
T_20_13_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_p_reg_esr_RNIIFTC1_0Z0Z_6
T_20_13_wire_logic_cluster/lc_3/out
T_18_13_sp4_h_l_3
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.O_1_6
T_25_15_wire_mult/lc_6/out
T_25_15_sp4_h_l_1
T_24_11_sp4_v_t_43
T_23_13_lc_trk_g0_6
T_23_13_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.counterZ0Z_15
T_14_3_wire_logic_cluster/lc_7/out
T_14_1_sp4_v_t_43
T_15_5_sp4_h_l_0
T_18_5_sp4_v_t_37
T_18_8_lc_trk_g0_5
T_18_8_wire_logic_cluster/lc_6/in_1

T_14_3_wire_logic_cluster/lc_7/out
T_13_3_lc_trk_g2_7
T_13_3_wire_logic_cluster/lc_3/in_0

T_14_3_wire_logic_cluster/lc_7/out
T_14_3_lc_trk_g3_7
T_14_3_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_p_regZ0Z_5
T_1_15_wire_logic_cluster/lc_4/out
T_1_14_sp4_v_t_40
T_2_18_sp4_h_l_11
T_6_18_sp4_h_l_7
T_8_18_lc_trk_g2_2
T_8_18_wire_logic_cluster/lc_5/in_1

T_1_15_wire_logic_cluster/lc_4/out
T_1_14_sp4_v_t_40
T_2_18_sp4_h_l_11
T_6_18_sp4_h_l_7
T_8_18_lc_trk_g2_2
T_8_18_input_2_6
T_8_18_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_d_reg_prevZ0Z_1
T_18_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_5
T_20_16_lc_trk_g2_0
T_20_16_wire_logic_cluster/lc_1/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_5
T_20_16_lc_trk_g2_0
T_20_16_wire_logic_cluster/lc_7/in_1

T_18_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_5
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_1/in_1

T_18_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_5
T_20_16_lc_trk_g2_0
T_20_16_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.counter24_0_I_45_c_RNOZ0
T_18_8_wire_logic_cluster/lc_6/out
T_18_8_sp4_h_l_1
T_17_4_sp4_v_t_36
T_14_4_sp4_h_l_1
T_15_4_lc_trk_g3_1
T_15_4_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI3M511Z0Z_3
T_4_17_wire_logic_cluster/lc_5/out
T_4_13_sp4_v_t_47
T_4_9_sp4_v_t_47
T_3_11_lc_trk_g0_1
T_3_11_wire_logic_cluster/lc_7/in_0

T_4_17_wire_logic_cluster/lc_5/out
T_4_13_sp4_v_t_47
T_4_9_sp4_v_t_47
T_3_11_lc_trk_g0_1
T_3_11_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL2IS8Z0Z_3
T_3_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g0_7
T_4_11_input_2_5
T_4_11_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.N_126_0
T_16_24_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g3_6
T_17_23_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.g1_0_cascade_
T_17_23_wire_logic_cluster/lc_2/ltout
T_17_23_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_i_regZ0Z_0
T_1_12_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g0_2
T_2_12_input_2_0
T_2_12_wire_logic_cluster/lc_0/in_2

T_1_12_wire_logic_cluster/lc_2/out
T_1_9_sp4_v_t_44
T_2_9_sp4_h_l_9
T_3_9_lc_trk_g2_1
T_3_9_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counterZ0Z_8
T_14_3_wire_logic_cluster/lc_0/out
T_14_0_span12_vert_20
T_14_10_lc_trk_g2_3
T_14_10_wire_logic_cluster/lc_2/in_3

T_14_3_wire_logic_cluster/lc_0/out
T_13_2_lc_trk_g2_0
T_13_2_wire_logic_cluster/lc_7/in_3

T_14_3_wire_logic_cluster/lc_0/out
T_14_3_lc_trk_g3_0
T_14_3_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.pid_preregZ0Z_8
T_11_16_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_42
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_42
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_11_5_sp12_v_t_22
T_11_12_lc_trk_g3_2
T_11_12_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_6
T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_0/in_1

T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g2_5
T_20_14_input_2_3
T_20_14_wire_logic_cluster/lc_3/in_2

T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.pid_preregZ0Z_5
T_11_15_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g2_6
T_10_14_input_2_6
T_10_14_wire_logic_cluster/lc_6/in_2

T_11_15_wire_logic_cluster/lc_6/out
T_11_9_sp12_v_t_23
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_1/in_1

T_11_15_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g1_6
T_11_14_wire_logic_cluster/lc_2/in_1

T_11_15_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g1_6
T_11_14_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.pid_preregZ0Z_4
T_11_15_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g2_5
T_10_14_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_47
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/in_3

T_11_15_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_wire_logic_cluster/lc_2/in_3

T_11_15_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_wire_logic_cluster/lc_7/in_0

End 

Net : drone_H_disp_side_14
T_15_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_5
T_18_19_sp4_v_t_47
T_18_20_lc_trk_g3_7
T_18_20_input_2_6
T_18_20_wire_logic_cluster/lc_6/in_2

T_15_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_5
T_18_19_sp4_v_t_47
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_5
T_15_19_lc_trk_g1_0
T_15_19_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_15
T_14_20_wire_logic_cluster/lc_3/out
T_14_11_sp12_v_t_22
T_15_11_sp12_h_l_1
T_19_11_sp4_h_l_4
T_22_7_sp4_v_t_41
T_21_9_lc_trk_g0_4
T_21_9_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_d_regZ0Z_7
T_21_15_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_36
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_36
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_p_reg_esr_RNINKTC1Z0Z_7
T_20_14_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_44
T_17_13_sp4_h_l_3
T_18_13_lc_trk_g2_3
T_18_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.N_1875_i
T_21_14_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.N_25_0_cascade_
T_13_26_wire_logic_cluster/lc_0/ltout
T_13_26_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_32_0_cascade_
T_15_25_wire_logic_cluster/lc_3/ltout
T_15_25_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.O_5_5
T_0_23_wire_mult/lc_5/out
T_0_23_sp4_h_l_31
T_2_23_sp4_h_l_10
T_5_19_sp4_v_t_41
T_4_20_lc_trk_g3_1
T_4_20_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_7
T_14_14_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_42
T_15_8_sp4_v_t_42
T_16_8_sp4_h_l_7
T_17_8_lc_trk_g2_7
T_17_8_input_2_7
T_17_8_wire_logic_cluster/lc_7/in_2

T_14_14_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_42
T_15_8_sp4_v_t_42
T_16_8_sp4_h_l_7
T_12_8_sp4_h_l_10
T_13_8_lc_trk_g2_2
T_13_8_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_d_regZ0Z_15
T_24_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_14_11_sp12_v_t_23
T_14_17_sp4_v_t_39
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_0/in_3

T_24_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_14_11_sp12_v_t_23
T_14_17_sp4_v_t_39
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_2/in_3

T_24_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_14_11_sp12_v_t_23
T_14_17_sp4_v_t_39
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI06021_1Z0Z_20
T_2_15_wire_logic_cluster/lc_0/out
T_3_13_sp4_v_t_44
T_4_13_sp4_h_l_2
T_4_13_lc_trk_g1_7
T_4_13_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_i_acummZ0Z_12
T_9_18_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g3_2
T_10_19_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_3
T_18_10_wire_logic_cluster/lc_4/out
T_18_6_sp4_v_t_45
T_17_8_lc_trk_g0_3
T_17_8_input_2_3
T_17_8_wire_logic_cluster/lc_3/in_2

T_18_10_wire_logic_cluster/lc_4/out
T_17_10_sp4_h_l_0
T_16_6_sp4_v_t_37
T_16_8_lc_trk_g3_0
T_16_8_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_reg_esr_RNIK3C61_0Z0Z_15
T_13_19_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_37
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_37
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.N_47_1_cascade_
T_11_24_wire_logic_cluster/lc_4/ltout
T_11_24_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_d_reg_prevZ0Z_7
T_21_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g2_1
T_21_14_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_7
T_20_14_sp4_v_t_36
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_7
T_20_14_sp4_v_t_36
T_20_17_lc_trk_g0_4
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_12_cascade_
T_14_11_wire_logic_cluster/lc_0/ltout
T_14_11_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_6
T_21_8_wire_logic_cluster/lc_6/out
T_21_7_sp4_v_t_44
T_18_7_sp4_h_l_3
T_18_7_lc_trk_g1_6
T_18_7_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.N_89_0_cascade_
T_16_20_wire_logic_cluster/lc_3/ltout
T_16_20_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_p_reg_esr_RNI8QE61_0Z0Z_20
T_11_21_wire_logic_cluster/lc_7/out
T_11_16_sp12_v_t_22
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_6/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g0_7
T_11_20_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_d_regZ0Z_20
T_24_22_wire_logic_cluster/lc_3/out
T_24_21_sp12_v_t_22
T_13_21_sp12_h_l_1
T_1_21_sp12_h_l_1
T_11_21_lc_trk_g0_6
T_11_21_wire_logic_cluster/lc_7/in_3

T_24_22_wire_logic_cluster/lc_3/out
T_24_21_sp12_v_t_22
T_13_21_sp12_h_l_1
T_1_21_sp12_h_l_1
T_11_21_lc_trk_g0_6
T_11_21_wire_logic_cluster/lc_5/in_3

T_24_22_wire_logic_cluster/lc_3/out
T_24_13_sp12_v_t_22
T_13_13_sp12_h_l_1
T_15_13_sp4_h_l_2
T_14_13_sp4_v_t_39
T_13_16_lc_trk_g2_7
T_13_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.O_3_6
T_0_5_wire_mult/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_d_regZ0Z_7
T_8_17_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g1_2
T_8_16_wire_logic_cluster/lc_6/in_3

T_8_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g1_2
T_9_17_wire_logic_cluster/lc_2/in_3

T_8_17_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g0_2
T_8_16_input_2_0
T_8_16_wire_logic_cluster/lc_0/in_2

T_8_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g1_2
T_9_17_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.N_1668_i
T_8_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g3_6
T_8_16_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_p_reg_esr_RNIBG6F_0Z0Z_7
T_8_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g1_4
T_8_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_p_reg_esr_RNI2BC9_0Z0Z_1_cascade_
T_12_21_wire_logic_cluster/lc_0/ltout
T_12_21_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_10_cascade_
T_16_9_wire_logic_cluster/lc_1/ltout
T_16_9_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_9_1
T_10_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g0_4
T_10_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.N_12_1
T_10_23_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g0_1
T_10_24_wire_logic_cluster/lc_4/in_1

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.N_93_0
T_10_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g2_4
T_10_24_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_p_reg_esr_RNINKTC1_0Z0Z_7
T_20_14_wire_logic_cluster/lc_3/out
T_20_14_lc_trk_g0_3
T_20_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.N_1698_i_cascade_
T_9_16_wire_logic_cluster/lc_1/ltout
T_9_16_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.counterZ0Z_5
T_14_2_wire_logic_cluster/lc_5/out
T_14_0_span4_vert_39
T_11_4_sp4_h_l_7
T_13_4_lc_trk_g2_2
T_13_4_wire_logic_cluster/lc_2/in_0

T_14_2_wire_logic_cluster/lc_5/out
T_13_2_lc_trk_g2_5
T_13_2_wire_logic_cluster/lc_2/in_1

T_14_2_wire_logic_cluster/lc_5/out
T_14_2_lc_trk_g3_5
T_14_2_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_acummZ0Z_1
T_2_11_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counter24_0_I_15_c_RNOZ0
T_13_4_wire_logic_cluster/lc_2/out
T_13_4_sp4_h_l_9
T_15_4_lc_trk_g3_4
T_15_4_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI2OIOZ0Z_13
T_22_15_wire_logic_cluster/lc_6/out
T_13_15_sp12_h_l_0
T_14_15_sp4_h_l_3
T_16_15_lc_trk_g2_6
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.pid_preregZ0Z_26
T_11_18_wire_logic_cluster/lc_3/out
T_11_14_sp4_v_t_43
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.un11lto30_i_a2_5_and
T_10_14_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g1_2
T_10_13_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_4/in_1

T_10_14_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_d_reg_prevZ0Z_7
T_9_17_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g2_5
T_9_17_wire_logic_cluster/lc_2/in_1

T_9_17_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_p_reg_esr_RNIQ9C61Z0Z_17
T_12_20_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_41
T_10_17_sp4_h_l_4
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.O_1_5
T_25_15_wire_mult/lc_5/out
T_24_15_sp4_h_l_2
T_23_11_sp4_v_t_42
T_23_13_lc_trk_g3_7
T_23_13_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.pid_preregZ0Z_21
T_11_17_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_36
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0KHT2Z0Z_3
T_3_11_wire_logic_cluster/lc_5/out
T_4_11_lc_trk_g1_5
T_4_11_input_2_6
T_4_11_wire_logic_cluster/lc_6/in_2

T_3_11_wire_logic_cluster/lc_5/out
T_3_11_lc_trk_g1_5
T_3_11_input_2_0
T_3_11_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_p_regZ0Z_17
T_1_16_wire_logic_cluster/lc_4/out
T_2_16_sp4_h_l_8
T_5_16_sp4_v_t_36
T_6_20_sp4_h_l_1
T_10_20_sp4_h_l_1
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_5/in_0

T_1_16_wire_logic_cluster/lc_4/out
T_2_16_sp4_h_l_8
T_5_16_sp4_v_t_36
T_6_20_sp4_h_l_1
T_10_20_sp4_h_l_1
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_regZ0Z_1
T_1_11_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g3_4
T_2_12_input_2_1
T_2_12_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.counterZ0Z_14
T_14_3_wire_logic_cluster/lc_6/out
T_14_2_sp4_v_t_44
T_15_6_sp4_h_l_3
T_18_6_sp4_v_t_38
T_18_8_lc_trk_g2_3
T_18_8_wire_logic_cluster/lc_6/in_3

T_14_3_wire_logic_cluster/lc_6/out
T_13_2_lc_trk_g3_6
T_13_2_wire_logic_cluster/lc_3/in_0

T_14_3_wire_logic_cluster/lc_6/out
T_14_3_lc_trk_g1_6
T_14_3_wire_logic_cluster/lc_6/in_1

End 

Net : drone_H_disp_front_14
T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_12_24_lc_trk_g1_1
T_12_24_input_2_6
T_12_24_wire_logic_cluster/lc_6/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_12_24_lc_trk_g1_1
T_12_24_wire_logic_cluster/lc_7/in_1

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g3_6
T_13_24_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.pid_preregZ0Z_25
T_11_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_40
T_9_14_sp4_h_l_11
T_10_14_lc_trk_g2_3
T_10_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.pid_preregZ0Z_27
T_11_18_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_45
T_8_14_sp4_h_l_8
T_10_14_lc_trk_g3_5
T_10_14_input_2_2
T_10_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_reg_esr_RNIK3C61Z0Z_15
T_13_19_wire_logic_cluster/lc_2/out
T_11_19_sp4_h_l_1
T_10_15_sp4_v_t_36
T_10_17_lc_trk_g2_1
T_10_17_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0J511_0Z0Z_2_cascade_
T_4_18_wire_logic_cluster/lc_4/ltout
T_4_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.un1_pid_prereg_16_0_cascade_
T_4_18_wire_logic_cluster/lc_5/ltout
T_4_18_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_13_cascade_
T_15_10_wire_logic_cluster/lc_0/ltout
T_15_10_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9AMU2Z0Z_5
T_1_13_wire_logic_cluster/lc_2/out
T_1_13_sp4_h_l_9
T_4_9_sp4_v_t_44
T_4_12_lc_trk_g0_4
T_4_12_input_2_0
T_4_12_wire_logic_cluster/lc_0/in_2

T_1_13_wire_logic_cluster/lc_2/out
T_1_13_sp4_h_l_9
T_1_13_lc_trk_g1_4
T_1_13_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_p_reg_esr_RNIIFTC1_0Z0Z_6_cascade_
T_20_13_wire_logic_cluster/lc_3/ltout
T_20_13_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0J511Z0Z_2
T_4_17_wire_logic_cluster/lc_1/out
T_4_17_lc_trk_g2_1
T_4_17_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_p_reg_esr_RNIQOFJ2Z0Z_12_cascade_
T_21_16_wire_logic_cluster/lc_0/ltout
T_21_16_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIIVTS3Z0Z_12
T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g2_1
T_21_16_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNIQHN6Z0Z_1
T_12_21_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIKNGN1Z0Z_15
T_3_15_wire_logic_cluster/lc_6/out
T_4_12_sp4_v_t_37
T_4_13_lc_trk_g3_5
T_4_13_input_2_2
T_4_13_wire_logic_cluster/lc_2/in_2

T_3_15_wire_logic_cluster/lc_6/out
T_3_14_lc_trk_g0_6
T_3_14_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.N_36_0_0_cascade_
T_17_21_wire_logic_cluster/lc_1/ltout
T_17_21_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.N_57_0_0
T_17_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.g1_cascade_
T_17_21_wire_logic_cluster/lc_5/ltout
T_17_21_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_p_regZ0Z_16
T_1_16_wire_logic_cluster/lc_3/out
T_2_15_sp4_v_t_39
T_3_19_sp4_h_l_2
T_7_19_sp4_h_l_2
T_11_19_sp4_h_l_10
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_3/in_0

T_1_16_wire_logic_cluster/lc_3/out
T_2_15_sp4_v_t_39
T_3_19_sp4_h_l_2
T_7_19_sp4_h_l_2
T_11_19_sp4_h_l_10
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.error_d_regZ0Z_16
T_24_23_wire_logic_cluster/lc_2/out
T_24_19_sp4_v_t_41
T_21_19_sp4_h_l_4
T_17_19_sp4_h_l_7
T_13_19_sp4_h_l_7
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_3/in_3

T_24_23_wire_logic_cluster/lc_2/out
T_24_19_sp4_v_t_41
T_21_19_sp4_h_l_4
T_17_19_sp4_h_l_7
T_13_19_sp4_h_l_7
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_5/in_3

T_24_23_wire_logic_cluster/lc_2/out
T_24_19_sp4_v_t_41
T_21_19_sp4_h_l_4
T_17_19_sp4_h_l_7
T_13_19_sp4_h_l_7
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_i_acummZ0Z_13
T_9_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g0_6
T_10_19_wire_logic_cluster/lc_5/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g0_6
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

T_9_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g0_6
T_10_19_wire_logic_cluster/lc_7/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g3_6
T_10_20_wire_logic_cluster/lc_0/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g3_6
T_10_20_input_2_1
T_10_20_wire_logic_cluster/lc_1/in_2

T_9_19_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g3_6
T_10_20_wire_logic_cluster/lc_2/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g3_6
T_10_20_input_2_3
T_10_20_wire_logic_cluster/lc_3/in_2

T_9_19_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g3_6
T_10_20_wire_logic_cluster/lc_4/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g3_6
T_10_20_input_2_5
T_10_20_wire_logic_cluster/lc_5/in_2

T_9_19_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g3_6
T_10_20_wire_logic_cluster/lc_6/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g3_6
T_10_20_input_2_7
T_10_20_wire_logic_cluster/lc_7/in_2

T_9_19_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_40
T_10_21_lc_trk_g0_5
T_10_21_wire_logic_cluster/lc_0/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_40
T_10_21_lc_trk_g0_5
T_10_21_input_2_1
T_10_21_wire_logic_cluster/lc_1/in_2

T_9_19_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_40
T_10_21_lc_trk_g0_5
T_10_21_wire_logic_cluster/lc_2/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_40
T_10_21_lc_trk_g0_5
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

T_9_19_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_40
T_10_21_lc_trk_g0_5
T_10_21_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_p_reg_esr_RNIN6C61_0Z0Z_16
T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_11_20_sp4_h_l_10
T_10_16_sp4_v_t_38
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g2_3
T_12_18_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIRUDT5Z0Z_6
T_1_13_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_46
T_2_12_sp4_h_l_11
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_1
T_21_7_wire_logic_cluster/lc_0/out
T_21_8_lc_trk_g0_0
T_21_8_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_5
T_18_7_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_43
T_20_8_sp4_h_l_0
T_21_8_lc_trk_g2_0
T_21_8_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.O_5_6
T_0_23_wire_mult/lc_6/out
T_1_20_sp4_v_t_37
T_2_20_sp4_h_l_5
T_4_20_lc_trk_g3_0
T_4_20_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_p_reg_esr_RNIETB61Z0Z_13
T_12_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.O_5
T_25_23_wire_mult/lc_5/out
T_25_21_sp4_v_t_39
T_22_21_sp4_h_l_8
T_21_21_sp4_v_t_39
T_20_22_lc_trk_g2_7
T_20_22_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_9_cascade_
T_15_9_wire_logic_cluster/lc_0/ltout
T_15_9_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_1
T_12_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g0_7
T_12_21_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g0_7
T_12_21_wire_logic_cluster/lc_1/in_0

T_12_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g0_7
T_13_21_wire_logic_cluster/lc_1/in_0

T_12_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g0_7
T_12_21_input_2_3
T_12_21_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.pid_preregZ0Z_29
T_11_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_41
T_11_12_sp4_v_t_41
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.un11lto30_i_a2_6_and
T_10_14_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_7/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g1_1
T_10_15_wire_logic_cluster/lc_4/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g1_1
T_10_15_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.N_41_0_cascade_
T_12_26_wire_logic_cluster/lc_5/ltout
T_12_26_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.N_88_0_0
T_18_21_wire_logic_cluster/lc_2/out
T_18_20_sp4_v_t_36
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.m87_0_ns_1_0_cascade_
T_18_21_wire_logic_cluster/lc_1/ltout
T_18_21_wire_logic_cluster/lc_2/in_2

End 

Net : alt_command_5
T_2_18_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g2_7
T_1_18_input_2_1
T_1_18_wire_logic_cluster/lc_1/in_2

T_2_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g1_7
T_3_18_wire_logic_cluster/lc_1/in_3

T_2_18_wire_logic_cluster/lc_7/out
T_2_18_lc_trk_g1_7
T_2_18_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_i_acummZ0Z_13
T_14_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_7/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_2/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_6/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_input_2_7
T_15_17_wire_logic_cluster/lc_7/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_43
T_15_18_lc_trk_g1_3
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_43
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_43
T_15_18_lc_trk_g1_3
T_15_18_input_2_2
T_15_18_wire_logic_cluster/lc_2/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_43
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_3/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_43
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_p_reg_esr_RNIGL6F_0Z0Z_8_cascade_
T_8_16_wire_logic_cluster/lc_0/ltout
T_8_16_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.pid_preregZ0Z_30
T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_10_14_lc_trk_g0_6
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_12_12_sp4_h_l_6
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_12_12_sp4_h_l_6
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_12_12_sp4_h_l_6
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_2/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_12_12_sp4_h_l_6
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_4/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_12_12_sp4_h_l_6
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_12_12_sp4_h_l_6
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_0/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_12_12_sp4_h_l_6
T_11_12_lc_trk_g1_6
T_11_12_input_2_3
T_11_12_wire_logic_cluster/lc_3/in_2

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_12_12_sp4_h_l_6
T_11_12_lc_trk_g1_6
T_11_12_input_2_1
T_11_12_wire_logic_cluster/lc_1/in_2

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_11_13_lc_trk_g2_3
T_11_13_input_2_7
T_11_13_wire_logic_cluster/lc_7/in_2

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_11_13_lc_trk_g2_3
T_11_13_input_2_5
T_11_13_wire_logic_cluster/lc_5/in_2

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_7/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_i_acummZ0Z_2
T_2_11_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.pid_preregZ0Z_28
T_11_18_wire_logic_cluster/lc_5/out
T_11_14_sp4_v_t_47
T_8_14_sp4_h_l_4
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_p_regZ0Z_15
T_24_10_wire_logic_cluster/lc_5/out
T_23_10_sp4_h_l_2
T_22_10_sp4_v_t_45
T_22_14_lc_trk_g0_0
T_22_14_wire_logic_cluster/lc_2/in_0

T_24_10_wire_logic_cluster/lc_5/out
T_23_10_sp4_h_l_2
T_22_10_sp4_v_t_45
T_22_14_lc_trk_g0_0
T_22_14_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNI8UIO_0Z0Z_15
T_22_14_wire_logic_cluster/lc_2/out
T_22_14_sp4_h_l_9
T_18_14_sp4_h_l_0
T_14_14_sp4_h_l_8
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_2/out
T_22_14_sp4_h_l_9
T_18_14_sp4_h_l_0
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_36
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_p_regZ0Z_3
T_20_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_6
T_17_11_sp4_h_l_6
T_16_11_sp4_v_t_37
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_6/in_0

T_20_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_6
T_17_11_sp4_h_l_6
T_16_11_sp4_v_t_37
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_p_reg_esr_RNIFEEQ_0Z0Z_3
T_16_13_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.N_27_1_cascade_
T_12_26_wire_logic_cluster/lc_3/ltout
T_12_26_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.error_p_regZ0Z_20
T_1_15_wire_logic_cluster/lc_0/out
T_1_15_sp4_h_l_5
T_4_15_sp4_v_t_47
T_5_19_sp4_h_l_10
T_9_19_sp4_h_l_10
T_12_19_sp4_v_t_47
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_7/in_0

T_1_15_wire_logic_cluster/lc_0/out
T_1_15_sp4_h_l_5
T_4_15_sp4_v_t_47
T_5_19_sp4_h_l_10
T_9_19_sp4_h_l_10
T_12_19_sp4_v_t_47
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_i_regZ0Z_2
T_1_11_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g3_3
T_2_12_input_2_2
T_2_12_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_4
T_17_8_wire_logic_cluster/lc_4/out
T_18_7_sp4_v_t_41
T_18_10_lc_trk_g0_1
T_18_10_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_3
T_17_8_wire_logic_cluster/lc_3/cout
T_17_8_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_p_regZ0Z_14
T_1_16_wire_logic_cluster/lc_1/out
T_0_16_sp12_h_l_6
T_7_16_sp4_h_l_10
T_9_16_lc_trk_g2_7
T_9_16_wire_logic_cluster/lc_6/in_1

T_1_16_wire_logic_cluster/lc_1/out
T_0_16_sp12_h_l_6
T_7_16_sp4_h_l_10
T_9_16_lc_trk_g2_7
T_9_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_p_reg_esr_RNI76TK1_0Z0Z_5_cascade_
T_20_13_wire_logic_cluster/lc_6/ltout
T_20_13_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_6
T_17_8_wire_logic_cluster/lc_6/cout
T_17_8_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_10_7
T_17_8_wire_logic_cluster/lc_7/out
T_18_7_lc_trk_g3_7
T_18_7_wire_logic_cluster/lc_7/in_3

End 

Net : drone_altitude_15
T_13_22_wire_logic_cluster/lc_0/out
T_13_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_1_18_lc_trk_g0_0
T_1_18_wire_logic_cluster/lc_7/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_18_sp12_v_t_23
T_2_18_sp12_h_l_0
T_3_18_lc_trk_g0_4
T_3_18_wire_logic_cluster/lc_7/in_3

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_0/in_3

End 

Net : drone_H_disp_front_15
T_13_22_wire_logic_cluster/lc_3/out
T_14_22_sp4_h_l_6
T_13_22_sp4_v_t_43
T_12_24_lc_trk_g1_6
T_12_24_wire_logic_cluster/lc_7/in_0

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g0_3
T_13_22_input_2_3
T_13_22_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNI5RIOZ0Z_14
T_22_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_8
T_17_14_sp4_h_l_4
T_13_14_sp4_h_l_4
T_16_14_sp4_v_t_44
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_21_14_sp4_h_l_8
T_17_14_sp4_h_l_4
T_16_14_lc_trk_g1_4
T_16_14_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_regZ0Z_3
T_23_13_wire_logic_cluster/lc_1/out
T_23_13_sp4_h_l_7
T_19_13_sp4_h_l_7
T_15_13_sp4_h_l_7
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_6/in_3

T_23_13_wire_logic_cluster/lc_1/out
T_23_13_sp4_h_l_7
T_19_13_sp4_h_l_7
T_15_13_sp4_h_l_7
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_1/in_0

T_23_13_wire_logic_cluster/lc_1/out
T_23_13_sp4_h_l_7
T_19_13_sp4_h_l_7
T_15_13_sp4_h_l_7
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.pid_preregZ0Z_24
T_11_18_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_39
T_8_14_sp4_h_l_2
T_10_14_lc_trk_g2_7
T_10_14_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_p_regZ0Z_15
T_1_16_wire_logic_cluster/lc_2/out
T_2_15_sp4_v_t_37
T_3_19_sp4_h_l_0
T_7_19_sp4_h_l_8
T_11_19_sp4_h_l_8
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_0/in_0

T_1_16_wire_logic_cluster/lc_2/out
T_2_15_sp4_v_t_37
T_3_19_sp4_h_l_0
T_7_19_sp4_h_l_8
T_11_19_sp4_h_l_8
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.m1_0_03_cascade_
T_17_23_wire_logic_cluster/lc_0/ltout
T_17_23_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_1
T_17_8_wire_logic_cluster/lc_1/out
T_16_8_sp4_h_l_10
T_15_4_sp4_v_t_47
T_14_7_lc_trk_g3_7
T_14_7_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_0
T_17_8_wire_logic_cluster/lc_0/cout
T_17_8_wire_logic_cluster/lc_1/in_3

Net : pid_front.N_9_1_cascade_
T_10_23_wire_logic_cluster/lc_4/ltout
T_10_23_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.m1_2_03
T_17_23_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_43
T_15_20_sp4_h_l_6
T_16_20_lc_trk_g2_6
T_16_20_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_4
T_21_7_wire_logic_cluster/lc_5/out
T_21_6_sp4_v_t_42
T_21_8_lc_trk_g2_7
T_21_8_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.pid_preregZ0Z_10
T_17_14_wire_logic_cluster/lc_3/out
T_17_14_sp4_h_l_11
T_16_10_sp4_v_t_46
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_6/in_1

T_17_14_wire_logic_cluster/lc_3/out
T_17_14_sp4_h_l_11
T_16_10_sp4_v_t_46
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_4/in_3

T_17_14_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_38
T_14_13_sp4_h_l_9
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.N_11_i
T_16_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g3_6
T_15_12_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_15_13_0_
T_15_13_wire_logic_cluster/carry_in_mux/cout
T_15_13_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.N_102
T_15_13_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.un1_reset_0_i_cascade_
T_14_12_wire_logic_cluster/lc_1/ltout
T_14_12_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.state_0_1
T_14_12_wire_logic_cluster/lc_2/out
T_14_8_sp4_v_t_41
T_15_12_sp4_h_l_10
T_19_12_sp4_h_l_10
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_8_sp4_v_t_41
T_15_12_sp4_h_l_10
T_19_12_sp4_h_l_10
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_8_sp4_v_t_41
T_15_12_sp4_h_l_10
T_19_12_sp4_h_l_10
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_8_sp4_v_t_41
T_15_12_sp4_h_l_10
T_19_12_sp4_h_l_10
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_8_sp4_v_t_41
T_15_12_sp4_h_l_10
T_19_12_sp4_h_l_10
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_8_sp4_v_t_41
T_15_12_sp4_h_l_10
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_0/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

T_14_12_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

End 

Net : pid_side.source_pid_1_sqmuxa_1_0_o2_sx
T_15_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_1881_i
T_20_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_d_regZ0Z_8
T_21_17_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_4/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_7/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_3/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g1_2
T_21_18_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_p_reg_esr_RNISPTC1Z0Z_8
T_20_17_wire_logic_cluster/lc_0/out
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIF2611_0Z0Z_7
T_4_15_wire_logic_cluster/lc_6/out
T_4_13_sp4_v_t_41
T_1_13_sp4_h_l_4
T_1_13_lc_trk_g1_1
T_1_13_wire_logic_cluster/lc_7/in_1

T_4_15_wire_logic_cluster/lc_6/out
T_3_15_lc_trk_g2_6
T_3_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_regZ0Z_7
T_1_5_wire_logic_cluster/lc_1/out
T_1_3_sp4_v_t_47
T_1_7_sp4_v_t_36
T_1_11_sp4_v_t_41
T_2_15_sp4_h_l_10
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_6/in_3

T_1_5_wire_logic_cluster/lc_1/out
T_1_3_sp4_v_t_47
T_1_7_sp4_v_t_36
T_1_11_sp4_v_t_41
T_2_15_sp4_h_l_10
T_3_15_lc_trk_g3_2
T_3_15_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_1/out
T_1_3_sp4_v_t_47
T_1_7_sp4_v_t_36
T_1_11_sp4_v_t_41
T_2_15_sp4_h_l_10
T_3_15_lc_trk_g3_2
T_3_15_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_d_reg_prevZ0Z_5
T_7_18_wire_logic_cluster/lc_7/out
T_7_18_lc_trk_g2_7
T_7_18_wire_logic_cluster/lc_2/in_1

T_7_18_wire_logic_cluster/lc_7/out
T_8_18_lc_trk_g1_7
T_8_18_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_7/out
T_8_18_lc_trk_g1_7
T_8_18_wire_logic_cluster/lc_5/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_7_18_lc_trk_g1_7
T_7_18_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_p_reg_esr_RNIIHEQZ0Z_4_cascade_
T_20_13_wire_logic_cluster/lc_0/ltout
T_20_13_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_p_reg_esr_RNI76TK1Z0Z_5
T_20_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_5/in_1

T_20_13_wire_logic_cluster/lc_1/out
T_19_13_sp4_h_l_10
T_18_13_lc_trk_g0_2
T_18_13_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.O_2
T_25_23_wire_mult/mult/O_2
T_25_21_sp12_v_t_23
T_14_21_sp12_h_l_0
T_13_21_lc_trk_g1_0
T_13_21_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_1
T_15_11_wire_logic_cluster/lc_3/out
T_15_2_sp12_v_t_22
T_15_7_lc_trk_g3_6
T_15_7_wire_logic_cluster/lc_7/in_0

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_15_9_lc_trk_g3_7
T_15_9_wire_logic_cluster/lc_7/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g0_3
T_15_11_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_15
T_17_15_wire_logic_cluster/lc_0/cout
T_17_15_wire_logic_cluster/lc_1/in_3

Net : pid_side.pid_preregZ0Z_19
T_17_15_wire_logic_cluster/lc_4/out
T_17_7_sp12_v_t_23
T_17_12_lc_trk_g3_7
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_4/out
T_17_7_sp12_v_t_23
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_i_regZ0Z_16
T_16_24_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_39
T_16_16_sp4_v_t_47
T_15_17_lc_trk_g3_7
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.un11lto30_i_a2_3_and
T_17_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_1
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_d_reg_prevZ0Z_8
T_21_18_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g2_3
T_20_17_wire_logic_cluster/lc_4/in_1

T_21_18_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g2_3
T_20_17_input_2_7
T_20_17_wire_logic_cluster/lc_7/in_2

T_21_18_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g2_3
T_20_17_input_2_3
T_20_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_39_1_cascade_
T_13_26_wire_logic_cluster/lc_5/ltout
T_13_26_wire_logic_cluster/lc_6/in_2

End 

Net : alt_command_6
T_2_19_wire_logic_cluster/lc_0/out
T_1_18_lc_trk_g2_0
T_1_18_input_2_2
T_1_18_wire_logic_cluster/lc_2/in_2

T_2_19_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g3_0
T_3_18_wire_logic_cluster/lc_2/in_3

T_2_19_wire_logic_cluster/lc_0/out
T_2_18_lc_trk_g1_0
T_2_18_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.aileronZ0Z_1
T_13_6_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_39
T_15_7_sp4_h_l_8
T_15_7_lc_trk_g1_5
T_15_7_wire_logic_cluster/lc_7/in_1

T_13_6_wire_logic_cluster/lc_7/out
T_13_5_sp4_v_t_46
T_14_9_sp4_h_l_5
T_15_9_lc_trk_g2_5
T_15_9_wire_logic_cluster/lc_6/in_3

T_13_6_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g1_7
T_13_6_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.O_4
T_25_23_wire_mult/mult/O_4
T_25_19_sp4_v_t_45
T_22_19_sp4_h_l_8
T_21_15_sp4_v_t_36
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.pulses2countZ0Z_9
T_14_10_wire_logic_cluster/lc_1/out
T_14_10_lc_trk_g3_1
T_14_10_input_2_2
T_14_10_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_13
T_4_12_wire_logic_cluster/lc_6/cout
T_4_12_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_regZ0Z_16
T_10_25_wire_logic_cluster/lc_4/out
T_10_17_sp12_v_t_23
T_10_20_lc_trk_g3_3
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_i_acummZ0Z_3
T_2_11_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g1_1
T_2_12_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.m29_2_03_0_cascade_
T_16_21_wire_logic_cluster/lc_0/ltout
T_16_21_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.O_0_7
T_0_15_wire_mult/lc_7/out
T_1_15_lc_trk_g1_7
T_1_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_p_reg_esr_RNIRE1B1Z0Z_10
T_20_15_wire_logic_cluster/lc_6/out
T_21_14_sp4_v_t_45
T_18_14_sp4_h_l_2
T_14_14_sp4_h_l_5
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_i_regZ0Z_5
T_1_10_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_41
T_2_12_lc_trk_g0_1
T_2_12_input_2_5
T_2_12_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_1
T_14_7_wire_logic_cluster/lc_1/out
T_15_5_sp4_v_t_46
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_46
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_1/in_0

T_14_7_wire_logic_cluster/lc_1/out
T_15_5_sp4_v_t_46
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_46
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_3/in_0

T_14_7_wire_logic_cluster/lc_1/out
T_14_7_sp4_h_l_7
T_18_7_sp4_h_l_10
T_21_7_sp4_v_t_38
T_20_10_lc_trk_g2_6
T_20_10_wire_logic_cluster/lc_0/in_0

T_14_7_wire_logic_cluster/lc_1/out
T_15_5_sp4_v_t_46
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_2
T_20_9_lc_trk_g1_7
T_20_9_wire_logic_cluster/lc_0/in_0

T_14_7_wire_logic_cluster/lc_1/out
T_15_5_sp4_v_t_46
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_2
T_20_9_lc_trk_g1_7
T_20_9_wire_logic_cluster/lc_4/in_0

T_14_7_wire_logic_cluster/lc_1/out
T_15_5_sp4_v_t_46
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_46
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_0/in_1

T_14_7_wire_logic_cluster/lc_1/out
T_14_7_sp4_h_l_7
T_18_7_sp4_h_l_10
T_21_7_sp4_v_t_38
T_20_10_lc_trk_g2_6
T_20_10_wire_logic_cluster/lc_5/in_1

T_14_7_wire_logic_cluster/lc_1/out
T_14_7_sp4_h_l_7
T_18_7_sp4_h_l_10
T_21_7_sp4_v_t_38
T_20_10_lc_trk_g2_6
T_20_10_input_2_4
T_20_10_wire_logic_cluster/lc_4/in_2

T_14_7_wire_logic_cluster/lc_1/out
T_15_5_sp4_v_t_46
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_46
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_6/in_3

T_14_7_wire_logic_cluster/lc_1/out
T_15_5_sp4_v_t_46
T_16_9_sp4_h_l_11
T_18_9_lc_trk_g3_6
T_18_9_wire_logic_cluster/lc_3/in_0

T_14_7_wire_logic_cluster/lc_1/out
T_14_7_sp4_h_l_7
T_18_7_sp4_h_l_10
T_18_7_lc_trk_g1_7
T_18_7_wire_logic_cluster/lc_0/in_0

T_14_7_wire_logic_cluster/lc_1/out
T_14_7_sp4_h_l_7
T_18_7_sp4_h_l_10
T_18_7_lc_trk_g1_7
T_18_7_wire_logic_cluster/lc_4/in_0

T_14_7_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_43
T_16_8_sp4_h_l_0
T_18_8_lc_trk_g3_5
T_18_8_wire_logic_cluster/lc_2/in_0

T_14_7_wire_logic_cluster/lc_1/out
T_15_5_sp4_v_t_46
T_16_9_sp4_h_l_11
T_18_9_lc_trk_g3_6
T_18_9_wire_logic_cluster/lc_0/in_1

T_14_7_wire_logic_cluster/lc_1/out
T_14_7_sp4_h_l_7
T_18_7_sp4_h_l_10
T_18_7_lc_trk_g1_7
T_18_7_wire_logic_cluster/lc_7/in_1

T_14_7_wire_logic_cluster/lc_1/out
T_15_5_sp4_v_t_46
T_16_9_sp4_h_l_11
T_18_9_lc_trk_g2_6
T_18_9_input_2_6
T_18_9_wire_logic_cluster/lc_6/in_2

T_14_7_wire_logic_cluster/lc_1/out
T_15_4_sp4_v_t_43
T_16_8_sp4_h_l_0
T_18_8_lc_trk_g3_5
T_18_8_wire_logic_cluster/lc_7/in_3

T_14_7_wire_logic_cluster/lc_1/out
T_14_7_sp4_h_l_7
T_16_7_lc_trk_g2_2
T_16_7_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_i_acummZ0Z_7
T_2_10_wire_logic_cluster/lc_3/out
T_2_9_sp12_v_t_22
T_2_12_lc_trk_g2_2
T_2_12_wire_logic_cluster/lc_7/in_1

T_2_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_17
T_14_4_wire_logic_cluster/lc_1/cout
T_14_4_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_i_regZ0Z_3
T_1_11_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g3_6
T_2_12_input_2_3
T_2_12_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_i_regZ0Z_7
T_1_9_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_37
T_3_12_sp4_h_l_6
T_2_12_lc_trk_g1_6
T_2_12_input_2_7
T_2_12_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.N_2569_i
T_14_20_wire_logic_cluster/lc_5/out
T_14_13_sp12_v_t_22
T_14_1_sp12_v_t_22
T_14_2_lc_trk_g2_6
T_14_2_input_2_0
T_14_2_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_5/out
T_14_13_sp12_v_t_22
T_14_1_sp12_v_t_22
T_14_2_lc_trk_g3_6
T_14_2_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.pid_preregZ0Z_13
T_17_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_36
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_1/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_5/in_1

T_17_14_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_3
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_0/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_3
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_7/in_3

T_17_14_wire_logic_cluster/lc_6/out
T_18_11_sp4_v_t_37
T_18_12_lc_trk_g2_5
T_18_12_wire_logic_cluster/lc_4/in_3

T_17_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.un11lto30_i_a2_2_and
T_17_12_wire_logic_cluster/lc_1/out
T_16_12_sp4_h_l_10
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIQTGL4Z0Z_12_cascade_
T_21_16_wire_logic_cluster/lc_5/ltout
T_21_16_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNISHIO_0Z0Z_11
T_24_15_wire_logic_cluster/lc_3/out
T_18_15_sp12_h_l_1
T_18_15_lc_trk_g0_2
T_18_15_wire_logic_cluster/lc_5/in_1

T_24_15_wire_logic_cluster/lc_3/out
T_18_15_sp12_h_l_1
T_18_15_lc_trk_g0_2
T_18_15_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_p_reg_esr_RNIFEEQZ0Z_3
T_16_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g0_1
T_16_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.O_1_4
T_25_15_wire_mult/lc_4/out
T_18_15_sp12_h_l_0
T_21_15_lc_trk_g1_0
T_21_15_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.O_2_3
T_25_10_wire_mult/lc_3/out
T_25_10_sp4_h_r_6
T_25_10_sp4_v_t_43
T_24_13_lc_trk_g3_3
T_24_13_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_d_reg_prev_esr_RNI5JRF4Z0Z_10_cascade_
T_13_17_wire_logic_cluster/lc_2/ltout
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.O_0_3
T_0_15_wire_mult/lc_3/out
T_0_14_sp12_v_t_22
T_1_14_sp12_h_l_1
T_7_14_lc_trk_g1_6
T_7_14_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.O_3
T_25_23_wire_mult/lc_3/out
T_23_23_sp4_h_l_3
T_19_23_sp4_h_l_3
T_15_23_sp4_h_l_3
T_14_19_sp4_v_t_45
T_13_21_lc_trk_g2_0
T_13_21_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_p_regZ0Z_19
T_1_16_wire_logic_cluster/lc_6/out
T_1_14_sp4_v_t_41
T_2_18_sp4_h_l_10
T_6_18_sp4_h_l_1
T_10_18_sp4_h_l_4
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_2/in_0

T_1_16_wire_logic_cluster/lc_6/out
T_1_14_sp4_v_t_41
T_2_18_sp4_h_l_10
T_6_18_sp4_h_l_1
T_10_18_sp4_h_l_4
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_p_reg_esr_RNI0GC61Z0Z_19
T_12_18_wire_logic_cluster/lc_2/out
T_12_18_sp4_h_l_9
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g3_3
T_11_20_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_d_regZ0Z_19
T_24_22_wire_logic_cluster/lc_1/out
T_24_18_sp4_v_t_39
T_21_18_sp4_h_l_2
T_17_18_sp4_h_l_5
T_13_18_sp4_h_l_5
T_12_18_lc_trk_g0_5
T_12_18_wire_logic_cluster/lc_2/in_3

T_24_22_wire_logic_cluster/lc_1/out
T_24_18_sp4_v_t_39
T_21_18_sp4_h_l_2
T_17_18_sp4_h_l_5
T_13_18_sp4_h_l_5
T_12_18_lc_trk_g0_5
T_12_18_wire_logic_cluster/lc_0/in_3

T_24_22_wire_logic_cluster/lc_1/out
T_24_18_sp4_v_t_39
T_21_18_sp4_h_l_2
T_17_18_sp4_h_l_5
T_13_18_sp4_h_l_5
T_12_18_lc_trk_g0_5
T_12_18_wire_logic_cluster/lc_1/in_0

End 

Net : xy_ki_fast_0
T_18_23_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_39
T_15_21_sp4_h_l_8
T_11_21_sp4_h_l_11
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_1/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_39
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_45
T_13_25_lc_trk_g2_0
T_13_25_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_18_22_sp4_v_t_42
T_15_26_sp4_h_l_0
T_11_26_sp4_h_l_3
T_12_26_lc_trk_g2_3
T_12_26_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_2
T_13_23_sp4_h_l_2
T_12_23_sp4_v_t_45
T_11_24_lc_trk_g3_5
T_11_24_input_2_0
T_11_24_wire_logic_cluster/lc_0/in_2

T_18_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_2
T_13_23_sp4_h_l_2
T_12_23_sp4_v_t_45
T_11_25_lc_trk_g0_3
T_11_25_input_2_1
T_11_25_wire_logic_cluster/lc_1/in_2

T_18_23_wire_logic_cluster/lc_5/out
T_18_22_sp4_v_t_42
T_15_26_sp4_h_l_0
T_11_26_sp4_h_l_3
T_13_26_lc_trk_g2_6
T_13_26_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_2
T_13_23_sp4_h_l_2
T_12_23_sp4_v_t_39
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_1/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_18_22_sp4_v_t_42
T_15_26_sp4_h_l_0
T_11_26_sp4_h_l_3
T_13_26_lc_trk_g2_6
T_13_26_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_2
T_13_23_sp4_h_l_2
T_12_23_sp4_v_t_39
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_0/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_39
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_45
T_13_25_lc_trk_g2_0
T_13_25_wire_logic_cluster/lc_5/in_3

T_18_23_wire_logic_cluster/lc_5/out
T_18_22_sp4_v_t_42
T_15_22_sp4_h_l_7
T_11_22_sp4_h_l_10
T_11_22_lc_trk_g1_7
T_11_22_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_10_23_sp12_h_l_1
T_10_23_lc_trk_g0_2
T_10_23_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_39
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_45
T_14_25_lc_trk_g0_0
T_14_25_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_2
T_13_23_sp4_h_l_2
T_12_23_sp4_v_t_39
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_10_23_sp12_h_l_1
T_10_23_lc_trk_g0_2
T_10_23_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_2
T_13_23_sp4_h_l_2
T_12_23_sp4_v_t_39
T_11_25_lc_trk_g0_2
T_11_25_input_2_2
T_11_25_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.un2_pid_prereg_cry_10
T_2_13_wire_logic_cluster/lc_2/cout
T_2_13_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIL4GT1Z0Z_10
T_3_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_5/in_1

T_3_13_wire_logic_cluster/lc_2/out
T_3_12_lc_trk_g0_2
T_3_12_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_10_c_RNIOCDG
T_2_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g0_3
T_3_13_wire_logic_cluster/lc_2/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g0_3
T_3_13_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_43
T_3_9_sp4_h_l_11
T_3_9_lc_trk_g1_6
T_3_9_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.pid_prereg_esr_RNIQ6EVZ0Z_17_cascade_
T_9_15_wire_logic_cluster/lc_3/ltout
T_9_15_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.source_pid_1_sqmuxa_1_0_a2_0_0
T_9_15_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g1_4
T_10_15_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.N_98
T_10_15_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g3_4
T_11_14_wire_logic_cluster/lc_3/in_0

T_10_15_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_1/in_0

T_10_15_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.pid_preregZ0Z_12
T_17_14_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_47
T_17_12_lc_trk_g3_2
T_17_12_input_2_1
T_17_12_wire_logic_cluster/lc_1/in_2

T_17_14_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_47
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_2/in_1

T_17_14_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_42
T_14_13_sp4_h_l_1
T_15_13_lc_trk_g3_1
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

T_17_14_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_42
T_14_13_sp4_h_l_1
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_7/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_47
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNISKLOZ0Z_20
T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_18_14_sp4_v_t_36
T_15_18_sp4_h_l_6
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_1/in_1

T_18_13_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_40
T_18_14_sp4_v_t_36
T_15_18_sp4_h_l_6
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_d_regZ0Z_20
T_24_16_wire_logic_cluster/lc_7/out
T_24_13_sp4_v_t_38
T_21_13_sp4_h_l_9
T_17_13_sp4_h_l_9
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_0/in_3

T_24_16_wire_logic_cluster/lc_7/out
T_24_15_lc_trk_g1_7
T_24_15_wire_logic_cluster/lc_7/in_3

T_24_16_wire_logic_cluster/lc_7/out
T_24_13_sp4_v_t_38
T_21_13_sp4_h_l_9
T_17_13_sp4_h_l_9
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_p_reg_esr_RNISPTC1_0Z0Z_8
T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_7/in_1

T_20_17_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_47
T_17_13_sp4_h_l_10
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_p_regZ0Z_8
T_24_10_wire_logic_cluster/lc_3/out
T_24_9_sp4_v_t_38
T_24_13_sp4_v_t_46
T_21_17_sp4_h_l_11
T_20_17_lc_trk_g0_3
T_20_17_wire_logic_cluster/lc_5/in_0

T_24_10_wire_logic_cluster/lc_3/out
T_24_9_sp4_v_t_38
T_24_13_sp4_v_t_46
T_21_17_sp4_h_l_11
T_20_17_lc_trk_g0_3
T_20_17_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_p_regZ0Z_20
T_24_10_wire_logic_cluster/lc_6/out
T_25_9_sp4_v_t_45
T_22_13_sp4_h_l_1
T_18_13_sp4_h_l_4
T_18_13_lc_trk_g1_1
T_18_13_wire_logic_cluster/lc_0/in_0

T_24_10_wire_logic_cluster/lc_6/out
T_24_4_sp12_v_t_23
T_24_15_lc_trk_g2_3
T_24_15_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.un2_pid_prereg_cry_16
T_2_14_wire_logic_cluster/lc_0/cout
T_2_14_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_d_regZ0Z_5
T_8_17_wire_logic_cluster/lc_0/out
T_8_15_sp4_v_t_45
T_8_18_lc_trk_g0_5
T_8_18_wire_logic_cluster/lc_5/in_0

T_8_17_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g1_0
T_7_18_wire_logic_cluster/lc_2/in_3

T_8_17_wire_logic_cluster/lc_0/out
T_8_15_sp4_v_t_45
T_8_18_lc_trk_g0_5
T_8_18_wire_logic_cluster/lc_6/in_1

T_8_17_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g1_0
T_7_18_wire_logic_cluster/lc_0/in_1

T_8_17_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g1_0
T_7_18_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.un2_pid_prereg_cry_12
T_2_13_wire_logic_cluster/lc_4/cout
T_2_13_wire_logic_cluster/lc_5/in_3

Net : pid_alt.un2_pid_prereg_cry_9
T_2_13_wire_logic_cluster/lc_1/cout
T_2_13_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_i_regZ0Z_17
T_11_23_wire_logic_cluster/lc_1/out
T_11_20_sp4_v_t_42
T_8_20_sp4_h_l_1
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_6
T_17_8_wire_logic_cluster/lc_6/out
T_18_7_lc_trk_g3_6
T_18_7_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.un2_pid_prereg_cry_17_c_RNIT6FA
T_2_14_wire_logic_cluster/lc_2/out
T_3_14_lc_trk_g1_2
T_3_14_wire_logic_cluster/lc_0/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_3_14_lc_trk_g1_2
T_3_14_wire_logic_cluster/lc_2/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_3_11_sp4_v_t_45
T_3_7_sp4_v_t_41
T_3_8_lc_trk_g2_1
T_3_8_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.un2_pid_prereg_cry_9_c_RNIEPOG
T_2_13_wire_logic_cluster/lc_2/out
T_3_13_lc_trk_g0_2
T_3_13_wire_logic_cluster/lc_7/in_3

T_2_13_wire_logic_cluster/lc_2/out
T_3_13_lc_trk_g0_2
T_3_13_wire_logic_cluster/lc_5/in_3

T_2_13_wire_logic_cluster/lc_2/out
T_2_10_sp4_v_t_44
T_3_10_sp4_h_l_2
T_3_10_lc_trk_g1_7
T_3_10_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0B5F3Z0Z_17
T_3_14_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g2_0
T_4_13_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIKLA75Z0Z_9
T_3_13_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_12_c_RNI7SBD
T_2_13_wire_logic_cluster/lc_5/out
T_3_12_lc_trk_g2_5
T_3_12_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_3_12_lc_trk_g2_5
T_3_12_wire_logic_cluster/lc_2/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_2_9_sp4_v_t_47
T_3_9_sp4_h_l_10
T_3_9_lc_trk_g0_7
T_3_9_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.un2_pid_prereg_cry_16_c_RNIR3EA
T_2_14_wire_logic_cluster/lc_1/out
T_3_14_lc_trk_g1_1
T_3_14_wire_logic_cluster/lc_7/in_3

T_2_14_wire_logic_cluster/lc_1/out
T_3_14_lc_trk_g1_1
T_3_14_wire_logic_cluster/lc_5/in_3

T_2_14_wire_logic_cluster/lc_1/out
T_3_12_sp4_v_t_46
T_3_8_sp4_v_t_42
T_3_9_lc_trk_g3_2
T_3_9_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.un2_pid_prereg_cry_17
T_2_14_wire_logic_cluster/lc_1/cout
T_2_14_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_0_cry_5
T_17_8_wire_logic_cluster/lc_5/cout
T_17_8_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIEF0O3Z0Z_12
T_3_12_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g1_0
T_4_12_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGO2F3Z0Z_16
T_3_14_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI5H064Z0Z_10
T_3_13_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g3_0
T_4_12_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_3
T_21_7_wire_logic_cluster/lc_1/out
T_21_8_lc_trk_g1_1
T_21_8_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_d_reg_prevZ0Z_8
T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_45
T_10_15_sp4_h_l_8
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/in_1

T_9_17_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_45
T_10_15_sp4_h_l_8
T_12_15_lc_trk_g3_5
T_12_15_input_2_6
T_12_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.pid_preregZ0Z_7
T_17_14_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_40
T_16_12_lc_trk_g3_0
T_16_12_input_2_3
T_16_12_wire_logic_cluster/lc_3/in_2

T_17_14_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_40
T_16_12_lc_trk_g3_0
T_16_12_wire_logic_cluster/lc_4/in_1

T_17_14_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_41
T_15_11_sp4_h_l_10
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g3_2
T_14_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.un2_pid_prereg_cry_11_c_RNIRGEG
T_2_13_wire_logic_cluster/lc_4/out
T_3_12_lc_trk_g2_4
T_3_12_wire_logic_cluster/lc_5/in_3

T_2_13_wire_logic_cluster/lc_4/out
T_3_12_lc_trk_g2_4
T_3_12_wire_logic_cluster/lc_7/in_3

T_2_13_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_45
T_3_9_sp4_h_l_1
T_3_9_lc_trk_g0_4
T_3_9_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.un11lto30_i_a2_0_and
T_16_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_11
T_2_13_wire_logic_cluster/lc_3/cout
T_2_13_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIG0FQ1Z0Z_12
T_3_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_input_2_7
T_4_12_wire_logic_cluster/lc_7/in_2

T_3_12_wire_logic_cluster/lc_2/out
T_3_12_sp4_h_l_9
T_6_12_sp4_v_t_44
T_5_15_lc_trk_g3_4
T_5_15_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIUEHT1Z0Z_11
T_3_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g1_5
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

T_3_12_wire_logic_cluster/lc_5/out
T_3_12_lc_trk_g1_5
T_3_12_input_2_0
T_3_12_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGCG82Z0Z_9
T_3_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g3_5
T_4_12_input_2_4
T_4_12_wire_logic_cluster/lc_4/in_2

T_3_13_wire_logic_cluster/lc_5/out
T_3_13_lc_trk_g1_5
T_3_13_input_2_0
T_3_13_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI4AJN1Z0Z_17
T_3_14_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g2_2
T_4_13_input_2_4
T_4_13_wire_logic_cluster/lc_4/in_2

T_3_14_wire_logic_cluster/lc_2/out
T_3_13_sp4_v_t_36
T_3_16_lc_trk_g0_4
T_3_16_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIS0IN1Z0Z_16
T_3_14_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g2_5
T_4_13_input_2_3
T_4_13_wire_logic_cluster/lc_3/in_2

T_3_14_wire_logic_cluster/lc_5/out
T_3_14_lc_trk_g1_5
T_3_14_input_2_0
T_3_14_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_17_15_0_
T_17_15_wire_logic_cluster/carry_in_mux/cout
T_17_15_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_0_5
T_18_7_wire_logic_cluster/lc_2/out
T_18_4_sp4_v_t_44
T_15_8_sp4_h_l_9
T_17_8_lc_trk_g3_4
T_17_8_input_2_5
T_17_8_wire_logic_cluster/lc_5/in_2

T_18_7_wire_logic_cluster/lc_2/out
T_18_4_sp4_v_t_44
T_15_8_sp4_h_l_2
T_15_8_lc_trk_g0_7
T_15_8_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.un1_reset_0_i
T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_15_12_sp4_v_t_45
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_15_12_sp4_v_t_45
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_15_12_sp4_v_t_45
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_15_12_sp4_v_t_45
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_15_12_sp4_v_t_45
T_14_13_lc_trk_g3_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_16_12_sp4_h_l_8
T_16_12_lc_trk_g1_5
T_16_12_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_16_12_sp4_h_l_8
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_16_12_sp4_h_l_8
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_16_12_sp4_h_l_8
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_16_12_sp4_h_l_8
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_16_12_sp4_h_l_8
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_14_12_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

End 

Net : bfn_11_17_0_
T_11_17_wire_logic_cluster/carry_in_mux/cout
T_11_17_wire_logic_cluster/lc_0/in_3

Net : pid_side.un1_pid_prereg_370_1
T_16_19_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_46
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_46
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_p_regZ0Z_21
T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_5/in_3

T_24_10_wire_logic_cluster/lc_0/out
T_23_10_sp4_h_l_8
T_19_10_sp4_h_l_4
T_18_10_sp4_v_t_41
T_18_14_sp4_v_t_37
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_5/in_0

T_24_10_wire_logic_cluster/lc_0/out
T_23_10_sp4_h_l_8
T_19_10_sp4_h_l_4
T_18_10_sp4_v_t_41
T_18_14_sp4_v_t_37
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_7/in_0

T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_17_14_sp4_v_t_41
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_1/in_1

T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_17_14_sp4_v_t_41
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_2/in_0

T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_17_14_sp4_v_t_41
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_5/in_1

T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_17_14_sp4_v_t_41
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_0/in_0

T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_17_14_sp4_v_t_41
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_3/in_1

T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_17_14_sp4_v_t_41
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_7/in_0

T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_2/in_0

T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_0/in_0

T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_3/in_3

T_24_10_wire_logic_cluster/lc_0/out
T_24_6_sp12_v_t_23
T_13_18_sp12_h_l_0
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_6/in_0

T_24_10_wire_logic_cluster/lc_0/out
T_23_10_sp4_h_l_8
T_19_10_sp4_h_l_4
T_18_10_sp4_v_t_41
T_18_14_sp4_v_t_37
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_2/in_1

T_24_10_wire_logic_cluster/lc_0/out
T_23_10_sp4_h_l_8
T_19_10_sp4_h_l_4
T_18_10_sp4_v_t_41
T_18_14_sp4_v_t_37
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.N_126_cascade_
T_10_24_wire_logic_cluster/lc_1/ltout
T_10_24_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.m29_2_03_0
T_10_24_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g2_2
T_10_24_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_reg_9_rn_0_25_cascade_
T_10_24_wire_logic_cluster/lc_5/ltout
T_10_24_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJJ1R3Z0Z_11
T_3_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g0_7
T_4_12_input_2_5
T_4_12_wire_logic_cluster/lc_5/in_2

End 

Net : alt_command_7
T_2_19_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g2_1
T_1_18_input_2_3
T_1_18_wire_logic_cluster/lc_3/in_2

T_2_19_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g3_1
T_3_18_wire_logic_cluster/lc_3/in_3

T_2_19_wire_logic_cluster/lc_1/out
T_2_18_lc_trk_g0_1
T_2_18_input_2_5
T_2_18_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_i_acummZ0Z_6
T_2_10_wire_logic_cluster/lc_2/out
T_2_9_sp4_v_t_36
T_2_12_lc_trk_g1_4
T_2_12_wire_logic_cluster/lc_6/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_p_reg_esr_RNIN6C61Z0Z_16
T_13_19_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_39
T_10_17_sp4_h_l_2
T_10_17_lc_trk_g1_7
T_10_17_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_39
T_10_17_sp4_h_l_2
T_10_17_lc_trk_g1_7
T_10_17_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_14
T_18_6_wire_logic_cluster/lc_5/out
T_19_5_sp4_v_t_43
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.g1_cascade_
T_10_22_wire_logic_cluster/lc_2/ltout
T_10_22_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.N_126_0
T_10_22_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_p_reg_esr_RNIUAE8_0Z0Z_4_cascade_
T_8_18_wire_logic_cluster/lc_1/ltout
T_8_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_p_reg_esr_RNIIHEQ_0Z0Z_4
T_22_13_wire_logic_cluster/lc_3/out
T_16_13_sp12_h_l_1
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_2/in_0

T_22_13_wire_logic_cluster/lc_3/out
T_16_13_sp12_h_l_1
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIMERG_0Z0Z_12
T_22_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g3_2
T_21_16_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.error_i_regZ0Z_18
T_13_26_wire_logic_cluster/lc_6/out
T_13_24_sp4_v_t_41
T_13_20_sp4_v_t_42
T_10_20_sp4_h_l_7
T_10_20_lc_trk_g0_2
T_10_20_input_2_2
T_10_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un1_pid_prereg_79_cascade_
T_9_17_wire_logic_cluster/lc_3/ltout
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_12
T_4_12_wire_logic_cluster/lc_5/cout
T_4_12_wire_logic_cluster/lc_6/in_3

Net : pid_side.error_i_regZ0Z_17
T_15_23_wire_logic_cluster/lc_5/out
T_15_16_sp12_v_t_22
T_15_17_lc_trk_g2_6
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counterZ0Z_10
T_14_3_wire_logic_cluster/lc_2/out
T_14_2_sp4_v_t_36
T_13_5_lc_trk_g2_4
T_13_5_wire_logic_cluster/lc_4/in_0

T_14_3_wire_logic_cluster/lc_2/out
T_13_3_lc_trk_g3_2
T_13_3_wire_logic_cluster/lc_6/in_1

T_14_3_wire_logic_cluster/lc_2/out
T_14_3_lc_trk_g1_2
T_14_3_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.counter24_0_I_33_c_RNOZ0
T_13_5_wire_logic_cluster/lc_4/out
T_13_4_sp4_v_t_40
T_14_4_sp4_h_l_10
T_15_4_lc_trk_g2_2
T_15_4_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_d_reg_prevZ0Z_20
T_18_13_wire_logic_cluster/lc_1/out
T_19_11_sp4_v_t_46
T_20_15_sp4_h_l_5
T_24_15_sp4_h_l_8
T_24_15_lc_trk_g1_5
T_24_15_wire_logic_cluster/lc_7/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g0_1
T_18_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNISKLO_0Z0Z_20
T_24_15_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_38
T_21_16_sp4_h_l_3
T_17_16_sp4_h_l_6
T_16_16_sp4_v_t_43
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_3/in_0

T_24_15_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_38
T_21_16_sp4_h_l_3
T_17_16_sp4_h_l_6
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_p_regZ0Z_5
T_24_11_wire_logic_cluster/lc_5/out
T_24_9_sp4_v_t_39
T_21_13_sp4_h_l_2
T_20_13_lc_trk_g0_2
T_20_13_input_2_6
T_20_13_wire_logic_cluster/lc_6/in_2

T_24_11_wire_logic_cluster/lc_5/out
T_24_9_sp4_v_t_39
T_21_13_sp4_h_l_2
T_20_13_lc_trk_g0_2
T_20_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.m134_0_ns_1_cascade_
T_13_23_wire_logic_cluster/lc_3/ltout
T_13_23_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un11lto30_i_a2_5_and
T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_12_lc_trk_g3_4
T_15_12_wire_logic_cluster/lc_6/in_1

T_15_14_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.pid_preregZ0Z_26
T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_16_12_sp4_v_t_41
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.N_1893_i_cascade_
T_20_15_wire_logic_cluster/lc_5/ltout
T_20_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_d_regZ0Z_15
T_24_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_0
T_22_14_lc_trk_g1_0
T_22_14_wire_logic_cluster/lc_2/in_3

T_24_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_0
T_22_14_lc_trk_g1_0
T_22_14_wire_logic_cluster/lc_4/in_3

T_24_14_wire_logic_cluster/lc_4/out
T_23_14_sp4_h_l_0
T_22_14_lc_trk_g1_0
T_22_14_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_10
T_20_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_0
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_3/in_0

T_20_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_0
T_18_15_lc_trk_g1_0
T_18_15_input_2_5
T_18_15_wire_logic_cluster/lc_5/in_2

T_20_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_0
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_p_regZ0Z_18
T_1_16_wire_logic_cluster/lc_5/out
T_2_16_sp4_h_l_10
T_5_16_sp4_v_t_47
T_6_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_13_16_sp4_v_t_41
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_6/in_0

T_1_16_wire_logic_cluster/lc_5/out
T_2_16_sp4_h_l_10
T_5_16_sp4_v_t_47
T_6_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.counterZ0Z_11
T_14_3_wire_logic_cluster/lc_3/out
T_14_2_sp4_v_t_38
T_13_5_lc_trk_g2_6
T_13_5_input_2_4
T_13_5_wire_logic_cluster/lc_4/in_2

T_14_3_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g3_3
T_13_3_input_2_6
T_13_3_wire_logic_cluster/lc_6/in_2

T_14_3_wire_logic_cluster/lc_3/out
T_14_3_lc_trk_g1_3
T_14_3_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.counterZ0Z_4
T_14_2_wire_logic_cluster/lc_4/out
T_14_1_sp4_v_t_40
T_13_4_lc_trk_g3_0
T_13_4_wire_logic_cluster/lc_2/in_3

T_14_2_wire_logic_cluster/lc_4/out
T_13_2_lc_trk_g3_4
T_13_2_wire_logic_cluster/lc_2/in_3

T_14_2_wire_logic_cluster/lc_4/out
T_14_2_lc_trk_g3_4
T_14_2_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_i_regZ0Z_4
T_1_11_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g3_5
T_2_12_input_2_4
T_2_12_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_0_c_RNITGKN
T_15_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_7
T_18_11_sp4_v_t_42
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_2/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_7
T_11_15_sp4_h_l_10
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_1/in_3

T_15_15_wire_logic_cluster/lc_1/out
T_16_15_sp4_h_l_2
T_19_15_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_16
T_14_4_wire_logic_cluster/lc_0/cout
T_14_4_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_p_reg_esr_RNITCC61Z0Z_18
T_13_19_wire_logic_cluster/lc_6/out
T_12_19_sp4_h_l_4
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_0
T_15_15_wire_logic_cluster/lc_0/cout
T_15_15_wire_logic_cluster/lc_1/in_3

Net : pid_side.pid_preregZ0Z_18
T_17_15_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_43
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_43
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_p_regZ0Z_7
T_1_15_wire_logic_cluster/lc_6/out
T_1_15_sp4_h_l_1
T_5_15_sp4_h_l_9
T_8_15_sp4_v_t_39
T_8_16_lc_trk_g2_7
T_8_16_wire_logic_cluster/lc_4/in_1

T_1_15_wire_logic_cluster/lc_6/out
T_1_15_sp4_h_l_1
T_5_15_sp4_h_l_9
T_8_15_sp4_v_t_39
T_8_16_lc_trk_g2_7
T_8_16_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.pid_preregZ0Z_25
T_17_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_9
T_16_12_sp4_v_t_44
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.pid_preregZ0Z_9
T_17_14_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_41
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_6/in_0

T_17_14_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_41
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_5/in_3

T_17_14_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_37
T_18_9_sp4_v_t_37
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_3
T_17_8_wire_logic_cluster/lc_3/out
T_18_7_sp4_v_t_39
T_18_10_lc_trk_g1_7
T_18_10_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_2
T_17_8_wire_logic_cluster/lc_2/cout
T_17_8_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.throttleZ0Z_4
T_11_7_wire_logic_cluster/lc_2/out
T_11_4_sp4_v_t_44
T_12_8_sp4_h_l_3
T_14_8_lc_trk_g3_6
T_14_8_wire_logic_cluster/lc_7/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_36
T_12_6_sp4_h_l_6
T_16_6_sp4_h_l_6
T_16_6_lc_trk_g0_3
T_16_6_wire_logic_cluster/lc_0/in_1

T_11_7_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g3_2
T_11_7_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_1_c_RNI0LLN
T_15_15_wire_logic_cluster/lc_2/out
T_15_15_sp4_h_l_9
T_18_11_sp4_v_t_44
T_17_13_lc_trk_g2_1
T_17_13_input_2_3
T_17_13_wire_logic_cluster/lc_3/in_2

T_15_15_wire_logic_cluster/lc_2/out
T_15_15_sp4_h_l_9
T_11_15_sp4_h_l_5
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_2/out
T_13_15_sp4_h_l_1
T_17_15_sp4_h_l_1
T_20_15_sp4_v_t_43
T_20_16_lc_trk_g3_3
T_20_16_input_2_0
T_20_16_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.un1_error_i_acumm_prereg_cry_1
T_15_15_wire_logic_cluster/lc_1/cout
T_15_15_wire_logic_cluster/lc_2/in_3

Net : pid_side.pid_preregZ0Z_17
T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_17_12_lc_trk_g2_1
T_17_12_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_2/out
T_17_11_sp4_v_t_41
T_17_12_lc_trk_g2_1
T_17_12_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_p_regZ0Z_17
T_24_11_wire_logic_cluster/lc_2/out
T_24_11_sp4_h_l_9
T_23_11_sp4_v_t_38
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_0/in_0

T_24_11_wire_logic_cluster/lc_2/out
T_24_11_sp4_h_l_9
T_23_11_sp4_v_t_38
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIE4JO_0Z0Z_17
T_22_15_wire_logic_cluster/lc_0/out
T_19_15_sp12_h_l_0
T_18_3_sp12_v_t_23
T_18_14_lc_trk_g2_3
T_18_14_wire_logic_cluster/lc_7/in_0

T_22_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_8
T_17_15_sp4_h_l_8
T_16_11_sp4_v_t_45
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.pid_preregZ0Z_1
T_17_13_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_1/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_0/in_3

T_17_13_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g2_2
T_18_12_input_2_0
T_18_12_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_p_regZ0Z_7
T_3_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_47
T_4_18_sp4_v_t_36
T_4_14_sp4_v_t_44
T_4_15_lc_trk_g2_4
T_4_15_wire_logic_cluster/lc_6/in_0

T_3_23_wire_logic_cluster/lc_7/out
T_4_22_sp4_v_t_47
T_4_18_sp4_v_t_36
T_4_14_sp4_v_t_41
T_3_15_lc_trk_g3_1
T_3_15_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.source_pid10lt4_0
T_16_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNIIVTS3Z0Z_12_cascade_
T_21_16_wire_logic_cluster/lc_1/ltout
T_21_16_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_4
T_17_8_wire_logic_cluster/lc_4/cout
T_17_8_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_10_5
T_17_8_wire_logic_cluster/lc_5/out
T_18_7_lc_trk_g2_5
T_18_7_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_p_regZ0Z_8
T_1_15_wire_logic_cluster/lc_7/out
T_2_13_sp4_v_t_42
T_3_17_sp4_h_l_1
T_7_17_sp4_h_l_4
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_2/in_0

T_1_15_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_38
T_2_16_sp4_h_l_3
T_6_16_sp4_h_l_6
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.error_d_regZ0Z_6
T_1_5_wire_logic_cluster/lc_6/out
T_1_0_span12_vert_20
T_1_11_sp12_v_t_23
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_1_0_span12_vert_20
T_1_11_sp12_v_t_23
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_6/out
T_1_0_span12_vert_20
T_1_11_sp12_v_t_23
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_p_regZ0Z_6
T_1_23_wire_logic_cluster/lc_7/out
T_1_18_sp12_v_t_22
T_1_6_sp12_v_t_22
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_5/in_0

T_1_23_wire_logic_cluster/lc_7/out
T_1_18_sp12_v_t_22
T_1_6_sp12_v_t_22
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNICV511_0Z0Z_6
T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g1_5
T_1_13_input_2_0
T_1_13_wire_logic_cluster/lc_0/in_2

T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNICV511Z0Z_6
T_1_13_wire_logic_cluster/lc_6/out
T_2_11_sp4_v_t_40
T_3_15_sp4_h_l_5
T_3_15_lc_trk_g1_0
T_3_15_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.pid_preregZ0Z_27
T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_14_14_sp4_h_l_6
T_15_14_lc_trk_g2_6
T_15_14_input_2_6
T_15_14_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.pid_preregZ0Z_15
T_17_15_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_37
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_37
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.pid_preregZ0Z_11
T_17_14_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_45
T_16_12_lc_trk_g2_0
T_16_12_input_2_6
T_16_12_wire_logic_cluster/lc_6/in_2

T_17_14_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_45
T_16_12_lc_trk_g2_0
T_16_12_input_2_4
T_16_12_wire_logic_cluster/lc_4/in_2

T_17_14_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_40
T_14_13_sp4_h_l_5
T_14_13_lc_trk_g1_0
T_14_13_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.g3
T_17_21_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g1_7
T_17_21_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.rudderZ0Z_4
T_12_12_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_37
T_13_8_sp4_h_l_0
T_14_8_lc_trk_g2_0
T_14_8_wire_logic_cluster/lc_7/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_13_9_sp4_v_t_41
T_13_5_sp4_v_t_42
T_13_6_lc_trk_g3_2
T_13_6_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.O_4_7
T_0_10_wire_mult/mult/O_7
T_1_11_lc_trk_g2_7
T_1_11_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.N_1680_i_cascade_
T_12_15_wire_logic_cluster/lc_4/ltout
T_12_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_0
T_10_18_wire_logic_cluster/lc_0/cout
T_10_18_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_p_reg_esr_RNILQ6FZ0Z_9
T_12_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g2_5
T_12_15_wire_logic_cluster/lc_2/in_1

T_12_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g2_5
T_12_15_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_0_c_RNI9AGE
T_10_18_wire_logic_cluster/lc_1/out
T_10_15_sp4_v_t_42
T_11_15_sp4_h_l_0
T_11_15_lc_trk_g1_5
T_11_15_input_2_2
T_11_15_wire_logic_cluster/lc_2/in_2

T_10_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_47
T_7_20_sp4_h_l_10
T_8_20_lc_trk_g2_2
T_8_20_wire_logic_cluster/lc_7/in_3

T_10_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_47
T_11_20_sp4_h_l_4
T_14_20_sp4_v_t_41
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.pid_preregZ0Z_3
T_17_13_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g3_4
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

T_17_13_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_0/in_1

T_17_13_wire_logic_cluster/lc_4/out
T_18_12_lc_trk_g2_4
T_18_12_input_2_2
T_18_12_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.pid_preregZ0Z_2
T_17_13_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_1/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_8
T_20_9_wire_logic_cluster/lc_1/out
T_16_9_sp12_h_l_1
T_17_9_lc_trk_g1_5
T_17_9_input_2_0
T_17_9_wire_logic_cluster/lc_0/in_2

T_20_9_wire_logic_cluster/lc_1/out
T_19_9_sp4_h_l_10
T_15_9_sp4_h_l_10
T_14_9_lc_trk_g1_2
T_14_9_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.error_d_regZ0Z_17
T_24_14_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_41
T_22_15_sp4_h_l_9
T_22_15_lc_trk_g1_4
T_22_15_wire_logic_cluster/lc_0/in_3

T_24_14_wire_logic_cluster/lc_0/out
T_24_14_sp4_h_l_5
T_23_10_sp4_v_t_40
T_22_13_lc_trk_g3_0
T_22_13_wire_logic_cluster/lc_0/in_3

T_24_14_wire_logic_cluster/lc_0/out
T_24_14_sp4_h_l_5
T_23_14_lc_trk_g1_5
T_23_14_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_p_reg_esr_RNITCC61_0Z0Z_18
T_12_20_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_38
T_9_17_sp4_h_l_3
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_p_reg_esr_RNIFM3D1Z0Z_10_cascade_
T_12_15_wire_logic_cluster/lc_1/ltout
T_12_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.error_p_reg_esr_RNILQ6F_0Z0Z_9_cascade_
T_12_15_wire_logic_cluster/lc_6/ltout
T_12_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_d_regZ0Z_18
T_24_22_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_45
T_21_20_sp4_h_l_2
T_17_20_sp4_h_l_5
T_13_20_sp4_h_l_1
T_12_20_lc_trk_g1_1
T_12_20_wire_logic_cluster/lc_7/in_3

T_24_22_wire_logic_cluster/lc_0/out
T_24_19_sp4_v_t_40
T_21_19_sp4_h_l_5
T_17_19_sp4_h_l_1
T_13_19_sp4_h_l_9
T_13_19_lc_trk_g1_4
T_13_19_wire_logic_cluster/lc_6/in_3

T_24_22_wire_logic_cluster/lc_0/out
T_24_19_sp4_v_t_40
T_21_19_sp4_h_l_5
T_17_19_sp4_h_l_1
T_13_19_sp4_h_l_9
T_13_19_lc_trk_g1_4
T_13_19_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.N_93_0_cascade_
T_10_24_wire_logic_cluster/lc_4/ltout
T_10_24_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_11
T_4_12_wire_logic_cluster/lc_4/cout
T_4_12_wire_logic_cluster/lc_5/in_3

Net : pid_side.error_d_reg_prev_esr_RNIKAJOZ0Z_19
T_24_15_wire_logic_cluster/lc_0/out
T_24_12_sp4_v_t_40
T_21_16_sp4_h_l_10
T_17_16_sp4_h_l_1
T_16_16_sp4_v_t_42
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_3/in_1

T_24_15_wire_logic_cluster/lc_0/out
T_24_12_sp4_v_t_40
T_21_16_sp4_h_l_10
T_17_16_sp4_h_l_1
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_p_regZ0Z_19
T_24_11_wire_logic_cluster/lc_1/out
T_25_11_sp4_h_l_2
T_24_11_sp4_v_t_45
T_24_15_lc_trk_g0_0
T_24_15_wire_logic_cluster/lc_0/in_0

T_24_11_wire_logic_cluster/lc_1/out
T_25_11_sp4_h_l_2
T_24_11_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIF2611Z0Z_7
T_3_15_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_44
T_4_17_lc_trk_g1_1
T_4_17_wire_logic_cluster/lc_6/in_0

T_3_15_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_44
T_4_17_lc_trk_g1_1
T_4_17_wire_logic_cluster/lc_7/in_3

End 

Net : xy_ki_0_rep1
T_14_27_wire_logic_cluster/lc_1/out
T_14_27_sp4_h_l_7
T_13_23_sp4_v_t_42
T_12_26_lc_trk_g3_2
T_12_26_wire_logic_cluster/lc_7/in_0

T_14_27_wire_logic_cluster/lc_1/out
T_14_27_sp4_h_l_7
T_13_23_sp4_v_t_42
T_14_23_sp4_h_l_7
T_13_23_lc_trk_g1_7
T_13_23_wire_logic_cluster/lc_6/in_0

T_14_27_wire_logic_cluster/lc_1/out
T_14_27_sp4_h_l_7
T_13_23_sp4_v_t_42
T_14_23_sp4_h_l_7
T_13_23_lc_trk_g1_7
T_13_23_wire_logic_cluster/lc_0/in_0

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_15_20_sp4_v_t_39
T_14_23_lc_trk_g2_7
T_14_23_wire_logic_cluster/lc_7/in_0

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_16_24_sp4_h_l_6
T_19_20_sp4_v_t_43
T_18_23_lc_trk_g3_3
T_18_23_input_2_0
T_18_23_wire_logic_cluster/lc_0/in_2

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_12_24_sp4_h_l_0
T_11_24_lc_trk_g0_0
T_11_24_wire_logic_cluster/lc_2/in_0

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_15_20_sp4_v_t_39
T_14_23_lc_trk_g2_7
T_14_23_wire_logic_cluster/lc_1/in_0

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_16_24_sp4_h_l_6
T_18_24_lc_trk_g2_3
T_18_24_input_2_5
T_18_24_wire_logic_cluster/lc_5/in_2

T_14_27_wire_logic_cluster/lc_1/out
T_14_27_sp4_h_l_7
T_13_23_sp4_v_t_42
T_14_23_sp4_h_l_7
T_13_23_lc_trk_g1_7
T_13_23_wire_logic_cluster/lc_1/in_3

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_16_24_sp4_h_l_6
T_19_24_sp4_v_t_43
T_18_25_lc_trk_g3_3
T_18_25_wire_logic_cluster/lc_6/in_0

T_14_27_wire_logic_cluster/lc_1/out
T_14_27_sp4_h_l_7
T_13_23_sp4_v_t_42
T_14_23_sp4_h_l_7
T_17_19_sp4_v_t_42
T_17_22_lc_trk_g0_2
T_17_22_input_2_0
T_17_22_wire_logic_cluster/lc_0/in_2

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_15_20_sp4_v_t_39
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_2/in_0

T_14_27_wire_logic_cluster/lc_1/out
T_14_23_sp4_v_t_39
T_14_25_lc_trk_g3_2
T_14_25_wire_logic_cluster/lc_3/in_0

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_16_24_sp4_h_l_6
T_18_24_lc_trk_g2_3
T_18_24_input_2_3
T_18_24_wire_logic_cluster/lc_3/in_2

T_14_27_wire_logic_cluster/lc_1/out
T_15_24_sp4_v_t_43
T_12_24_sp4_h_l_0
T_11_24_lc_trk_g0_0
T_11_24_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.source_pid_1_sqmuxa_1_0_a2_0_0
T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_14_14_sp4_h_l_0
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_7/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_sp4_h_l_0
T_15_12_sp4_v_t_37
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.pid_prereg_esr_RNIE1A2Z0Z_17_cascade_
T_17_12_wire_logic_cluster/lc_3/ltout
T_17_12_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_98
T_15_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g0_7
T_15_13_wire_logic_cluster/lc_1/in_0

T_15_14_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g0_7
T_15_13_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_43
T_16_12_sp4_h_l_11
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_39
T_16_12_lc_trk_g2_7
T_16_12_input_2_7
T_16_12_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.O_0_5
T_0_15_wire_mult/lc_5/out
T_1_15_lc_trk_g1_5
T_1_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_d_reg_prev_i_0
T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_7_11_sp4_v_t_38
T_4_11_sp4_h_l_3
T_4_11_lc_trk_g1_6
T_4_11_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_7_11_sp4_v_t_38
T_4_11_sp4_h_l_3
T_4_11_lc_trk_g0_6
T_4_11_input_2_0
T_4_11_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_0
T_4_8_wire_logic_cluster/lc_0/out
T_5_8_sp4_h_l_0
T_4_8_sp4_v_t_43
T_5_12_sp4_h_l_6
T_8_12_sp4_v_t_43
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_p_reg_esr_RNI8QE61Z0Z_20
T_11_21_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_4/in_1

T_11_21_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.pulses2countZ0Z_0
T_15_3_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g1_5
T_15_3_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.counter24_0_I_1_c_RNOZ0
T_15_3_wire_logic_cluster/lc_6/out
T_15_4_lc_trk_g1_6
T_15_4_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_i_regZ0Z_18
T_15_21_wire_logic_cluster/lc_0/out
T_15_9_sp12_v_t_23
T_15_17_lc_trk_g2_0
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_5
T_13_5_wire_logic_cluster/lc_2/out
T_13_4_lc_trk_g0_2
T_13_4_input_2_2
T_13_4_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_4
T_13_5_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g0_1
T_13_4_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_14_4_0_
T_14_4_wire_logic_cluster/carry_in_mux/cout
T_14_4_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_d_regZ0Z_8
T_1_4_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_41
T_2_7_sp4_v_t_37
T_2_11_sp4_v_t_45
T_3_15_sp4_h_l_2
T_3_15_lc_trk_g0_7
T_3_15_wire_logic_cluster/lc_4/in_3

T_1_4_wire_logic_cluster/lc_4/out
T_0_4_sp12_h_l_12
T_5_4_sp12_v_t_23
T_0_16_sp12_h_l_12
T_3_16_lc_trk_g1_4
T_3_16_wire_logic_cluster/lc_3/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_0_4_sp12_h_l_12
T_5_4_sp12_v_t_23
T_0_16_sp12_h_l_12
T_3_16_lc_trk_g1_4
T_3_16_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5611_0Z0Z_8
T_3_15_wire_logic_cluster/lc_4/out
T_4_13_sp4_v_t_36
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_6/in_1

T_3_15_wire_logic_cluster/lc_4/out
T_4_13_sp4_v_t_36
T_4_17_lc_trk_g0_1
T_4_17_input_2_7
T_4_17_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_p_regZ0Z_5
T_1_22_wire_logic_cluster/lc_0/out
T_2_19_sp4_v_t_41
T_2_15_sp4_v_t_42
T_2_11_sp4_v_t_47
T_1_13_lc_trk_g0_1
T_1_13_wire_logic_cluster/lc_1/in_0

T_1_22_wire_logic_cluster/lc_0/out
T_2_19_sp4_v_t_41
T_2_15_sp4_v_t_42
T_2_11_sp4_v_t_47
T_3_11_sp4_h_l_10
T_3_11_lc_trk_g1_7
T_3_11_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9S511Z0Z_5
T_1_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.counterZ0Z_1
T_14_2_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g2_1
T_15_3_wire_logic_cluster/lc_6/in_1

T_14_2_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g2_1
T_15_3_wire_logic_cluster/lc_0/in_1

T_14_2_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g2_1
T_15_3_wire_logic_cluster/lc_1/in_0

T_14_2_wire_logic_cluster/lc_1/out
T_14_2_lc_trk_g3_1
T_14_2_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_1
T_15_3_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g1_7
T_15_3_input_2_6
T_15_3_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_2
T_17_8_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_37
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_1
T_17_8_wire_logic_cluster/lc_1/cout
T_17_8_wire_logic_cluster/lc_2/in_3

Net : pid_front.error_p_reg_esr_RNIBG6FZ0Z_7
T_8_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g1_7
T_8_16_wire_logic_cluster/lc_1/in_1

T_8_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g1_7
T_8_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.N_12_1_cascade_
T_10_23_wire_logic_cluster/lc_1/ltout
T_10_23_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.m5_2_03
T_10_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g1_2
T_11_23_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.pid_preregZ0Z_23
T_17_16_wire_logic_cluster/lc_0/out
T_16_16_sp4_h_l_8
T_15_12_sp4_v_t_36
T_14_13_lc_trk_g2_4
T_14_13_input_2_2
T_14_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un11lto30_i_a2_4_and
T_14_13_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_5/in_1

T_14_13_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_7/in_3

T_14_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.O_4_4
T_0_10_wire_mult/lc_4/out
T_0_8_sp4_v_t_37
T_1_12_sp4_h_l_0
T_1_12_lc_trk_g0_5
T_1_12_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.pid_preregZ0Z_22
T_17_15_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_43
T_14_13_sp4_h_l_0
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.pid_preregZ0Z_5
T_17_13_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_6/out
T_17_13_sp4_h_l_1
T_16_9_sp4_v_t_36
T_15_13_lc_trk_g1_1
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

T_17_13_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g2_6
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

T_17_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_45
T_15_12_sp4_h_l_8
T_14_12_lc_trk_g0_0
T_14_12_input_2_6
T_14_12_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_10
T_18_8_wire_logic_cluster/lc_0/out
T_18_5_sp4_v_t_40
T_19_9_sp4_h_l_11
T_21_9_lc_trk_g3_6
T_21_9_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.O_4_6
T_0_10_wire_mult/lc_6/out
T_1_11_lc_trk_g2_6
T_1_11_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.pid_preregZ0Z_14
T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g0_0
T_17_12_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g0_0
T_17_12_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.pid_preregZ0Z_16
T_17_15_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_39
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_39
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI06021_2Z0Z_20
T_2_14_wire_logic_cluster/lc_7/out
T_2_14_sp4_h_l_3
T_4_14_lc_trk_g2_6
T_4_14_input_2_0
T_4_14_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.N_116_0_cascade_
T_11_25_wire_logic_cluster/lc_4/ltout
T_11_25_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_i_reg_9_1_13_cascade_
T_11_25_wire_logic_cluster/lc_5/ltout
T_11_25_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNIBTE61_0Z0Z_21
T_11_21_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.error_p_regZ0Z_21
T_1_15_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_47
T_2_17_sp4_h_l_4
T_6_17_sp4_h_l_7
T_9_17_sp4_v_t_42
T_6_21_sp4_h_l_0
T_10_21_sp4_h_l_3
T_11_21_lc_trk_g2_3
T_11_21_wire_logic_cluster/lc_3/in_0

T_1_15_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_47
T_2_17_sp4_h_l_4
T_6_17_sp4_h_l_7
T_9_17_sp4_v_t_42
T_9_21_lc_trk_g1_7
T_9_21_wire_logic_cluster/lc_7/in_3

T_1_15_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_47
T_2_17_sp4_h_l_4
T_6_17_sp4_h_l_7
T_9_17_sp4_v_t_42
T_6_21_sp4_h_l_0
T_10_21_sp4_h_l_3
T_11_21_lc_trk_g2_3
T_11_21_wire_logic_cluster/lc_6/in_3

T_1_15_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_47
T_2_17_sp4_h_l_4
T_6_17_sp4_h_l_7
T_9_17_sp4_v_t_42
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_3/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_47
T_2_17_sp4_h_l_4
T_6_17_sp4_h_l_7
T_9_17_sp4_v_t_42
T_9_21_lc_trk_g1_7
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

T_1_15_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_47
T_2_17_sp4_h_l_4
T_6_17_sp4_h_l_7
T_9_17_sp4_v_t_42
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_6/in_0

T_1_15_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_47
T_2_17_sp4_h_l_4
T_6_17_sp4_h_l_7
T_9_17_sp4_v_t_42
T_9_21_lc_trk_g1_7
T_9_21_wire_logic_cluster/lc_5/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_15_sp4_h_l_7
T_4_15_sp4_v_t_37
T_5_19_sp4_h_l_6
T_9_19_sp4_h_l_9
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_1/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_47
T_2_17_sp4_h_l_4
T_6_17_sp4_h_l_7
T_9_17_sp4_v_t_42
T_9_21_lc_trk_g1_7
T_9_21_wire_logic_cluster/lc_1/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_47
T_2_17_sp4_h_l_4
T_6_17_sp4_h_l_7
T_9_17_sp4_v_t_42
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_1/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_15_sp4_h_l_7
T_4_15_sp4_v_t_37
T_5_19_sp4_h_l_6
T_9_19_sp4_h_l_9
T_13_19_sp4_h_l_5
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_0/in_0

T_1_15_wire_logic_cluster/lc_1/out
T_1_15_sp4_h_l_7
T_4_15_sp4_v_t_37
T_5_19_sp4_h_l_6
T_9_19_sp4_h_l_9
T_13_19_sp4_h_l_5
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_1/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_15_sp4_h_l_7
T_4_15_sp4_v_t_37
T_5_19_sp4_h_l_6
T_9_19_sp4_h_l_2
T_12_19_sp4_v_t_42
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_0/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_15_sp4_h_l_7
T_4_15_sp4_v_t_37
T_5_19_sp4_h_l_6
T_9_19_sp4_h_l_9
T_13_19_sp4_h_l_5
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_3/in_1

T_1_15_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_47
T_2_17_sp4_h_l_4
T_6_17_sp4_h_l_7
T_9_17_sp4_v_t_42
T_9_21_lc_trk_g1_7
T_9_21_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.pid_preregZ0Z_6
T_17_13_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_3/in_1

T_17_13_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_4/in_0

T_17_13_wire_logic_cluster/lc_7/out
T_15_13_sp4_h_l_11
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.pid_preregZ0Z_21
T_17_15_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_41
T_14_13_sp4_h_l_4
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.pid_preregZ0Z_8
T_17_14_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_39
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_6/in_3

T_17_14_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_39
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_18_10_sp4_v_t_38
T_15_14_sp4_h_l_8
T_14_10_sp4_v_t_45
T_14_13_lc_trk_g0_5
T_14_13_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.pid_preregZ0Z_24
T_17_16_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_47
T_14_14_sp4_h_l_4
T_15_14_lc_trk_g3_4
T_15_14_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_p_reg_esr_RNI0GC61_0Z0Z_19
T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_20_lc_trk_g0_0
T_12_20_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g0_0
T_11_19_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.un1_pid_prereg_0_axb_24
T_2_15_wire_logic_cluster/lc_7/out
T_2_14_sp4_v_t_46
T_3_14_sp4_h_l_4
T_4_14_lc_trk_g2_4
T_4_14_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_5
T_15_11_wire_logic_cluster/lc_6/out
T_15_5_sp12_v_t_23
T_15_8_lc_trk_g3_3
T_15_8_input_2_4
T_15_8_wire_logic_cluster/lc_4/in_2

T_15_11_wire_logic_cluster/lc_6/out
T_15_5_sp12_v_t_23
T_15_8_lc_trk_g3_3
T_15_8_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g3_6
T_15_11_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.N_39_0_cascade_
T_10_23_wire_logic_cluster/lc_5/ltout
T_10_23_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_reg_9_rn_0_19
T_10_23_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g1_7
T_11_23_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.m7_2_03_cascade_
T_10_23_wire_logic_cluster/lc_6/ltout
T_10_23_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.alt_command_i_1
T_3_17_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g1_5
T_3_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_acumm_prereg_1_sqmuxa
T_3_19_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g2_0
T_3_19_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_3_19_0_
T_3_19_wire_logic_cluster/carry_in_mux/cout
T_3_19_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_acumm_prereg_1_sqmuxa_0
T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_0_13_sp4_h_l_10
T_3_9_sp4_v_t_41
T_3_5_sp4_v_t_42
T_3_8_lc_trk_g0_2
T_3_8_wire_logic_cluster/lc_0/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_0_13_sp4_h_l_10
T_3_9_sp4_v_t_41
T_3_5_sp4_v_t_42
T_3_8_lc_trk_g0_2
T_3_8_wire_logic_cluster/lc_0/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_0_13_sp4_h_l_10
T_3_9_sp4_v_t_41
T_3_5_sp4_v_t_42
T_3_8_lc_trk_g0_2
T_3_8_wire_logic_cluster/lc_0/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_0_13_sp4_h_l_10
T_3_9_sp4_v_t_41
T_3_5_sp4_v_t_42
T_3_8_lc_trk_g0_2
T_3_8_wire_logic_cluster/lc_0/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_0_13_sp4_h_l_10
T_3_9_sp4_v_t_41
T_3_5_sp4_v_t_42
T_3_8_lc_trk_g0_2
T_3_8_wire_logic_cluster/lc_0/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_5_sp4_v_t_39
T_3_9_lc_trk_g0_2
T_3_9_wire_logic_cluster/lc_1/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_5_sp4_v_t_39
T_3_9_lc_trk_g0_2
T_3_9_wire_logic_cluster/lc_1/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_5_sp4_v_t_39
T_3_9_lc_trk_g0_2
T_3_9_wire_logic_cluster/lc_1/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_5_sp4_v_t_39
T_3_9_lc_trk_g0_2
T_3_9_wire_logic_cluster/lc_1/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_5_sp4_v_t_39
T_3_9_lc_trk_g0_2
T_3_9_wire_logic_cluster/lc_1/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_5_sp4_v_t_39
T_3_9_lc_trk_g0_2
T_3_9_wire_logic_cluster/lc_1/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_5_sp4_v_t_39
T_3_9_lc_trk_g0_2
T_3_9_wire_logic_cluster/lc_1/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_5_sp4_v_t_39
T_3_9_lc_trk_g0_2
T_3_9_wire_logic_cluster/lc_1/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_0_9_sp4_h_l_6
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_2/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_0_9_sp4_h_l_6
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_2/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_0_9_sp4_h_l_6
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_2/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_0_9_sp4_h_l_6
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_2/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_0_9_sp4_h_l_6
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_2/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_10_lc_trk_g3_3
T_3_10_wire_logic_cluster/lc_3/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_10_lc_trk_g3_3
T_3_10_wire_logic_cluster/lc_3/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_10_lc_trk_g3_3
T_3_10_wire_logic_cluster/lc_3/cen

T_3_19_wire_logic_cluster/lc_1/out
T_3_17_sp4_v_t_47
T_3_13_sp4_v_t_47
T_3_9_sp4_v_t_43
T_3_10_lc_trk_g3_3
T_3_10_wire_logic_cluster/lc_3/cen

End 

Net : pid_side.pid_preregZ0Z_0
T_17_13_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_1/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_1/out
T_16_13_sp4_h_l_10
T_15_9_sp4_v_t_38
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.un1_pid_prereg_0_cry_10
T_4_12_wire_logic_cluster/lc_3/cout
T_4_12_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.counterZ0Z_6
T_14_2_wire_logic_cluster/lc_6/out
T_15_1_sp4_v_t_45
T_14_5_lc_trk_g2_0
T_14_5_wire_logic_cluster/lc_0/in_0

T_14_2_wire_logic_cluster/lc_6/out
T_13_2_lc_trk_g2_6
T_13_2_wire_logic_cluster/lc_2/in_0

T_14_2_wire_logic_cluster/lc_6/out
T_14_2_lc_trk_g1_6
T_14_2_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.counter24_0_I_21_c_RNOZ0
T_14_5_wire_logic_cluster/lc_0/out
T_15_4_lc_trk_g2_0
T_15_4_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_p_regZ0Z_4
T_1_23_wire_logic_cluster/lc_5/out
T_0_23_sp12_h_l_14
T_4_11_sp12_v_t_22
T_0_11_sp12_h_l_14
T_3_11_lc_trk_g0_6
T_3_11_wire_logic_cluster/lc_3/in_1

T_1_23_wire_logic_cluster/lc_5/out
T_0_23_sp12_h_l_14
T_4_11_sp12_v_t_22
T_0_11_sp12_h_l_14
T_3_11_lc_trk_g1_6
T_3_11_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI6P511Z0Z_4
T_3_11_wire_logic_cluster/lc_3/out
T_3_11_lc_trk_g0_3
T_3_11_wire_logic_cluster/lc_0/in_1

T_3_11_wire_logic_cluster/lc_3/out
T_3_11_lc_trk_g0_3
T_3_11_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI0K6S5Z0Z_4
T_3_11_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_2
T_15_3_wire_logic_cluster/lc_3/out
T_15_3_lc_trk_g3_3
T_15_3_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.counter24_0_I_9_c_RNOZ0
T_15_3_wire_logic_cluster/lc_2/out
T_15_4_lc_trk_g0_2
T_15_4_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.N_1905_i_cascade_
T_23_16_wire_logic_cluster/lc_1/ltout
T_23_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_regZ0Z_20
T_17_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_1
T_16_17_sp4_v_t_36
T_13_17_sp4_h_l_7
T_15_17_lc_trk_g2_2
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_15
T_18_8_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g1_5
T_18_8_input_2_6
T_18_8_wire_logic_cluster/lc_6/in_2

T_18_8_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g1_5
T_18_8_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_regZ0Z_6
T_1_11_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g3_7
T_2_12_input_2_6
T_2_12_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.counterZ0Z_7
T_14_2_wire_logic_cluster/lc_7/out
T_14_1_sp4_v_t_46
T_14_5_lc_trk_g0_3
T_14_5_wire_logic_cluster/lc_0/in_1

T_14_2_wire_logic_cluster/lc_7/out
T_13_2_lc_trk_g3_7
T_13_2_input_2_2
T_13_2_wire_logic_cluster/lc_2/in_2

T_14_2_wire_logic_cluster/lc_7/out
T_14_2_lc_trk_g3_7
T_14_2_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_4_c_RNIHA9S
T_2_12_wire_logic_cluster/lc_5/out
T_3_11_lc_trk_g2_5
T_3_11_wire_logic_cluster/lc_0/in_3

T_2_12_wire_logic_cluster/lc_5/out
T_3_11_lc_trk_g2_5
T_3_11_wire_logic_cluster/lc_2/in_3

T_2_12_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_47
T_2_9_lc_trk_g3_7
T_2_9_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_8
T_20_9_wire_logic_cluster/lc_2/out
T_21_9_lc_trk_g1_2
T_21_9_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_p_regZ0Z_7
T_24_11_wire_logic_cluster/lc_6/out
T_22_11_sp4_h_l_9
T_21_11_sp4_v_t_38
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_3/in_1

T_24_11_wire_logic_cluster/lc_6/out
T_22_11_sp4_h_l_9
T_21_11_sp4_v_t_38
T_20_14_lc_trk_g2_6
T_20_14_input_2_6
T_20_14_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.init_pulses_RNI1AEO1Z0Z_15
T_20_8_wire_logic_cluster/lc_0/out
T_20_5_sp4_v_t_40
T_17_9_sp4_h_l_10
T_17_9_lc_trk_g1_7
T_17_9_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI00LU2Z0Z_4
T_3_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g1_2
T_4_11_input_2_7
T_4_11_wire_logic_cluster/lc_7/in_2

T_3_11_wire_logic_cluster/lc_2/out
T_3_11_sp4_h_l_9
T_2_11_sp4_v_t_44
T_1_13_lc_trk_g2_1
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counterZ0Z_3
T_14_2_wire_logic_cluster/lc_3/out
T_15_3_lc_trk_g2_3
T_15_3_wire_logic_cluster/lc_2/in_1

T_14_2_wire_logic_cluster/lc_3/out
T_15_3_lc_trk_g2_3
T_15_3_wire_logic_cluster/lc_0/in_3

T_14_2_wire_logic_cluster/lc_3/out
T_15_3_lc_trk_g2_3
T_15_3_input_2_1
T_15_3_wire_logic_cluster/lc_1/in_2

T_14_2_wire_logic_cluster/lc_3/out
T_14_2_lc_trk_g1_3
T_14_2_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_3
T_15_3_wire_logic_cluster/lc_4/out
T_15_3_lc_trk_g0_4
T_15_3_input_2_2
T_15_3_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_11
T_13_5_wire_logic_cluster/lc_5/out
T_13_5_lc_trk_g2_5
T_13_5_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.N_389
T_15_13_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g3_2
T_14_12_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_d_reg_prevZ0Z_20
T_13_16_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_44
T_13_17_sp4_v_t_37
T_10_21_sp4_h_l_0
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_7/in_1

T_13_16_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_44
T_13_17_sp4_v_t_37
T_10_21_sp4_h_l_0
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.g3
T_10_22_wire_logic_cluster/lc_5/out
T_10_22_lc_trk_g1_5
T_10_22_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side.error_p_regZ0Z_16
T_24_10_wire_logic_cluster/lc_4/out
T_23_10_sp4_h_l_0
T_22_10_sp4_v_t_43
T_22_14_lc_trk_g1_6
T_22_14_wire_logic_cluster/lc_5/in_0

T_24_10_wire_logic_cluster/lc_4/out
T_23_10_sp4_h_l_0
T_22_10_sp4_v_t_43
T_22_14_lc_trk_g1_6
T_22_14_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIB1JO_0Z0Z_16
T_22_14_wire_logic_cluster/lc_5/out
T_14_14_sp12_h_l_1
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_5/out
T_14_14_sp12_h_l_1
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.counterZ0Z_0
T_14_2_wire_logic_cluster/lc_0/out
T_15_3_lc_trk_g3_0
T_15_3_wire_logic_cluster/lc_6/in_3

T_14_2_wire_logic_cluster/lc_0/out
T_13_3_lc_trk_g1_0
T_13_3_wire_logic_cluster/lc_6/in_3

T_14_2_wire_logic_cluster/lc_0/out
T_14_2_lc_trk_g3_0
T_14_2_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prev_esr_RNI8UIOZ0Z_15
T_22_14_wire_logic_cluster/lc_4/out
T_20_14_sp4_h_l_5
T_16_14_sp4_h_l_8
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_20_14_sp4_h_l_5
T_16_14_sp4_h_l_8
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.error_p_reg_esr_RNIFEEQ_0Z0Z_3_cascade_
T_16_13_wire_logic_cluster/lc_6/ltout
T_16_13_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_p_regZ0Z_6
T_24_12_wire_logic_cluster/lc_3/out
T_22_12_sp4_h_l_3
T_21_12_sp4_v_t_44
T_20_13_lc_trk_g3_4
T_20_13_input_2_3
T_20_13_wire_logic_cluster/lc_3/in_2

T_24_12_wire_logic_cluster/lc_3/out
T_22_12_sp4_h_l_3
T_21_12_sp4_v_t_44
T_20_14_lc_trk_g0_2
T_20_14_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI6P511_0Z0Z_4
T_3_11_wire_logic_cluster/lc_6/out
T_3_11_lc_trk_g2_6
T_3_11_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_d_reg_prevZ0Z_15
T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_1
T_10_18_wire_logic_cluster/lc_1/cout
T_10_18_wire_logic_cluster/lc_2/in_3

Net : pid_side.error_p_reg_esr_RNICBEQ_0Z0Z_2_cascade_
T_20_16_wire_logic_cluster/lc_2/ltout
T_20_16_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.un1_error_i_acumm_prereg_cry_1_c_RNICEHE
T_10_18_wire_logic_cluster/lc_2/out
T_11_14_sp4_v_t_40
T_11_15_lc_trk_g3_0
T_11_15_input_2_3
T_11_15_wire_logic_cluster/lc_3/in_2

T_10_18_wire_logic_cluster/lc_2/out
T_10_15_sp4_v_t_44
T_7_19_sp4_h_l_9
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_3/in_3

T_10_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_36
T_10_21_sp4_v_t_44
T_11_21_sp4_h_l_2
T_12_21_lc_trk_g2_2
T_12_21_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.init_pulses_RNI9QBU2Z0Z_13
T_20_8_wire_logic_cluster/lc_4/out
T_21_9_lc_trk_g3_4
T_21_9_input_2_5
T_21_9_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9S511_0Z0Z_5
T_3_11_wire_logic_cluster/lc_1/out
T_3_11_lc_trk_g3_1
T_3_11_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.N_1881_i_cascade_
T_20_17_wire_logic_cluster/lc_4/ltout
T_20_17_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.m138_0_1
T_14_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g1_4
T_14_24_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.N_513_0
T_18_12_wire_logic_cluster/lc_6/out
T_19_9_sp4_v_t_37
T_20_13_sp4_h_l_0
T_24_13_sp4_h_l_3
T_23_13_sp4_v_t_38
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_2/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_21_16_sp4_v_t_43
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_3/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_20_8_sp4_v_t_42
T_20_11_lc_trk_g0_2
T_20_11_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_24_8_sp4_v_t_42
T_24_11_lc_trk_g0_2
T_24_11_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_24_8_sp4_v_t_42
T_24_11_lc_trk_g0_2
T_24_11_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_24_8_sp4_v_t_42
T_24_11_lc_trk_g0_2
T_24_11_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_24_8_sp4_v_t_42
T_24_11_lc_trk_g0_2
T_24_11_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_24_8_sp4_v_t_42
T_24_11_lc_trk_g0_2
T_24_11_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_24_8_sp4_v_t_42
T_24_11_lc_trk_g0_2
T_24_11_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_24_12_sp4_v_t_42
T_24_13_lc_trk_g2_2
T_24_13_wire_logic_cluster/lc_1/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_8_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_8_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_8_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_8_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_8_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_8_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_8_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_8_sp4_v_t_38
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_12_sp4_v_t_39
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_12_sp4_v_t_39
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_12_sp4_v_t_39
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_12_sp4_v_t_39
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_22_12_sp4_h_l_9
T_25_12_sp4_v_t_39
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_24_12_sp4_v_t_42
T_24_15_lc_trk_g0_2
T_24_15_wire_logic_cluster/lc_7/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_24_12_sp4_v_t_42
T_24_15_lc_trk_g0_2
T_24_15_wire_logic_cluster/lc_7/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_22_16_sp4_h_l_6
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_22_16_sp4_h_l_6
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_22_16_sp4_h_l_6
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_22_16_sp4_h_l_6
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_22_16_sp4_h_l_6
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_22_16_sp4_h_l_6
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_22_16_sp4_h_l_6
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_22_16_sp4_h_l_6
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/cen

T_18_12_wire_logic_cluster/lc_6/out
T_19_9_sp4_v_t_37
T_20_13_sp4_h_l_0
T_24_13_sp4_h_l_3
T_23_13_lc_trk_g1_3
T_23_13_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_19_9_sp4_v_t_37
T_20_13_sp4_h_l_0
T_24_13_sp4_h_l_3
T_23_13_lc_trk_g1_3
T_23_13_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_25_12_sp4_h_l_3
T_24_12_lc_trk_g1_3
T_24_12_wire_logic_cluster/lc_2/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_20_8_sp4_v_t_47
T_20_12_lc_trk_g0_2
T_20_12_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_18_12_sp4_h_l_1
T_21_12_sp4_v_t_43
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_0/cen

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_sp4_h_l_4
T_21_12_sp4_h_l_7
T_21_12_lc_trk_g0_2
T_21_12_wire_logic_cluster/lc_3/cen

End 

Net : pid_side.error_d_reg_prev_esr_RNIQ8P41Z0Z_0
T_18_16_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_8
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_i_regZ0Z_19
T_11_23_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_38
T_8_20_sp4_h_l_3
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.N_51_1_cascade_
T_11_24_wire_logic_cluster/lc_2/ltout
T_11_24_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.un1_pid_prereg_0
T_15_15_wire_logic_cluster/lc_0/out
T_15_15_sp4_h_l_5
T_18_11_sp4_v_t_46
T_17_13_lc_trk_g2_3
T_17_13_input_2_1
T_17_13_wire_logic_cluster/lc_1/in_2

T_15_15_wire_logic_cluster/lc_0/out
T_15_15_sp4_h_l_5
T_18_11_sp4_v_t_46
T_18_15_sp4_v_t_46
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.error_d_reg_prevZ0Z_10
T_13_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g2_0
T_12_16_wire_logic_cluster/lc_7/in_1

T_13_16_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_1/in_1

T_13_16_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_input_2_6
T_13_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.un2_pid_prereg_cry_20_c_RNIGLBB_cascade_
T_2_14_wire_logic_cluster/lc_5/ltout
T_2_14_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI06021Z0Z_20
T_2_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_44
T_3_13_sp4_h_l_2
T_4_13_lc_trk_g3_2
T_4_13_input_2_7
T_4_13_wire_logic_cluster/lc_7/in_2

T_2_14_wire_logic_cluster/lc_6/out
T_2_14_sp4_h_l_1
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_14_cascade_
T_15_9_wire_logic_cluster/lc_2/ltout
T_15_9_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.pid_preregZ0Z_20
T_17_15_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_39
T_14_13_sp4_h_l_2
T_14_13_lc_trk_g0_7
T_14_13_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.pid_preregZ0Z_4
T_17_13_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_3/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g3_5
T_16_12_input_2_2
T_16_12_wire_logic_cluster/lc_2/in_2

T_17_13_wire_logic_cluster/lc_5/out
T_16_13_sp4_h_l_2
T_15_13_lc_trk_g1_2
T_15_13_wire_logic_cluster/lc_4/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_16_13_sp4_h_l_2
T_15_9_sp4_v_t_39
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.un1_pid_prereg_0_cry_9
T_4_12_wire_logic_cluster/lc_2/cout
T_4_12_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_0
T_16_7_wire_logic_cluster/lc_7/out
T_16_5_sp4_v_t_43
T_16_9_sp4_v_t_43
T_17_13_sp4_h_l_6
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_7/in_0

T_16_7_wire_logic_cluster/lc_7/out
T_14_7_sp12_h_l_1
T_20_7_lc_trk_g1_6
T_20_7_wire_logic_cluster/lc_2/in_1

T_16_7_wire_logic_cluster/lc_7/out
T_14_7_sp12_h_l_1
T_20_7_lc_trk_g0_6
T_20_7_input_2_4
T_20_7_wire_logic_cluster/lc_4/in_2

T_16_7_wire_logic_cluster/lc_7/out
T_17_6_sp4_v_t_47
T_14_10_sp4_h_l_3
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_p_regZ0Z_3
T_4_20_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_47
T_4_17_lc_trk_g3_7
T_4_17_wire_logic_cluster/lc_3/in_1

T_4_20_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_47
T_4_17_lc_trk_g3_7
T_4_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.N_49_0_cascade_
T_13_23_wire_logic_cluster/lc_2/ltout
T_13_23_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIVNLO_0Z0Z_21
T_17_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g0_5
T_16_18_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g0_5
T_16_18_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_d_regZ0Z_4
T_1_6_wire_logic_cluster/lc_5/out
T_1_0_span12_vert_21
T_2_11_sp12_h_l_1
T_3_11_lc_trk_g0_5
T_3_11_wire_logic_cluster/lc_3/in_0

T_1_6_wire_logic_cluster/lc_5/out
T_1_0_span12_vert_21
T_2_11_sp12_h_l_1
T_3_11_lc_trk_g0_5
T_3_11_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_5/out
T_1_0_span12_vert_21
T_2_11_sp12_h_l_1
T_3_11_lc_trk_g0_5
T_3_11_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.un1_pid_prereg_0
T_10_18_wire_logic_cluster/lc_0/out
T_11_15_sp4_v_t_41
T_12_15_sp4_h_l_9
T_11_15_lc_trk_g0_1
T_11_15_input_2_1
T_11_15_wire_logic_cluster/lc_1/in_2

T_10_18_wire_logic_cluster/lc_0/out
T_10_18_sp4_h_l_5
T_14_18_sp4_h_l_5
T_13_18_sp4_v_t_46
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.un11lto30_i_a2_6_and
T_14_13_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g2_0
T_15_12_wire_logic_cluster/lc_7/in_1

T_14_13_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_7/in_0

T_14_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.pid_preregZ0Z_28
T_17_16_wire_logic_cluster/lc_5/out
T_16_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIB1JOZ0Z_16
T_22_14_wire_logic_cluster/lc_7/out
T_21_14_sp4_h_l_6
T_17_14_sp4_h_l_6
T_16_14_lc_trk_g1_6
T_16_14_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_12_14_sp12_h_l_1
T_18_14_lc_trk_g0_6
T_18_14_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_9
T_20_8_wire_logic_cluster/lc_2/out
T_21_9_lc_trk_g2_2
T_21_9_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_i_regZ0Z_19
T_15_20_wire_logic_cluster/lc_6/out
T_15_14_sp12_v_t_23
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIMRLTZ0Z_0
T_13_21_wire_logic_cluster/lc_2/out
T_13_21_sp4_h_l_9
T_12_17_sp4_v_t_44
T_12_13_sp4_v_t_44
T_11_15_lc_trk_g2_1
T_11_15_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.un1_pid_prereg_9_0_cascade_
T_13_21_wire_logic_cluster/lc_1/ltout
T_13_21_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.alt_command_i_0
T_3_17_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g2_4
T_3_17_input_2_4
T_3_17_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_i_regZ0Z_21
T_17_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_11
T_16_19_sp4_v_t_46
T_16_15_sp4_v_t_39
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_regZ0Z_9
T_1_9_wire_logic_cluster/lc_7/out
T_0_9_sp4_h_l_22
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g0_3
T_2_13_input_2_1
T_2_13_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_d_regZ0Z_21
T_24_22_wire_logic_cluster/lc_4/out
T_17_22_sp12_h_l_0
T_16_22_sp4_h_l_1
T_12_22_sp4_h_l_4
T_11_18_sp4_v_t_41
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_3/in_3

T_24_22_wire_logic_cluster/lc_4/out
T_17_22_sp12_h_l_0
T_16_22_sp4_h_l_1
T_12_22_sp4_h_l_4
T_11_18_sp4_v_t_41
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_6/in_0

T_24_22_wire_logic_cluster/lc_4/out
T_17_22_sp12_h_l_0
T_16_10_sp12_v_t_23
T_16_12_sp4_v_t_43
T_13_16_sp4_h_l_11
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_d_regZ0Z_22
T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_9_21_sp4_h_l_5
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_7/in_1

T_24_22_wire_logic_cluster/lc_5/out
T_16_22_sp12_h_l_1
T_4_22_sp12_h_l_1
T_10_22_sp4_h_l_6
T_9_18_sp4_v_t_46
T_9_20_lc_trk_g2_3
T_9_20_wire_logic_cluster/lc_3/in_0

T_24_22_wire_logic_cluster/lc_5/out
T_16_22_sp12_h_l_1
T_4_22_sp12_h_l_1
T_10_22_sp4_h_l_6
T_9_18_sp4_v_t_46
T_9_20_lc_trk_g2_3
T_9_20_wire_logic_cluster/lc_6/in_1

T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_9_21_sp4_h_l_5
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_0/in_1

T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_9_21_sp4_h_l_5
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_5/in_0

T_24_22_wire_logic_cluster/lc_5/out
T_16_22_sp12_h_l_1
T_4_22_sp12_h_l_1
T_10_22_sp4_h_l_6
T_9_18_sp4_v_t_46
T_9_20_lc_trk_g2_3
T_9_20_wire_logic_cluster/lc_1/in_0

T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_0
T_12_17_sp4_v_t_37
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_1/in_0

T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_9_21_sp4_h_l_5
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_1/in_0

T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_12_17_sp4_v_t_47
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_1/in_0

T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_12_17_sp4_v_t_47
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_0/in_1

T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_12_17_sp4_v_t_47
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_0/in_0

T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_9_21_sp4_h_l_5
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_3/in_0

T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_12_17_sp4_v_t_47
T_12_19_lc_trk_g3_2
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_24_22_wire_logic_cluster/lc_5/out
T_24_21_sp4_v_t_42
T_21_21_sp4_h_l_1
T_17_21_sp4_h_l_9
T_13_21_sp4_h_l_5
T_12_17_sp4_v_t_47
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_7/in_0

End 

Net : pid_front.un1_pid_prereg_370_1
T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_6_20_sp4_h_l_11
T_10_20_sp4_h_l_2
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_6_20_sp4_h_l_11
T_10_20_sp4_h_l_2
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_10
T_13_5_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g0_3
T_13_5_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.counterZ0Z_2
T_14_2_wire_logic_cluster/lc_2/out
T_15_3_lc_trk_g3_2
T_15_3_wire_logic_cluster/lc_2/in_3

T_14_2_wire_logic_cluster/lc_2/out
T_15_3_lc_trk_g2_2
T_15_3_wire_logic_cluster/lc_0/in_0

T_14_2_wire_logic_cluster/lc_2/out
T_15_3_lc_trk_g2_2
T_15_3_wire_logic_cluster/lc_1/in_1

T_14_2_wire_logic_cluster/lc_2/out
T_14_2_lc_trk_g1_2
T_14_2_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_9
T_20_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_7
T_17_9_lc_trk_g0_7
T_17_9_input_2_1
T_17_9_wire_logic_cluster/lc_1/in_2

T_20_9_wire_logic_cluster/lc_5/out
T_12_9_sp12_h_l_1
T_15_9_lc_trk_g0_1
T_15_9_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.pid_preregZ0Z_30
T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_14_13_lc_trk_g0_0
T_14_13_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_4/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_15_13_lc_trk_g0_5
T_15_13_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_15_13_lc_trk_g0_5
T_15_13_input_2_1
T_15_13_wire_logic_cluster/lc_1/in_2

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_14_9_sp4_v_t_36
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_14_9_sp4_v_t_36
T_14_12_lc_trk_g1_4
T_14_12_input_2_5
T_14_12_wire_logic_cluster/lc_5/in_2

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_14_9_sp4_v_t_36
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_18_9_sp4_v_t_40
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_18_9_sp4_v_t_40
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_18_9_sp4_v_t_40
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_14_13_lc_trk_g0_0
T_14_13_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_18_9_sp4_v_t_40
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_3/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_43
T_17_10_sp4_v_t_44
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_7/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_18_9_sp4_v_t_40
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_1/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_14_13_lc_trk_g0_0
T_14_13_wire_logic_cluster/lc_3/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_14_13_lc_trk_g0_0
T_14_13_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_14_13_lc_trk_g0_0
T_14_13_wire_logic_cluster/lc_7/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_15_13_sp4_h_l_8
T_14_13_lc_trk_g0_0
T_14_13_input_2_6
T_14_13_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_p_regZ0Z_8
T_3_23_wire_logic_cluster/lc_5/out
T_3_19_sp4_v_t_47
T_3_15_sp4_v_t_47
T_4_15_sp4_h_l_3
T_3_15_lc_trk_g0_3
T_3_15_wire_logic_cluster/lc_4/in_1

T_3_23_wire_logic_cluster/lc_5/out
T_3_19_sp4_v_t_47
T_3_15_sp4_v_t_36
T_3_16_lc_trk_g2_4
T_3_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_5
T_2_8_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_43
T_2_10_sp4_v_t_43
T_1_13_lc_trk_g3_3
T_1_13_wire_logic_cluster/lc_1/in_1

T_2_8_wire_logic_cluster/lc_7/out
T_0_8_sp4_h_l_11
T_3_8_sp4_v_t_41
T_3_11_lc_trk_g1_1
T_3_11_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_12
T_18_9_wire_logic_cluster/lc_5/out
T_18_9_sp12_h_l_1
T_21_9_lc_trk_g0_1
T_21_9_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.O_4_5
T_0_10_wire_mult/mult/O_5
T_1_11_lc_trk_g2_5
T_1_11_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIKAJO_0Z0Z_19
T_23_14_wire_logic_cluster/lc_6/out
T_23_14_sp4_h_l_1
T_19_14_sp4_h_l_9
T_18_14_sp4_v_t_38
T_18_16_lc_trk_g2_3
T_18_16_wire_logic_cluster/lc_3/in_0

T_23_14_wire_logic_cluster/lc_6/out
T_23_14_sp4_h_l_1
T_19_14_sp4_h_l_9
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_0
T_16_7_wire_logic_cluster/lc_3/out
T_16_7_lc_trk_g0_3
T_16_7_wire_logic_cluster/lc_5/in_0

T_16_7_wire_logic_cluster/lc_3/out
T_15_6_lc_trk_g2_3
T_15_6_wire_logic_cluster/lc_6/in_3

T_16_7_wire_logic_cluster/lc_3/out
T_16_7_lc_trk_g0_3
T_16_7_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_12
T_17_14_wire_logic_cluster/lc_5/cout
T_17_14_wire_logic_cluster/lc_6/in_3

Net : pid_front.un1_pid_prereg_0_cry_12
T_11_16_wire_logic_cluster/lc_5/cout
T_11_16_wire_logic_cluster/lc_6/in_3

Net : drone_H_disp_side_15
T_17_19_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g2_5
T_18_20_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.pid_preregZ0Z_29
T_17_16_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_36
T_14_13_sp4_h_l_7
T_14_13_lc_trk_g1_2
T_14_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.un1_pid_prereg_9_0_cascade_
T_18_16_wire_logic_cluster/lc_1/ltout
T_18_16_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIM6H42Z0Z_0
T_18_16_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_41
T_17_13_lc_trk_g3_1
T_17_13_input_2_2
T_17_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_reg_prevZ0Z_5
T_21_14_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g3_5
T_20_14_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_d_regZ0Z_5
T_21_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g2_1
T_20_13_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g2_1
T_20_13_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g2_1
T_20_13_wire_logic_cluster/lc_3/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g0_1
T_20_14_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g1_1
T_21_14_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_7
T_20_7_wire_logic_cluster/lc_5/out
T_21_8_lc_trk_g3_5
T_21_8_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_regZ0Z_5
T_1_7_wire_logic_cluster/lc_2/out
T_1_5_sp12_v_t_23
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_1/in_3

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_sp4_h_l_9
T_4_7_sp4_v_t_44
T_3_11_lc_trk_g2_1
T_3_11_wire_logic_cluster/lc_1/in_0

T_1_7_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g2_2
T_2_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_i_regZ0Z_22
T_14_26_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_39
T_12_23_sp4_h_l_8
T_11_19_sp4_v_t_45
T_10_20_lc_trk_g3_5
T_10_20_input_2_6
T_10_20_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_8
T_4_12_wire_logic_cluster/lc_1/cout
T_4_12_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.throttleZ0Z_0
T_16_7_wire_logic_cluster/lc_4/out
T_16_7_lc_trk_g3_4
T_16_7_input_2_5
T_16_7_wire_logic_cluster/lc_5/in_2

T_16_7_wire_logic_cluster/lc_4/out
T_15_6_lc_trk_g3_4
T_15_6_wire_logic_cluster/lc_6/in_1

T_16_7_wire_logic_cluster/lc_4/out
T_16_7_lc_trk_g3_4
T_16_7_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_14
T_20_10_wire_logic_cluster/lc_1/out
T_19_10_sp4_h_l_10
T_15_10_sp4_h_l_6
T_18_6_sp4_v_t_37
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_6/in_1

T_20_10_wire_logic_cluster/lc_1/out
T_20_10_sp4_h_l_7
T_16_10_sp4_h_l_7
T_15_6_sp4_v_t_37
T_15_9_lc_trk_g1_5
T_15_9_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.N_134_0
T_12_6_wire_logic_cluster/lc_4/out
T_12_5_lc_trk_g1_4
T_12_5_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_i_regZ0Z_20
T_14_24_wire_logic_cluster/lc_1/out
T_14_20_sp4_v_t_39
T_11_20_sp4_h_l_8
T_10_20_lc_trk_g0_0
T_10_20_input_2_4
T_10_20_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_1869_i_cascade_
T_20_14_wire_logic_cluster/lc_0/ltout
T_20_14_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_i_acummZ0Z_8
T_2_10_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_40
T_2_13_lc_trk_g0_5
T_2_13_wire_logic_cluster/lc_0/in_1

T_2_10_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_40
T_2_10_lc_trk_g2_0
T_2_10_input_2_4
T_2_10_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_p_reg_esr_RNIIFTC1Z0Z_6
T_20_14_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_5
T_21_8_wire_logic_cluster/lc_5/cout
T_21_8_wire_logic_cluster/lc_6/in_3

Net : pid_alt.pid_preregZ0Z_19
T_4_13_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g1_4
T_5_13_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_2_6
T_5_13_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g2_1
T_5_13_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.un1_reset_1_cascade_
T_4_10_wire_logic_cluster/lc_6/ltout
T_4_10_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.N_48
T_5_12_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_38
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.N_216
T_5_13_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_7/in_1

T_5_13_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_37
T_3_10_sp4_h_l_0
T_4_10_lc_trk_g2_0
T_4_10_wire_logic_cluster/lc_7/in_3

T_5_13_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_37
T_3_10_sp4_h_l_0
T_5_10_lc_trk_g3_5
T_5_10_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_37
T_5_11_lc_trk_g2_5
T_5_11_wire_logic_cluster/lc_3/in_0

T_5_13_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_37
T_5_11_lc_trk_g2_5
T_5_11_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g2_6
T_5_13_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_37
T_5_11_lc_trk_g2_5
T_5_11_wire_logic_cluster/lc_6/in_3

T_5_13_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_37
T_5_11_lc_trk_g2_5
T_5_11_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g2_6
T_5_13_wire_logic_cluster/lc_2/in_0

T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g2_6
T_5_13_wire_logic_cluster/lc_4/in_0

T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g2_6
T_5_13_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.N_76_i_1
T_5_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_46
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_1/cen

T_5_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_46
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_1/cen

T_5_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_46
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_1/cen

T_5_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_46
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_1/cen

T_5_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_46
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_0/cen

T_5_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_46
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_0/cen

T_5_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_46
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_0/cen

T_5_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_46
T_5_13_lc_trk_g1_3
T_5_13_wire_logic_cluster/lc_0/cen

End 

Net : pid_alt.un1_reset_0_i
T_4_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g1_7
T_5_10_wire_logic_cluster/lc_7/in_3

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_sp4_v_t_36
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_sp4_v_t_36
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_sp4_v_t_36
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_sp4_v_t_36
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_sp4_v_t_36
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_sp4_v_t_36
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_sp4_v_t_36
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_sp4_v_t_36
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_11
T_5_6_sp4_v_t_40
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_47
T_6_13_sp4_h_l_4
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_5/s_r

End 

Net : pid_front.error_i_acumm_preregZ0Z_0
T_9_22_wire_logic_cluster/lc_0/out
T_9_19_sp4_v_t_40
T_8_20_lc_trk_g3_0
T_8_20_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_9_10_sp12_v_t_23
T_9_18_lc_trk_g2_0
T_9_18_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_14
T_14_3_wire_logic_cluster/lc_6/cout
T_14_3_wire_logic_cluster/lc_7/in_3

Net : pid_front.un10lt9_1
T_8_20_wire_logic_cluster/lc_0/out
T_8_20_lc_trk_g2_0
T_8_20_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un10lt9_cascade_
T_8_20_wire_logic_cluster/lc_3/ltout
T_8_20_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un10lt11_0
T_8_20_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_41
T_9_23_lc_trk_g1_4
T_9_23_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_acumm_2_sqmuxa
T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_13_15_sp4_v_t_39
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_2/in_1

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_6/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_4/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_2/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_6/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_0/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_4/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_7/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_5/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_7/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_5/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.error_i_acumm_prereg_esr_RNI0I2H5Z0Z_12
T_9_23_wire_logic_cluster/lc_4/out
T_9_15_sp12_v_t_23
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_d_reg_prev_esr_RNIE4JOZ0Z_17
T_22_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_1/in_1

T_22_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_40
T_19_14_sp4_h_l_5
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_d_reg_prevZ0Z_14
T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_6/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_regZ0Z_8
T_1_11_wire_logic_cluster/lc_0/out
T_2_9_sp4_v_t_44
T_2_13_lc_trk_g1_1
T_2_13_input_2_0
T_2_13_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_7
T_14_5_wire_logic_cluster/lc_2/out
T_14_5_lc_trk_g0_2
T_14_5_input_2_0
T_14_5_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.pid_preregZ0Z_21
T_4_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g0_6
T_5_13_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.pid_preregZ0Z_22
T_4_13_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g0_7
T_5_13_input_2_1
T_5_13_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_p_reg_esr_RNIO4E8Z0Z_2_cascade_
T_12_14_wire_logic_cluster/lc_1/ltout
T_12_14_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_11
T_18_9_wire_logic_cluster/lc_2/out
T_19_9_sp4_h_l_4
T_21_9_lc_trk_g3_1
T_21_9_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.state_RNIFCSD1Z0Z_0
T_5_11_wire_logic_cluster/lc_7/out
T_5_6_sp12_v_t_22
T_5_0_span12_vert_10
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_p_regZ0Z_18
T_24_11_wire_logic_cluster/lc_4/out
T_24_10_sp4_v_t_40
T_21_14_sp4_h_l_5
T_23_14_lc_trk_g3_0
T_23_14_wire_logic_cluster/lc_3/in_0

T_24_11_wire_logic_cluster/lc_4/out
T_24_10_sp4_v_t_40
T_21_14_sp4_h_l_5
T_23_14_lc_trk_g3_0
T_23_14_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIH7JO_0Z0Z_18
T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_1/in_0

T_23_14_wire_logic_cluster/lc_3/out
T_17_14_sp12_h_l_1
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_3
T_16_13_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g1_4
T_16_13_wire_logic_cluster/lc_6/in_1

T_16_13_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g1_4
T_16_13_input_2_1
T_16_13_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_i_regZ0Z_23
T_15_23_wire_logic_cluster/lc_6/out
T_15_17_sp12_v_t_23
T_16_17_sp12_h_l_0
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5611Z0Z_8
T_3_16_wire_logic_cluster/lc_3/out
T_3_16_lc_trk_g1_3
T_3_16_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_i_acummZ0Z_10
T_2_10_wire_logic_cluster/lc_0/out
T_2_6_sp12_v_t_23
T_2_13_lc_trk_g2_3
T_2_13_wire_logic_cluster/lc_2/in_1

T_2_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g0_0
T_2_10_input_2_0
T_2_10_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_d_regZ0Z_22
T_24_14_wire_logic_cluster/lc_5/out
T_24_7_sp12_v_t_22
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_5/in_1

T_24_14_wire_logic_cluster/lc_5/out
T_24_12_sp4_v_t_39
T_21_16_sp4_h_l_2
T_17_16_sp4_h_l_10
T_16_16_sp4_v_t_41
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_1/in_0

T_24_14_wire_logic_cluster/lc_5/out
T_24_12_sp4_v_t_39
T_21_16_sp4_h_l_2
T_17_16_sp4_h_l_10
T_16_16_sp4_v_t_41
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_5/in_0

T_24_14_wire_logic_cluster/lc_5/out
T_24_12_sp4_v_t_39
T_21_16_sp4_h_l_2
T_17_16_sp4_h_l_10
T_16_16_sp4_v_t_41
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_2/in_1

T_24_14_wire_logic_cluster/lc_5/out
T_24_7_sp12_v_t_22
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_3/in_1

T_24_14_wire_logic_cluster/lc_5/out
T_24_7_sp12_v_t_22
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g1_1
T_16_19_input_2_2
T_16_19_wire_logic_cluster/lc_2/in_2

T_24_14_wire_logic_cluster/lc_5/out
T_24_7_sp12_v_t_22
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g1_1
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_24_14_wire_logic_cluster/lc_5/out
T_24_12_sp4_v_t_39
T_21_16_sp4_h_l_2
T_17_16_sp4_h_l_10
T_16_16_sp4_v_t_41
T_16_18_lc_trk_g3_4
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

T_24_14_wire_logic_cluster/lc_5/out
T_24_7_sp12_v_t_22
T_13_19_sp12_h_l_1
T_16_19_lc_trk_g1_1
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

T_24_14_wire_logic_cluster/lc_5/out
T_24_12_sp4_v_t_39
T_21_16_sp4_h_l_2
T_17_16_sp4_h_l_10
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_3/in_0

T_24_14_wire_logic_cluster/lc_5/out
T_24_12_sp4_v_t_39
T_21_16_sp4_h_l_2
T_17_16_sp4_h_l_10
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_0/in_1

T_24_14_wire_logic_cluster/lc_5/out
T_24_13_sp4_v_t_42
T_21_17_sp4_h_l_0
T_17_17_sp4_h_l_3
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_2/in_0

T_24_14_wire_logic_cluster/lc_5/out
T_24_13_sp4_v_t_42
T_21_17_sp4_h_l_0
T_17_17_sp4_h_l_3
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_0/in_0

T_24_14_wire_logic_cluster/lc_5/out
T_24_13_sp4_v_t_42
T_21_17_sp4_h_l_0
T_17_17_sp4_h_l_3
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_d_reg_prev_esr_RNIH7JOZ0Z_18
T_23_14_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_39
T_20_16_sp4_h_l_2
T_16_16_sp4_h_l_10
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_3/in_1

T_23_14_wire_logic_cluster/lc_5/out
T_15_14_sp12_h_l_1
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_d_regZ0Z_16
T_24_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_3
T_22_14_lc_trk_g0_6
T_22_14_wire_logic_cluster/lc_5/in_3

T_24_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_3
T_22_14_lc_trk_g0_6
T_22_14_wire_logic_cluster/lc_7/in_3

T_24_14_wire_logic_cluster/lc_3/out
T_22_14_sp4_h_l_3
T_22_14_lc_trk_g0_6
T_22_14_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.g2_cascade_
T_17_23_wire_logic_cluster/lc_6/ltout
T_17_23_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_6
T_13_7_wire_logic_cluster/lc_5/out
T_13_7_lc_trk_g1_5
T_13_7_wire_logic_cluster/lc_2/in_0

T_13_7_wire_logic_cluster/lc_5/out
T_13_7_lc_trk_g1_5
T_13_7_wire_logic_cluster/lc_4/in_0

T_13_7_wire_logic_cluster/lc_5/out
T_13_7_lc_trk_g1_5
T_13_7_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.N_1668_i_cascade_
T_8_16_wire_logic_cluster/lc_6/ltout
T_8_16_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.N_117_0
T_17_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g1_7
T_17_23_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.error_p_reg_esr_RNINKTC1Z0Z_7_cascade_
T_20_14_wire_logic_cluster/lc_6/ltout
T_20_14_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_d_reg_prev_esr_RNIAHDKZ0Z_0
T_13_21_wire_logic_cluster/lc_4/out
T_13_19_sp4_v_t_37
T_13_15_sp4_v_t_45
T_10_15_sp4_h_l_2
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_p_reg_esr_RNIBG6F_0Z0Z_7_cascade_
T_8_16_wire_logic_cluster/lc_4/ltout
T_8_16_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIL8611_0Z0Z_9
T_4_16_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_4/in_1

T_4_16_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_regZ0Z_9
T_1_7_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_43
T_2_9_sp4_h_l_0
T_5_9_sp4_v_t_40
T_5_13_sp4_v_t_40
T_4_16_lc_trk_g3_0
T_4_16_wire_logic_cluster/lc_0/in_3

T_1_7_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_43
T_2_9_sp4_h_l_0
T_5_9_sp4_v_t_40
T_5_13_sp4_v_t_40
T_4_16_lc_trk_g3_0
T_4_16_wire_logic_cluster/lc_2/in_3

T_1_7_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_43
T_2_9_sp4_h_l_0
T_5_9_sp4_v_t_40
T_5_13_sp4_v_t_40
T_4_16_lc_trk_g3_0
T_4_16_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.un2_pid_prereg_cry_4
T_2_12_wire_logic_cluster/lc_4/cout
T_2_12_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_0_6
T_18_7_wire_logic_cluster/lc_5/out
T_17_8_lc_trk_g1_5
T_17_8_input_2_6
T_17_8_wire_logic_cluster/lc_6/in_2

T_18_7_wire_logic_cluster/lc_5/out
T_10_7_sp12_h_l_1
T_13_7_lc_trk_g0_1
T_13_7_wire_logic_cluster/lc_1/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_11
T_17_14_wire_logic_cluster/lc_4/cout
T_17_14_wire_logic_cluster/lc_5/in_3

Net : pid_front.error_p_reg_esr_RNI6B6F_0Z0Z_6_cascade_
T_7_18_wire_logic_cluster/lc_2/ltout
T_7_18_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_5
T_21_8_wire_logic_cluster/lc_5/out
T_19_8_sp4_h_l_7
T_18_4_sp4_v_t_42
T_18_7_lc_trk_g1_2
T_18_7_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.un2_pid_prereg_cry_3
T_2_12_wire_logic_cluster/lc_3/cout
T_2_12_wire_logic_cluster/lc_4/in_3

Net : pid_alt.un2_pid_prereg_cry_3_c_RNIN46R
T_2_12_wire_logic_cluster/lc_4/out
T_3_11_lc_trk_g2_4
T_3_11_wire_logic_cluster/lc_5/in_3

T_2_12_wire_logic_cluster/lc_4/out
T_3_11_lc_trk_g2_4
T_3_11_wire_logic_cluster/lc_7/in_1

T_2_12_wire_logic_cluster/lc_4/out
T_3_8_sp4_v_t_44
T_3_9_lc_trk_g2_4
T_3_9_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_104_cascade_
T_14_23_wire_logic_cluster/lc_4/ltout
T_14_23_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_p_reg_esr_RNISPTC1Z0Z_8_cascade_
T_20_17_wire_logic_cluster/lc_0/ltout
T_20_17_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_i_reg_9_1_15_cascade_
T_14_23_wire_logic_cluster/lc_5/ltout
T_14_23_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_4
T_21_8_wire_logic_cluster/lc_4/cout
T_21_8_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.elevatorZ0Z_6
T_13_7_wire_logic_cluster/lc_6/out
T_13_7_lc_trk_g2_6
T_13_7_input_2_2
T_13_7_wire_logic_cluster/lc_2/in_2

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_lc_trk_g2_6
T_13_7_wire_logic_cluster/lc_3/in_3

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_lc_trk_g2_6
T_13_7_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_i_regZ0Z_22
T_18_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_1
T_17_17_sp4_v_t_36
T_14_17_sp4_h_l_1
T_15_17_lc_trk_g3_1
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.O_0_2
T_25_15_wire_mult/lc_2/out
T_24_16_lc_trk_g0_2
T_24_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_p_reg_esr_RNINKTC1_0Z0Z_7_cascade_
T_20_14_wire_logic_cluster/lc_3/ltout
T_20_14_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.g2_cascade_
T_12_22_wire_logic_cluster/lc_1/ltout
T_12_22_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_7
T_4_12_wire_logic_cluster/lc_0/cout
T_4_12_wire_logic_cluster/lc_1/in_3

Net : pid_front.N_117_0
T_12_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_37
T_10_25_sp4_h_l_0
T_12_25_lc_trk_g2_5
T_12_25_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.counterZ0Z_16
T_14_4_wire_logic_cluster/lc_0/out
T_15_4_sp4_h_l_0
T_17_4_lc_trk_g3_5
T_17_4_wire_logic_cluster/lc_0/in_0

T_14_4_wire_logic_cluster/lc_0/out
T_13_3_lc_trk_g3_0
T_13_3_input_2_3
T_13_3_wire_logic_cluster/lc_3/in_2

T_14_4_wire_logic_cluster/lc_0/out
T_14_4_lc_trk_g3_0
T_14_4_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.m2_0_03_3_i_0_cascade_
T_15_21_wire_logic_cluster/lc_3/ltout
T_15_21_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.counter24_0_I_51_c_RNOZ0
T_17_4_wire_logic_cluster/lc_0/out
T_17_1_sp4_v_t_40
T_14_5_sp4_h_l_10
T_15_5_lc_trk_g3_2
T_15_5_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_reg_prevZ0Z_17
T_23_14_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g0_1
T_22_15_wire_logic_cluster/lc_0/in_1

T_23_14_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g2_1
T_22_13_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_1
T_13_10_wire_logic_cluster/lc_5/out
T_13_6_sp4_v_t_47
T_14_6_sp4_h_l_3
T_16_6_lc_trk_g2_6
T_16_6_wire_logic_cluster/lc_2/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_13_9_sp4_v_t_42
T_14_9_sp4_h_l_0
T_15_9_lc_trk_g2_0
T_15_9_wire_logic_cluster/lc_7/in_1

T_13_10_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g1_5
T_13_10_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_i_acummZ0Z_11
T_2_10_wire_logic_cluster/lc_1/out
T_2_6_sp4_v_t_39
T_2_10_sp4_v_t_40
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_3/in_1

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g0_1
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_3
T_4_17_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g0_4
T_4_17_wire_logic_cluster/lc_3/in_3

T_4_17_wire_logic_cluster/lc_4/out
T_4_17_lc_trk_g0_4
T_4_17_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_15
T_18_8_wire_logic_cluster/lc_7/out
T_8_8_sp12_h_l_1
T_19_8_sp12_v_t_22
T_8_20_sp12_h_l_1
T_14_20_lc_trk_g1_6
T_14_20_wire_logic_cluster/lc_3/in_0

T_18_8_wire_logic_cluster/lc_7/out
T_18_8_sp4_h_l_3
T_20_8_lc_trk_g3_6
T_20_8_wire_logic_cluster/lc_0/in_3

T_18_8_wire_logic_cluster/lc_7/out
T_18_8_sp4_h_l_3
T_18_8_lc_trk_g1_6
T_18_8_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_13
T_14_3_wire_logic_cluster/lc_5/cout
T_14_3_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.counterZ0Z_13
T_14_3_wire_logic_cluster/lc_5/out
T_15_2_sp4_v_t_43
T_14_5_lc_trk_g3_3
T_14_5_wire_logic_cluster/lc_4/in_0

T_14_3_wire_logic_cluster/lc_5/out
T_13_2_lc_trk_g3_5
T_13_2_wire_logic_cluster/lc_3/in_3

T_14_3_wire_logic_cluster/lc_5/out
T_14_3_lc_trk_g3_5
T_14_3_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.counter24_0_I_39_c_RNOZ0
T_14_5_wire_logic_cluster/lc_4/out
T_15_4_lc_trk_g2_4
T_15_4_input_2_6
T_15_4_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.alt_command_i_2
T_3_17_wire_logic_cluster/lc_6/out
T_3_17_lc_trk_g2_6
T_3_17_input_2_6
T_3_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.error_d_regZ0Z_19
T_24_15_wire_logic_cluster/lc_2/out
T_24_15_lc_trk_g3_2
T_24_15_wire_logic_cluster/lc_0/in_3

T_24_15_wire_logic_cluster/lc_2/out
T_23_14_lc_trk_g3_2
T_23_14_wire_logic_cluster/lc_6/in_3

T_24_15_wire_logic_cluster/lc_2/out
T_23_14_lc_trk_g3_2
T_23_14_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_i_acummZ0Z_9
T_2_10_wire_logic_cluster/lc_5/out
T_2_9_sp4_v_t_42
T_2_13_lc_trk_g1_7
T_2_13_wire_logic_cluster/lc_1/in_1

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g2_5
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_i_regZ0Z_11
T_1_11_wire_logic_cluster/lc_2/out
T_0_11_sp4_h_l_12
T_2_11_sp4_v_t_36
T_2_13_lc_trk_g2_1
T_2_13_input_2_3
T_2_13_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_17
T_12_20_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g0_6
T_12_20_input_2_0
T_12_20_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.error_p_reg_esr_RNIQ9C61Z0Z_17_cascade_
T_12_20_wire_logic_cluster/lc_0/ltout
T_12_20_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_5
T_15_8_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g3_7
T_15_8_wire_logic_cluster/lc_4/in_0

T_15_8_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g3_7
T_15_8_wire_logic_cluster/lc_6/in_0

T_15_8_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g3_7
T_15_8_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_d_regZ0Z_21
T_24_16_wire_logic_cluster/lc_6/out
T_24_13_sp4_v_t_36
T_21_17_sp4_h_l_6
T_17_17_sp4_h_l_2
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_5/in_3

T_24_16_wire_logic_cluster/lc_6/out
T_24_13_sp4_v_t_36
T_21_17_sp4_h_l_6
T_17_17_sp4_h_l_2
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_7/in_3

T_24_16_wire_logic_cluster/lc_6/out
T_24_13_sp4_v_t_36
T_21_17_sp4_h_l_6
T_17_17_sp4_h_l_2
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_d_reg_prevZ0Z_16
T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_3/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_d_reg_prevZ0Z_19
T_23_14_wire_logic_cluster/lc_7/out
T_24_15_lc_trk_g2_7
T_24_15_wire_logic_cluster/lc_0/in_1

T_23_14_wire_logic_cluster/lc_7/out
T_23_14_lc_trk_g2_7
T_23_14_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_6
T_14_5_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g2_1
T_14_5_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.pid_preregZ0Z_20
T_4_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.N_75
T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g0_4
T_15_13_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_16_12_sp4_h_l_5
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_1/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_16_12_sp4_h_l_5
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_40
T_16_12_sp4_h_l_5
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g3_4
T_14_12_input_2_7
T_14_12_wire_logic_cluster/lc_7/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_5/in_3

End 

Net : pid_side.N_99
T_16_12_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_4/in_0

T_16_12_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_2/in_0

T_16_12_wire_logic_cluster/lc_5/out
T_15_12_sp4_h_l_2
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.source_pid_1_sqmuxa_1_0_a2_1_4_cascade_
T_16_12_wire_logic_cluster/lc_4/ltout
T_16_12_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_7
T_13_8_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g1_5
T_13_8_wire_logic_cluster/lc_2/in_0

T_13_8_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g1_5
T_13_8_wire_logic_cluster/lc_4/in_0

T_13_8_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g1_5
T_13_8_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_1
T_13_15_wire_logic_cluster/lc_1/out
T_13_15_sp4_h_l_7
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_13_15_sp4_h_l_7
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.un10lt9_1
T_14_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_i_acumm16lt9_0
T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp12_v_t_22
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.error_i_acumm_2_sqmuxa
T_14_16_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_42
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_1/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_42
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_42
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_42
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_0/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_42
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_acumm_prereg_esr_RNIBT1C4Z0Z_12
T_14_19_wire_logic_cluster/lc_3/out
T_14_15_sp4_v_t_43
T_14_16_lc_trk_g2_3
T_14_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_i_acumm_2_sqmuxa_1_cascade_
T_14_16_wire_logic_cluster/lc_0/ltout
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_p_reg_esr_RNIFEEQZ0Z_3_cascade_
T_16_13_wire_logic_cluster/lc_1/ltout
T_16_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_10
T_17_14_wire_logic_cluster/lc_3/cout
T_17_14_wire_logic_cluster/lc_4/in_3

Net : pid_front.N_15_1
T_11_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g0_1
T_10_23_wire_logic_cluster/lc_6/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_2
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_3/in_3

T_11_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_2
T_15_18_sp4_v_t_45
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.m14_0_ns_1_cascade_
T_11_22_wire_logic_cluster/lc_0/ltout
T_11_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.O_1_3
T_25_15_wire_mult/lc_3/out
T_24_16_lc_trk_g1_3
T_24_16_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_7
T_13_8_wire_logic_cluster/lc_6/out
T_13_8_lc_trk_g2_6
T_13_8_input_2_2
T_13_8_wire_logic_cluster/lc_2/in_2

T_13_8_wire_logic_cluster/lc_6/out
T_14_5_sp4_v_t_37
T_14_6_lc_trk_g2_5
T_14_6_wire_logic_cluster/lc_0/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_12_8_sp4_h_l_4
T_13_8_lc_trk_g3_4
T_13_8_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_i_acumm16lto3
T_13_15_wire_logic_cluster/lc_3/out
T_13_15_sp4_h_l_11
T_14_15_lc_trk_g3_3
T_14_15_input_2_4
T_14_15_wire_logic_cluster/lc_4/in_2

T_13_15_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g0_3
T_14_15_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_0
T_14_18_wire_logic_cluster/lc_0/out
T_14_14_sp4_v_t_37
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_4/in_1

T_14_18_wire_logic_cluster/lc_0/out
T_14_14_sp4_v_t_37
T_15_14_sp4_h_l_5
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_p_regZ0Z_9
T_1_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_4
T_6_15_sp4_h_l_4
T_10_15_sp4_h_l_7
T_12_15_lc_trk_g3_2
T_12_15_wire_logic_cluster/lc_5/in_0

T_1_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_4
T_6_15_sp4_h_l_4
T_10_15_sp4_h_l_7
T_12_15_lc_trk_g3_2
T_12_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_11
T_11_16_wire_logic_cluster/lc_4/cout
T_11_16_wire_logic_cluster/lc_5/in_3

Net : bfn_4_12_0_
T_4_12_wire_logic_cluster/carry_in_mux/cout
T_4_12_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_d_reg_prev_esr_RNI0J511Z0Z_2_cascade_
T_4_17_wire_logic_cluster/lc_1/ltout
T_4_17_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_d_reg_prev_esr_RNIVNLOZ0Z_21
T_17_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_regZ0Z_12
T_1_10_wire_logic_cluster/lc_0/out
T_2_8_sp4_v_t_44
T_2_12_sp4_v_t_40
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_24
T_14_18_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_5/in_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_1
T_8_20_wire_logic_cluster/lc_7/out
T_8_20_lc_trk_g1_7
T_8_20_wire_logic_cluster/lc_0/in_0

T_8_20_wire_logic_cluster/lc_7/out
T_9_17_sp4_v_t_39
T_9_18_lc_trk_g2_7
T_9_18_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.un10lto27_8_cascade_
T_14_17_wire_logic_cluster/lc_5/ltout
T_14_17_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side.un10lto27_11
T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp12_h_l_0
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_acumm_prereg_esr_RNI5LOD5_0Z0Z_14
T_18_17_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_47
T_15_15_sp4_h_l_10
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_i_acumm_prereg_esr_RNIGIQP9Z0Z_12
T_14_15_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_acumm_preregZ0Z_23
T_14_18_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_5/in_1

T_14_18_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_12
T_14_3_wire_logic_cluster/lc_4/cout
T_14_3_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_fast_RNI2RGAZ0Z_0_cascade_
T_16_6_wire_logic_cluster/lc_1/ltout
T_16_6_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.alt_command_i_3
T_3_17_wire_logic_cluster/lc_7/out
T_3_17_lc_trk_g2_7
T_3_17_input_2_7
T_3_17_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_2
T_7_19_wire_logic_cluster/lc_3/out
T_8_20_lc_trk_g3_3
T_8_20_input_2_0
T_8_20_wire_logic_cluster/lc_0/in_2

T_7_19_wire_logic_cluster/lc_3/out
T_7_19_sp4_h_l_11
T_10_15_sp4_v_t_46
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.error_d_reg_prevZ0Z_15
T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.counterZ0Z_17
T_14_4_wire_logic_cluster/lc_1/out
T_15_4_sp4_h_l_2
T_17_4_lc_trk_g2_7
T_17_4_wire_logic_cluster/lc_0/in_3

T_14_4_wire_logic_cluster/lc_1/out
T_13_3_lc_trk_g3_1
T_13_3_wire_logic_cluster/lc_3/in_1

T_14_4_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g3_1
T_14_4_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_3
T_21_8_wire_logic_cluster/lc_3/cout
T_21_8_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_11_4
T_21_8_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_37
T_18_10_sp4_h_l_5
T_18_10_lc_trk_g0_0
T_18_10_input_2_6
T_18_10_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.m2_2_03_cascade_
T_14_26_wire_logic_cluster/lc_1/ltout
T_14_26_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.m2_0_03_3_i_0_cascade_
T_14_26_wire_logic_cluster/lc_0/ltout
T_14_26_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_i_regZ0Z_10
T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_2_13_lc_trk_g0_2
T_2_13_input_2_2
T_2_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.N_11_0_cascade_
T_10_23_wire_logic_cluster/lc_0/ltout
T_10_23_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_25
T_15_18_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g2_7
T_14_17_input_2_5
T_14_17_wire_logic_cluster/lc_5/in_2

T_15_18_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.counterZ0Z_12
T_14_3_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_40
T_14_5_lc_trk_g1_0
T_14_5_wire_logic_cluster/lc_4/in_3

T_14_3_wire_logic_cluster/lc_4/out
T_13_2_lc_trk_g2_4
T_13_2_wire_logic_cluster/lc_7/in_1

T_14_3_wire_logic_cluster/lc_4/out
T_14_3_lc_trk_g3_4
T_14_3_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_regZ0Z_21
T_10_22_wire_logic_cluster/lc_3/out
T_11_19_sp4_v_t_47
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.g0_11_1_cascade_
T_12_25_wire_logic_cluster/lc_3/ltout
T_12_25_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.N_12_1_0_cascade_
T_12_25_wire_logic_cluster/lc_4/ltout
T_12_25_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.state_RNIVIRQZ0Z_0
T_13_18_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_39
T_11_19_sp4_h_l_7
T_7_19_sp4_h_l_10
T_8_19_lc_trk_g3_2
T_8_19_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_9
T_17_14_wire_logic_cluster/lc_2/cout
T_17_14_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_3_cry_2
T_21_8_wire_logic_cluster/lc_2/cout
T_21_8_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_11_3
T_21_8_wire_logic_cluster/lc_3/out
T_19_8_sp4_h_l_3
T_18_8_sp4_v_t_38
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_i_regZ0Z_23
T_10_22_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_43
T_11_20_sp4_h_l_11
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_d_reg_prevZ0Z_16
T_22_14_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_10
T_11_16_wire_logic_cluster/lc_3/cout
T_11_16_wire_logic_cluster/lc_4/in_3

Net : pid_front.error_d_reg_prev_esr_RNIBTE61Z0Z_21
T_11_21_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g1_6
T_11_20_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g1_6
T_11_20_wire_logic_cluster/lc_7/in_0

End 

Net : pid_side.error_i_acumm_preregZ0Z_22
T_14_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_5/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.error_d_reg_prevZ0Z_7
T_3_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g0_1
T_4_15_wire_logic_cluster/lc_6/in_1

T_3_15_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g2_1
T_3_15_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_11
T_14_3_wire_logic_cluster/lc_3/cout
T_14_3_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIL8611Z0Z_9
T_4_16_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_41
T_3_13_lc_trk_g3_1
T_3_13_wire_logic_cluster/lc_7/in_1

T_4_16_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_41
T_3_13_lc_trk_g3_1
T_3_13_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_17
T_17_5_wire_logic_cluster/lc_0/out
T_17_4_lc_trk_g1_0
T_17_4_wire_logic_cluster/lc_0/in_1

T_17_5_wire_logic_cluster/lc_0/out
T_17_5_lc_trk_g1_0
T_17_5_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_16
T_17_5_wire_logic_cluster/lc_7/out
T_17_4_lc_trk_g1_7
T_17_4_input_2_0
T_17_4_wire_logic_cluster/lc_0/in_2

T_17_5_wire_logic_cluster/lc_7/out
T_17_5_lc_trk_g2_7
T_17_5_input_2_7
T_17_5_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_19
T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_i_acummZ0Z_13
T_4_10_wire_logic_cluster/lc_5/out
T_4_9_sp4_v_t_42
T_1_13_sp4_h_l_7
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front.N_89_0_1_cascade_
T_11_25_wire_logic_cluster/lc_3/ltout
T_11_25_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.g0_7_1_cascade_
T_11_25_wire_logic_cluster/lc_2/ltout
T_11_25_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_d_reg_prevZ0Z_21
T_13_16_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_47
T_14_17_sp4_v_t_47
T_11_21_sp4_h_l_10
T_11_21_lc_trk_g1_7
T_11_21_wire_logic_cluster/lc_3/in_1

T_13_16_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_47
T_14_17_sp4_v_t_47
T_11_21_sp4_h_l_10
T_11_21_lc_trk_g1_7
T_11_21_input_2_6
T_11_21_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_acumm16lto3
T_8_20_wire_logic_cluster/lc_6/out
T_8_20_lc_trk_g3_6
T_8_20_wire_logic_cluster/lc_0/in_3

T_8_20_wire_logic_cluster/lc_6/out
T_8_18_sp4_v_t_41
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_9
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_12
T_18_9_wire_logic_cluster/lc_4/out
T_16_9_sp4_h_l_5
T_17_9_lc_trk_g3_5
T_17_9_input_2_4
T_17_9_wire_logic_cluster/lc_4/in_2

T_18_9_wire_logic_cluster/lc_4/out
T_16_9_sp4_h_l_5
T_12_9_sp4_h_l_8
T_15_9_sp4_v_t_45
T_14_11_lc_trk_g0_3
T_14_11_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.pulses2countZ0Z_13
T_14_5_wire_logic_cluster/lc_3/out
T_14_5_lc_trk_g1_3
T_14_5_input_2_4
T_14_5_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_12
T_13_5_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g1_6
T_14_5_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_10
T_18_8_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g1_3
T_17_9_input_2_2
T_17_9_wire_logic_cluster/lc_2/in_2

T_18_8_wire_logic_cluster/lc_3/out
T_18_5_sp4_v_t_46
T_15_9_sp4_h_l_4
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_8
T_17_14_wire_logic_cluster/lc_1/cout
T_17_14_wire_logic_cluster/lc_2/in_3

Net : pid_side.N_37_1_cascade_
T_18_21_wire_logic_cluster/lc_4/ltout
T_18_21_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.error_i_reg_esr_RNO_0Z0Z_22_cascade_
T_18_21_wire_logic_cluster/lc_5/ltout
T_18_21_wire_logic_cluster/lc_6/in_2

End 

Net : xy_kp_5
T_13_13_wire_logic_cluster/lc_4/out
T_14_13_sp12_h_l_0
T_2_13_sp12_h_l_0
T_1_13_sp4_h_l_1
T_0_13_sp4_v_t_36
T_0_16_lc_trk_g0_4
T_0_16_wire_mult/lc_5/in_3

T_13_13_wire_logic_cluster/lc_4/out
T_14_13_sp12_h_l_0
T_25_1_sp12_v_t_23
T_25_11_lc_trk_g2_4
T_25_11_wire_mult/lc_5/in_3

End 

Net : debug_CH1_0A_c
T_15_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_6
T_10_19_sp4_h_l_6
T_9_15_sp4_v_t_43
T_9_11_sp4_v_t_43
T_6_11_sp4_h_l_6
T_5_11_lc_trk_g1_6
T_5_11_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_15_12_sp4_v_t_38
T_16_12_sp4_h_l_3
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_6
T_13_15_sp4_v_t_43
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_6
T_13_15_sp4_v_t_43
T_13_11_sp4_v_t_44
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_15_12_sp4_v_t_38
T_16_12_sp4_h_l_3
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_5/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_6
T_13_15_sp4_v_t_43
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_6
T_13_15_sp4_v_t_43
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_6
T_10_19_sp4_h_l_6
T_9_15_sp4_v_t_43
T_9_11_sp4_v_t_43
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_6
T_10_19_sp4_h_l_6
T_6_19_sp4_h_l_2
T_5_15_sp4_v_t_42
T_5_18_lc_trk_g1_2
T_5_18_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_15_12_sp4_v_t_38
T_16_12_sp4_h_l_3
T_17_12_lc_trk_g2_3
T_17_12_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_6
T_10_19_sp4_h_l_6
T_9_15_sp4_v_t_43
T_9_11_sp4_v_t_43
T_6_11_sp4_h_l_6
T_5_7_sp4_v_t_46
T_5_3_sp4_v_t_42
T_5_0_span4_vert_34
T_5_0_lc_trk_g0_2
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : pid_front.un1_pid_prereg_0_cry_9
T_11_16_wire_logic_cluster/lc_2/cout
T_11_16_wire_logic_cluster/lc_3/in_3

Net : xy_kd_1
T_17_6_wire_logic_cluster/lc_0/out
T_14_6_sp12_h_l_0
T_25_6_sp12_v_t_23
T_25_18_sp12_v_t_23
T_25_24_lc_trk_g2_4
T_25_24_wire_mult/mult/B_1

T_17_6_wire_logic_cluster/lc_0/out
T_14_6_sp12_h_l_0
T_25_6_sp12_v_t_23
T_25_16_lc_trk_g2_4
T_25_16_wire_mult/mult/B_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_7
T_18_7_wire_logic_cluster/lc_7/out
T_18_6_sp4_v_t_46
T_18_10_sp4_v_t_39
T_15_14_sp4_h_l_2
T_14_14_lc_trk_g1_2
T_14_14_wire_logic_cluster/lc_7/in_0

T_18_7_wire_logic_cluster/lc_7/out
T_16_7_sp12_h_l_1
T_20_7_lc_trk_g1_2
T_20_7_wire_logic_cluster/lc_5/in_0

T_18_7_wire_logic_cluster/lc_7/out
T_18_6_sp4_v_t_46
T_15_6_sp4_h_l_5
T_11_6_sp4_h_l_8
T_13_6_lc_trk_g3_5
T_13_6_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_6
T_17_7_wire_logic_cluster/lc_7/out
T_17_7_sp4_h_l_3
T_13_7_sp4_h_l_6
T_13_7_lc_trk_g1_3
T_13_7_wire_logic_cluster/lc_0/in_0

T_17_7_wire_logic_cluster/lc_7/out
T_17_7_sp4_h_l_3
T_18_7_lc_trk_g3_3
T_18_7_input_2_6
T_18_7_wire_logic_cluster/lc_6/in_2

T_17_7_wire_logic_cluster/lc_7/out
T_17_7_lc_trk_g1_7
T_17_7_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_6
T_1_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g1_3
T_1_13_wire_logic_cluster/lc_5/in_1

T_1_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g1_3
T_1_13_input_2_6
T_1_13_wire_logic_cluster/lc_6/in_2

End 

Net : xy_ki_0_rep2
T_18_23_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_45
T_17_22_lc_trk_g3_5
T_17_22_wire_logic_cluster/lc_5/in_1

T_18_23_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_45
T_15_23_sp4_h_l_1
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_6/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_45
T_15_23_sp4_h_l_1
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_17_23_sp4_h_l_0
T_13_23_sp4_h_l_3
T_16_19_sp4_v_t_44
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_1/in_1

T_18_23_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_45
T_15_23_sp4_h_l_1
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_18_21_sp4_v_t_37
T_17_22_lc_trk_g2_5
T_17_22_wire_logic_cluster/lc_7/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_45
T_17_21_lc_trk_g2_0
T_17_21_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_45
T_15_23_sp4_h_l_1
T_14_23_sp4_v_t_36
T_14_26_lc_trk_g1_4
T_14_26_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_4/out
T_18_21_sp4_v_t_37
T_17_22_lc_trk_g2_5
T_17_22_wire_logic_cluster/lc_6/in_1

T_18_23_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_45
T_17_22_lc_trk_g3_5
T_17_22_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_45
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_17_23_sp4_h_l_0
T_13_23_sp4_h_l_3
T_12_19_sp4_v_t_38
T_12_22_lc_trk_g0_6
T_12_22_wire_logic_cluster/lc_1/in_1

T_18_23_wire_logic_cluster/lc_4/out
T_17_23_sp4_h_l_0
T_13_23_sp4_h_l_3
T_16_19_sp4_v_t_38
T_15_22_lc_trk_g2_6
T_15_22_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_17_23_sp4_h_l_0
T_13_23_sp4_h_l_3
T_16_19_sp4_v_t_44
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_4/out
T_18_21_sp4_v_t_37
T_17_22_lc_trk_g2_5
T_17_22_input_2_3
T_17_22_wire_logic_cluster/lc_3/in_2

T_18_23_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_45
T_15_23_sp4_h_l_1
T_11_23_sp4_h_l_9
T_10_19_sp4_v_t_39
T_10_22_lc_trk_g1_7
T_10_22_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_10
T_14_3_wire_logic_cluster/lc_2/cout
T_14_3_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_3_axb_14
T_20_10_wire_logic_cluster/lc_2/out
T_21_9_lc_trk_g3_2
T_21_9_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_1
T_14_7_wire_logic_cluster/lc_2/out
T_15_7_sp4_h_l_4
T_19_7_sp4_h_l_7
T_21_7_lc_trk_g2_2
T_21_7_wire_logic_cluster/lc_0/in_0

T_14_7_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g3_2
T_14_7_wire_logic_cluster/lc_3/in_0

T_14_7_wire_logic_cluster/lc_2/out
T_14_6_lc_trk_g1_2
T_14_6_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.drone_altitude_i_15
T_3_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g3_7
T_3_18_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_16
T_17_4_wire_logic_cluster/lc_7/out
T_17_2_sp4_v_t_43
T_18_6_sp4_h_l_0
T_21_6_sp4_v_t_40
T_21_10_lc_trk_g0_5
T_21_10_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_d_regZ0Z_18
T_24_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g3_1
T_23_14_wire_logic_cluster/lc_3/in_3

T_24_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g3_1
T_23_14_wire_logic_cluster/lc_5/in_3

T_24_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g3_1
T_23_14_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_i_acummZ0Z_12
T_2_10_wire_logic_cluster/lc_7/out
T_3_9_sp4_v_t_47
T_2_13_lc_trk_g2_2
T_2_13_input_2_4
T_2_13_wire_logic_cluster/lc_4/in_2

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g3_7
T_2_10_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_18
T_20_7_wire_logic_cluster/lc_7/out
T_20_6_sp4_v_t_46
T_17_10_sp4_h_l_4
T_17_10_lc_trk_g0_1
T_17_10_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_d_reg_prev_esr_RNIBTE61_0Z0Z_21_cascade_
T_11_21_wire_logic_cluster/lc_3/ltout
T_11_21_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_13
T_18_9_wire_logic_cluster/lc_7/out
T_18_9_sp4_h_l_3
T_17_9_lc_trk_g0_3
T_17_9_input_2_5
T_17_9_wire_logic_cluster/lc_5/in_2

T_18_9_wire_logic_cluster/lc_7/out
T_17_9_sp4_h_l_6
T_13_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_15_10_lc_trk_g3_4
T_15_10_wire_logic_cluster/lc_1/in_0

End 

Net : pid_front.error_d_reg_prevZ0Z_18
T_13_19_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.un10lto27_8_cascade_
T_8_21_wire_logic_cluster/lc_5/ltout
T_8_21_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_23
T_9_22_wire_logic_cluster/lc_4/out
T_8_21_lc_trk_g3_4
T_8_21_wire_logic_cluster/lc_5/in_0

T_9_22_wire_logic_cluster/lc_4/out
T_8_21_lc_trk_g3_4
T_8_21_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_4
T_15_11_wire_logic_cluster/lc_5/out
T_15_4_sp12_v_t_22
T_15_8_lc_trk_g3_1
T_15_8_input_2_0
T_15_8_wire_logic_cluster/lc_0/in_2

T_15_11_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_38
T_16_5_sp4_v_t_46
T_16_6_lc_trk_g3_6
T_16_6_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g0_5
T_15_11_input_2_5
T_15_11_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.un10lto27_11
T_8_21_wire_logic_cluster/lc_6/out
T_8_22_lc_trk_g0_6
T_8_22_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_i_acumm_prereg_esr_RNI18694_0Z0Z_14
T_8_22_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_24
T_9_22_wire_logic_cluster/lc_5/out
T_8_21_lc_trk_g3_5
T_8_21_wire_logic_cluster/lc_5/in_1

T_9_22_wire_logic_cluster/lc_5/out
T_8_21_lc_trk_g3_5
T_8_21_input_2_0
T_8_21_wire_logic_cluster/lc_0/in_2

End 

Net : pid_side.error_d_reg_prevZ0Z_18
T_23_14_wire_logic_cluster/lc_4/out
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_3/in_1

T_23_14_wire_logic_cluster/lc_4/out
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_11
T_18_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g2_1
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

T_18_9_wire_logic_cluster/lc_1/out
T_19_9_sp4_h_l_2
T_15_9_sp4_h_l_5
T_11_9_sp4_h_l_1
T_13_9_lc_trk_g2_4
T_13_9_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_7
T_17_14_wire_logic_cluster/lc_0/cout
T_17_14_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_d_reg_prevZ0Z_22
T_12_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_43
T_9_21_sp4_h_l_6
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_7/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_37
T_9_20_lc_trk_g2_5
T_9_20_input_2_3
T_9_20_wire_logic_cluster/lc_3/in_2

T_12_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_43
T_9_21_sp4_h_l_6
T_9_21_lc_trk_g0_3
T_9_21_input_2_5
T_9_21_wire_logic_cluster/lc_5/in_2

T_12_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_43
T_9_21_sp4_h_l_6
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_37
T_9_20_lc_trk_g2_5
T_9_20_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_37
T_9_20_lc_trk_g2_5
T_9_20_input_2_1
T_9_20_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_43
T_9_21_sp4_h_l_6
T_9_21_lc_trk_g0_3
T_9_21_input_2_1
T_9_21_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_43
T_9_21_sp4_h_l_6
T_9_21_lc_trk_g0_3
T_9_21_input_2_3
T_9_21_wire_logic_cluster/lc_3/in_2

T_12_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g2_7
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g2_7
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g1_7
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_12_19_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g1_7
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.g0_9_1_cascade_
T_17_21_wire_logic_cluster/lc_3/ltout
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_22_0_0_cascade_
T_17_21_wire_logic_cluster/lc_4/ltout
T_17_21_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI6P511_0Z0Z_4_cascade_
T_3_11_wire_logic_cluster/lc_6/ltout
T_3_11_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_8
T_11_16_wire_logic_cluster/lc_1/cout
T_11_16_wire_logic_cluster/lc_2/in_3

Net : pid_alt.un1_pid_prereg_0_cry_5
T_4_11_wire_logic_cluster/lc_6/cout
T_4_11_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_acumm_preregZ0Z_25
T_9_22_wire_logic_cluster/lc_7/out
T_8_21_lc_trk_g2_7
T_8_21_input_2_5
T_8_21_wire_logic_cluster/lc_5/in_2

T_9_22_wire_logic_cluster/lc_7/out
T_8_21_lc_trk_g2_7
T_8_21_wire_logic_cluster/lc_0/in_1

End 

Net : xy_kp_0
T_13_13_wire_logic_cluster/lc_0/out
T_10_13_sp12_h_l_0
T_0_13_sp12_h_l_4
T_1_13_sp4_h_l_5
T_0_13_sp4_v_t_40
T_0_16_lc_trk_g1_0
T_0_16_wire_mult/lc_0/in_3

T_13_13_wire_logic_cluster/lc_0/out
T_14_11_sp4_v_t_44
T_15_11_sp4_h_l_2
T_19_11_sp4_h_l_10
T_23_11_sp4_h_l_1
T_25_11_lc_trk_g3_4
T_25_11_wire_mult/lc_0/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_5
T_12_12_wire_logic_cluster/lc_1/out
T_13_8_sp4_v_t_38
T_14_8_sp4_h_l_8
T_15_8_lc_trk_g3_0
T_15_8_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_1/out
T_8_12_sp12_h_l_1
T_19_0_span12_vert_22
T_19_5_sp4_v_t_40
T_18_7_lc_trk_g1_5
T_18_7_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_p_regZ0Z_9
T_4_23_wire_logic_cluster/lc_1/out
T_4_12_sp12_v_t_22
T_4_16_lc_trk_g3_1
T_4_16_wire_logic_cluster/lc_0/in_0

T_4_23_wire_logic_cluster/lc_1/out
T_4_12_sp12_v_t_22
T_4_16_lc_trk_g3_1
T_4_16_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_i_acumm_preregZ0Z_27
T_15_18_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_6/in_0

T_15_18_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_regZ0Z_13
T_1_5_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_45
T_2_12_sp4_h_l_8
T_5_12_sp4_v_t_36
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_45
T_2_12_sp4_h_l_8
T_3_12_lc_trk_g2_0
T_3_12_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_4/out
T_1_4_sp4_v_t_40
T_1_8_sp4_v_t_45
T_2_12_sp4_h_l_8
T_5_12_sp4_v_t_36
T_4_16_lc_trk_g1_1
T_4_16_wire_logic_cluster/lc_4/in_0

End 

Net : pid_side.error_i_acumm_preregZ0Z_2
T_13_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIMJHMZ0Z_13
T_4_16_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g3_3
T_5_15_wire_logic_cluster/lc_5/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g3_3
T_5_15_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_5
T_11_7_wire_logic_cluster/lc_3/out
T_12_7_sp4_h_l_6
T_15_7_sp4_v_t_46
T_15_8_lc_trk_g2_6
T_15_8_input_2_2
T_15_8_wire_logic_cluster/lc_2/in_2

T_11_7_wire_logic_cluster/lc_3/out
T_12_7_sp4_h_l_6
T_15_7_sp4_v_t_46
T_15_8_lc_trk_g2_6
T_15_8_wire_logic_cluster/lc_5/in_1

T_11_7_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g0_3
T_11_7_input_2_3
T_11_7_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_21
T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g3_5
T_18_17_input_2_2
T_18_17_wire_logic_cluster/lc_2/in_2

T_14_18_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g1_2
T_14_17_input_2_3
T_14_17_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_9
T_14_3_wire_logic_cluster/lc_1/cout
T_14_3_wire_logic_cluster/lc_2/in_3

Net : pid_side.un10lto27_9
T_18_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGDHMZ0Z_11
T_3_15_wire_logic_cluster/lc_2/out
T_4_11_sp4_v_t_40
T_3_12_lc_trk_g3_0
T_3_12_wire_logic_cluster/lc_7/in_0

T_3_15_wire_logic_cluster/lc_2/out
T_4_11_sp4_v_t_40
T_3_12_lc_trk_g3_0
T_3_12_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_d_regZ0Z_11
T_1_5_wire_logic_cluster/lc_2/out
T_1_5_sp4_h_l_9
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_37
T_4_13_sp4_v_t_37
T_3_15_lc_trk_g0_0
T_3_15_wire_logic_cluster/lc_2/in_0

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_sp4_h_l_9
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_37
T_3_13_lc_trk_g1_0
T_3_13_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_sp4_h_l_9
T_4_5_sp4_v_t_44
T_4_9_sp4_v_t_37
T_4_13_sp4_v_t_37
T_3_15_lc_trk_g0_0
T_3_15_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.alt_command_i_4
T_3_18_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g0_0
T_3_18_input_2_0
T_3_18_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.g0_8_1_cascade_
T_10_22_wire_logic_cluster/lc_0/ltout
T_10_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_88_0_0_cascade_
T_10_22_wire_logic_cluster/lc_1/ltout
T_10_22_wire_logic_cluster/lc_2/in_2

End 

Net : xy_kp_3
T_13_13_wire_logic_cluster/lc_3/out
T_7_13_sp12_h_l_1
T_0_13_sp12_h_l_10
T_1_13_sp4_h_l_6
T_0_13_sp4_v_t_37
T_0_16_lc_trk_g1_5
T_0_16_wire_mult/lc_3/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_4_sp12_v_t_22
T_14_16_sp12_h_l_1
T_25_4_sp12_v_t_22
T_25_11_lc_trk_g2_2
T_25_11_wire_mult/lc_3/in_3

End 

Net : xy_kd_5
T_22_19_wire_logic_cluster/lc_4/out
T_23_19_sp12_h_l_0
T_22_19_sp4_h_l_1
T_25_19_sp4_v_t_36
T_25_23_sp4_v_t_41
T_25_24_lc_trk_g3_1
T_25_24_wire_mult/lc_5/in_3

T_22_19_wire_logic_cluster/lc_4/out
T_23_19_sp12_h_l_0
T_22_19_sp4_h_l_1
T_25_19_sp4_h_r_1
T_25_15_sp4_v_t_43
T_25_16_lc_trk_g3_3
T_25_16_wire_mult/lc_5/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_4
T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_19_7_sp4_h_l_1
T_21_7_lc_trk_g2_4
T_21_7_wire_logic_cluster/lc_5/in_1

T_18_10_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_7/in_3

T_18_10_wire_logic_cluster/lc_6/out
T_18_7_sp4_v_t_36
T_15_7_sp4_h_l_7
T_14_3_sp4_v_t_37
T_13_6_lc_trk_g2_5
T_13_6_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_13
T_14_18_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_regZ0Z_13
T_1_10_wire_logic_cluster/lc_2/out
T_2_9_sp4_v_t_37
T_2_13_lc_trk_g1_0
T_2_13_input_2_5
T_2_13_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_8
T_3_16_wire_logic_cluster/lc_7/out
T_3_15_lc_trk_g1_7
T_3_15_wire_logic_cluster/lc_4/in_0

T_3_16_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g1_7
T_3_16_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.un4_error_i_reg_23_ns_1
T_10_24_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g2_0
T_11_25_wire_logic_cluster/lc_5/in_3

T_10_24_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g2_0
T_11_25_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.m1_0_03
T_10_24_wire_logic_cluster/lc_3/out
T_10_24_lc_trk_g0_3
T_10_24_wire_logic_cluster/lc_0/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g0_3
T_10_23_wire_logic_cluster/lc_2/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_4_24_sp12_h_l_1
T_15_24_sp12_v_t_22
T_15_25_lc_trk_g2_6
T_15_25_wire_logic_cluster/lc_5/in_3

T_10_24_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g0_3
T_10_23_wire_logic_cluster/lc_3/in_0

End 

Net : xy_kp_1
T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_9_13_sp4_h_l_10
T_5_13_sp4_h_l_10
T_1_13_sp4_h_l_10
T_0_13_sp4_v_t_47
T_0_16_lc_trk_g1_7
T_0_16_wire_mult/mult/B_1

T_13_13_wire_logic_cluster/lc_1/out
T_13_2_sp12_v_t_22
T_14_2_sp12_h_l_1
T_25_2_sp12_v_t_22
T_25_11_lc_trk_g2_6
T_25_11_wire_mult/mult/B_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_22
T_9_22_wire_logic_cluster/lc_3/out
T_8_21_lc_trk_g3_3
T_8_21_wire_logic_cluster/lc_5/in_3

T_9_22_wire_logic_cluster/lc_3/out
T_8_21_lc_trk_g3_3
T_8_21_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_i_acumm_preregZ0Z_13
T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_8_21_lc_trk_g0_1
T_8_21_wire_logic_cluster/lc_6/in_1

T_7_19_wire_logic_cluster/lc_0/out
T_8_17_sp4_v_t_44
T_8_21_lc_trk_g0_1
T_8_21_wire_logic_cluster/lc_1/in_0

T_7_19_wire_logic_cluster/lc_0/out
T_7_19_sp4_h_l_5
T_9_19_lc_trk_g3_0
T_9_19_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_17_14_0_
T_17_14_wire_logic_cluster/carry_in_mux/cout
T_17_14_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.aileronZ0Z_4
T_15_11_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_37
T_15_8_lc_trk_g3_5
T_15_8_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_1/in_3

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_d_reg_prevZ0Z_22
T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_16_19_lc_trk_g3_0
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g3_4
T_16_17_input_2_1
T_16_17_wire_logic_cluster/lc_1/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g3_4
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_input_2_2
T_16_17_wire_logic_cluster/lc_2/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g3_4
T_16_16_input_2_3
T_16_16_wire_logic_cluster/lc_3/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g2_4
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g0_4
T_17_17_input_2_2
T_17_17_wire_logic_cluster/lc_2/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g0_4
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_7
T_11_16_wire_logic_cluster/lc_0/cout
T_11_16_wire_logic_cluster/lc_1/in_3

Net : pid_alt.un1_pid_prereg_0_cry_4
T_4_11_wire_logic_cluster/lc_5/cout
T_4_11_wire_logic_cluster/lc_6/in_3

Net : pid_front.error_i_regZ0Z_24
T_13_25_wire_logic_cluster/lc_1/out
T_13_21_sp4_v_t_39
T_10_21_sp4_h_l_2
T_10_21_lc_trk_g1_7
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.un2_pid_prereg_cry_0
T_2_12_wire_logic_cluster/lc_0/cout
T_2_12_wire_logic_cluster/lc_1/in_3

Net : pid_alt.un2_pid_prereg_cry_0_c_RNIEO2R
T_2_12_wire_logic_cluster/lc_1/out
T_1_12_sp4_h_l_10
T_4_8_sp4_v_t_41
T_4_11_lc_trk_g1_1
T_4_11_input_2_2
T_4_11_wire_logic_cluster/lc_2/in_2

T_2_12_wire_logic_cluster/lc_1/out
T_1_12_sp4_h_l_10
T_4_8_sp4_v_t_41
T_3_9_lc_trk_g3_1
T_3_9_wire_logic_cluster/lc_1/in_3

T_2_12_wire_logic_cluster/lc_1/out
T_1_12_sp4_h_l_10
T_4_12_sp4_v_t_38
T_4_15_lc_trk_g0_6
T_4_15_wire_logic_cluster/lc_1/in_1

End 

Net : xy_ki_fast_1
T_18_23_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g3_6
T_17_22_wire_logic_cluster/lc_5/in_0

T_18_23_wire_logic_cluster/lc_6/out
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_4
T_12_23_sp4_v_t_47
T_11_24_lc_trk_g3_7
T_11_24_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_6/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_16_20_lc_trk_g0_3
T_16_20_input_2_1
T_16_20_wire_logic_cluster/lc_1/in_2

T_18_23_wire_logic_cluster/lc_6/out
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_4
T_12_23_sp4_v_t_47
T_11_25_lc_trk_g0_1
T_11_25_wire_logic_cluster/lc_1/in_0

T_18_23_wire_logic_cluster/lc_6/out
T_18_21_sp4_v_t_41
T_19_21_sp4_h_l_9
T_18_21_lc_trk_g1_1
T_18_21_input_2_0
T_18_21_wire_logic_cluster/lc_0/in_2

T_18_23_wire_logic_cluster/lc_6/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_12_20_sp4_h_l_6
T_11_20_sp4_v_t_43
T_11_22_lc_trk_g3_6
T_11_22_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_6/out
T_18_23_lc_trk_g2_6
T_18_23_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g3_6
T_17_22_wire_logic_cluster/lc_2/in_3

T_18_23_wire_logic_cluster/lc_6/out
T_18_24_lc_trk_g1_6
T_18_24_wire_logic_cluster/lc_5/in_0

T_18_23_wire_logic_cluster/lc_6/out
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_4
T_16_19_sp4_v_t_47
T_15_22_lc_trk_g3_7
T_15_22_input_2_0
T_15_22_wire_logic_cluster/lc_0/in_2

T_18_23_wire_logic_cluster/lc_6/out
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_4
T_12_23_sp4_v_t_41
T_12_25_lc_trk_g3_4
T_12_25_input_2_7
T_12_25_wire_logic_cluster/lc_7/in_2

T_18_23_wire_logic_cluster/lc_6/out
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_4
T_12_23_sp4_v_t_41
T_11_25_lc_trk_g0_4
T_11_25_input_2_0
T_11_25_wire_logic_cluster/lc_0/in_2

T_18_23_wire_logic_cluster/lc_6/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_16_20_lc_trk_g1_3
T_16_20_input_2_2
T_16_20_wire_logic_cluster/lc_2/in_2

T_18_23_wire_logic_cluster/lc_6/out
T_18_21_sp4_v_t_41
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_6/out
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_4
T_12_23_sp4_v_t_41
T_11_25_lc_trk_g0_4
T_11_25_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_6/out
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_4
T_12_23_sp4_v_t_47
T_11_25_lc_trk_g0_1
T_11_25_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIDAHMZ0Z_10
T_3_13_wire_logic_cluster/lc_1/out
T_3_13_lc_trk_g2_1
T_3_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_p_regZ0Z_10
T_1_22_wire_logic_cluster/lc_1/out
T_0_22_sp4_h_l_10
T_3_18_sp4_v_t_47
T_3_14_sp4_v_t_36
T_3_10_sp4_v_t_41
T_3_13_lc_trk_g0_1
T_3_13_wire_logic_cluster/lc_1/in_0

T_1_22_wire_logic_cluster/lc_1/out
T_0_22_sp4_h_l_10
T_3_18_sp4_v_t_47
T_3_14_sp4_v_t_36
T_3_10_sp4_v_t_41
T_3_13_lc_trk_g0_1
T_3_13_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_8
T_14_3_wire_logic_cluster/lc_0/cout
T_14_3_wire_logic_cluster/lc_1/in_3

Net : pid_alt.alt_command_i_5
T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g2_1
T_3_18_input_2_1
T_3_18_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fast_RNI58QQZ0Z_3
T_17_10_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_input_2_7
T_17_9_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.un2_pid_prereg_cry_1
T_2_12_wire_logic_cluster/lc_1/cout
T_2_12_wire_logic_cluster/lc_2/in_3

Net : pid_alt.un2_pid_prereg_cry_2
T_2_12_wire_logic_cluster/lc_2/cout
T_2_12_wire_logic_cluster/lc_3/in_3

Net : pid_alt.un2_pid_prereg_cry_2_c_RNIK05R
T_2_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_38
T_3_11_sp4_h_l_3
T_4_11_lc_trk_g3_3
T_4_11_input_2_4
T_4_11_wire_logic_cluster/lc_4/in_2

T_2_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_38
T_2_7_sp4_v_t_43
T_2_9_lc_trk_g2_6
T_2_9_wire_logic_cluster/lc_1/in_3

T_2_12_wire_logic_cluster/lc_3/out
T_0_12_sp12_h_l_9
T_2_12_sp4_h_l_6
T_5_12_sp4_v_t_43
T_5_16_sp4_v_t_43
T_4_17_lc_trk_g3_3
T_4_17_input_2_0
T_4_17_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.un2_pid_prereg_cry_1_c_RNIHS3R
T_2_12_wire_logic_cluster/lc_2/out
T_3_11_sp4_v_t_37
T_4_11_sp4_h_l_0
T_4_11_lc_trk_g0_5
T_4_11_input_2_3
T_4_11_wire_logic_cluster/lc_3/in_2

T_2_12_wire_logic_cluster/lc_2/out
T_3_8_sp4_v_t_40
T_3_9_lc_trk_g2_0
T_3_9_wire_logic_cluster/lc_7/in_3

T_2_12_wire_logic_cluster/lc_2/out
T_2_12_sp4_h_l_9
T_5_12_sp4_v_t_39
T_5_16_sp4_v_t_39
T_4_18_lc_trk_g1_2
T_4_18_wire_logic_cluster/lc_6/in_3

End 

Net : pid_front.m3_2_03
T_14_22_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g1_3
T_13_23_wire_logic_cluster/lc_5/in_3

End 

Net : xy_kp_4
T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_10_12_sp4_h_l_4
T_14_12_sp4_h_l_7
T_18_12_sp4_h_l_10
T_22_12_sp4_h_l_1
T_25_8_sp4_v_t_42
T_25_11_lc_trk_g1_2
T_25_11_wire_mult/lc_4/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_10_12_sp4_h_l_4
T_6_12_sp4_h_l_7
T_2_12_sp4_h_l_10
T_1_12_sp4_v_t_41
T_0_16_lc_trk_g1_4
T_0_16_wire_mult/lc_4/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_18
T_17_5_wire_logic_cluster/lc_1/out
T_16_5_sp4_h_l_10
T_15_5_lc_trk_g0_2
T_15_5_wire_logic_cluster/lc_3/in_1

T_17_5_wire_logic_cluster/lc_1/out
T_17_5_lc_trk_g3_1
T_17_5_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_p_reg_esr_RNIOI4PZ0Z_0_cascade_
T_4_15_wire_logic_cluster/lc_0/ltout
T_4_15_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.error_i_regZ0Z_24
T_15_23_wire_logic_cluster/lc_7/out
T_15_21_sp4_v_t_43
T_15_17_sp4_v_t_44
T_15_18_lc_trk_g3_4
T_15_18_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNOZ0
T_15_5_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g0_3
T_15_5_input_2_1
T_15_5_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_2
T_21_8_wire_logic_cluster/lc_2/out
T_19_8_sp4_h_l_1
T_18_8_sp4_v_t_42
T_18_10_lc_trk_g3_7
T_18_10_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_3
T_18_10_wire_logic_cluster/lc_3/out
T_18_7_sp4_v_t_46
T_19_7_sp4_h_l_11
T_21_7_lc_trk_g2_6
T_21_7_wire_logic_cluster/lc_1/in_1

T_18_10_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g1_3
T_18_10_wire_logic_cluster/lc_4/in_0

T_18_10_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_38
T_18_5_sp4_v_t_38
T_15_5_sp4_h_l_3
T_15_5_lc_trk_g0_6
T_15_5_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_i_acumm_preregZ0Z_26
T_14_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g0_7
T_14_17_input_2_1
T_14_17_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.pid_preregZ0Z_18
T_4_13_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g0_3
T_5_13_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_2_5_cascade_
T_5_13_wire_logic_cluster/lc_5/ltout
T_5_13_wire_logic_cluster/lc_6/in_2

End 

Net : xy_kp_7
T_13_13_wire_logic_cluster/lc_6/out
T_13_7_sp12_v_t_23
T_14_19_sp12_h_l_0
T_25_7_sp12_v_t_23
T_25_11_lc_trk_g2_0
T_25_11_wire_mult/mult/B_7

T_13_13_wire_logic_cluster/lc_6/out
T_4_13_sp12_h_l_0
T_0_13_sp12_h_l_16
T_1_13_sp4_h_l_11
T_0_13_sp4_v_t_46
T_0_16_lc_trk_g0_6
T_0_16_wire_mult/mult/B_7

End 

Net : pid_alt.pid_preregZ0Z_17
T_4_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIDAHM_0Z0Z_10
T_3_13_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g1_6
T_3_13_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_8
T_14_9_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g1_7
T_14_9_input_2_2
T_14_9_wire_logic_cluster/lc_2/in_2

T_14_9_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_3/in_1

T_14_9_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g1_7
T_14_9_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.error_p_reg_esr_RNIIFTC1Z0Z_6_cascade_
T_20_14_wire_logic_cluster/lc_1/ltout
T_20_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_p_regZ0Z_11
T_1_23_wire_logic_cluster/lc_6/out
T_0_23_sp12_h_l_16
T_3_11_sp12_v_t_23
T_3_15_lc_trk_g2_0
T_3_15_input_2_2
T_3_15_wire_logic_cluster/lc_2/in_2

T_1_23_wire_logic_cluster/lc_6/out
T_0_23_sp12_h_l_16
T_3_11_sp12_v_t_23
T_3_13_lc_trk_g2_4
T_3_13_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_8
T_13_10_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g2_3
T_14_9_wire_logic_cluster/lc_2/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp12_v_t_22
T_14_9_sp12_h_l_1
T_20_9_lc_trk_g0_6
T_20_9_wire_logic_cluster/lc_3/in_3

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_lc_trk_g1_3
T_13_10_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_14
T_13_12_wire_logic_cluster/lc_6/out
T_13_12_sp4_h_l_1
T_16_8_sp4_v_t_42
T_17_8_sp4_h_l_7
T_16_8_lc_trk_g0_7
T_16_8_input_2_7
T_16_8_wire_logic_cluster/lc_7/in_2

T_13_12_wire_logic_cluster/lc_6/out
T_13_12_sp4_h_l_1
T_16_8_sp4_v_t_42
T_15_9_lc_trk_g3_2
T_15_9_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_i_regZ0Z_14
T_1_9_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_45
T_2_12_sp4_v_t_46
T_2_13_lc_trk_g3_6
T_2_13_wire_logic_cluster/lc_6/in_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_27
T_10_21_wire_logic_cluster/lc_6/out
T_9_21_sp4_h_l_4
T_8_21_lc_trk_g1_4
T_8_21_wire_logic_cluster/lc_6/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_9_21_sp4_h_l_4
T_8_21_lc_trk_g1_4
T_8_21_input_2_1
T_8_21_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_2
T_18_10_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_47
T_19_8_sp4_h_l_10
T_20_8_lc_trk_g2_2
T_20_8_wire_logic_cluster/lc_7/in_3

T_18_10_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g3_1
T_18_10_wire_logic_cluster/lc_2/in_0

T_18_10_wire_logic_cluster/lc_1/out
T_19_6_sp4_v_t_38
T_16_6_sp4_h_l_3
T_15_6_lc_trk_g0_3
T_15_6_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_11_16_0_
T_11_16_wire_logic_cluster/carry_in_mux/cout
T_11_16_wire_logic_cluster/lc_0/in_3

Net : pid_alt.un1_pid_prereg_0_cry_3
T_4_11_wire_logic_cluster/lc_4/cout
T_4_11_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_d_reg_prevZ0Z_4
T_3_11_wire_logic_cluster/lc_4/out
T_3_11_lc_trk_g0_4
T_3_11_wire_logic_cluster/lc_3/in_3

T_3_11_wire_logic_cluster/lc_4/out
T_3_11_lc_trk_g0_4
T_3_11_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_i_acumm_2_sqmuxa_1
T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_7/in_0

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_5/in_0

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_6/in_1

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.pid_preregZ0Z_23
T_4_14_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g3_0
T_5_13_input_2_5
T_5_13_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_7
T_13_6_wire_logic_cluster/lc_6/out
T_13_5_sp4_v_t_44
T_13_8_lc_trk_g0_4
T_13_8_wire_logic_cluster/lc_0/in_0

T_13_6_wire_logic_cluster/lc_6/out
T_13_6_lc_trk_g3_6
T_13_6_input_2_5
T_13_6_wire_logic_cluster/lc_5/in_2

T_13_6_wire_logic_cluster/lc_6/out
T_13_6_lc_trk_g2_6
T_13_6_wire_logic_cluster/lc_6/in_0

End 

Net : xy_kp_2
T_13_13_wire_logic_cluster/lc_2/out
T_14_12_sp4_v_t_37
T_11_16_sp4_h_l_5
T_7_16_sp4_h_l_1
T_3_16_sp4_h_l_1
T_0_16_sp4_h_l_12
T_0_16_lc_trk_g2_1
T_0_16_wire_mult/lc_2/in_3

T_13_13_wire_logic_cluster/lc_2/out
T_13_11_sp12_v_t_23
T_14_11_sp12_h_l_0
T_25_11_sp12_h_r_0
T_25_11_lc_trk_g1_0
T_25_11_wire_mult/lc_2/in_3

End 

Net : pid_front.error_i_regZ0Z_26
T_13_26_wire_logic_cluster/lc_7/out
T_13_25_sp4_v_t_46
T_13_21_sp4_v_t_42
T_10_21_sp4_h_l_7
T_10_21_lc_trk_g0_2
T_10_21_input_2_2
T_10_21_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNICV511Z0Z_6_cascade_
T_1_13_wire_logic_cluster/lc_6/ltout
T_1_13_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_14_3_0_
T_14_3_wire_logic_cluster/carry_in_mux/cout
T_14_3_wire_logic_cluster/lc_0/in_3

Net : pid_alt.alt_command_i_6
T_3_18_wire_logic_cluster/lc_2/out
T_3_18_lc_trk_g0_2
T_3_18_input_2_2
T_3_18_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_p_reg_esr_RNIRE1B1Z0Z_10_cascade_
T_20_15_wire_logic_cluster/lc_6/ltout
T_20_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_p_regZ0Z_13
T_1_22_wire_logic_cluster/lc_4/out
T_2_20_sp4_v_t_36
T_2_16_sp4_v_t_36
T_3_16_sp4_h_l_6
T_4_16_lc_trk_g3_6
T_4_16_wire_logic_cluster/lc_3/in_0

T_1_22_wire_logic_cluster/lc_4/out
T_2_20_sp4_v_t_36
T_2_16_sp4_v_t_36
T_2_12_sp4_v_t_36
T_3_12_sp4_h_l_1
T_3_12_lc_trk_g1_4
T_3_12_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNII5611Z0Z_8_cascade_
T_3_16_wire_logic_cluster/lc_3/ltout
T_3_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.N_117_cascade_
T_16_21_wire_logic_cluster/lc_3/ltout
T_16_21_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.pid_preregZ0Z_3
T_4_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_8
T_5_11_lc_trk_g1_5
T_5_11_input_2_0
T_5_11_wire_logic_cluster/lc_0/in_2

T_4_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_8
T_5_11_lc_trk_g1_5
T_5_11_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_0_2
T_5_11_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_7/in_0

T_5_11_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.aileronZ0Z_9
T_15_11_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_d_reg_prevZ0Z_21
T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9S511_0Z0Z_5_cascade_
T_3_11_wire_logic_cluster/lc_1/ltout
T_3_11_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNIGDHM_0Z0Z_11
T_3_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g3_3
T_3_13_wire_logic_cluster/lc_0/in_0

T_3_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g3_3
T_3_13_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.un10lto27_10
T_8_22_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g2_2
T_8_22_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_26
T_8_21_wire_logic_cluster/lc_7/out
T_8_21_lc_trk_g1_7
T_8_21_wire_logic_cluster/lc_6/in_0

T_8_21_wire_logic_cluster/lc_7/out
T_8_21_lc_trk_g1_7
T_8_21_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_16
T_9_22_wire_logic_cluster/lc_6/out
T_8_22_lc_trk_g2_6
T_8_22_wire_logic_cluster/lc_2/in_0

T_9_22_wire_logic_cluster/lc_6/out
T_8_21_lc_trk_g2_6
T_8_21_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.pid_preregZ0Z_14
T_4_12_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g3_7
T_5_13_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_9
T_13_10_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g0_0
T_14_10_input_2_6
T_14_10_wire_logic_cluster/lc_6/in_2

T_13_10_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_3/in_1

T_13_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g2_0
T_13_10_input_2_0
T_13_10_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.source_pid_1_sqmuxa_0_o2_3_cascade_
T_5_12_wire_logic_cluster/lc_3/ltout
T_5_12_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.pid_preregZ0Z_8
T_4_12_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g0_1
T_5_12_wire_logic_cluster/lc_3/in_0

T_4_12_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g0_1
T_5_12_wire_logic_cluster/lc_2/in_1

T_4_12_wire_logic_cluster/lc_1/out
T_5_9_sp4_v_t_43
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_11
T_13_10_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g1_1
T_13_9_wire_logic_cluster/lc_2/in_0

T_13_10_wire_logic_cluster/lc_1/out
T_13_0_span12_vert_21
T_13_4_lc_trk_g3_6
T_13_4_wire_logic_cluster/lc_6/in_3

T_13_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g3_1
T_13_10_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.N_43
T_5_12_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_7/in_3

T_5_12_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.pid_preregZ0Z_7
T_4_12_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g0_0
T_5_12_wire_logic_cluster/lc_3/in_1

T_4_12_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g0_0
T_5_12_input_2_2
T_5_12_wire_logic_cluster/lc_2/in_2

T_4_12_wire_logic_cluster/lc_0/out
T_5_9_sp4_v_t_41
T_5_10_lc_trk_g2_1
T_5_10_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_regZ0Z_25
T_10_24_wire_logic_cluster/lc_6/out
T_10_18_sp12_v_t_23
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_15
T_8_22_wire_logic_cluster/lc_7/out
T_8_22_lc_trk_g2_7
T_8_22_wire_logic_cluster/lc_2/in_1

T_8_22_wire_logic_cluster/lc_7/out
T_8_21_lc_trk_g0_7
T_8_21_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_14
T_8_22_wire_logic_cluster/lc_5/out
T_8_22_lc_trk_g1_5
T_8_22_input_2_2
T_8_22_wire_logic_cluster/lc_2/in_2

T_8_22_wire_logic_cluster/lc_5/out
T_8_21_lc_trk_g0_5
T_8_21_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_11
T_13_9_wire_logic_cluster/lc_7/out
T_13_9_lc_trk_g1_7
T_13_9_input_2_2
T_13_9_wire_logic_cluster/lc_2/in_2

T_13_9_wire_logic_cluster/lc_7/out
T_13_9_lc_trk_g1_7
T_13_9_wire_logic_cluster/lc_3/in_1

T_13_9_wire_logic_cluster/lc_7/out
T_13_9_lc_trk_g2_7
T_13_9_input_2_7
T_13_9_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_d_reg_prev_esr_RNI9S511Z0Z_5_cascade_
T_1_13_wire_logic_cluster/lc_1/ltout
T_1_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.pid_preregZ0Z_9
T_4_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g1_2
T_5_12_input_2_3
T_5_12_wire_logic_cluster/lc_3/in_2

T_4_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g1_2
T_5_12_wire_logic_cluster/lc_2/in_3

T_4_12_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_45
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.alt_command_i_7
T_3_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g0_3
T_3_18_input_2_3
T_3_18_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_1
T_21_8_wire_logic_cluster/lc_1/cout
T_21_8_wire_logic_cluster/lc_2/in_3

Net : pid_alt.error_d_regZ0Z_10
T_1_5_wire_logic_cluster/lc_7/out
T_1_5_sp4_h_l_3
T_4_5_sp4_v_t_38
T_4_9_sp4_v_t_38
T_3_13_lc_trk_g1_3
T_3_13_wire_logic_cluster/lc_1/in_3

T_1_5_wire_logic_cluster/lc_7/out
T_1_5_sp4_h_l_3
T_4_5_sp4_v_t_38
T_4_9_sp4_v_t_38
T_3_13_lc_trk_g1_3
T_3_13_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_7/out
T_1_5_sp4_h_l_3
T_4_5_sp4_v_t_38
T_4_9_sp4_v_t_38
T_3_13_lc_trk_g1_3
T_3_13_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.counterZ0Z_18
T_14_4_wire_logic_cluster/lc_2/out
T_15_5_lc_trk_g2_2
T_15_5_wire_logic_cluster/lc_3/in_3

T_14_4_wire_logic_cluster/lc_2/out
T_13_3_lc_trk_g2_2
T_13_3_wire_logic_cluster/lc_3/in_3

T_14_4_wire_logic_cluster/lc_2/out
T_14_4_lc_trk_g3_2
T_14_4_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIMJHM_0Z0Z_13
T_3_12_wire_logic_cluster/lc_3/out
T_3_12_lc_trk_g1_3
T_3_12_wire_logic_cluster/lc_0/in_0

T_3_12_wire_logic_cluster/lc_3/out
T_3_12_lc_trk_g1_3
T_3_12_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.N_76_i
T_12_13_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_39
T_9_11_sp4_h_l_8
T_5_11_sp4_h_l_11
T_5_11_lc_trk_g0_6
T_5_11_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_42
T_9_12_sp4_h_l_7
T_5_12_sp4_h_l_10
T_5_12_lc_trk_g0_7
T_5_12_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_42
T_9_12_sp4_h_l_7
T_5_12_sp4_h_l_10
T_5_12_lc_trk_g0_7
T_5_12_wire_logic_cluster/lc_0/in_3

T_12_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_42
T_9_12_sp4_h_l_7
T_5_12_sp4_h_l_10
T_4_8_sp4_v_t_38
T_4_10_lc_trk_g2_3
T_4_10_wire_logic_cluster/lc_6/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_42
T_9_12_sp4_h_l_7
T_5_12_sp4_h_l_10
T_4_8_sp4_v_t_38
T_4_10_lc_trk_g2_3
T_4_10_wire_logic_cluster/lc_2/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_42
T_9_12_sp4_h_l_7
T_5_12_sp4_h_l_10
T_4_8_sp4_v_t_38
T_4_10_lc_trk_g2_3
T_4_10_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_6_9_sp4_v_t_38
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_38
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_38
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_38
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_5/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_38
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_38
T_2_10_lc_trk_g3_6
T_2_10_input_2_7
T_2_10_wire_logic_cluster/lc_7/in_2

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_6_13_sp4_v_t_41
T_6_17_sp4_v_t_42
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_38
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_3_13_sp4_h_l_10
T_2_9_sp4_v_t_38
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_6_9_sp4_v_t_38
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_4/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_6_9_sp4_v_t_38
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_6/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_6_9_sp4_v_t_38
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_2/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_12_13_sp12_h_l_1
T_11_13_sp12_v_t_22
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_0/in_3

T_12_13_wire_logic_cluster/lc_5/out
T_4_13_sp12_h_l_1
T_3_13_sp12_v_t_22
T_3_19_lc_trk_g3_5
T_3_19_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_6_9_sp4_v_t_38
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_3/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_6_9_sp4_v_t_38
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_7_13_sp4_h_l_10
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_p_reg_esr_RNI3SMI1Z0Z_0
T_4_15_wire_logic_cluster/lc_4/out
T_5_14_sp4_v_t_41
T_5_10_sp4_v_t_41
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_5
T_18_7_wire_logic_cluster/lc_0/out
T_18_7_lc_trk_g2_0
T_18_7_wire_logic_cluster/lc_1/in_3

T_18_7_wire_logic_cluster/lc_0/out
T_18_7_lc_trk_g2_0
T_18_7_wire_logic_cluster/lc_2/in_0

T_18_7_wire_logic_cluster/lc_0/out
T_18_7_lc_trk_g2_0
T_18_7_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_6
T_13_7_wire_logic_cluster/lc_7/out
T_13_7_lc_trk_g1_7
T_13_7_input_2_0
T_13_7_wire_logic_cluster/lc_0/in_2

T_13_7_wire_logic_cluster/lc_7/out
T_13_7_lc_trk_g1_7
T_13_7_wire_logic_cluster/lc_3/in_1

T_13_7_wire_logic_cluster/lc_7/out
T_13_7_lc_trk_g1_7
T_13_7_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_12
T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g1_5
T_14_11_wire_logic_cluster/lc_2/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g1_5
T_14_11_wire_logic_cluster/lc_4/in_0

T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g1_5
T_14_11_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_0
T_21_8_wire_logic_cluster/lc_0/cout
T_21_8_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_11_1
T_21_8_wire_logic_cluster/lc_1/out
T_20_8_sp4_h_l_10
T_16_8_sp4_h_l_6
T_15_4_sp4_v_t_46
T_14_7_lc_trk_g3_6
T_14_7_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJGHMZ0Z_12
T_3_12_wire_logic_cluster/lc_1/out
T_3_12_lc_trk_g2_1
T_3_12_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_p_regZ0Z_12
T_1_23_wire_logic_cluster/lc_3/out
T_1_20_sp4_v_t_46
T_1_16_sp4_v_t_39
T_1_12_sp4_v_t_39
T_2_12_sp4_h_l_7
T_3_12_lc_trk_g3_7
T_3_12_wire_logic_cluster/lc_1/in_1

T_1_23_wire_logic_cluster/lc_3/out
T_1_20_sp4_v_t_46
T_1_16_sp4_v_t_39
T_1_12_sp4_v_t_39
T_2_12_sp4_h_l_7
T_3_12_lc_trk_g3_7
T_3_12_input_2_6
T_3_12_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_10
T_15_11_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_44
T_16_9_lc_trk_g2_1
T_16_9_input_2_3
T_16_9_wire_logic_cluster/lc_3/in_2

T_15_11_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_44
T_16_9_lc_trk_g2_1
T_16_9_wire_logic_cluster/lc_4/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_8
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_4/in_3

End 

Net : xy_kp_6
T_13_13_wire_logic_cluster/lc_5/out
T_5_13_sp12_h_l_1
T_5_13_sp4_h_l_0
T_1_13_sp4_h_l_3
T_0_13_sp4_v_t_38
T_0_16_lc_trk_g1_6
T_0_16_wire_mult/lc_6/in_3

T_13_13_wire_logic_cluster/lc_5/out
T_14_11_sp4_v_t_38
T_15_11_sp4_h_l_8
T_19_11_sp4_h_l_11
T_23_11_sp4_h_l_11
T_25_11_lc_trk_g3_6
T_25_11_wire_mult/lc_6/in_3

End 

Net : pid_alt.un1_pid_prereg_0
T_2_12_wire_logic_cluster/lc_0/out
T_2_12_sp4_h_l_5
T_5_8_sp4_v_t_46
T_4_11_lc_trk_g3_6
T_4_11_input_2_1
T_4_11_wire_logic_cluster/lc_1/in_2

T_2_12_wire_logic_cluster/lc_0/out
T_2_12_sp4_h_l_5
T_6_12_sp4_h_l_1
T_5_8_sp4_v_t_36
T_5_12_sp4_v_t_41
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_16
T_17_4_wire_logic_cluster/lc_6/out
T_17_0_span12_vert_19
T_17_10_lc_trk_g3_0
T_17_10_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.pid_preregZ0Z_6
T_4_11_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_3/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_2/in_0

T_4_11_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g3_7
T_5_10_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_12
T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g2_6
T_14_11_input_2_2
T_14_11_wire_logic_cluster/lc_2/in_2

T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_3/in_3

T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.un11lto30_i_a2_4_and_cascade_
T_10_15_wire_logic_cluster/lc_3/ltout
T_10_15_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_20
T_18_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_2/in_0

T_18_17_wire_logic_cluster/lc_6/out
T_9_17_sp12_h_l_0
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_3/in_0

End 

Net : pid_front.error_i_acumm_preregZ0Z_17
T_9_22_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g3_2
T_8_22_wire_logic_cluster/lc_2/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_8_21_lc_trk_g2_2
T_8_21_input_2_4
T_8_21_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.error_d_regZ0Z_12
T_1_6_wire_logic_cluster/lc_6/out
T_1_0_span12_vert_23
T_2_12_sp12_h_l_0
T_3_12_lc_trk_g0_4
T_3_12_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_1_0_span12_vert_23
T_2_12_sp12_h_l_0
T_3_12_lc_trk_g0_4
T_3_12_wire_logic_cluster/lc_6/in_0

T_1_6_wire_logic_cluster/lc_6/out
T_1_0_span12_vert_23
T_2_12_sp12_h_l_0
T_3_12_lc_trk_g0_4
T_3_12_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.N_117_cascade_
T_15_25_wire_logic_cluster/lc_5/ltout
T_15_25_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_14
T_16_11_wire_logic_cluster/lc_6/out
T_16_5_sp12_v_t_23
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_5_sp12_v_t_23
T_16_7_sp4_v_t_43
T_15_9_lc_trk_g0_6
T_15_9_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_19
T_3_8_wire_logic_cluster/lc_5/out
T_3_8_lc_trk_g1_5
T_3_8_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.m7_e_4_cascade_
T_3_8_wire_logic_cluster/lc_0/ltout
T_3_8_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.N_9_0
T_4_9_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g0_3
T_4_10_wire_logic_cluster/lc_1/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_3_9_sp4_v_t_40
T_2_11_lc_trk_g0_5
T_2_11_wire_logic_cluster/lc_2/in_3

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_11
T_3_9_sp4_v_t_40
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.N_222
T_3_8_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g3_1
T_4_9_wire_logic_cluster/lc_3/in_3

T_3_8_wire_logic_cluster/lc_1/out
T_4_6_sp4_v_t_46
T_4_10_lc_trk_g1_3
T_4_10_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.N_117_cascade_
T_4_10_wire_logic_cluster/lc_1/ltout
T_4_10_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.un1_reset_1_0_i
T_4_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_9
T_7_10_sp4_v_t_44
T_7_14_sp4_v_t_37
T_8_18_sp4_h_l_0
T_11_18_sp4_v_t_37
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_45
T_2_11_sp4_h_l_8
T_5_11_sp4_v_t_45
T_5_14_lc_trk_g1_5
T_5_14_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_45
T_2_11_sp4_h_l_8
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_45
T_2_11_sp4_h_l_8
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_45
T_2_11_sp4_h_l_8
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_45
T_2_11_sp4_h_l_8
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_9
T_0_10_sp4_h_l_0
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_9
T_0_10_sp4_h_l_0
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_9
T_0_10_sp4_h_l_0
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_9
T_0_10_sp4_h_l_0
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_9
T_0_10_sp4_h_l_0
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_9
T_0_10_sp4_h_l_0
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_9
T_0_10_sp4_h_l_0
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_5/s_r

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_9
T_4_10_lc_trk_g0_4
T_4_10_wire_logic_cluster/lc_5/s_r

End 

Net : pid_alt.error_d_reg_prev_esr_RNIVSHM_0Z0Z_16
T_3_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_regZ0Z_16
T_1_6_wire_logic_cluster/lc_7/out
T_1_6_sp4_h_l_3
T_4_6_sp4_v_t_45
T_4_10_sp4_v_t_45
T_4_14_sp4_v_t_45
T_3_15_lc_trk_g3_5
T_3_15_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_sp4_h_l_3
T_4_6_sp4_v_t_45
T_4_10_sp4_v_t_45
T_4_14_sp4_v_t_45
T_4_16_lc_trk_g2_0
T_4_16_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_sp4_h_l_3
T_4_6_sp4_v_t_45
T_4_10_sp4_v_t_45
T_4_14_sp4_v_t_45
T_4_16_lc_trk_g2_0
T_4_16_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJGHM_0Z0Z_12
T_3_12_wire_logic_cluster/lc_6/out
T_3_12_lc_trk_g2_6
T_3_12_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_18
T_3_8_wire_logic_cluster/lc_4/out
T_3_8_lc_trk_g1_4
T_3_8_wire_logic_cluster/lc_0/in_1

End 

Net : drone_H_disp_front_0
T_12_22_wire_logic_cluster/lc_0/out
T_9_22_sp12_h_l_0
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_2
T_25_22_sp4_v_t_39
T_25_25_lc_trk_g0_7
T_25_25_wire_mult/lc_0/in_3

T_12_22_wire_logic_cluster/lc_0/out
T_12_18_sp4_v_t_37
T_9_18_sp4_h_l_6
T_5_18_sp4_h_l_2
T_1_18_sp4_h_l_2
T_0_14_sp4_v_t_42
T_0_17_lc_trk_g1_2
T_0_17_wire_mult/lc_0/in_3

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_sp4_h_l_5
T_15_22_sp4_v_t_47
T_14_26_lc_trk_g2_2
T_14_26_input_2_0
T_14_26_wire_logic_cluster/lc_0/in_2

T_12_22_wire_logic_cluster/lc_0/out
T_9_22_sp12_h_l_0
T_16_22_lc_trk_g1_0
T_16_22_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_sp4_h_l_5
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_0/out
T_11_22_lc_trk_g2_0
T_11_22_input_2_0
T_11_22_wire_logic_cluster/lc_0/in_2

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_sp4_h_l_5
T_11_22_sp4_v_t_40
T_10_24_lc_trk_g0_5
T_10_24_input_2_3
T_10_24_wire_logic_cluster/lc_3/in_2

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_sp4_h_l_5
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_19
T_18_17_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g1_4
T_18_17_wire_logic_cluster/lc_2/in_1

T_18_17_wire_logic_cluster/lc_4/out
T_11_17_sp12_h_l_0
T_14_17_lc_trk_g0_0
T_14_17_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_9
T_4_16_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g2_1
T_4_16_wire_logic_cluster/lc_0/in_1

T_4_16_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g2_1
T_4_16_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_regZ0Z_15
T_1_5_wire_logic_cluster/lc_3/out
T_0_5_sp12_h_l_10
T_6_5_sp12_v_t_22
T_6_12_sp4_v_t_38
T_5_15_lc_trk_g2_6
T_5_15_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_2_4_sp4_v_t_39
T_2_8_sp4_v_t_40
T_2_12_sp4_v_t_45
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_2_4_sp4_v_t_39
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNISPHM_0Z0Z_15
T_5_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g0_3
T_5_15_wire_logic_cluster/lc_0/in_1

T_5_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g0_3
T_5_15_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_13
T_15_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g3_5
T_15_10_wire_logic_cluster/lc_2/in_0

T_15_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g3_5
T_15_10_wire_logic_cluster/lc_4/in_0

T_15_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g3_5
T_15_10_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.N_62_mux
T_2_11_wire_logic_cluster/lc_2/out
T_2_9_sp12_v_t_23
T_3_21_sp12_h_l_0
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_0/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_2_10_sp4_v_t_36
T_3_14_sp4_h_l_7
T_5_14_lc_trk_g3_2
T_5_14_wire_logic_cluster/lc_0/in_1

T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g3_2
T_2_11_wire_logic_cluster/lc_5/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g3_2
T_2_11_wire_logic_cluster/lc_1/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g3_2
T_2_11_wire_logic_cluster/lc_4/in_3

T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g3_2
T_2_11_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_2
T_17_7_wire_logic_cluster/lc_4/out
T_17_7_lc_trk_g1_4
T_17_7_wire_logic_cluster/lc_1/in_0

T_17_7_wire_logic_cluster/lc_4/out
T_17_7_lc_trk_g1_4
T_17_7_wire_logic_cluster/lc_0/in_3

T_17_7_wire_logic_cluster/lc_4/out
T_17_7_lc_trk_g0_4
T_17_7_input_2_4
T_17_7_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.pid_preregZ0Z_2
T_4_11_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_0/in_0

T_4_11_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g0_3
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_0
T_16_7_wire_logic_cluster/lc_1/out
T_16_7_lc_trk_g3_1
T_16_7_wire_logic_cluster/lc_0/in_0

T_16_7_wire_logic_cluster/lc_1/out
T_15_6_lc_trk_g2_1
T_15_6_wire_logic_cluster/lc_7/in_0

T_16_7_wire_logic_cluster/lc_1/out
T_16_7_lc_trk_g3_1
T_16_7_wire_logic_cluster/lc_6/in_0

T_16_7_wire_logic_cluster/lc_1/out
T_16_7_lc_trk_g3_1
T_16_7_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_i_regZ0Z_15
T_1_10_wire_logic_cluster/lc_7/out
T_1_9_sp4_v_t_46
T_2_13_sp4_h_l_11
T_2_13_lc_trk_g0_6
T_2_13_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_1_cascade_
T_14_7_wire_logic_cluster/lc_1/ltout
T_14_7_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_13
T_15_10_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g2_6
T_15_10_input_2_2
T_15_10_wire_logic_cluster/lc_2/in_2

T_15_10_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g2_6
T_15_10_wire_logic_cluster/lc_3/in_3

T_15_10_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g2_6
T_15_10_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_i_acumm_preregZ0Z_20
T_3_8_wire_logic_cluster/lc_6/out
T_3_8_lc_trk_g2_6
T_3_8_input_2_0
T_3_8_wire_logic_cluster/lc_0/in_2

End 

Net : pid_front.N_389_cascade_
T_10_15_wire_logic_cluster/lc_5/ltout
T_10_15_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.N_98_cascade_
T_10_15_wire_logic_cluster/lc_4/ltout
T_10_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_1_7
T_5_12_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_39
T_4_10_lc_trk_g0_2
T_4_10_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.pid_preregZ0Z_0
T_4_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g0_1
T_5_11_wire_logic_cluster/lc_0/in_1

T_4_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g0_1
T_5_11_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.pid_preregZ0Z_16
T_4_13_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g1_1
T_5_13_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_7
T_13_8_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g1_7
T_13_8_input_2_0
T_13_8_wire_logic_cluster/lc_0/in_2

T_13_8_wire_logic_cluster/lc_7/out
T_14_5_sp4_v_t_39
T_14_6_lc_trk_g2_7
T_14_6_wire_logic_cluster/lc_0/in_1

T_13_8_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g0_7
T_13_8_input_2_7
T_13_8_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_1_4
T_5_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_1_5_cascade_
T_5_12_wire_logic_cluster/lc_0/ltout
T_5_12_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side.state_ns_0
T_18_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_3
T_14_12_sp4_h_l_11
T_10_12_sp4_h_l_2
T_9_12_sp4_v_t_39
T_8_15_lc_trk_g2_7
T_8_15_wire_logic_cluster/lc_0/in_1

T_18_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_3
T_17_12_sp4_v_t_44
T_17_16_sp4_v_t_37
T_17_20_lc_trk_g0_0
T_17_20_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.state_ns_0_0
T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_36
T_14_23_sp4_h_l_1
T_17_23_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_3/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_36
T_14_23_sp4_h_l_1
T_17_23_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_3/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_14_23_sp4_h_l_2
T_18_23_sp4_h_l_2
T_17_23_lc_trk_g0_2
T_17_23_wire_logic_cluster/lc_2/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_36
T_10_23_sp4_h_l_6
T_14_23_sp4_h_l_6
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_14_23_sp4_h_l_2
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_14_23_sp4_h_l_2
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_14_23_sp4_h_l_2
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_14_23_sp4_h_l_2
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_14_23_sp4_h_l_2
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_14_23_sp4_h_l_2
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_14_15_sp4_h_l_11
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_14_23_sp4_h_l_2
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_14_21_sp4_h_l_3
T_18_21_sp4_h_l_6
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_9_17_sp4_v_t_44
T_9_21_sp4_v_t_40
T_10_25_sp4_h_l_11
T_14_25_sp4_h_l_7
T_14_25_lc_trk_g0_2
T_14_25_wire_logic_cluster/lc_3/cen

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_9_17_sp4_v_t_44
T_9_21_sp4_v_t_40
T_10_25_sp4_h_l_11
T_14_25_sp4_h_l_7
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_16_15_sp12_v_t_23
T_16_17_sp4_v_t_43
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_16_15_sp12_v_t_23
T_16_17_sp4_v_t_43
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/cen

T_8_15_wire_logic_cluster/lc_0/out
T_5_15_sp12_h_l_0
T_16_15_sp12_v_t_23
T_16_17_sp4_v_t_43
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/cen

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_0/cen

T_8_15_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_40
T_8_16_sp4_v_t_45
T_9_20_sp4_h_l_8
T_13_20_sp4_h_l_11
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/cen

T_8_15_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_40
T_8_16_sp4_v_t_45
T_9_20_sp4_h_l_8
T_13_20_sp4_h_l_11
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/cen

T_8_15_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_40
T_8_16_sp4_v_t_45
T_9_20_sp4_h_l_8
T_13_20_sp4_h_l_11
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/cen

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_10_17_sp4_h_l_3
T_13_17_sp4_v_t_45
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_1/cen

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_10_17_sp4_h_l_3
T_14_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/cen

End 

Net : ppm_encoder_1.throttleZ0Z_2
T_17_7_wire_logic_cluster/lc_5/out
T_17_7_lc_trk_g0_5
T_17_7_input_2_1
T_17_7_wire_logic_cluster/lc_1/in_2

T_17_7_wire_logic_cluster/lc_5/out
T_17_7_lc_trk_g0_5
T_17_7_wire_logic_cluster/lc_0/in_1

T_17_7_wire_logic_cluster/lc_5/out
T_17_7_lc_trk_g0_5
T_17_7_wire_logic_cluster/lc_5/in_0

End 

Net : pid_front.error_i_acumm_preregZ0Z_5
T_7_19_wire_logic_cluster/lc_5/out
T_8_17_sp4_v_t_38
T_8_20_lc_trk_g1_6
T_8_20_wire_logic_cluster/lc_3/in_0

T_7_19_wire_logic_cluster/lc_5/out
T_8_17_sp4_v_t_38
T_8_20_lc_trk_g0_6
T_8_20_wire_logic_cluster/lc_1/in_1

T_7_19_wire_logic_cluster/lc_5/out
T_7_19_sp12_h_l_1
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_4
T_7_19_wire_logic_cluster/lc_4/out
T_8_17_sp4_v_t_36
T_8_20_lc_trk_g0_4
T_8_20_wire_logic_cluster/lc_3/in_1

T_7_19_wire_logic_cluster/lc_4/out
T_8_17_sp4_v_t_36
T_8_20_lc_trk_g0_4
T_8_20_wire_logic_cluster/lc_1/in_3

T_7_19_wire_logic_cluster/lc_4/out
T_8_19_sp12_h_l_0
T_9_19_lc_trk_g1_4
T_9_19_input_2_3
T_9_19_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_5
T_17_13_wire_logic_cluster/lc_6/cout
T_17_13_wire_logic_cluster/lc_7/in_3

Net : pid_alt.pid_preregZ0Z_15
T_4_13_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g1_0
T_5_13_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_i_regZ0Z_25
T_16_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_39
T_15_18_lc_trk_g2_7
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : xy_kd_2
T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_23_20_sp4_v_t_41
T_24_24_sp4_h_l_4
T_25_24_lc_trk_g3_4
T_25_24_wire_mult/lc_2/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_45
T_24_16_sp4_h_l_1
T_25_16_lc_trk_g2_1
T_25_16_wire_mult/lc_2/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_5
T_11_15_wire_logic_cluster/lc_6/cout
T_11_15_wire_logic_cluster/lc_7/in_3

Net : scaler_4.un3_source_data_0_cry_7_c_RNIP0PN
T_11_11_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_37
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_7/in_1

T_11_11_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_37
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_4.un3_source_data_0_axb_7
T_8_15_wire_logic_cluster/lc_4/out
T_8_14_sp4_v_t_40
T_8_10_sp4_v_t_40
T_9_10_sp4_h_l_10
T_11_10_lc_trk_g3_7
T_11_10_wire_logic_cluster/lc_7/in_1

End 

Net : frame_decoder_OFF4data_7
T_12_11_wire_logic_cluster/lc_7/out
T_10_11_sp4_h_l_11
T_9_11_sp4_v_t_46
T_8_15_lc_trk_g2_3
T_8_15_wire_logic_cluster/lc_4/in_1

T_12_11_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g2_7
T_11_11_wire_logic_cluster/lc_4/in_1

End 

Net : scaler_4.un2_source_data_0_cry_9
T_11_9_wire_logic_cluster/lc_0/cout
T_11_9_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_11_11_0_
T_11_11_wire_logic_cluster/carry_in_mux/cout
T_11_11_wire_logic_cluster/lc_0/in_3

Net : pid_front_N_331
T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_15_26_lc_trk_g1_1
T_15_26_wire_logic_cluster/lc_0/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_12_26_lc_trk_g0_6
T_12_26_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_22_sp4_v_t_46
T_10_23_lc_trk_g3_6
T_10_23_wire_logic_cluster/lc_7/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_12_26_lc_trk_g0_6
T_12_26_input_2_0
T_12_26_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_4/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_17_sp4_v_t_41
T_16_20_lc_trk_g1_1
T_16_20_wire_logic_cluster/lc_5/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_lc_trk_g0_6
T_15_22_wire_logic_cluster/lc_5/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_lc_trk_g1_6
T_15_22_input_2_3
T_15_22_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_22_sp4_v_t_46
T_10_24_lc_trk_g2_3
T_10_24_wire_logic_cluster/lc_5/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_22_sp4_v_t_46
T_8_22_sp4_h_l_5
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_3/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_22_sp4_v_t_46
T_11_23_lc_trk_g2_6
T_11_23_input_2_0
T_11_23_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_22_sp4_v_t_46
T_8_22_sp4_h_l_11
T_10_22_lc_trk_g2_6
T_10_22_input_2_6
T_10_22_wire_logic_cluster/lc_6/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_11_22_sp4_v_t_46
T_8_22_sp4_h_l_5
T_10_22_lc_trk_g3_0
T_10_22_input_2_7
T_10_22_wire_logic_cluster/lc_7/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_14_26_lc_trk_g2_6
T_14_26_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_5/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_21_sp4_v_t_41
T_9_25_sp4_h_l_4
T_10_25_lc_trk_g3_4
T_10_25_wire_logic_cluster/lc_3/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_17_21_sp4_h_l_6
T_16_21_sp4_v_t_43
T_16_24_lc_trk_g1_3
T_16_24_input_2_0
T_16_24_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_17_21_sp4_h_l_6
T_16_21_sp4_v_t_43
T_17_21_sp4_h_l_11
T_17_21_lc_trk_g1_6
T_17_21_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_17_21_sp4_h_l_6
T_16_21_sp4_v_t_43
T_13_25_sp4_h_l_11
T_14_25_lc_trk_g3_3
T_14_25_wire_logic_cluster/lc_5/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_11
T_14_26_lc_trk_g2_6
T_14_26_wire_logic_cluster/lc_7/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_21_sp4_v_t_38
T_16_25_lc_trk_g0_3
T_16_25_wire_logic_cluster/lc_3/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_16_21_sp4_v_t_38
T_13_25_sp4_h_l_8
T_13_25_lc_trk_g0_5
T_13_25_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_15_21_sp4_h_l_2
T_19_21_sp4_h_l_5
T_18_21_sp4_v_t_46
T_17_23_lc_trk_g0_0
T_17_23_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_17_21_sp4_h_l_6
T_16_21_sp4_v_t_43
T_15_23_lc_trk_g0_6
T_15_23_input_2_6
T_15_23_wire_logic_cluster/lc_6/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_15_23_lc_trk_g3_4
T_15_23_wire_logic_cluster/lc_5/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_17_21_sp4_h_l_10
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_6/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_13_21_sp4_h_l_10
T_12_21_sp4_v_t_41
T_11_25_lc_trk_g1_4
T_11_25_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_14_24_lc_trk_g2_1
T_14_24_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_43
T_15_22_sp4_v_t_44
T_15_23_lc_trk_g3_4
T_15_23_input_2_7
T_15_23_wire_logic_cluster/lc_7/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_14_18_sp12_v_t_22
T_14_24_lc_trk_g3_5
T_14_24_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_1/out
T_15_21_sp4_h_l_2
T_16_21_lc_trk_g3_2
T_16_21_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side_error_i_reg_9_sn_27
T_15_26_wire_logic_cluster/lc_0/out
T_12_26_sp12_h_l_0
T_11_14_sp12_v_t_23
T_11_20_sp4_v_t_39
T_12_20_sp4_h_l_7
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_1/in_0

T_15_26_wire_logic_cluster/lc_0/out
T_12_26_sp12_h_l_0
T_11_14_sp12_v_t_23
T_11_20_sp4_v_t_39
T_10_24_lc_trk_g1_2
T_10_24_wire_logic_cluster/lc_6/in_1

T_15_26_wire_logic_cluster/lc_0/out
T_16_22_sp4_v_t_36
T_16_18_sp4_v_t_41
T_15_20_lc_trk_g1_4
T_15_20_wire_logic_cluster/lc_5/in_0

T_15_26_wire_logic_cluster/lc_0/out
T_12_26_sp12_h_l_0
T_13_26_lc_trk_g1_4
T_13_26_wire_logic_cluster/lc_7/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIVSHMZ0Z_16
T_4_16_wire_logic_cluster/lc_5/out
T_4_14_sp4_v_t_39
T_1_14_sp4_h_l_2
T_3_14_lc_trk_g2_7
T_3_14_wire_logic_cluster/lc_7/in_0

T_4_16_wire_logic_cluster/lc_5/out
T_4_14_sp4_v_t_39
T_1_14_sp4_h_l_2
T_3_14_lc_trk_g2_7
T_3_14_wire_logic_cluster/lc_5/in_0

End 

Net : xy_ki_7
T_15_14_wire_logic_cluster/lc_4/out
T_15_6_sp12_v_t_23
T_15_14_sp4_v_t_37
T_15_18_sp4_v_t_38
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_4/out
T_15_6_sp12_v_t_23
T_15_14_sp4_v_t_37
T_12_18_sp4_h_l_5
T_13_18_lc_trk_g3_5
T_13_18_input_2_6
T_13_18_wire_logic_cluster/lc_6/in_2

T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_i_acumm_preregZ0Z_16
T_3_8_wire_logic_cluster/lc_3/out
T_3_8_lc_trk_g0_3
T_3_8_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_6
T_7_19_wire_logic_cluster/lc_6/out
T_8_17_sp4_v_t_40
T_8_20_lc_trk_g1_0
T_8_20_input_2_3
T_8_20_wire_logic_cluster/lc_3/in_2

T_7_19_wire_logic_cluster/lc_6/out
T_8_17_sp4_v_t_40
T_8_20_lc_trk_g1_0
T_8_20_wire_logic_cluster/lc_1/in_0

T_7_19_wire_logic_cluster/lc_6/out
T_7_19_sp4_h_l_1
T_9_19_lc_trk_g3_4
T_9_19_input_2_5
T_9_19_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_17
T_17_10_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g3_7
T_17_10_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.error_p_regZ0Z_0
T_7_14_wire_logic_cluster/lc_2/out
T_5_14_sp4_h_l_1
T_9_14_sp4_h_l_4
T_12_14_sp4_v_t_44
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_5_14_sp4_h_l_1
T_9_14_sp4_h_l_1
T_12_14_sp4_v_t_43
T_11_15_lc_trk_g3_3
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_6
T_14_2_wire_logic_cluster/lc_6/cout
T_14_2_wire_logic_cluster/lc_7/in_3

Net : pid_alt.error_d_reg_prev_esr_RNIPMHMZ0Z_14
T_5_15_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g1_1
T_5_15_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_3
T_16_8_wire_logic_cluster/lc_4/out
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_1/in_0

T_16_8_wire_logic_cluster/lc_4/out
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_0/in_3

T_16_8_wire_logic_cluster/lc_4/out
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_d_regZ0Z_14
T_1_5_wire_logic_cluster/lc_5/out
T_1_4_sp4_v_t_42
T_2_8_sp4_h_l_7
T_5_8_sp4_v_t_42
T_5_12_sp4_v_t_47
T_5_15_lc_trk_g0_7
T_5_15_wire_logic_cluster/lc_1/in_0

T_1_5_wire_logic_cluster/lc_5/out
T_1_4_sp4_v_t_42
T_2_8_sp4_h_l_7
T_5_8_sp4_v_t_42
T_5_12_sp4_v_t_47
T_5_15_lc_trk_g0_7
T_5_15_wire_logic_cluster/lc_4/in_3

T_1_5_wire_logic_cluster/lc_5/out
T_1_4_sp4_v_t_42
T_2_8_sp4_h_l_7
T_5_8_sp4_v_t_42
T_5_12_sp4_v_t_47
T_5_15_lc_trk_g0_7
T_5_15_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.error_i_acumm_preregZ0Z_18
T_18_17_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_2/in_3

T_18_17_wire_logic_cluster/lc_3/out
T_12_17_sp12_h_l_1
T_14_17_lc_trk_g0_6
T_14_17_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.stateZ0Z_0
T_5_18_wire_logic_cluster/lc_2/out
T_5_8_sp12_v_t_23
T_5_11_lc_trk_g2_3
T_5_11_input_2_7
T_5_11_wire_logic_cluster/lc_7/in_2

T_5_18_wire_logic_cluster/lc_2/out
T_5_15_sp4_v_t_44
T_2_19_sp4_h_l_9
T_3_19_lc_trk_g3_1
T_3_19_input_2_0
T_3_19_wire_logic_cluster/lc_0/in_2

T_5_18_wire_logic_cluster/lc_2/out
T_0_18_sp12_h_l_0
T_11_18_sp12_v_t_23
T_12_30_sp12_h_l_0
T_12_30_lc_trk_g0_3
T_12_30_wire_logic_cluster/lc_2/in_1

T_5_18_wire_logic_cluster/lc_2/out
T_5_15_sp4_v_t_44
T_2_19_sp4_h_l_9
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_2/in_0

T_5_18_wire_logic_cluster/lc_2/out
T_5_15_sp4_v_t_44
T_6_15_sp4_h_l_9
T_10_15_sp4_h_l_9
T_13_11_sp4_v_t_38
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_5/in_3

T_5_18_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g2_2
T_5_18_wire_logic_cluster/lc_2/in_0

End 

Net : pid_side.error_p_regZ0Z_0
T_24_13_wire_logic_cluster/lc_5/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_17_9_sp4_v_t_38
T_17_13_lc_trk_g1_3
T_17_13_input_2_0
T_17_13_wire_logic_cluster/lc_0/in_2

T_24_13_wire_logic_cluster/lc_5/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_10
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIPMHM_0Z0Z_14
T_5_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.pulses2count_9_sn_N_7
T_14_6_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_45
T_15_6_sp4_h_l_2
T_18_6_sp4_v_t_42
T_18_7_lc_trk_g3_2
T_18_7_wire_logic_cluster/lc_3/in_0

T_14_6_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_45
T_15_6_sp4_h_l_2
T_18_6_sp4_v_t_42
T_19_10_sp4_h_l_7
T_20_10_lc_trk_g2_7
T_20_10_wire_logic_cluster/lc_3/in_0

T_14_6_wire_logic_cluster/lc_4/out
T_15_5_sp4_v_t_41
T_16_9_sp4_h_l_4
T_20_9_sp4_h_l_4
T_20_9_lc_trk_g1_1
T_20_9_wire_logic_cluster/lc_3/in_1

T_14_6_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_45
T_15_6_sp4_h_l_2
T_18_6_sp4_v_t_42
T_18_7_lc_trk_g3_2
T_18_7_wire_logic_cluster/lc_6/in_1

T_14_6_wire_logic_cluster/lc_4/out
T_14_0_span12_vert_19
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_5/in_1

T_14_6_wire_logic_cluster/lc_4/out
T_15_6_lc_trk_g1_4
T_15_6_wire_logic_cluster/lc_2/in_1

T_14_6_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g2_4
T_15_5_wire_logic_cluster/lc_7/in_1

T_14_6_wire_logic_cluster/lc_4/out
T_14_2_sp4_v_t_45
T_13_4_lc_trk_g2_0
T_13_4_wire_logic_cluster/lc_7/in_3

T_14_6_wire_logic_cluster/lc_4/out
T_14_6_lc_trk_g3_4
T_14_6_wire_logic_cluster/lc_1/in_0

T_14_6_wire_logic_cluster/lc_4/out
T_14_6_lc_trk_g3_4
T_14_6_wire_logic_cluster/lc_3/in_0

T_14_6_wire_logic_cluster/lc_4/out
T_13_6_lc_trk_g2_4
T_13_6_wire_logic_cluster/lc_4/in_0

T_14_6_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g2_4
T_15_5_wire_logic_cluster/lc_5/in_1

T_14_6_wire_logic_cluster/lc_4/out
T_13_6_lc_trk_g2_4
T_13_6_wire_logic_cluster/lc_5/in_3

T_14_6_wire_logic_cluster/lc_4/out
T_14_0_span12_vert_19
T_14_10_lc_trk_g2_0
T_14_10_input_2_0
T_14_10_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_5
T_18_7_wire_logic_cluster/lc_3/out
T_19_7_sp4_h_l_6
T_15_7_sp4_h_l_9
T_14_3_sp4_v_t_44
T_13_5_lc_trk_g2_1
T_13_5_wire_logic_cluster/lc_2/in_3

End 

Net : xy_kd_0
T_22_19_wire_logic_cluster/lc_0/out
T_23_16_sp4_v_t_41
T_23_20_sp4_v_t_42
T_24_24_sp4_h_l_1
T_25_24_lc_trk_g2_1
T_25_24_wire_mult/lc_0/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_23_16_sp4_v_t_41
T_24_16_sp4_h_l_4
T_25_16_lc_trk_g3_4
T_25_16_wire_mult/lc_0/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_10
T_16_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g1_6
T_16_9_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g1_6
T_16_9_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g1_6
T_16_9_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_6
T_18_7_wire_logic_cluster/lc_4/out
T_17_7_sp4_h_l_0
T_20_7_sp4_v_t_37
T_20_8_lc_trk_g3_5
T_20_8_wire_logic_cluster/lc_5/in_3

T_18_7_wire_logic_cluster/lc_4/out
T_18_7_lc_trk_g0_4
T_18_7_wire_logic_cluster/lc_5/in_3

T_18_7_wire_logic_cluster/lc_4/out
T_18_7_lc_trk_g0_4
T_18_7_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_i_regZ0Z_26
T_14_20_wire_logic_cluster/lc_1/out
T_15_17_sp4_v_t_43
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.pid_preregZ0Z_5
T_4_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g2_6
T_5_12_wire_logic_cluster/lc_5/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_2_11_sp4_h_l_9
T_5_11_sp4_v_t_39
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.N_90
T_5_12_wire_logic_cluster/lc_5/out
T_4_12_sp4_h_l_2
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_5/out
T_5_10_sp4_v_t_39
T_5_11_lc_trk_g2_7
T_5_11_wire_logic_cluster/lc_2/in_1

T_5_12_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g0_5
T_5_13_wire_logic_cluster/lc_3/in_0

End 

Net : pid_alt.pid_preregZ0Z_1
T_4_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_0/in_3

T_4_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.pid_preregZ0Z_10
T_4_12_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g0_3
T_5_12_wire_logic_cluster/lc_4/in_3

T_4_12_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g1_3
T_5_12_input_2_0
T_5_12_wire_logic_cluster/lc_0/in_2

T_4_12_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_46
T_5_13_sp4_h_l_11
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_3
T_16_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g0_5
T_16_8_input_2_1
T_16_8_wire_logic_cluster/lc_1/in_2

T_16_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g0_5
T_16_8_wire_logic_cluster/lc_0/in_1

T_16_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g0_5
T_16_8_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_4
T_17_13_wire_logic_cluster/lc_5/cout
T_17_13_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_14
T_20_10_wire_logic_cluster/lc_3/out
T_20_6_sp4_v_t_43
T_17_6_sp4_h_l_6
T_18_6_lc_trk_g2_6
T_18_6_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_acumm_prereg_esr_RNIRU7IZ0Z_10
T_7_22_wire_logic_cluster/lc_3/out
T_7_19_sp4_v_t_46
T_8_23_sp4_h_l_11
T_9_23_lc_trk_g3_3
T_9_23_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.error_i_acumm_preregZ0Z_11
T_7_19_wire_logic_cluster/lc_2/out
T_7_18_sp4_v_t_36
T_7_22_lc_trk_g0_1
T_7_22_input_2_3
T_7_22_wire_logic_cluster/lc_3/in_2

T_7_19_wire_logic_cluster/lc_2/out
T_7_18_sp4_v_t_36
T_7_22_lc_trk_g0_1
T_7_22_wire_logic_cluster/lc_6/in_1

T_7_19_wire_logic_cluster/lc_2/out
T_2_19_sp12_h_l_0
T_9_19_lc_trk_g1_0
T_9_19_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.pid_preregZ0Z_12
T_4_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_5/in_1

T_4_12_wire_logic_cluster/lc_5/out
T_5_11_sp4_v_t_43
T_5_7_sp4_v_t_44
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_1/in_0

T_4_12_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g3_5
T_5_11_wire_logic_cluster/lc_1/in_3

T_4_12_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_4
T_11_15_wire_logic_cluster/lc_5/cout
T_11_15_wire_logic_cluster/lc_6/in_3

Net : pid_alt.pid_preregZ0Z_11
T_4_12_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g1_4
T_5_12_wire_logic_cluster/lc_4/in_1

T_4_12_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g1_4
T_5_12_wire_logic_cluster/lc_0/in_1

T_4_12_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_37
T_5_10_sp4_h_l_5
T_5_10_lc_trk_g1_0
T_5_10_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_11_9_0_
T_11_9_wire_logic_cluster/carry_in_mux/cout
T_11_9_wire_logic_cluster/lc_0/in_3

Net : alt_kp_5
T_7_23_wire_logic_cluster/lc_4/out
T_5_23_sp4_h_l_5
T_1_23_sp4_h_l_8
T_0_23_sp4_v_t_39
T_0_24_lc_trk_g3_7
T_0_24_wire_mult/lc_5/in_3

End 

Net : ppm_encoder_1.pulses2count_9_sn_N_11_mux
T_21_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_5_sp4_v_t_42
T_11_5_sp4_h_l_7
T_15_5_sp4_h_l_7
T_14_5_lc_trk_g1_7
T_14_5_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_5_sp4_v_t_42
T_11_5_sp4_h_l_7
T_15_5_sp4_h_l_7
T_14_5_lc_trk_g1_7
T_14_5_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_5_sp4_v_t_42
T_11_5_sp4_h_l_7
T_15_5_sp4_h_l_7
T_14_5_lc_trk_g1_7
T_14_5_wire_logic_cluster/lc_3/in_1

T_21_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_5_sp4_v_t_42
T_11_5_sp4_h_l_7
T_15_5_sp4_h_l_7
T_14_5_lc_trk_g1_7
T_14_5_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_5_sp4_v_t_42
T_11_5_sp4_h_l_7
T_13_5_lc_trk_g2_2
T_13_5_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_5_sp4_v_t_42
T_11_5_sp4_h_l_7
T_13_5_lc_trk_g2_2
T_13_5_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_5_sp4_v_t_42
T_11_5_sp4_h_l_7
T_13_5_lc_trk_g3_2
T_13_5_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_7/out
T_19_14_sp12_h_l_1
T_18_2_sp12_v_t_22
T_18_3_sp4_v_t_44
T_15_3_sp4_h_l_3
T_15_3_lc_trk_g1_6
T_15_3_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_7/out
T_19_14_sp12_h_l_1
T_18_2_sp12_v_t_22
T_18_3_sp4_v_t_44
T_15_3_sp4_h_l_3
T_15_3_lc_trk_g1_6
T_15_3_wire_logic_cluster/lc_7/in_0

T_21_14_wire_logic_cluster/lc_7/out
T_19_14_sp12_h_l_1
T_18_2_sp12_v_t_22
T_18_3_sp4_v_t_44
T_15_3_sp4_h_l_3
T_15_3_lc_trk_g1_6
T_15_3_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_5_sp4_v_t_42
T_11_5_sp4_h_l_7
T_13_5_lc_trk_g2_2
T_13_5_wire_logic_cluster/lc_3/in_1

T_21_14_wire_logic_cluster/lc_7/out
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_5_sp4_v_t_42
T_11_5_sp4_h_l_7
T_13_5_lc_trk_g2_2
T_13_5_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_7/out
T_19_14_sp12_h_l_1
T_18_2_sp12_v_t_22
T_18_3_sp4_v_t_44
T_15_3_sp4_h_l_3
T_15_3_lc_trk_g1_6
T_15_3_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_7/out
T_19_14_sp12_h_l_1
T_19_14_sp4_h_l_0
T_18_10_sp4_v_t_37
T_15_10_sp4_h_l_0
T_14_10_lc_trk_g1_0
T_14_10_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_7/out
T_19_14_sp12_h_l_1
T_18_2_sp12_v_t_22
T_18_3_sp4_v_t_44
T_18_6_lc_trk_g0_4
T_18_6_wire_logic_cluster/lc_5/in_1

End 

Net : drone_H_disp_side_0
T_18_22_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_42
T_15_23_sp4_h_l_0
T_14_23_lc_trk_g0_0
T_14_23_wire_logic_cluster/lc_3/in_1

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_25_10_sp12_v_t_22
T_25_17_lc_trk_g3_2
T_25_17_wire_mult/lc_0/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_25_10_sp12_v_t_22
T_25_12_lc_trk_g2_5
T_25_12_wire_mult/lc_0/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_17_22_sp4_h_l_10
T_16_22_lc_trk_g1_2
T_16_22_wire_logic_cluster/lc_4/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_42
T_15_23_sp4_h_l_0
T_17_23_lc_trk_g2_5
T_17_23_wire_logic_cluster/lc_0/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_17_22_sp4_h_l_10
T_13_22_sp4_h_l_6
T_16_18_sp4_v_t_43
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_3/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_42
T_15_23_sp4_h_l_0
T_17_23_lc_trk_g2_5
T_17_23_wire_logic_cluster/lc_6/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_47
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_2/in_0

T_18_22_wire_logic_cluster/lc_1/out
T_18_11_sp12_v_t_22
T_18_10_sp4_v_t_46
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_6/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_9
T_13_10_wire_logic_cluster/lc_4/out
T_13_9_sp4_v_t_40
T_14_9_sp4_h_l_10
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_0/in_0

T_13_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_0/in_3

T_13_10_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g2_4
T_13_10_input_2_4
T_13_10_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.un11lto30_i_a2_5_and_cascade_
T_15_14_wire_logic_cluster/lc_6/ltout
T_15_14_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_17
T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_14_17_sp4_h_l_8
T_18_17_sp4_h_l_4
T_18_17_lc_trk_g1_1
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_14_17_sp4_h_l_8
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.un10lto27_10_cascade_
T_18_17_wire_logic_cluster/lc_0/ltout
T_18_17_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_counter_13_cry_5
T_14_2_wire_logic_cluster/lc_5/cout
T_14_2_wire_logic_cluster/lc_6/in_3

Net : pid_front.source_pid_1_sqmuxa_1_0_a2_1_4_cascade_
T_11_14_wire_logic_cluster/lc_0/ltout
T_11_14_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.N_99
T_11_14_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_43
T_9_15_sp4_h_l_6
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_5/in_0

T_11_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g0_1
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_8
T_20_9_wire_logic_cluster/lc_3/out
T_20_5_sp4_v_t_43
T_17_5_sp4_h_l_0
T_13_5_sp4_h_l_3
T_14_5_lc_trk_g2_3
T_14_5_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_2
T_17_7_wire_logic_cluster/lc_6/out
T_17_7_lc_trk_g3_6
T_17_7_wire_logic_cluster/lc_2/in_1

T_17_7_wire_logic_cluster/lc_6/out
T_17_7_lc_trk_g3_6
T_17_7_wire_logic_cluster/lc_3/in_0

T_17_7_wire_logic_cluster/lc_6/out
T_17_7_lc_trk_g2_6
T_17_7_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_p_regZ0Z_15
T_1_22_wire_logic_cluster/lc_6/out
T_2_19_sp4_v_t_37
T_0_19_sp4_h_l_19
T_2_15_sp4_v_t_43
T_3_15_sp4_h_l_6
T_5_15_lc_trk_g2_3
T_5_15_wire_logic_cluster/lc_3/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_2_19_sp4_v_t_37
T_0_19_sp4_h_l_19
T_2_15_sp4_v_t_43
T_3_15_sp4_h_l_6
T_2_15_lc_trk_g1_6
T_2_15_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_9
T_11_7_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_36
T_13_9_sp4_h_l_1
T_15_9_lc_trk_g2_4
T_15_9_input_2_0
T_15_9_wire_logic_cluster/lc_0/in_2

T_11_7_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_40
T_12_10_sp4_h_l_11
T_14_10_lc_trk_g2_6
T_14_10_wire_logic_cluster/lc_3/in_3

T_11_7_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_4/in_3

End 

Net : xy_kd_3
T_22_21_wire_logic_cluster/lc_3/out
T_23_20_sp4_v_t_39
T_23_16_sp4_v_t_40
T_24_16_sp4_h_l_5
T_25_16_lc_trk_g3_5
T_25_16_wire_mult/lc_3/in_3

T_22_21_wire_logic_cluster/lc_3/out
T_23_20_sp4_v_t_39
T_24_24_sp4_h_l_2
T_25_24_lc_trk_g2_2
T_25_24_wire_mult/lc_3/in_3

End 

Net : pid_alt.error_p_regZ0Z_16
T_1_22_wire_logic_cluster/lc_7/out
T_1_22_sp4_h_l_3
T_4_18_sp4_v_t_38
T_4_14_sp4_v_t_43
T_3_15_lc_trk_g3_3
T_3_15_wire_logic_cluster/lc_5/in_1

T_1_22_wire_logic_cluster/lc_7/out
T_1_22_sp4_h_l_3
T_4_18_sp4_v_t_38
T_4_14_sp4_v_t_38
T_4_16_lc_trk_g2_3
T_4_16_wire_logic_cluster/lc_5/in_0

End 

Net : xy_ki_6
T_15_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_43
T_15_14_sp4_v_t_43
T_15_18_sp4_v_t_39
T_14_21_lc_trk_g2_7
T_14_21_wire_logic_cluster/lc_1/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_43
T_15_14_sp4_v_t_43
T_12_18_sp4_h_l_11
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_1/in_1

End 

Net : xy_ki_5
T_15_14_wire_logic_cluster/lc_2/out
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_44
T_14_18_sp4_v_t_37
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_44
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_6/in_1

T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_17
T_20_7_wire_logic_cluster/lc_3/out
T_21_6_sp4_v_t_39
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.un1_pid_prereg_0_cry_3
T_17_13_wire_logic_cluster/lc_4/cout
T_17_13_wire_logic_cluster/lc_5/in_3

Net : xy_kd_7
T_22_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_37
T_23_20_sp4_v_t_37
T_24_24_sp4_h_l_0
T_25_24_lc_trk_g2_0
T_25_24_wire_mult/mult/B_7

T_22_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_37
T_24_16_sp4_h_l_0
T_25_16_lc_trk_g2_0
T_25_16_wire_mult/mult/B_7

End 

Net : Commands_frame_decoder.WDTZ0Z_13
T_9_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g3_5
T_8_6_wire_logic_cluster/lc_6/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_10_6_lc_trk_g1_5
T_10_6_wire_logic_cluster/lc_6/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_10_6_lc_trk_g1_5
T_10_6_wire_logic_cluster/lc_2/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.WDT_RNI2VDI1Z0Z_10
T_8_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_1/in_0

End 

Net : Commands_frame_decoder.WDT8lt14_0
T_8_6_wire_logic_cluster/lc_1/out
T_8_3_sp4_v_t_42
T_8_4_lc_trk_g2_2
T_8_4_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_i_acumm16lto27_10
T_8_21_wire_logic_cluster/lc_4/out
T_7_21_sp4_h_l_0
T_8_21_lc_trk_g2_0
T_8_21_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_i_acumm_2_sqmuxa_1_cascade_
T_9_19_wire_logic_cluster/lc_0/ltout
T_9_19_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.state_ns_i_0_0
T_7_4_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_4/in_1

End 

Net : Commands_frame_decoder.N_364_0
T_8_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g3_7
T_7_4_wire_logic_cluster/lc_4/in_0

T_8_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g3_7
T_7_4_wire_logic_cluster/lc_7/in_3

End 

Net : pid_front.error_i_acumm16lto27_13
T_8_21_wire_logic_cluster/lc_2/out
T_9_18_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.WDTZ0Z_6
T_9_5_wire_logic_cluster/lc_6/out
T_10_5_lc_trk_g0_6
T_10_5_wire_logic_cluster/lc_0/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_3/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g1_6
T_9_5_wire_logic_cluster/lc_6/in_1

End 

Net : Commands_frame_decoder.WDT8lto9_3
T_10_5_wire_logic_cluster/lc_0/out
T_10_6_lc_trk_g0_0
T_10_6_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.WDT8lt12_0_cascade_
T_10_6_wire_logic_cluster/lc_3/ltout
T_10_6_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.un1_WDT_cry_14
T_9_6_wire_logic_cluster/lc_6/cout
T_9_6_wire_logic_cluster/lc_7/in_3

End 

Net : Commands_frame_decoder.state_0_sqmuxa
T_10_6_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g2_4
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_10_6_wire_logic_cluster/lc_4/out
T_10_4_sp4_v_t_37
T_9_5_lc_trk_g2_5
T_9_5_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_17
T_3_9_wire_logic_cluster/lc_6/out
T_3_8_lc_trk_g1_6
T_3_8_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_i_regZ0Z_16
T_1_11_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_43
T_2_12_sp4_v_t_39
T_2_14_lc_trk_g3_2
T_2_14_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_i_acumm_2_sqmuxa_cascade_
T_9_19_wire_logic_cluster/lc_1/ltout
T_9_19_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_3
T_16_8_wire_logic_cluster/lc_6/out
T_16_8_lc_trk_g0_6
T_16_8_wire_logic_cluster/lc_2/in_0

T_16_8_wire_logic_cluster/lc_6/out
T_17_5_sp4_v_t_37
T_16_6_lc_trk_g2_5
T_16_6_wire_logic_cluster/lc_6/in_3

T_16_8_wire_logic_cluster/lc_6/out
T_16_8_lc_trk_g0_6
T_16_8_wire_logic_cluster/lc_6/in_0

End 

Net : Commands_frame_decoder.WDTZ0Z_11
T_9_6_wire_logic_cluster/lc_3/out
T_10_6_lc_trk_g0_3
T_10_6_wire_logic_cluster/lc_6/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_6/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_10
T_9_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_input_2_6
T_8_6_wire_logic_cluster/lc_6/in_2

T_9_6_wire_logic_cluster/lc_2/out
T_10_6_lc_trk_g1_2
T_10_6_input_2_3
T_10_6_wire_logic_cluster/lc_3/in_2

T_9_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_2/in_1

End 

Net : scaler_4.un3_source_data_0_cry_8
T_11_11_wire_logic_cluster/lc_0/cout
T_11_11_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_12
T_9_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_6/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_10_6_lc_trk_g1_4
T_10_6_wire_logic_cluster/lc_6/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_4/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_11
T_9_14_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g2_3
T_8_13_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g2_3
T_8_13_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g2_3
T_8_13_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_5
T_9_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_9
T_9_14_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g3_1
T_8_13_wire_logic_cluster/lc_6/in_0

T_9_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_4
T_14_2_wire_logic_cluster/lc_4/cout
T_14_2_wire_logic_cluster/lc_5/in_3

Net : dron_frame_decoder_1.WDT10_0_icf1
T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.WDT_RNIET8A1Z0Z_4
T_8_5_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_wire_logic_cluster/lc_1/in_1

End 

Net : dron_frame_decoder_1.WDT10_0_icf1_1_cascade_
T_8_13_wire_logic_cluster/lc_4/ltout
T_8_13_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_4.un3_source_data_0_cry_8_c_RNIS918
T_11_11_wire_logic_cluster/lc_1/out
T_11_8_sp4_v_t_42
T_11_9_lc_trk_g2_2
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

End 

Net : dron_frame_decoder_1.WDT10lt10
T_8_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_0/in_0

End 

Net : dron_frame_decoder_1.WDT10lto9_3_cascade_
T_8_13_wire_logic_cluster/lc_6/ltout
T_8_13_wire_logic_cluster/lc_7/in_2

End 

Net : Commands_frame_decoder.state_0_sqmuxacf0
T_10_6_wire_logic_cluster/lc_7/out
T_10_6_lc_trk_g2_7
T_10_6_wire_logic_cluster/lc_4/in_3

End 

Net : Commands_frame_decoder.state_0_sqmuxacf0_1_cascade_
T_10_6_wire_logic_cluster/lc_6/ltout
T_10_6_wire_logic_cluster/lc_7/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_14
T_9_14_wire_logic_cluster/lc_6/cout
T_9_14_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.WDT10_0_i
T_8_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_7
T_9_5_wire_logic_cluster/lc_7/out
T_10_5_lc_trk_g1_7
T_10_5_input_2_0
T_10_5_wire_logic_cluster/lc_0/in_2

T_9_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_input_2_3
T_8_5_wire_logic_cluster/lc_3/in_2

T_9_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g3_7
T_9_5_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_8
T_9_14_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_5
T_9_5_wire_logic_cluster/lc_5/out
T_10_5_lc_trk_g0_5
T_10_5_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_12
T_9_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_input_2_1
T_8_13_wire_logic_cluster/lc_1/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_acumm_prereg_esr_RNIRU7I_0Z0Z_10
T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_20_lc_trk_g3_5
T_8_20_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_i_acumm_prereg_esr_RNIV9S71Z0Z_12
T_8_20_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_15
T_2_9_wire_logic_cluster/lc_2/out
T_3_8_lc_trk_g2_2
T_3_8_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.source_pid_1_sqmuxa_0_a2_0_3_cascade_
T_5_12_wire_logic_cluster/lc_6/ltout
T_5_12_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.stateZ0Z_1
T_12_13_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_41
T_13_14_sp4_v_t_41
T_13_18_lc_trk_g1_4
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

T_12_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_9_15_sp4_h_l_8
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_6/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_12_15_sp4_v_t_41
T_9_19_sp4_h_l_4
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_41
T_13_14_sp4_v_t_41
T_10_14_sp4_h_l_10
T_9_14_sp4_v_t_41
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_41
T_13_14_sp4_v_t_41
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_12_15_sp4_v_t_41
T_9_19_sp4_h_l_4
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_7/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_12_15_sp4_v_t_41
T_9_19_sp4_h_l_4
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_12_15_sp4_v_t_41
T_9_19_sp4_h_l_4
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_5/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_12_15_sp4_v_t_41
T_9_19_sp4_h_l_4
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_2/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_12_15_sp4_v_t_41
T_9_19_sp4_h_l_4
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_6/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_12_15_sp4_v_t_41
T_9_19_sp4_h_l_4
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_4/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_9_15_sp4_h_l_8
T_9_15_lc_trk_g0_5
T_9_15_wire_logic_cluster/lc_7/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_41
T_13_14_sp4_v_t_41
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_2/in_3

End 

Net : xy_kd_4
T_21_22_wire_logic_cluster/lc_4/out
T_22_20_sp4_v_t_36
T_22_16_sp4_v_t_36
T_23_16_sp4_h_l_6
T_25_16_lc_trk_g2_3
T_25_16_wire_mult/lc_4/in_3

T_21_22_wire_logic_cluster/lc_4/out
T_22_20_sp4_v_t_36
T_23_24_sp4_h_l_7
T_25_24_lc_trk_g3_2
T_25_24_wire_mult/lc_4/in_3

End 

Net : Commands_frame_decoder.N_371
T_7_4_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_46
T_7_6_lc_trk_g0_6
T_7_6_wire_logic_cluster/lc_7/in_3

T_7_4_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g0_7
T_7_5_wire_logic_cluster/lc_4/in_3

End 

Net : alt_kp_4
T_5_18_wire_logic_cluster/lc_6/out
T_5_12_sp12_v_t_23
T_0_24_sp12_h_l_12
T_0_24_lc_trk_g0_7
T_0_24_wire_mult/lc_4/in_3

T_5_18_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g2_6
T_5_18_wire_logic_cluster/lc_6/in_0

End 

Net : pid_side.error_i_acumm_2_sqmuxa_cascade_
T_14_16_wire_logic_cluster/lc_1/ltout
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : alt_kp_0
T_7_23_wire_logic_cluster/lc_0/out
T_7_20_sp4_v_t_40
T_4_24_sp4_h_l_5
T_0_24_sp4_h_l_8
T_0_24_lc_trk_g0_5
T_0_24_wire_mult/lc_0/in_3

End 

Net : alt_kp_1
T_2_23_wire_logic_cluster/lc_5/out
T_1_23_sp4_h_l_2
T_0_23_sp4_v_t_45
T_0_24_lc_trk_g3_5
T_0_24_wire_mult/mult/B_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_16
T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_16_17_sp4_h_l_10
T_18_17_lc_trk_g3_7
T_18_17_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g1_7
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_15
T_2_8_wire_logic_cluster/lc_0/out
T_2_8_sp4_h_l_5
T_5_8_sp4_v_t_40
T_5_12_sp4_v_t_40
T_5_15_lc_trk_g0_0
T_5_15_wire_logic_cluster/lc_3/in_1

T_2_8_wire_logic_cluster/lc_0/out
T_2_4_sp12_v_t_23
T_2_15_lc_trk_g3_3
T_2_15_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_13
T_13_6_wire_logic_cluster/lc_3/out
T_13_6_sp4_h_l_11
T_16_6_sp4_v_t_46
T_15_10_lc_trk_g2_3
T_15_10_wire_logic_cluster/lc_0/in_1

T_13_6_wire_logic_cluster/lc_3/out
T_13_6_sp4_h_l_11
T_16_2_sp4_v_t_40
T_15_5_lc_trk_g3_0
T_15_5_wire_logic_cluster/lc_5/in_0

T_13_6_wire_logic_cluster/lc_3/out
T_13_6_lc_trk_g1_3
T_13_6_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_p_regZ0Z_14
T_1_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_46
T_3_18_sp4_h_l_4
T_6_14_sp4_v_t_41
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_4/in_0

T_1_22_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_46
T_3_18_sp4_h_l_4
T_6_14_sp4_v_t_41
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_10
T_7_21_wire_logic_cluster/lc_2/out
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_3/in_3

T_7_21_wire_logic_cluster/lc_2/out
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_6/in_0

T_7_21_wire_logic_cluster/lc_2/out
T_7_21_sp4_h_l_9
T_10_17_sp4_v_t_38
T_9_19_lc_trk_g0_3
T_9_19_input_2_7
T_9_19_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un1_pid_prereg_0_cry_2
T_17_13_wire_logic_cluster/lc_3/cout
T_17_13_wire_logic_cluster/lc_4/in_3

Net : xy_kd_6
T_23_19_wire_logic_cluster/lc_7/out
T_24_16_sp4_v_t_39
T_24_20_sp4_v_t_40
T_25_24_sp4_h_l_5
T_25_24_lc_trk_g1_0
T_25_24_wire_mult/lc_6/in_3

T_23_19_wire_logic_cluster/lc_7/out
T_24_16_sp4_v_t_39
T_25_16_sp4_h_l_7
T_25_16_lc_trk_g1_2
T_25_16_wire_mult/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_11
T_3_15_wire_logic_cluster/lc_3/out
T_4_12_sp4_v_t_47
T_3_13_lc_trk_g3_7
T_3_13_wire_logic_cluster/lc_3/in_3

T_3_15_wire_logic_cluster/lc_3/out
T_3_15_lc_trk_g2_3
T_3_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.source_pid_1_sqmuxa_1_0_a4_4
T_11_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_46
T_9_15_sp4_h_l_11
T_10_15_lc_trk_g3_3
T_10_15_wire_logic_cluster/lc_5/in_1

End 

Net : xy_ki_1_rep2
T_16_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_11
T_15_22_sp4_v_t_40
T_14_23_lc_trk_g3_0
T_14_23_input_2_7
T_14_23_wire_logic_cluster/lc_7/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g0_3
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g3_3
T_17_21_input_2_0
T_17_21_wire_logic_cluster/lc_0/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g1_3
T_17_22_input_2_6
T_17_22_wire_logic_cluster/lc_6/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_11
T_15_22_sp4_v_t_40
T_14_23_lc_trk_g3_0
T_14_23_wire_logic_cluster/lc_2/in_1

T_16_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_18_25_lc_trk_g3_1
T_18_25_input_2_6
T_18_25_wire_logic_cluster/lc_6/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_19_18_sp4_v_t_41
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g0_3
T_16_22_wire_logic_cluster/lc_4/in_1

T_16_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_11
T_15_22_sp4_v_t_40
T_15_18_sp4_v_t_40
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g3_3
T_17_23_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g0_3
T_16_23_wire_logic_cluster/lc_5/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_17_19_sp4_v_t_47
T_16_20_lc_trk_g3_7
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g0_3
T_16_23_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_18_25_lc_trk_g3_1
T_18_25_wire_logic_cluster/lc_7/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_11
T_12_22_sp4_h_l_11
T_14_22_lc_trk_g3_6
T_14_22_input_2_5
T_14_22_wire_logic_cluster/lc_5/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_17_21_sp4_v_t_39
T_17_24_lc_trk_g1_7
T_17_24_input_2_0
T_17_24_wire_logic_cluster/lc_0/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_17_19_sp4_v_t_47
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_1/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_1/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g1_3
T_17_22_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_3/out
T_17_18_sp4_v_t_42
T_16_20_lc_trk_g0_7
T_16_20_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_3/out
T_17_19_sp4_v_t_47
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_6/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_11
T_19_22_sp4_v_t_41
T_19_18_sp4_v_t_41
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g0_3
T_17_22_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_6
T_18_7_wire_logic_cluster/lc_6/out
T_18_5_sp4_v_t_41
T_15_5_sp4_h_l_4
T_14_5_lc_trk_g0_4
T_14_5_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIPMHM_0Z0Z_14_cascade_
T_5_15_wire_logic_cluster/lc_4/ltout
T_5_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_13
T_4_16_wire_logic_cluster/lc_4/out
T_4_12_sp4_v_t_45
T_1_12_sp4_h_l_8
T_3_12_lc_trk_g3_5
T_3_12_wire_logic_cluster/lc_3/in_1

T_4_16_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g0_4
T_4_16_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIDAHM_0Z0Z_10_cascade_
T_3_13_wire_logic_cluster/lc_6/ltout
T_3_13_wire_logic_cluster/lc_7/in_2

End 

Net : pid_front.un10lto27_9_cascade_
T_8_22_wire_logic_cluster/lc_0/ltout
T_8_22_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.error_i_acumm_preregZ0Z_20
T_8_22_wire_logic_cluster/lc_6/out
T_8_22_sp4_h_l_1
T_8_22_lc_trk_g0_4
T_8_22_wire_logic_cluster/lc_0/in_0

T_8_22_wire_logic_cluster/lc_6/out
T_8_21_lc_trk_g1_6
T_8_21_wire_logic_cluster/lc_3/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_13
T_9_6_wire_logic_cluster/lc_5/cout
T_9_6_wire_logic_cluster/lc_6/in_3

Net : alt_ki_1
T_1_8_wire_logic_cluster/lc_1/out
T_1_8_sp4_h_l_7
T_0_8_sp4_v_t_42
T_0_11_lc_trk_g0_2
T_0_11_wire_mult/mult/B_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_4
T_13_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_5/in_0

T_13_15_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_3
T_14_2_wire_logic_cluster/lc_3/cout
T_14_2_wire_logic_cluster/lc_4/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_13
T_9_14_wire_logic_cluster/lc_5/cout
T_9_14_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_4_sqmuxa_0
T_18_8_wire_logic_cluster/lc_1/out
T_19_8_sp4_h_l_2
T_18_8_sp4_v_t_45
T_15_8_sp4_h_l_8
T_14_4_sp4_v_t_45
T_14_7_lc_trk_g0_5
T_14_7_wire_logic_cluster/lc_2/in_1

T_18_8_wire_logic_cluster/lc_1/out
T_19_8_sp4_h_l_2
T_18_8_sp4_v_t_45
T_18_10_lc_trk_g2_0
T_18_10_wire_logic_cluster/lc_6/in_0

T_18_8_wire_logic_cluster/lc_1/out
T_17_8_sp4_h_l_10
T_20_8_sp4_v_t_38
T_20_10_lc_trk_g2_3
T_20_10_wire_logic_cluster/lc_5/in_0

T_18_8_wire_logic_cluster/lc_1/out
T_17_8_sp4_h_l_10
T_16_4_sp4_v_t_38
T_16_7_lc_trk_g0_6
T_16_7_wire_logic_cluster/lc_7/in_1

T_18_8_wire_logic_cluster/lc_1/out
T_17_8_sp4_h_l_10
T_20_8_sp4_v_t_38
T_20_10_lc_trk_g2_3
T_20_10_wire_logic_cluster/lc_4/in_1

T_18_8_wire_logic_cluster/lc_1/out
T_19_8_sp4_h_l_2
T_18_8_sp4_v_t_45
T_18_10_lc_trk_g2_0
T_18_10_input_2_0
T_18_10_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_1/out
T_19_8_sp4_h_l_2
T_18_8_sp4_v_t_45
T_18_10_lc_trk_g3_0
T_18_10_input_2_1
T_18_10_wire_logic_cluster/lc_1/in_2

T_18_8_wire_logic_cluster/lc_1/out
T_19_8_sp4_h_l_2
T_18_8_sp4_v_t_45
T_18_10_lc_trk_g3_0
T_18_10_input_2_3
T_18_10_wire_logic_cluster/lc_3/in_2

T_18_8_wire_logic_cluster/lc_1/out
T_17_8_sp4_h_l_10
T_20_8_sp4_v_t_38
T_20_9_lc_trk_g2_6
T_20_9_input_2_0
T_20_9_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_1/out
T_17_8_sp4_h_l_10
T_20_8_sp4_v_t_38
T_20_9_lc_trk_g2_6
T_20_9_input_2_4
T_20_9_wire_logic_cluster/lc_4/in_2

T_18_8_wire_logic_cluster/lc_1/out
T_17_8_sp4_h_l_10
T_20_8_sp4_v_t_38
T_20_10_lc_trk_g3_3
T_20_10_input_2_0
T_20_10_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_1/out
T_18_6_sp4_v_t_47
T_18_7_lc_trk_g2_7
T_18_7_wire_logic_cluster/lc_7/in_0

T_18_8_wire_logic_cluster/lc_1/out
T_18_8_lc_trk_g0_1
T_18_8_wire_logic_cluster/lc_7/in_0

T_18_8_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g1_1
T_18_9_wire_logic_cluster/lc_6/in_0

T_18_8_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g1_1
T_18_9_input_2_0
T_18_9_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g0_1
T_18_9_input_2_3
T_18_9_wire_logic_cluster/lc_3/in_2

T_18_8_wire_logic_cluster/lc_1/out
T_18_7_lc_trk_g1_1
T_18_7_input_2_0
T_18_7_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_1/out
T_18_7_lc_trk_g1_1
T_18_7_input_2_4
T_18_7_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_10
T_18_8_wire_logic_cluster/lc_2/out
T_18_8_sp4_h_l_9
T_18_8_lc_trk_g1_4
T_18_8_wire_logic_cluster/lc_0/in_3

T_18_8_wire_logic_cluster/lc_2/out
T_18_8_sp4_h_l_9
T_18_8_lc_trk_g1_4
T_18_8_wire_logic_cluster/lc_3/in_0

T_18_8_wire_logic_cluster/lc_2/out
T_18_6_sp12_v_t_23
T_7_6_sp12_h_l_0
T_14_6_lc_trk_g0_0
T_14_6_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_8
T_9_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g3_0
T_8_6_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_0/out
T_10_6_lc_trk_g1_0
T_10_6_wire_logic_cluster/lc_3/in_0

T_9_6_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.WDT_RNITK4LZ0Z_8
T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_4
T_9_5_wire_logic_cluster/lc_4/out
T_10_5_lc_trk_g1_4
T_10_5_wire_logic_cluster/lc_0/in_3

T_9_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_3/in_3

T_9_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.N_15_1_cascade_
T_11_22_wire_logic_cluster/lc_1/ltout
T_11_22_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.m104_1_cascade_
T_11_22_wire_logic_cluster/lc_2/ltout
T_11_22_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_5
T_13_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_3/in_1

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_43
T_14_16_lc_trk_g2_6
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_6
T_13_15_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g1_6
T_14_15_input_2_3
T_14_15_wire_logic_cluster/lc_3/in_2

T_13_15_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g0_6
T_14_15_wire_logic_cluster/lc_5/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_45
T_14_16_lc_trk_g2_0
T_14_16_input_2_6
T_14_16_wire_logic_cluster/lc_6/in_2

End 

Net : dron_frame_decoder_1.WDT10lt13
T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_0/in_0

End 

Net : dron_frame_decoder_1.WDT10_0
T_7_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_5
T_11_15_sp4_h_l_1
T_14_11_sp4_v_t_42
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_6/in_3

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_6/in_3

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_4/in_3

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_14
T_3_8_wire_logic_cluster/lc_7/out
T_3_8_lc_trk_g1_7
T_3_8_wire_logic_cluster/lc_1/in_3

End 

Net : alt_kp_7
T_2_23_wire_logic_cluster/lc_4/out
T_1_23_sp4_h_l_0
T_0_23_sp4_v_t_43
T_0_24_lc_trk_g3_3
T_0_24_wire_mult/mult/B_7

End 

Net : alt_ki_2
T_1_8_wire_logic_cluster/lc_2/out
T_1_5_sp4_v_t_44
T_1_9_sp4_v_t_40
T_0_11_lc_trk_g0_5
T_0_11_wire_mult/lc_2/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_9
T_9_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g2_1
T_8_6_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_10_6_lc_trk_g1_1
T_10_6_wire_logic_cluster/lc_3/in_3

T_9_6_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNISPHMZ0Z_15
T_2_15_wire_logic_cluster/lc_5/out
T_3_15_lc_trk_g0_5
T_3_15_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.N_62_mux_cascade_
T_2_11_wire_logic_cluster/lc_2/ltout
T_2_11_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.N_94
T_2_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g1_3
T_2_11_wire_logic_cluster/lc_0/in_0

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g1_3
T_2_11_wire_logic_cluster/lc_5/in_3

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g1_3
T_2_11_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_0
T_20_7_wire_logic_cluster/lc_4/out
T_21_7_sp4_h_l_8
T_17_7_sp4_h_l_4
T_16_7_lc_trk_g1_4
T_16_7_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.rudderZ0Z_10
T_13_6_wire_logic_cluster/lc_1/out
T_13_6_sp4_h_l_7
T_16_6_sp4_v_t_42
T_16_9_lc_trk_g1_2
T_16_9_wire_logic_cluster/lc_1/in_0

T_13_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g0_1
T_14_6_input_2_1
T_14_6_wire_logic_cluster/lc_1/in_2

T_13_6_wire_logic_cluster/lc_1/out
T_13_6_lc_trk_g3_1
T_13_6_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_acumm_preregZ0Z_14
T_18_17_wire_logic_cluster/lc_5/out
T_10_17_sp12_h_l_1
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_0/in_3

End 

Net : pid_side.error_i_acumm16lto27_13
T_14_17_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g0_4
T_14_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.error_i_acumm16lto27_10
T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_4/in_0

End 

Net : alt_kp_2
T_2_22_wire_logic_cluster/lc_7/out
T_2_20_sp4_v_t_43
T_0_24_sp4_h_l_22
T_0_24_lc_trk_g2_3
T_0_24_wire_mult/lc_2/in_3

End 

Net : xy_ki_1_rep1
T_12_25_wire_logic_cluster/lc_2/out
T_10_25_sp4_h_l_1
T_10_25_lc_trk_g0_4
T_10_25_wire_logic_cluster/lc_1/in_3

T_12_25_wire_logic_cluster/lc_2/out
T_13_22_sp4_v_t_45
T_13_23_lc_trk_g3_5
T_13_23_input_2_0
T_13_23_wire_logic_cluster/lc_0/in_2

T_12_25_wire_logic_cluster/lc_2/out
T_13_25_lc_trk_g0_2
T_13_25_input_2_2
T_13_25_wire_logic_cluster/lc_2/in_2

T_12_25_wire_logic_cluster/lc_2/out
T_13_22_sp4_v_t_45
T_14_26_sp4_h_l_2
T_14_26_lc_trk_g1_7
T_14_26_wire_logic_cluster/lc_0/in_0

T_12_25_wire_logic_cluster/lc_2/out
T_12_24_sp4_v_t_36
T_13_24_sp4_h_l_6
T_16_20_sp4_v_t_37
T_16_22_lc_trk_g2_0
T_16_22_wire_logic_cluster/lc_1/in_3

T_12_25_wire_logic_cluster/lc_2/out
T_12_24_sp4_v_t_36
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_6
T_18_24_lc_trk_g2_6
T_18_24_wire_logic_cluster/lc_3/in_1

T_12_25_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g0_2
T_12_25_wire_logic_cluster/lc_0/in_0

T_12_25_wire_logic_cluster/lc_2/out
T_13_22_sp4_v_t_45
T_13_23_lc_trk_g3_5
T_13_23_wire_logic_cluster/lc_1/in_1

T_12_25_wire_logic_cluster/lc_2/out
T_13_25_lc_trk_g0_2
T_13_25_wire_logic_cluster/lc_5/in_1

T_12_25_wire_logic_cluster/lc_2/out
T_12_25_sp4_h_l_9
T_8_25_sp4_h_l_9
T_11_21_sp4_v_t_38
T_10_23_lc_trk_g1_3
T_10_23_wire_logic_cluster/lc_5/in_1

T_12_25_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g0_2
T_12_25_wire_logic_cluster/lc_1/in_3

T_12_25_wire_logic_cluster/lc_2/out
T_12_24_sp4_v_t_36
T_12_20_sp4_v_t_36
T_11_22_lc_trk_g0_1
T_11_22_wire_logic_cluster/lc_1/in_0

T_12_25_wire_logic_cluster/lc_2/out
T_12_24_sp4_v_t_36
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_6
T_18_24_lc_trk_g2_6
T_18_24_wire_logic_cluster/lc_4/in_0

T_12_25_wire_logic_cluster/lc_2/out
T_12_24_sp4_v_t_36
T_13_24_sp4_h_l_6
T_17_24_sp4_h_l_6
T_18_24_lc_trk_g3_6
T_18_24_wire_logic_cluster/lc_6/in_1

T_12_25_wire_logic_cluster/lc_2/out
T_12_25_sp4_h_l_9
T_16_25_sp4_h_l_0
T_19_21_sp4_v_t_43
T_18_23_lc_trk_g1_6
T_18_23_input_2_3
T_18_23_wire_logic_cluster/lc_3/in_2

T_12_25_wire_logic_cluster/lc_2/out
T_10_25_sp4_h_l_1
T_14_25_sp4_h_l_4
T_13_25_sp4_v_t_47
T_13_26_lc_trk_g3_7
T_13_26_wire_logic_cluster/lc_1/in_1

T_12_25_wire_logic_cluster/lc_2/out
T_10_25_sp4_h_l_1
T_14_25_sp4_h_l_4
T_13_25_sp4_v_t_47
T_13_26_lc_trk_g3_7
T_13_26_input_2_4
T_13_26_wire_logic_cluster/lc_4/in_2

T_12_25_wire_logic_cluster/lc_2/out
T_10_25_sp4_h_l_1
T_14_25_sp4_h_l_4
T_17_21_sp4_v_t_47
T_17_22_lc_trk_g3_7
T_17_22_wire_logic_cluster/lc_1/in_3

T_12_25_wire_logic_cluster/lc_2/out
T_12_25_sp4_h_l_9
T_11_21_sp4_v_t_44
T_10_24_lc_trk_g3_4
T_10_24_wire_logic_cluster/lc_3/in_0

T_12_25_wire_logic_cluster/lc_2/out
T_10_25_sp4_h_l_1
T_14_25_sp4_h_l_4
T_13_25_sp4_v_t_47
T_13_26_lc_trk_g3_7
T_13_26_wire_logic_cluster/lc_3/in_3

T_12_25_wire_logic_cluster/lc_2/out
T_12_25_sp4_h_l_9
T_8_25_sp4_h_l_9
T_11_21_sp4_v_t_38
T_10_23_lc_trk_g1_3
T_10_23_wire_logic_cluster/lc_1/in_1

T_12_25_wire_logic_cluster/lc_2/out
T_12_26_lc_trk_g1_2
T_12_26_wire_logic_cluster/lc_4/in_1

T_12_25_wire_logic_cluster/lc_2/out
T_12_25_sp4_h_l_9
T_11_21_sp4_v_t_44
T_10_24_lc_trk_g3_4
T_10_24_wire_logic_cluster/lc_1/in_0

T_12_25_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g0_2
T_12_25_wire_logic_cluster/lc_3/in_1

T_12_25_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g0_2
T_12_25_wire_logic_cluster/lc_4/in_0

T_12_25_wire_logic_cluster/lc_2/out
T_12_24_sp4_v_t_36
T_13_24_sp4_h_l_6
T_14_24_lc_trk_g2_6
T_14_24_wire_logic_cluster/lc_2/in_0

End 

Net : pid_front.error_i_regZ0Z_27
T_10_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_3/in_1

T_10_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g0_6
T_10_21_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.state_ns_0_0
T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_17_sp4_v_t_41
T_15_21_sp4_h_l_9
T_14_21_sp4_v_t_44
T_15_25_sp4_h_l_3
T_11_25_sp4_h_l_6
T_10_21_sp4_v_t_46
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_17_sp4_v_t_41
T_15_21_sp4_h_l_9
T_14_21_sp4_v_t_44
T_15_25_sp4_h_l_3
T_11_25_sp4_h_l_6
T_10_21_sp4_v_t_43
T_10_24_lc_trk_g1_3
T_10_24_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_17_sp4_v_t_41
T_15_21_sp4_h_l_9
T_14_21_sp4_v_t_44
T_15_25_sp4_h_l_3
T_11_25_sp4_h_l_6
T_10_21_sp4_v_t_43
T_10_24_lc_trk_g1_3
T_10_24_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_17_sp4_v_t_41
T_15_21_sp4_h_l_9
T_14_21_sp4_v_t_44
T_15_25_sp4_h_l_3
T_11_25_sp4_h_l_6
T_10_21_sp4_v_t_46
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_17_sp4_v_t_41
T_15_21_sp4_h_l_9
T_14_21_sp4_v_t_44
T_15_25_sp4_h_l_3
T_11_25_sp4_h_l_6
T_10_21_sp4_v_t_46
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_17_sp4_v_t_41
T_15_21_sp4_h_l_9
T_14_21_sp4_v_t_44
T_15_25_sp4_h_l_3
T_11_25_sp4_h_l_6
T_14_21_sp4_v_t_43
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_17_sp4_v_t_41
T_15_21_sp4_h_l_9
T_14_21_sp4_v_t_44
T_15_25_sp4_h_l_3
T_11_25_sp4_h_l_6
T_14_21_sp4_v_t_43
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_37
T_13_16_sp4_v_t_37
T_13_20_sp4_v_t_37
T_10_24_sp4_h_l_5
T_13_24_sp4_v_t_47
T_13_28_sp4_v_t_43
T_13_30_sp4_v_t_43
T_13_26_sp4_v_t_43
T_14_26_sp4_h_l_6
T_14_26_lc_trk_g1_3
T_14_26_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_37
T_13_16_sp4_v_t_37
T_13_20_sp4_v_t_37
T_10_24_sp4_h_l_5
T_13_24_sp4_v_t_47
T_13_28_sp4_v_t_43
T_13_30_sp4_v_t_43
T_13_26_sp4_v_t_43
T_14_26_sp4_h_l_6
T_14_26_lc_trk_g1_3
T_14_26_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_37
T_13_16_sp4_v_t_37
T_13_20_sp4_v_t_37
T_10_24_sp4_h_l_5
T_13_24_sp4_v_t_47
T_13_28_sp4_v_t_43
T_13_30_sp4_v_t_43
T_13_26_sp4_v_t_43
T_10_26_sp4_h_l_6
T_10_26_lc_trk_g1_3
T_10_26_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_17_sp4_v_t_41
T_15_21_sp4_h_l_9
T_14_21_sp4_v_t_44
T_15_25_sp4_h_l_3
T_11_25_sp4_h_l_6
T_13_25_lc_trk_g3_3
T_13_25_wire_logic_cluster/lc_1/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_17_sp4_v_t_41
T_15_21_sp4_h_l_9
T_14_21_sp4_v_t_44
T_13_23_lc_trk_g0_2
T_13_23_wire_logic_cluster/lc_6/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_7_25_sp12_h_l_0
T_15_25_lc_trk_g1_3
T_15_25_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_7_25_sp12_h_l_0
T_15_25_lc_trk_g1_3
T_15_25_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_7_25_sp12_h_l_0
T_15_25_lc_trk_g1_3
T_15_25_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_37
T_13_16_sp4_v_t_37
T_13_20_sp4_v_t_37
T_10_24_sp4_h_l_5
T_13_24_sp4_v_t_47
T_13_26_lc_trk_g2_2
T_13_26_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_37
T_13_16_sp4_v_t_37
T_13_20_sp4_v_t_37
T_10_24_sp4_h_l_5
T_13_24_sp4_v_t_47
T_13_26_lc_trk_g2_2
T_13_26_wire_logic_cluster/lc_2/cen

T_12_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_44
T_12_14_sp4_v_t_37
T_9_18_sp4_h_l_5
T_12_18_sp4_v_t_40
T_9_22_sp4_h_l_10
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_12_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_44
T_12_14_sp4_v_t_37
T_9_18_sp4_h_l_5
T_12_18_sp4_v_t_40
T_9_22_sp4_h_l_10
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_12_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_44
T_12_14_sp4_v_t_37
T_9_18_sp4_h_l_5
T_12_18_sp4_v_t_40
T_9_22_sp4_h_l_10
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_12_13_wire_logic_cluster/lc_2/out
T_12_11_sp12_v_t_23
T_12_23_sp12_v_t_23
T_12_21_sp4_v_t_47
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_12_13_wire_logic_cluster/lc_2/out
T_12_11_sp12_v_t_23
T_12_23_sp12_v_t_23
T_12_21_sp4_v_t_47
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_12_13_wire_logic_cluster/lc_2/out
T_12_11_sp12_v_t_23
T_12_23_sp12_v_t_23
T_12_21_sp4_v_t_47
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_12_11_sp12_v_t_23
T_12_17_sp4_v_t_39
T_13_21_sp4_h_l_2
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_0/cen

T_12_13_wire_logic_cluster/lc_2/out
T_12_11_sp12_v_t_23
T_12_23_sp12_v_t_23
T_12_26_lc_trk_g3_3
T_12_26_wire_logic_cluster/lc_3/cen

End 

Net : frame_decoder_CH4data_7
T_8_15_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g0_3
T_8_15_wire_logic_cluster/lc_4/in_3

T_8_15_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_43
T_9_11_sp4_h_l_11
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_8
T_14_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_0/in_0

T_14_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_4/in_0

T_14_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_3
T_11_15_wire_logic_cluster/lc_4/cout
T_11_15_wire_logic_cluster/lc_5/in_3

Net : Commands_frame_decoder.un1_WDT_cry_12
T_9_6_wire_logic_cluster/lc_4/cout
T_9_6_wire_logic_cluster/lc_5/in_3

Net : alt_ki_7
T_1_8_wire_logic_cluster/lc_7/out
T_1_8_sp4_h_l_3
T_0_8_sp4_v_t_38
T_0_11_lc_trk_g0_6
T_0_11_wire_mult/mult/B_7

End 

Net : pid_front.N_99_cascade_
T_11_14_wire_logic_cluster/lc_1/ltout
T_11_14_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side.error_i_regZ0Z_27
T_15_20_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_47
T_15_18_lc_trk_g3_2
T_15_18_input_2_3
T_15_18_wire_logic_cluster/lc_3/in_2

T_15_20_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_47
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.N_75_cascade_
T_11_14_wire_logic_cluster/lc_2/ltout
T_11_14_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_i_regZ0Z_18
T_1_10_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_46
T_2_12_sp4_v_t_42
T_2_14_lc_trk_g2_7
T_2_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_8
T_7_21_wire_logic_cluster/lc_0/out
T_8_19_sp4_v_t_44
T_8_20_lc_trk_g3_4
T_8_20_wire_logic_cluster/lc_4/in_3

T_7_21_wire_logic_cluster/lc_0/out
T_8_19_sp4_v_t_44
T_8_20_lc_trk_g2_4
T_8_20_wire_logic_cluster/lc_5/in_1

T_7_21_wire_logic_cluster/lc_0/out
T_7_18_sp4_v_t_40
T_8_18_sp4_h_l_5
T_9_18_lc_trk_g3_5
T_9_18_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.un1_reset_1_0_i_cascade_
T_4_10_wire_logic_cluster/lc_2/ltout
T_4_10_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.N_76_i_0
T_4_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_3
T_5_10_sp4_v_t_38
T_5_14_lc_trk_g1_3
T_5_14_wire_logic_cluster/lc_0/cen

T_4_10_wire_logic_cluster/lc_3/out
T_4_7_sp4_v_t_46
T_1_11_sp4_h_l_11
T_2_11_lc_trk_g3_3
T_2_11_wire_logic_cluster/lc_2/cen

T_4_10_wire_logic_cluster/lc_3/out
T_4_7_sp4_v_t_46
T_1_11_sp4_h_l_11
T_2_11_lc_trk_g3_3
T_2_11_wire_logic_cluster/lc_2/cen

T_4_10_wire_logic_cluster/lc_3/out
T_4_7_sp4_v_t_46
T_1_11_sp4_h_l_11
T_2_11_lc_trk_g3_3
T_2_11_wire_logic_cluster/lc_2/cen

T_4_10_wire_logic_cluster/lc_3/out
T_4_7_sp4_v_t_46
T_1_11_sp4_h_l_11
T_2_11_lc_trk_g3_3
T_2_11_wire_logic_cluster/lc_2/cen

T_4_10_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g3_3
T_4_10_wire_logic_cluster/lc_2/cen

End 

Net : ppm_encoder_1.N_139_17
T_13_2_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g0_3
T_13_3_wire_logic_cluster/lc_0/in_3

T_13_2_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g0_3
T_13_3_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_17_3_0
T_13_2_wire_logic_cluster/lc_7/out
T_13_2_lc_trk_g1_7
T_13_2_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.N_232_cascade_
T_13_3_wire_logic_cluster/lc_0/ltout
T_13_3_wire_logic_cluster/lc_1/in_2

End 

Net : alt_ki_0
T_1_8_wire_logic_cluster/lc_0/out
T_2_8_sp4_h_l_0
T_1_8_sp4_v_t_37
T_0_11_lc_trk_g2_5
T_0_11_wire_mult/lc_0/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_2
T_14_2_wire_logic_cluster/lc_2/cout
T_14_2_wire_logic_cluster/lc_3/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_12
T_9_14_wire_logic_cluster/lc_4/cout
T_9_14_wire_logic_cluster/lc_5/in_3

Net : pid_alt.N_90_cascade_
T_5_12_wire_logic_cluster/lc_5/ltout
T_5_12_wire_logic_cluster/lc_6/in_2

End 

Net : pid_front.error_i_acumm16lto27_9
T_8_21_wire_logic_cluster/lc_3/out
T_8_21_lc_trk_g0_3
T_8_21_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_14
T_12_8_wire_logic_cluster/lc_0/out
T_12_5_sp4_v_t_40
T_9_9_sp4_h_l_5
T_13_9_sp4_h_l_8
T_15_9_lc_trk_g3_5
T_15_9_wire_logic_cluster/lc_2/in_0

T_12_8_wire_logic_cluster/lc_0/out
T_12_5_sp4_v_t_40
T_9_9_sp4_h_l_5
T_13_9_sp4_h_l_8
T_17_9_sp4_h_l_4
T_20_9_sp4_v_t_44
T_20_10_lc_trk_g2_4
T_20_10_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_8
T_14_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g2_6
T_14_9_input_2_0
T_14_9_wire_logic_cluster/lc_0/in_2

T_14_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g2_6
T_14_9_wire_logic_cluster/lc_3/in_3

T_14_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g2_6
T_14_9_wire_logic_cluster/lc_6/in_0

End 

Net : xy_ki_0
T_16_22_wire_logic_cluster/lc_0/out
T_16_22_sp4_h_l_5
T_12_22_sp4_h_l_1
T_11_18_sp4_v_t_43
T_11_21_lc_trk_g0_3
T_11_21_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g0_0
T_16_22_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_sp4_h_l_5
T_12_22_sp4_h_l_1
T_11_22_sp4_v_t_36
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_2/in_0

T_16_22_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g2_0
T_17_23_input_2_0
T_17_23_wire_logic_cluster/lc_0/in_2

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g0_0
T_16_22_wire_logic_cluster/lc_1/in_1

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_sp4_h_l_5
T_19_18_sp4_v_t_40
T_18_21_lc_trk_g3_0
T_18_21_input_2_3
T_18_21_wire_logic_cluster/lc_3/in_2

T_16_22_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_37
T_13_18_sp4_h_l_0
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_sp4_h_l_5
T_12_22_sp4_h_l_1
T_11_22_sp4_v_t_36
T_10_24_lc_trk_g1_1
T_10_24_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_37
T_15_20_lc_trk_g0_0
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

T_16_22_wire_logic_cluster/lc_0/out
T_16_18_sp12_v_t_23
T_16_24_lc_trk_g3_4
T_16_24_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_sp4_h_l_5
T_12_22_sp4_h_l_1
T_11_22_sp4_v_t_42
T_10_24_lc_trk_g0_7
T_10_24_input_2_1
T_10_24_wire_logic_cluster/lc_1/in_2

T_16_22_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_41
T_17_23_sp4_v_t_37
T_17_24_lc_trk_g2_5
T_17_24_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_41
T_17_20_lc_trk_g2_1
T_17_20_input_2_1
T_17_20_wire_logic_cluster/lc_1/in_2

T_16_22_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_41
T_17_15_sp4_v_t_42
T_17_11_sp4_v_t_42
T_18_11_sp4_h_l_0
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_6/in_1

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_sp4_h_l_5
T_19_18_sp4_v_t_40
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_1/in_0

T_16_22_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g2_0
T_17_23_wire_logic_cluster/lc_6/in_0

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_sp4_h_l_5
T_12_22_sp4_h_l_1
T_11_18_sp4_v_t_36
T_10_22_lc_trk_g1_1
T_10_22_wire_logic_cluster/lc_4/in_0

T_16_22_wire_logic_cluster/lc_0/out
T_16_18_sp12_v_t_23
T_16_24_lc_trk_g3_4
T_16_24_wire_logic_cluster/lc_6/in_1

T_16_22_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_1/in_0

T_16_22_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_41
T_17_21_lc_trk_g2_4
T_17_21_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_i_acumm7lto12
T_3_9_wire_logic_cluster/lc_3/out
T_3_10_lc_trk_g0_3
T_3_10_wire_logic_cluster/lc_2/in_3

T_3_9_wire_logic_cluster/lc_3/out
T_3_8_lc_trk_g1_3
T_3_8_wire_logic_cluster/lc_2/in_0

T_3_9_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g1_3
T_2_10_wire_logic_cluster/lc_7/in_3

End 

Net : pid_side.source_pid_1_sqmuxa_1_0_a4_3
T_16_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_36
T_15_13_lc_trk_g0_1
T_15_13_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.m21_e_2
T_3_10_wire_logic_cluster/lc_2/out
T_3_10_lc_trk_g0_2
T_3_10_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.m21_e_10
T_3_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_19
T_8_22_wire_logic_cluster/lc_4/out
T_8_21_lc_trk_g0_4
T_8_21_wire_logic_cluster/lc_3/in_1

T_8_22_wire_logic_cluster/lc_4/out
T_8_22_lc_trk_g1_4
T_8_22_wire_logic_cluster/lc_0/in_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_21
T_9_22_wire_logic_cluster/lc_1/out
T_8_21_lc_trk_g2_1
T_8_21_input_2_3
T_8_21_wire_logic_cluster/lc_3/in_2

T_9_22_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g3_1
T_8_22_input_2_0
T_8_22_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_10
T_13_10_wire_logic_cluster/lc_6/out
T_13_9_sp4_v_t_44
T_14_9_sp4_h_l_2
T_16_9_lc_trk_g2_7
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

T_13_10_wire_logic_cluster/lc_6/out
T_13_9_sp4_v_t_44
T_14_9_sp4_h_l_2
T_16_9_lc_trk_g2_7
T_16_9_wire_logic_cluster/lc_4/in_1

T_13_10_wire_logic_cluster/lc_6/out
T_14_9_sp4_v_t_45
T_13_10_lc_trk_g3_5
T_13_10_input_2_6
T_13_10_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_4.un3_source_data_0_cry_6_c_RNIOUNN
T_11_10_wire_logic_cluster/lc_7/out
T_12_7_sp4_v_t_39
T_11_8_lc_trk_g2_7
T_11_8_wire_logic_cluster/lc_6/in_1

T_11_10_wire_logic_cluster/lc_7/out
T_12_7_sp4_v_t_39
T_11_8_lc_trk_g2_7
T_11_8_input_2_7
T_11_8_wire_logic_cluster/lc_7/in_2

End 

Net : alt_kd_5
T_2_5_wire_logic_cluster/lc_5/out
T_1_5_sp4_h_l_2
T_0_5_sp4_v_t_45
T_0_6_lc_trk_g3_5
T_0_6_wire_mult/lc_5/in_3

End 

Net : pid_alt.error_i_acumm_preregZ0Z_10
T_3_10_wire_logic_cluster/lc_7/out
T_3_10_lc_trk_g2_7
T_3_10_wire_logic_cluster/lc_2/in_1

T_3_10_wire_logic_cluster/lc_7/out
T_3_10_lc_trk_g2_7
T_3_10_wire_logic_cluster/lc_0/in_3

T_3_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_0/in_3

End 

Net : alt_kp_3
T_2_24_wire_logic_cluster/lc_1/out
T_1_24_sp4_h_l_10
T_0_24_lc_trk_g0_2
T_0_24_wire_mult/lc_3/in_3

End 

Net : pid_front.error_i_acumm_preregZ0Z_7
T_7_19_wire_logic_cluster/lc_7/out
T_8_20_lc_trk_g3_7
T_8_20_wire_logic_cluster/lc_4/in_0

T_7_19_wire_logic_cluster/lc_7/out
T_8_20_lc_trk_g3_7
T_8_20_wire_logic_cluster/lc_5/in_3

T_7_19_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_46
T_8_18_sp4_h_l_4
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_0
T_14_10_wire_logic_cluster/lc_5/out
T_15_6_sp4_v_t_46
T_15_2_sp4_v_t_46
T_15_3_lc_trk_g2_6
T_15_3_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_10
T_3_13_wire_logic_cluster/lc_4/out
T_3_13_lc_trk_g0_4
T_3_13_wire_logic_cluster/lc_1/in_1

T_3_13_wire_logic_cluster/lc_4/out
T_3_13_lc_trk_g0_4
T_3_13_input_2_6
T_3_13_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_d_regZ0Z_19
T_1_6_wire_logic_cluster/lc_2/out
T_1_4_sp12_v_t_23
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_4_sp12_v_t_23
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_4_sp12_v_t_23
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_6/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNIDAHMZ0Z_10_cascade_
T_3_13_wire_logic_cluster/lc_1/ltout
T_3_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_p_regZ0Z_19
T_1_23_wire_logic_cluster/lc_2/out
T_1_13_sp12_v_t_23
T_1_14_lc_trk_g2_7
T_1_14_wire_logic_cluster/lc_7/in_0

T_1_23_wire_logic_cluster/lc_2/out
T_1_13_sp12_v_t_23
T_1_14_lc_trk_g2_7
T_1_14_wire_logic_cluster/lc_5/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI86IM_0Z0Z_19
T_1_14_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_43
T_2_16_sp4_h_l_6
T_3_16_lc_trk_g3_6
T_3_16_wire_logic_cluster/lc_2/in_1

T_1_14_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_43
T_2_16_sp4_h_l_6
T_3_16_lc_trk_g3_6
T_3_16_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.pid_preregZ0Z_13
T_4_12_wire_logic_cluster/lc_6/out
T_4_12_sp4_h_l_1
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_6/in_0

T_4_12_wire_logic_cluster/lc_6/out
T_4_9_sp4_v_t_36
T_4_10_lc_trk_g3_4
T_4_10_wire_logic_cluster/lc_7/in_0

T_4_12_wire_logic_cluster/lc_6/out
T_4_10_sp4_v_t_41
T_5_10_sp4_h_l_4
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_1/in_1

T_4_12_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g2_6
T_5_11_wire_logic_cluster/lc_1/in_1

T_4_12_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g3_6
T_5_13_wire_logic_cluster/lc_7/in_0

T_4_12_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g3_6
T_5_13_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_2
T_11_15_wire_logic_cluster/lc_3/cout
T_11_15_wire_logic_cluster/lc_4/in_3

Net : Commands_frame_decoder.un1_WDT_cry_11
T_9_6_wire_logic_cluster/lc_3/cout
T_9_6_wire_logic_cluster/lc_4/in_3

Net : pid_front.source_pid_1_sqmuxa_1_0_a4_3
T_11_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_6
T_11_13_sp4_v_t_43
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_i_regZ0Z_19
T_1_10_wire_logic_cluster/lc_6/out
T_0_10_sp4_h_l_20
T_2_10_sp4_v_t_39
T_2_14_lc_trk_g0_2
T_2_14_wire_logic_cluster/lc_3/in_1

End 

Net : pid_front.error_i_acumm_preregZ0Z_9
T_7_21_wire_logic_cluster/lc_1/out
T_8_20_lc_trk_g2_1
T_8_20_wire_logic_cluster/lc_4/in_1

T_7_21_wire_logic_cluster/lc_1/out
T_8_20_lc_trk_g2_1
T_8_20_wire_logic_cluster/lc_5/in_0

T_7_21_wire_logic_cluster/lc_1/out
T_7_21_sp4_h_l_7
T_10_17_sp4_v_t_42
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_p_regZ0Z_17
T_1_23_wire_logic_cluster/lc_0/out
T_1_23_sp4_h_l_5
T_4_19_sp4_v_t_46
T_4_15_sp4_v_t_46
T_4_11_sp4_v_t_42
T_3_14_lc_trk_g3_2
T_3_14_wire_logic_cluster/lc_1/in_0

T_1_23_wire_logic_cluster/lc_0/out
T_1_23_sp4_h_l_5
T_4_19_sp4_v_t_46
T_4_15_sp4_v_t_46
T_4_11_sp4_v_t_42
T_3_14_lc_trk_g3_2
T_3_14_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_p_regZ0Z_18
T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_19_sp4_v_t_36
T_4_15_sp4_v_t_44
T_4_11_sp4_v_t_37
T_3_14_lc_trk_g2_5
T_3_14_wire_logic_cluster/lc_3/in_0

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_19_sp4_v_t_36
T_4_15_sp4_v_t_44
T_3_16_lc_trk_g3_4
T_3_16_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.error_d_reg_prev_esr_RNI20IMZ0Z_17
T_3_14_wire_logic_cluster/lc_1/out
T_3_14_lc_trk_g2_1
T_3_14_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_15
T_18_17_wire_logic_cluster/lc_7/out
T_18_17_sp4_h_l_3
T_14_17_sp4_h_l_6
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_0/in_3

T_18_17_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI53IM_0Z0Z_18
T_3_14_wire_logic_cluster/lc_3/out
T_3_14_lc_trk_g3_3
T_3_14_wire_logic_cluster/lc_0/in_0

T_3_14_wire_logic_cluster/lc_3/out
T_3_14_lc_trk_g3_3
T_3_14_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_16
T_20_10_wire_logic_cluster/lc_4/out
T_20_8_sp4_v_t_37
T_20_4_sp4_v_t_37
T_17_4_sp4_h_l_0
T_17_4_lc_trk_g1_5
T_17_4_wire_logic_cluster/lc_7/in_3

T_20_10_wire_logic_cluster/lc_4/out
T_20_8_sp4_v_t_37
T_20_4_sp4_v_t_37
T_17_4_sp4_h_l_0
T_17_4_lc_trk_g1_5
T_17_4_wire_logic_cluster/lc_6/in_0

T_20_10_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_40
T_20_5_sp4_v_t_45
T_17_5_sp4_h_l_8
T_17_5_lc_trk_g1_5
T_17_5_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_14
T_9_14_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_5/in_0

T_9_14_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_36
T_6_15_sp4_h_l_6
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g1_6
T_9_14_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_7
T_9_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_7/in_0

T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g3_7
T_9_13_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.preinitZ0
T_10_5_wire_logic_cluster/lc_6/out
T_10_6_lc_trk_g1_6
T_10_6_wire_logic_cluster/lc_7/in_0

T_10_5_wire_logic_cluster/lc_6/out
T_10_6_lc_trk_g1_6
T_10_6_wire_logic_cluster/lc_2/in_1

T_10_5_wire_logic_cluster/lc_6/out
T_10_5_lc_trk_g3_6
T_10_5_wire_logic_cluster/lc_7/in_0

T_10_5_wire_logic_cluster/lc_6/out
T_10_5_lc_trk_g3_6
T_10_5_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_1
T_14_2_wire_logic_cluster/lc_1/cout
T_14_2_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.state_0_sqmuxacf1
T_10_6_wire_logic_cluster/lc_2/out
T_10_6_lc_trk_g3_2
T_10_6_wire_logic_cluster/lc_4/in_1

End 

Net : dron_frame_decoder_1.un1_WDT_cry_11
T_9_14_wire_logic_cluster/lc_3/cout
T_9_14_wire_logic_cluster/lc_4/in_3

Net : alt_ki_4
T_1_8_wire_logic_cluster/lc_4/out
T_2_7_sp4_v_t_41
T_0_11_sp4_h_l_17
T_0_11_lc_trk_g3_4
T_0_11_wire_mult/lc_4/in_3

End 

Net : pid_alt.error_i_regZ0Z_17
T_1_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_39
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_1/in_1

End 

Net : alt_kd_3
T_2_7_wire_logic_cluster/lc_2/out
T_3_6_sp4_v_t_37
T_0_6_sp4_h_l_6
T_0_6_lc_trk_g1_3
T_0_6_wire_mult/lc_3/in_3

End 

Net : alt_kd_1
T_2_5_wire_logic_cluster/lc_1/out
T_2_2_sp4_v_t_42
T_0_6_sp4_h_l_18
T_0_6_lc_trk_g3_7
T_0_6_wire_mult/mult/B_1

End 

Net : ppm_encoder_1.aileronZ0Z_11
T_13_9_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g1_5
T_13_9_wire_logic_cluster/lc_0/in_0

T_13_9_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g1_5
T_13_9_wire_logic_cluster/lc_4/in_0

T_13_9_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g0_5
T_13_9_input_2_5
T_13_9_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_i_acumm_prereg15lt7
T_2_18_wire_logic_cluster/lc_0/out
T_3_16_sp4_v_t_44
T_3_19_lc_trk_g0_4
T_3_19_wire_logic_cluster/lc_0/in_0

End 

Net : alt_kp_6
T_2_21_wire_logic_cluster/lc_6/out
T_2_20_sp4_v_t_44
T_0_24_sp4_h_l_15
T_0_24_lc_trk_g3_2
T_0_24_wire_mult/lc_6/in_3

End 

Net : pid_front.m1_0_03_cascade_
T_10_24_wire_logic_cluster/lc_3/ltout
T_10_24_wire_logic_cluster/lc_4/in_2

End 

Net : alt_ki_3
T_1_8_wire_logic_cluster/lc_3/out
T_1_7_sp4_v_t_38
T_0_11_lc_trk_g1_3
T_0_11_wire_mult/lc_3/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_6
T_9_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g2_6
T_8_13_wire_logic_cluster/lc_7/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_6/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_15
T_9_6_wire_logic_cluster/lc_7/out
T_10_6_lc_trk_g1_7
T_10_6_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_10_6_lc_trk_g0_7
T_10_6_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_43
T_6_4_sp4_h_l_6
T_8_4_lc_trk_g2_3
T_8_4_wire_logic_cluster/lc_7/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_2/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_15
T_9_14_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_5/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_7_15_sp4_h_l_7
T_7_15_lc_trk_g0_2
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

T_9_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_14
T_9_6_wire_logic_cluster/lc_6/out
T_10_6_lc_trk_g0_6
T_10_6_input_2_2
T_10_6_wire_logic_cluster/lc_2/in_2

T_9_6_wire_logic_cluster/lc_6/out
T_10_6_lc_trk_g0_6
T_10_6_wire_logic_cluster/lc_7/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_36
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_regZ0Z_18
T_1_6_wire_logic_cluster/lc_1/out
T_1_6_sp4_h_l_7
T_4_6_sp4_v_t_37
T_4_10_sp4_v_t_38
T_4_14_sp4_v_t_46
T_3_16_lc_trk_g0_0
T_3_16_wire_logic_cluster/lc_1/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_sp4_h_l_7
T_4_6_sp4_v_t_37
T_4_10_sp4_v_t_38
T_3_14_lc_trk_g1_3
T_3_14_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_sp4_h_l_7
T_4_6_sp4_v_t_37
T_4_10_sp4_v_t_38
T_4_14_sp4_v_t_46
T_3_16_lc_trk_g0_0
T_3_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI53IMZ0Z_18
T_3_16_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g3_1
T_3_16_wire_logic_cluster/lc_0/in_0

End 

Net : pid_front.error_i_acumm16lto27_8
T_8_21_wire_logic_cluster/lc_0/out
T_8_21_lc_trk_g1_0
T_8_21_wire_logic_cluster/lc_2/in_3

End 

Net : alt_ki_5
T_1_8_wire_logic_cluster/lc_5/out
T_1_7_sp4_v_t_42
T_0_11_lc_trk_g1_7
T_0_11_wire_mult/lc_5/in_3

End 

Net : alt_kd_0
T_2_5_wire_logic_cluster/lc_4/out
T_1_5_sp4_h_l_0
T_0_5_sp4_v_t_43
T_0_6_lc_trk_g2_3
T_0_6_wire_mult/lc_0/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_8
T_20_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g1_0
T_20_9_wire_logic_cluster/lc_1/in_0

T_20_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g1_0
T_20_9_wire_logic_cluster/lc_2/in_3

T_20_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g1_0
T_20_9_wire_logic_cluster/lc_3/in_0

End 

Net : pid_side.stateZ0Z_1
T_18_11_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g1_0
T_18_12_wire_logic_cluster/lc_7/in_0

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_1/in_0

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_lc_trk_g0_3
T_14_12_input_2_1
T_14_12_wire_logic_cluster/lc_1/in_2

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_14_16_sp4_v_t_42
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_5/in_1

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_lc_trk_g0_3
T_14_12_wire_logic_cluster/lc_2/in_3

T_18_11_wire_logic_cluster/lc_0/out
T_18_9_sp4_v_t_45
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_2/in_1

T_18_11_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g1_0
T_18_12_wire_logic_cluster/lc_5/in_0

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_2/in_1

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_sp4_v_t_40
T_14_15_lc_trk_g0_0
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_14_16_lc_trk_g0_3
T_14_16_input_2_7
T_14_16_wire_logic_cluster/lc_7/in_2

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_14_16_lc_trk_g0_3
T_14_16_input_2_5
T_14_16_wire_logic_cluster/lc_5/in_2

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_14_16_lc_trk_g0_3
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_4/in_3

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_19_12_sp4_h_l_11
T_15_12_sp4_h_l_11
T_14_12_sp4_v_t_46
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_6/in_3

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_10
T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_45
T_14_16_lc_trk_g3_5
T_14_16_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.error_i_acumm_prereg_esr_RNIJ04N_0Z0Z_10
T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_3/in_0

End 

Net : Commands_frame_decoder.state_RNITUI31Z0Z_13
T_7_12_wire_logic_cluster/lc_6/out
T_7_6_sp12_v_t_23
T_8_18_sp12_h_l_0
T_19_18_sp12_v_t_23
T_19_18_sp4_v_t_45
T_20_18_sp4_h_l_1
T_23_18_sp4_v_t_43
T_23_19_lc_trk_g3_3
T_23_19_wire_logic_cluster/lc_3/cen

T_7_12_wire_logic_cluster/lc_6/out
T_7_6_sp12_v_t_23
T_8_18_sp12_h_l_0
T_19_18_sp12_v_t_23
T_19_18_sp4_v_t_45
T_20_22_sp4_h_l_2
T_21_22_lc_trk_g2_2
T_21_22_wire_logic_cluster/lc_5/cen

T_7_12_wire_logic_cluster/lc_6/out
T_7_6_sp12_v_t_23
T_8_18_sp12_h_l_0
T_20_18_sp12_h_l_0
T_19_18_sp4_h_l_1
T_22_18_sp4_v_t_43
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_6/out
T_7_6_sp12_v_t_23
T_8_18_sp12_h_l_0
T_20_18_sp12_h_l_0
T_19_18_sp4_h_l_1
T_22_18_sp4_v_t_43
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_6/out
T_7_6_sp12_v_t_23
T_8_18_sp12_h_l_0
T_20_18_sp12_h_l_0
T_19_18_sp4_h_l_1
T_22_18_sp4_v_t_43
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_6/out
T_7_6_sp12_v_t_23
T_8_18_sp12_h_l_0
T_20_18_sp12_h_l_0
T_19_18_sp4_h_l_1
T_22_18_sp4_v_t_43
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_6/out
T_7_6_sp12_v_t_23
T_8_18_sp12_h_l_0
T_20_18_sp12_h_l_0
T_19_18_sp4_h_l_1
T_22_18_sp4_v_t_43
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_1/cen

T_7_12_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_41
T_8_10_sp4_h_l_9
T_11_6_sp4_v_t_38
T_12_6_sp4_h_l_3
T_16_6_sp4_h_l_11
T_17_6_lc_trk_g3_3
T_17_6_wire_logic_cluster/lc_0/cen

End 

Net : pid_front.N_76
T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_11_11_sp4_v_t_39
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_2/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_11_11_sp4_v_t_39
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_4/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_11_11_sp4_v_t_39
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_6/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_11_11_sp4_v_t_39
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_11_11_sp4_v_t_39
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_11_11_sp4_v_t_39
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_11_11_sp4_v_t_39
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_38
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

T_9_15_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_38
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_input_2_6
T_11_13_wire_logic_cluster/lc_6/in_2

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_11_11_sp4_v_t_39
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_3/in_3

T_9_15_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_38
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_7/in_3

T_9_15_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_38
T_11_13_sp4_h_l_8
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_11
T_13_9_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g2_6
T_13_9_input_2_0
T_13_9_wire_logic_cluster/lc_0/in_2

T_13_9_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g2_6
T_13_9_wire_logic_cluster/lc_3/in_3

T_13_9_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g2_6
T_13_9_wire_logic_cluster/lc_6/in_0

End 

Net : pid_front.error_i_acumm_preregZ0Z_18
T_8_22_wire_logic_cluster/lc_3/out
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_3/in_3

T_8_22_wire_logic_cluster/lc_3/out
T_8_22_lc_trk_g0_3
T_8_22_wire_logic_cluster/lc_0/in_3

End 

Net : pid_front.pid_prereg_esr_RNIBQKJ3Z0Z_20
T_10_15_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_front.error_i_acumm_prereg_esr_RNISDO3Z0Z_7
T_8_20_wire_logic_cluster/lc_5/out
T_8_20_lc_trk_g2_5
T_8_20_wire_logic_cluster/lc_2/in_3

End 

Net : alt_kd_2
T_2_5_wire_logic_cluster/lc_2/out
T_2_2_sp4_v_t_44
T_0_6_sp4_h_l_20
T_0_6_lc_trk_g2_1
T_0_6_wire_mult/lc_2/in_3

End 

Net : alt_ki_6
T_1_8_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_45
T_0_11_sp4_h_l_21
T_0_11_lc_trk_g3_0
T_0_11_wire_mult/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI20IM_0Z0Z_17
T_3_14_wire_logic_cluster/lc_6/out
T_3_14_lc_trk_g2_6
T_3_14_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJGHM_0Z0Z_12_cascade_
T_3_12_wire_logic_cluster/lc_6/ltout
T_3_12_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_11
T_14_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_5/in_1

T_14_19_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_41
T_14_13_sp4_v_t_37
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_2/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_10
T_9_6_wire_logic_cluster/lc_2/cout
T_9_6_wire_logic_cluster/lc_3/in_3

Net : alt_kd_4
T_2_6_wire_logic_cluster/lc_0/out
T_0_6_sp12_h_l_3
T_0_6_lc_trk_g1_4
T_0_6_wire_mult/lc_4/in_3

End 

Net : pid_alt.error_i_regZ0Z_20
T_1_9_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_44
T_2_11_sp4_v_t_37
T_2_14_lc_trk_g0_5
T_2_14_wire_logic_cluster/lc_4/in_1

T_1_9_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_44
T_2_11_sp4_v_t_37
T_2_14_lc_trk_g0_5
T_2_14_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.rudderZ0Z_12
T_13_10_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_0/in_0

T_13_10_wire_logic_cluster/lc_2/out
T_13_6_sp4_v_t_41
T_14_6_sp4_h_l_9
T_14_6_lc_trk_g1_4
T_14_6_wire_logic_cluster/lc_2/in_3

T_13_10_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g3_2
T_13_10_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_0
T_14_2_wire_logic_cluster/lc_0/cout
T_14_2_wire_logic_cluster/lc_1/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_10
T_9_14_wire_logic_cluster/lc_2/cout
T_9_14_wire_logic_cluster/lc_3/in_3

Net : alt_kd_7
T_2_5_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_38
T_0_6_sp4_h_l_21
T_0_6_lc_trk_g2_0
T_0_6_wire_mult/mult/B_7

End 

Net : pid_alt.error_d_regZ0Z_17
T_1_4_wire_logic_cluster/lc_6/out
T_0_4_sp12_h_l_16
T_3_4_sp12_v_t_23
T_3_14_lc_trk_g2_4
T_3_14_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_0_4_sp12_h_l_16
T_3_4_sp12_v_t_23
T_3_14_lc_trk_g3_4
T_3_14_wire_logic_cluster/lc_6/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_0_4_sp12_h_l_16
T_3_4_sp12_v_t_23
T_3_14_lc_trk_g3_4
T_3_14_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_12
T_14_11_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g1_7
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g1_7
T_14_11_wire_logic_cluster/lc_3/in_1

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g1_7
T_14_11_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_13
T_9_14_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g3_5
T_8_13_wire_logic_cluster/lc_5/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_42
T_6_13_sp4_h_l_7
T_8_13_lc_trk_g3_2
T_8_13_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_5/out
T_9_14_sp12_h_l_1
T_9_14_sp4_h_l_0
T_8_14_sp4_v_t_37
T_7_15_lc_trk_g2_5
T_7_15_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_5/out
T_9_14_sp12_h_l_1
T_9_14_sp4_h_l_0
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_4
T_9_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g2_4
T_8_13_wire_logic_cluster/lc_7/in_3

T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.un1_pid_prereg_0_cry_2
T_4_11_wire_logic_cluster/lc_3/cout
T_4_11_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.throttleZ0Z_14
T_12_10_wire_logic_cluster/lc_6/out
T_13_9_sp4_v_t_45
T_14_9_sp4_h_l_1
T_15_9_lc_trk_g3_1
T_15_9_input_2_2
T_15_9_wire_logic_cluster/lc_2/in_2

T_12_10_wire_logic_cluster/lc_6/out
T_13_9_sp4_v_t_45
T_14_9_sp4_h_l_1
T_15_9_lc_trk_g3_1
T_15_9_wire_logic_cluster/lc_4/in_0

End 

Net : alt_kd_6
T_2_6_wire_logic_cluster/lc_6/out
T_1_6_sp12_h_l_0
T_0_6_lc_trk_g1_0
T_0_6_wire_mult/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_12
T_3_12_wire_logic_cluster/lc_4/out
T_3_12_lc_trk_g3_4
T_3_12_wire_logic_cluster/lc_1/in_0

T_3_12_wire_logic_cluster/lc_4/out
T_3_12_lc_trk_g3_4
T_3_12_wire_logic_cluster/lc_6/in_3

End 

Net : throttle_order_1
T_5_11_wire_logic_cluster/lc_3/out
T_0_11_sp12_h_l_2
T_9_11_sp4_h_l_10
T_12_7_sp4_v_t_41
T_12_9_lc_trk_g2_4
T_12_9_wire_logic_cluster/lc_1/in_1

T_5_11_wire_logic_cluster/lc_3/out
T_5_10_sp12_v_t_22
T_6_10_sp12_h_l_1
T_13_10_lc_trk_g1_1
T_13_10_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_12
T_12_10_wire_logic_cluster/lc_4/cout
T_12_10_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_throttle_cry_12_THRU_CO
T_12_10_wire_logic_cluster/lc_5/out
T_11_10_sp4_h_l_2
T_15_10_sp4_h_l_5
T_15_10_lc_trk_g1_0
T_15_10_input_2_7
T_15_10_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_p_regZ0Z_20
T_1_22_wire_logic_cluster/lc_2/out
T_1_12_sp12_v_t_23
T_1_12_sp4_v_t_45
T_1_14_lc_trk_g3_0
T_1_14_wire_logic_cluster/lc_1/in_0

T_1_22_wire_logic_cluster/lc_2/out
T_2_18_sp4_v_t_40
T_2_14_sp4_v_t_36
T_3_14_sp4_h_l_1
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_6/in_1

T_1_22_wire_logic_cluster/lc_2/out
T_2_18_sp4_v_t_40
T_2_14_sp4_v_t_36
T_2_15_lc_trk_g2_4
T_2_15_input_2_2
T_2_15_wire_logic_cluster/lc_2/in_2

T_1_22_wire_logic_cluster/lc_2/out
T_2_18_sp4_v_t_40
T_2_14_sp4_v_t_36
T_2_15_lc_trk_g2_4
T_2_15_input_2_0
T_2_15_wire_logic_cluster/lc_0/in_2

T_1_22_wire_logic_cluster/lc_2/out
T_2_18_sp4_v_t_40
T_2_14_sp4_v_t_36
T_3_14_sp4_h_l_1
T_2_14_lc_trk_g0_1
T_2_14_input_2_7
T_2_14_wire_logic_cluster/lc_7/in_2

T_1_22_wire_logic_cluster/lc_2/out
T_2_18_sp4_v_t_40
T_2_14_sp4_v_t_36
T_2_15_lc_trk_g2_4
T_2_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.un1_pid_prereg_236_1
T_1_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_4/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_9
T_9_6_wire_logic_cluster/lc_1/cout
T_9_6_wire_logic_cluster/lc_2/in_3

Net : pid_alt.pid_preregZ0Z_4
T_4_11_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_6/in_1

T_4_11_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g3_5
T_5_12_wire_logic_cluster/lc_1/in_3

T_4_11_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_2/in_3

T_4_11_wire_logic_cluster/lc_5/out
T_3_11_sp4_h_l_2
T_6_11_sp4_v_t_39
T_5_13_lc_trk_g1_2
T_5_13_input_2_3
T_5_13_wire_logic_cluster/lc_3/in_2

T_4_11_wire_logic_cluster/lc_5/out
T_3_11_sp4_h_l_2
T_6_11_sp4_v_t_39
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_4/in_1

End 

Net : dron_frame_decoder_1.un1_WDT_cry_9
T_9_14_wire_logic_cluster/lc_1/cout
T_9_14_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_throttle_cry_11_THRU_CO
T_12_10_wire_logic_cluster/lc_4/out
T_11_10_sp4_h_l_0
T_14_10_sp4_v_t_37
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_13
T_15_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_input_2_0
T_15_10_wire_logic_cluster/lc_0/in_2

T_15_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_3/in_1

T_15_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_11
T_12_10_wire_logic_cluster/lc_3/cout
T_12_10_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_12
T_18_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g2_3
T_18_9_wire_logic_cluster/lc_5/in_0

T_18_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g2_3
T_18_9_wire_logic_cluster/lc_4/in_3

T_18_9_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_47
T_16_6_sp4_h_l_4
T_12_6_sp4_h_l_7
T_14_6_lc_trk_g3_2
T_14_6_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.source_pid_9_0_tz_6
T_5_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_7
T_8_10_sp4_v_t_42
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_5/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_5/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_4/in_1

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIJGHMZ0Z_12_cascade_
T_3_12_wire_logic_cluster/lc_1/ltout
T_3_12_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.un1_pid_prereg_0_cry_1
T_4_11_wire_logic_cluster/lc_2/cout
T_4_11_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_i_acumm_prereg15lto7Z0Z_2
T_2_18_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g2_5
T_3_19_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_16
T_4_16_wire_logic_cluster/lc_6/out
T_3_15_lc_trk_g3_6
T_3_15_wire_logic_cluster/lc_5/in_0

T_4_16_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g2_6
T_4_16_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI86IMZ0Z_19
T_1_14_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g2_5
T_1_14_wire_logic_cluster/lc_2/in_1

T_1_14_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g2_5
T_1_14_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.error_i_acumm16lto27_8
T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_1_0
T_15_3_wire_logic_cluster/lc_0/out
T_14_3_sp4_h_l_8
T_13_3_lc_trk_g0_0
T_13_3_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_8
T_9_6_wire_logic_cluster/lc_0/cout
T_9_6_wire_logic_cluster/lc_1/in_3

Net : pid_alt.N_222_cascade_
T_3_8_wire_logic_cluster/lc_1/ltout
T_3_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.N_93
T_3_8_wire_logic_cluster/lc_2/out
T_3_7_sp4_v_t_36
T_2_11_lc_trk_g1_1
T_2_11_wire_logic_cluster/lc_2/in_0

T_3_8_wire_logic_cluster/lc_2/out
T_3_7_sp4_v_t_36
T_2_11_lc_trk_g1_1
T_2_11_wire_logic_cluster/lc_3/in_3

T_3_8_wire_logic_cluster/lc_2/out
T_3_8_sp4_h_l_9
T_6_8_sp4_v_t_39
T_6_12_sp4_v_t_39
T_5_14_lc_trk_g1_2
T_5_14_wire_logic_cluster/lc_0/in_3

T_3_8_wire_logic_cluster/lc_2/out
T_3_7_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_0/in_0

T_3_8_wire_logic_cluster/lc_2/out
T_3_7_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_2/in_0

T_3_8_wire_logic_cluster/lc_2/out
T_3_7_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_4/in_0

T_3_8_wire_logic_cluster/lc_2/out
T_3_7_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_1/in_3

T_3_8_wire_logic_cluster/lc_2/out
T_3_7_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_3/in_3

T_3_8_wire_logic_cluster/lc_2/out
T_3_7_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNISPHMZ0Z_15_cascade_
T_2_15_wire_logic_cluster/lc_5/ltout
T_2_15_wire_logic_cluster/lc_6/in_2

End 

Net : throttle_order_0
T_5_11_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_40
T_7_9_sp4_h_l_5
T_11_9_sp4_h_l_8
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_6/out
T_4_11_sp12_h_l_0
T_11_11_sp4_h_l_9
T_14_7_sp4_v_t_38
T_15_7_sp4_h_l_3
T_16_7_lc_trk_g2_3
T_16_7_wire_logic_cluster/lc_4/in_1

End 

Net : dron_frame_decoder_1.un1_WDT_cry_8
T_9_14_wire_logic_cluster/lc_0/cout
T_9_14_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_9
T_20_9_wire_logic_cluster/lc_4/out
T_20_9_lc_trk_g3_4
T_20_9_wire_logic_cluster/lc_5/in_0

T_20_9_wire_logic_cluster/lc_4/out
T_20_8_lc_trk_g0_4
T_20_8_wire_logic_cluster/lc_2/in_0

T_20_9_wire_logic_cluster/lc_4/out
T_19_9_sp4_h_l_0
T_15_9_sp4_h_l_8
T_14_9_sp4_v_t_39
T_14_10_lc_trk_g3_7
T_14_10_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_11
T_18_9_wire_logic_cluster/lc_0/out
T_18_9_lc_trk_g1_0
T_18_9_wire_logic_cluster/lc_2/in_3

T_18_9_wire_logic_cluster/lc_0/out
T_18_9_lc_trk_g1_0
T_18_9_wire_logic_cluster/lc_1/in_0

T_18_9_wire_logic_cluster/lc_0/out
T_18_7_sp4_v_t_45
T_15_7_sp4_h_l_2
T_14_3_sp4_v_t_42
T_13_4_lc_trk_g3_2
T_13_4_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.N_290
T_16_6_wire_logic_cluster/lc_0/out
T_16_4_sp4_v_t_45
T_16_8_sp4_v_t_45
T_15_11_lc_trk_g3_5
T_15_11_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_4
T_15_11_wire_logic_cluster/lc_1/out
T_15_9_sp4_v_t_47
T_15_5_sp4_v_t_43
T_12_5_sp4_h_l_0
T_13_5_lc_trk_g2_0
T_13_5_wire_logic_cluster/lc_1/in_1

End 

Net : pid_side.error_i_acumm_prereg_esr_RNIJ04NZ0Z_10
T_14_19_wire_logic_cluster/lc_5/out
T_14_12_sp12_v_t_22
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/in_1

End 

Net : pid_side.source_pid_1_sqmuxa_1_0_a4_4
T_16_12_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g0_0
T_15_13_input_2_2
T_15_13_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un2_source_data_0_cry_7
T_11_8_wire_logic_cluster/lc_6/cout
T_11_8_wire_logic_cluster/lc_7/in_3

Net : pid_front.error_i_acumm_2_sqmuxa_1
T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_2/in_0

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_7/in_1

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_3/in_1

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_5/in_1

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_input_2_6
T_9_19_wire_logic_cluster/lc_6/in_2

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_13
T_18_9_wire_logic_cluster/lc_6/out
T_19_8_sp4_v_t_45
T_20_8_sp4_h_l_1
T_20_8_lc_trk_g1_4
T_20_8_wire_logic_cluster/lc_4/in_1

T_18_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g1_6
T_18_9_wire_logic_cluster/lc_7/in_0

T_18_9_wire_logic_cluster/lc_6/out
T_19_8_sp4_v_t_45
T_16_8_sp4_h_l_8
T_15_4_sp4_v_t_45
T_15_5_lc_trk_g3_5
T_15_5_wire_logic_cluster/lc_5/in_3

End 

Net : xy_ki_fast_2
T_15_24_wire_logic_cluster/lc_6/out
T_14_24_sp12_h_l_0
T_13_24_sp12_v_t_23
T_13_24_sp4_v_t_45
T_13_20_sp4_v_t_45
T_12_22_lc_trk_g2_0
T_12_22_wire_logic_cluster/lc_2/in_0

T_15_24_wire_logic_cluster/lc_6/out
T_14_24_sp12_h_l_0
T_13_24_sp12_v_t_23
T_13_25_lc_trk_g2_7
T_13_25_wire_logic_cluster/lc_7/in_0

T_15_24_wire_logic_cluster/lc_6/out
T_14_24_sp12_h_l_0
T_13_12_sp12_v_t_23
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_6/in_3

T_15_24_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_37
T_16_22_lc_trk_g3_5
T_16_22_wire_logic_cluster/lc_5/in_1

T_15_24_wire_logic_cluster/lc_6/out
T_14_24_sp12_h_l_0
T_13_24_sp12_v_t_23
T_13_24_sp4_v_t_45
T_13_26_lc_trk_g2_0
T_13_26_wire_logic_cluster/lc_3/in_1

T_15_24_wire_logic_cluster/lc_6/out
T_14_24_sp12_h_l_0
T_13_24_sp12_v_t_23
T_13_24_sp4_v_t_45
T_12_26_lc_trk_g0_3
T_12_26_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_6/out
T_14_24_sp12_h_l_0
T_13_24_sp12_v_t_23
T_13_24_sp4_v_t_45
T_12_25_lc_trk_g3_5
T_12_25_wire_logic_cluster/lc_5/in_1

T_15_24_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_41
T_12_22_sp4_h_l_10
T_11_22_lc_trk_g1_2
T_11_22_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_41
T_12_22_sp4_h_l_10
T_11_22_sp4_v_t_47
T_11_25_lc_trk_g0_7
T_11_25_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_6/out
T_14_24_sp12_h_l_0
T_13_24_sp12_v_t_23
T_13_25_lc_trk_g2_7
T_13_25_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_41
T_12_22_sp4_h_l_10
T_11_22_sp4_v_t_47
T_10_23_lc_trk_g3_7
T_10_23_wire_logic_cluster/lc_6/in_0

T_15_24_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_41
T_12_22_sp4_h_l_10
T_11_22_sp4_v_t_47
T_10_23_lc_trk_g3_7
T_10_23_wire_logic_cluster/lc_2/in_0

T_15_24_wire_logic_cluster/lc_6/out
T_14_24_sp12_h_l_0
T_13_24_sp12_v_t_23
T_13_26_lc_trk_g3_4
T_13_26_input_2_5
T_13_26_wire_logic_cluster/lc_5/in_2

T_15_24_wire_logic_cluster/lc_6/out
T_15_25_lc_trk_g0_6
T_15_25_wire_logic_cluster/lc_3/in_1

T_15_24_wire_logic_cluster/lc_6/out
T_15_23_sp4_v_t_44
T_15_26_lc_trk_g0_4
T_15_26_wire_logic_cluster/lc_7/in_1

T_15_24_wire_logic_cluster/lc_6/out
T_15_23_sp4_v_t_44
T_14_26_lc_trk_g3_4
T_14_26_wire_logic_cluster/lc_1/in_0

T_15_24_wire_logic_cluster/lc_6/out
T_15_23_sp4_v_t_44
T_14_26_lc_trk_g3_4
T_14_26_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_10_0_cascade_
T_16_7_wire_logic_cluster/lc_6/ltout
T_16_7_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_d_reg_prevZ0Z_14
T_5_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g3_6
T_5_15_input_2_1
T_5_15_wire_logic_cluster/lc_1/in_2

T_5_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_4/in_1

End 

Net : dron_frame_decoder_1.WDT10_0_icf0_cascade_
T_8_13_wire_logic_cluster/lc_2/ltout
T_8_13_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.N_76
T_15_13_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_46
T_16_12_sp4_h_l_4
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_46
T_16_12_sp4_h_l_4
T_18_12_lc_trk_g2_1
T_18_12_input_2_1
T_18_12_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_46
T_16_12_sp4_h_l_4
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_0/in_3

T_15_13_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_46
T_16_12_sp4_h_l_4
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_2/in_3

T_15_13_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_46
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_46
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_46
T_14_13_lc_trk_g3_6
T_14_13_input_2_3
T_14_13_wire_logic_cluster/lc_3/in_2

T_15_13_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_46
T_14_13_lc_trk_g3_6
T_14_13_input_2_5
T_14_13_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_46
T_14_13_lc_trk_g3_6
T_14_13_input_2_7
T_14_13_wire_logic_cluster/lc_7/in_2

T_15_13_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g3_7
T_14_12_wire_logic_cluster/lc_6/in_0

T_15_13_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g3_7
T_14_12_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g3_7
T_14_12_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_9_6_0_
T_9_6_wire_logic_cluster/carry_in_mux/cout
T_9_6_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_d_reg_prevZ0Z_19
T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_7/in_1

T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.N_10_0
T_4_19_wire_logic_cluster/lc_1/out
T_4_17_sp4_v_t_47
T_5_17_sp4_h_l_10
T_7_17_lc_trk_g3_7
T_7_17_wire_logic_cluster/lc_5/in_3

End 

Net : dron_frame_decoder_1.un1_sink_data_valid_5_0
T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_8_22_sp12_h_l_1
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_0/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_39
T_4_19_sp4_h_l_7
T_0_19_sp4_h_l_3
T_3_15_sp4_v_t_44
T_2_16_lc_trk_g3_4
T_2_16_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_8_22_sp12_h_l_1
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_39
T_4_19_sp4_h_l_7
T_0_19_sp4_h_l_3
T_3_15_sp4_v_t_44
T_2_16_lc_trk_g3_4
T_2_16_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_39
T_4_19_sp4_h_l_7
T_0_19_sp4_h_l_3
T_3_15_sp4_v_t_44
T_2_16_lc_trk_g3_4
T_2_16_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_39
T_4_19_sp4_h_l_7
T_0_19_sp4_h_l_3
T_3_15_sp4_v_t_44
T_2_16_lc_trk_g3_4
T_2_16_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_39
T_4_19_sp4_h_l_7
T_0_19_sp4_h_l_3
T_1_19_lc_trk_g2_3
T_1_19_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_39
T_4_19_sp4_h_l_7
T_0_19_sp4_h_l_3
T_1_19_lc_trk_g2_3
T_1_19_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_39
T_4_19_sp4_h_l_7
T_0_19_sp4_h_l_3
T_1_19_lc_trk_g2_3
T_1_19_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_39
T_4_19_sp4_h_l_7
T_0_19_sp4_h_l_3
T_1_19_lc_trk_g2_3
T_1_19_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_39
T_4_19_sp4_h_l_7
T_4_19_lc_trk_g1_2
T_4_19_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_15_sp4_v_t_39
T_4_19_sp4_h_l_7
T_4_19_lc_trk_g1_2
T_4_19_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_0_17_sp12_h_l_2
T_2_17_lc_trk_g0_1
T_2_17_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_0_17_sp12_h_l_2
T_2_17_lc_trk_g0_1
T_2_17_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_0_17_sp12_h_l_2
T_2_17_lc_trk_g0_1
T_2_17_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_0_17_sp12_h_l_2
T_2_17_lc_trk_g0_1
T_2_17_input_2_5
T_2_17_wire_logic_cluster/lc_5/in_2

End 

Net : dron_frame_decoder_1.stateZ0Z_4
T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_5_15_sp4_v_t_37
T_4_19_lc_trk_g1_0
T_4_19_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_18_19_sp4_h_l_8
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_14_sp4_v_t_41
T_9_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_16_18_sp4_v_t_38
T_17_22_sp4_h_l_9
T_18_22_lc_trk_g2_1
T_18_22_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_14_sp4_v_t_41
T_9_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_16_18_sp4_v_t_38
T_17_22_sp4_h_l_9
T_18_22_lc_trk_g2_1
T_18_22_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_18_19_sp4_h_l_8
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_18_19_sp4_h_l_8
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_6/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_8_14_sp4_v_t_41
T_9_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_16_18_sp4_v_t_38
T_17_22_sp4_h_l_9
T_18_22_lc_trk_g2_1
T_18_22_wire_logic_cluster/lc_6/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_18_19_sp4_h_l_8
T_17_19_lc_trk_g1_0
T_17_19_input_2_3
T_17_19_wire_logic_cluster/lc_3/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_14_sp4_v_t_41
T_9_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_16_18_sp4_v_t_38
T_17_22_sp4_h_l_9
T_18_22_lc_trk_g2_1
T_18_22_input_2_3
T_18_22_wire_logic_cluster/lc_3/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_15_19_lc_trk_g2_0
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_37
T_10_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_15_19_lc_trk_g2_0
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_8_14_sp4_v_t_41
T_9_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_17_18_sp4_h_l_6
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_8_14_sp4_v_t_41
T_9_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_17_18_sp4_h_l_6
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_8_14_sp4_v_t_41
T_9_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_17_18_sp4_h_l_6
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_8_14_sp4_v_t_41
T_9_18_sp4_h_l_10
T_13_18_sp4_h_l_10
T_17_18_sp4_h_l_6
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_6/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_37
T_9_19_sp4_v_t_37
T_8_23_lc_trk_g1_0
T_8_23_input_2_7
T_8_23_wire_logic_cluster/lc_7/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_5_15_sp4_v_t_37
T_4_19_lc_trk_g1_0
T_4_19_input_2_5
T_4_19_wire_logic_cluster/lc_5/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_2/in_0

End 

Net : Commands_frame_decoder.state_ns_i_a2_2_1Z0Z_0
T_7_8_wire_logic_cluster/lc_7/out
T_7_3_sp12_v_t_22
T_7_5_lc_trk_g3_5
T_7_5_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_d_regZ0Z_20
T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_1_14_lc_trk_g2_0
T_1_14_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_2_14_sp12_h_l_0
T_3_14_sp4_h_l_3
T_2_14_sp4_v_t_38
T_2_15_lc_trk_g3_6
T_2_15_wire_logic_cluster/lc_2/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_2_14_sp12_h_l_0
T_3_14_sp4_h_l_3
T_2_14_sp4_v_t_38
T_2_15_lc_trk_g3_6
T_2_15_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_2_14_sp12_h_l_0
T_2_14_lc_trk_g0_3
T_2_14_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_2_14_sp12_h_l_0
T_3_14_sp4_h_l_3
T_2_14_sp4_v_t_38
T_2_15_lc_trk_g3_6
T_2_15_input_2_7
T_2_15_wire_logic_cluster/lc_7/in_2

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_2_14_sp12_h_l_0
T_2_14_lc_trk_g0_3
T_2_14_wire_logic_cluster/lc_7/in_0

T_1_6_wire_logic_cluster/lc_0/out
T_1_2_sp12_v_t_23
T_1_14_lc_trk_g2_0
T_1_14_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc_data_3
T_7_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_7/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_3_9_sp12_h_l_1
T_14_9_sp12_v_t_22
T_3_21_sp12_h_l_1
T_2_21_sp12_v_t_22
T_2_24_lc_trk_g2_2
T_2_24_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_7_6_sp12_v_t_22
T_8_18_sp12_h_l_1
T_14_18_sp4_h_l_6
T_17_18_sp4_v_t_46
T_17_22_sp4_v_t_46
T_17_25_lc_trk_g1_6
T_17_25_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_3_9_sp12_h_l_1
T_14_9_sp12_v_t_22
T_15_21_sp12_h_l_1
T_22_21_lc_trk_g1_1
T_22_21_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_3_9_sp12_h_l_1
T_2_0_span12_vert_17
T_2_6_sp4_v_t_36
T_1_8_lc_trk_g1_1
T_1_8_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_3_9_sp12_h_l_1
T_9_9_sp4_h_l_6
T_12_9_sp4_v_t_43
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_7_6_sp12_v_t_22
T_8_18_sp12_h_l_1
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_3_9_sp12_h_l_1
T_2_0_span12_vert_17
T_2_7_lc_trk_g2_5
T_2_7_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_7_6_sp12_v_t_22
T_7_18_sp12_v_t_22
T_7_20_lc_trk_g3_5
T_7_20_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_7
T_10_9_sp4_v_t_42
T_11_13_sp4_h_l_1
T_13_13_lc_trk_g2_4
T_13_13_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_7_6_sp12_v_t_22
T_0_18_sp12_h_l_9
T_2_18_lc_trk_g1_6
T_2_18_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_7
T_10_9_sp4_v_t_42
T_10_10_lc_trk_g2_2
T_10_10_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_7
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.N_409
T_7_5_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_3/in_3

T_7_5_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g0_1
T_7_6_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g0_1
T_7_6_wire_logic_cluster/lc_6/in_1

End 

Net : Commands_frame_decoder.N_370_cascade_
T_7_4_wire_logic_cluster/lc_3/ltout
T_7_4_wire_logic_cluster/lc_4/in_2

End 

Net : pid_side.error_i_acumm16lto27_7
T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_4/in_3

End 

Net : pid_front.error_i_acumm16lt9_0_cascade_
T_8_20_wire_logic_cluster/lc_1/ltout
T_8_20_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.m0_0_03_cascade_
T_16_22_wire_logic_cluster/lc_1/ltout
T_16_22_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.un10lt9_1_cascade_
T_8_20_wire_logic_cluster/lc_0/ltout
T_8_20_wire_logic_cluster/lc_1/in_2

End 

Net : pid_front.un4_error_i_reg_22_nsZ0Z_1
T_16_22_wire_logic_cluster/lc_2/out
T_16_20_sp12_v_t_23
T_16_24_sp4_v_t_41
T_13_24_sp4_h_l_10
T_14_24_lc_trk_g2_2
T_14_24_wire_logic_cluster/lc_7/in_1

T_16_22_wire_logic_cluster/lc_2/out
T_16_20_sp12_v_t_23
T_16_24_sp4_v_t_41
T_13_24_sp4_h_l_10
T_14_24_lc_trk_g2_2
T_14_24_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_9_14_0_
T_9_14_wire_logic_cluster/carry_in_mux/cout
T_9_14_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_14
T_20_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g0_0
T_20_10_wire_logic_cluster/lc_1/in_1

T_20_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g0_0
T_20_10_input_2_2
T_20_10_wire_logic_cluster/lc_2/in_2

T_20_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g0_0
T_20_10_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.stateZ0Z_5
T_7_15_wire_logic_cluster/lc_5/out
T_6_15_sp4_h_l_2
T_5_15_sp4_v_t_45
T_4_19_lc_trk_g2_0
T_4_19_wire_logic_cluster/lc_1/in_3

T_7_15_wire_logic_cluster/lc_5/out
T_6_15_sp4_h_l_2
T_9_15_sp4_v_t_39
T_10_19_sp4_h_l_8
T_14_19_sp4_h_l_8
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g3_5
T_7_15_input_2_4
T_7_15_wire_logic_cluster/lc_4/in_2

T_7_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g3_5
T_7_15_wire_logic_cluster/lc_5/in_3

End 

Net : uart_pc_data_6
T_8_9_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_7/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_8_9_sp12_v_t_23
T_9_21_sp12_h_l_0
T_14_21_sp4_h_l_7
T_17_17_sp4_v_t_42
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_15_sp4_v_t_39
T_21_19_sp4_h_l_2
T_23_19_lc_trk_g3_7
T_23_19_wire_logic_cluster/lc_7/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_8_9_sp12_v_t_23
T_0_21_sp12_h_l_7
T_2_21_lc_trk_g1_4
T_2_21_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_0
T_6_9_sp4_v_t_37
T_6_13_sp4_v_t_45
T_3_17_sp4_h_l_8
T_2_17_sp4_v_t_39
T_2_19_lc_trk_g3_2
T_2_19_wire_logic_cluster/lc_0/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_8_9_sp12_v_t_23
T_8_17_sp4_v_t_37
T_7_20_lc_trk_g2_5
T_7_20_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_40
T_9_12_sp4_h_l_5
T_13_12_sp4_h_l_8
T_16_12_sp4_v_t_36
T_15_14_lc_trk_g1_1
T_15_14_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_0
T_3_9_sp4_h_l_3
T_2_5_sp4_v_t_38
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_40
T_5_8_sp4_h_l_5
T_1_8_sp4_h_l_5
T_1_8_lc_trk_g1_0
T_1_8_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_0
T_10_9_sp4_v_t_40
T_11_13_sp4_h_l_11
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_0
T_10_9_sp4_v_t_40
T_10_10_lc_trk_g3_0
T_10_10_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_36
T_10_11_sp4_h_l_7
T_12_11_lc_trk_g3_2
T_12_11_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g1_4
T_8_9_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNIPMHMZ0Z_14_cascade_
T_5_15_wire_logic_cluster/lc_1/ltout
T_5_15_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.state_ns_0_cascade_
T_12_13_wire_logic_cluster/lc_1/ltout
T_12_13_wire_logic_cluster/lc_2/in_2

End 

Net : pid_front.m0_0_03
T_16_22_wire_logic_cluster/lc_1/out
T_16_22_sp4_h_l_7
T_15_22_sp4_v_t_42
T_15_25_lc_trk_g1_2
T_15_25_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_1/out
T_16_22_sp4_h_l_7
T_12_22_sp4_h_l_3
T_11_22_sp4_v_t_38
T_10_25_lc_trk_g2_6
T_10_25_wire_logic_cluster/lc_5/in_1

T_16_22_wire_logic_cluster/lc_1/out
T_16_22_sp4_h_l_7
T_12_22_sp4_h_l_3
T_14_22_lc_trk_g2_6
T_14_22_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_1/out
T_16_22_sp4_h_l_7
T_12_22_sp4_h_l_3
T_11_22_sp4_v_t_38
T_10_25_lc_trk_g2_6
T_10_25_input_2_0
T_10_25_wire_logic_cluster/lc_0/in_2

End 

Net : reset_module_System.countZ0Z_10
T_9_9_wire_logic_cluster/lc_1/out
T_9_6_sp12_v_t_22
T_9_11_sp4_v_t_40
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_1/in_3

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.reset6_3
T_8_15_wire_logic_cluster/lc_1/out
T_8_4_sp12_v_t_22
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_2/in_3

End 

Net : reset_module_System.reset6_19
T_8_8_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_43
T_8_0_span4_vert_44
T_7_1_lc_trk_g3_4
T_7_1_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g0_3
T_8_8_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_7/in_3

End 

Net : reset_module_System.reset6_17_cascade_
T_8_8_wire_logic_cluster/lc_2/ltout
T_8_8_wire_logic_cluster/lc_3/in_2

End 

Net : pid_front.error_i_acumm16lto27_7_cascade_
T_8_21_wire_logic_cluster/lc_1/ltout
T_8_21_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.WDT_RNIHV6PZ0Z_11_cascade_
T_8_6_wire_logic_cluster/lc_0/ltout
T_8_6_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_2_0_4_0
T_13_3_wire_logic_cluster/lc_6/out
T_13_3_lc_trk_g3_6
T_13_3_wire_logic_cluster/lc_0/in_1

T_13_3_wire_logic_cluster/lc_6/out
T_13_3_lc_trk_g3_6
T_13_3_wire_logic_cluster/lc_4/in_1

End 

Net : dron_frame_decoder_1.WDT10_0_icf0_1_cascade_
T_8_13_wire_logic_cluster/lc_1/ltout
T_8_13_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.WDTZ0Z_10
T_9_14_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g2_2
T_8_13_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g2_2
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNIVSHM_0Z0Z_16_cascade_
T_3_15_wire_logic_cluster/lc_5/ltout
T_3_15_wire_logic_cluster/lc_6/in_2

End 

Net : throttle_order_2
T_5_11_wire_logic_cluster/lc_4/out
T_5_9_sp4_v_t_37
T_6_9_sp4_h_l_0
T_10_9_sp4_h_l_3
T_12_9_lc_trk_g3_6
T_12_9_wire_logic_cluster/lc_2/in_1

T_5_11_wire_logic_cluster/lc_4/out
T_5_9_sp4_v_t_37
T_6_9_sp4_h_l_0
T_10_9_sp4_h_l_3
T_14_9_sp4_h_l_11
T_17_5_sp4_v_t_40
T_17_7_lc_trk_g3_5
T_17_7_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.N_232
T_13_3_wire_logic_cluster/lc_0/out
T_12_3_sp4_h_l_8
T_15_3_sp4_v_t_45
T_14_7_lc_trk_g2_0
T_14_7_wire_logic_cluster/lc_4/in_0

T_13_3_wire_logic_cluster/lc_0/out
T_12_3_sp4_h_l_8
T_15_3_sp4_v_t_45
T_14_7_lc_trk_g2_0
T_14_7_wire_logic_cluster/lc_5/in_1

End 

Net : pid_front_error_i_reg_9_sn_19
T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_11_24_sp4_h_l_10
T_10_24_sp4_v_t_47
T_10_25_lc_trk_g2_7
T_10_25_wire_logic_cluster/lc_4/in_1

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_14_24_sp4_v_t_36
T_13_26_lc_trk_g1_1
T_13_26_wire_logic_cluster/lc_6/in_0

T_14_21_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_37
T_11_23_sp4_h_l_5
T_11_23_lc_trk_g0_0
T_11_23_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_37
T_11_23_sp4_h_l_5
T_11_23_lc_trk_g0_0
T_11_23_wire_logic_cluster/lc_7/in_1

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_24_sp4_h_l_5
T_16_24_lc_trk_g3_5
T_16_24_wire_logic_cluster/lc_1/in_3

T_14_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_0/in_0

T_14_21_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_6/in_1

End 

Net : pid_alt.m21_e_0_cascade_
T_4_9_wire_logic_cluster/lc_1/ltout
T_4_9_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_1
T_3_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g1_1
T_4_9_wire_logic_cluster/lc_1/in_3

T_3_9_wire_logic_cluster/lc_1/out
T_3_7_sp4_v_t_47
T_2_11_lc_trk_g2_2
T_2_11_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_i_acumm_preregZ0Z_0
T_3_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_1/in_1

T_3_9_wire_logic_cluster/lc_0/out
T_3_7_sp4_v_t_45
T_2_11_lc_trk_g2_0
T_2_11_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.m21_e_9
T_4_9_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g1_2
T_4_10_input_2_1
T_4_10_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_7_THRU_CO
T_12_10_wire_logic_cluster/lc_0/out
T_11_10_sp4_h_l_8
T_14_6_sp4_v_t_45
T_14_9_lc_trk_g0_5
T_14_9_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_12_10_0_
T_12_10_wire_logic_cluster/carry_in_mux/cout
T_12_10_wire_logic_cluster/lc_0/in_3

Net : pid_alt.error_i_acumm_preregZ0Z_21
T_2_9_wire_logic_cluster/lc_0/out
T_2_9_sp4_h_l_5
T_4_9_lc_trk_g3_0
T_4_9_wire_logic_cluster/lc_3/in_0

T_2_9_wire_logic_cluster/lc_0/out
T_3_8_lc_trk_g3_0
T_3_8_wire_logic_cluster/lc_2/in_1

T_2_9_wire_logic_cluster/lc_0/out
T_2_6_sp4_v_t_40
T_3_10_sp4_h_l_5
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_0/out
T_2_6_sp4_v_t_40
T_3_10_sp4_h_l_5
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_5/in_0

End 

Net : throttle_order_3
T_5_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_10
T_10_11_sp4_h_l_6
T_13_7_sp4_v_t_43
T_12_9_lc_trk_g0_6
T_12_9_wire_logic_cluster/lc_3/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_10
T_10_11_sp4_h_l_6
T_14_11_sp4_h_l_6
T_17_7_sp4_v_t_37
T_16_8_lc_trk_g2_5
T_16_8_input_2_5
T_16_8_wire_logic_cluster/lc_5/in_2

End 

Net : front_order_0
T_11_13_wire_logic_cluster/lc_7/out
T_11_11_sp4_v_t_43
T_12_11_sp4_h_l_11
T_13_11_lc_trk_g2_3
T_13_11_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_7/out
T_11_11_sp4_v_t_43
T_12_11_sp4_h_l_11
T_15_7_sp4_v_t_40
T_16_7_sp4_h_l_10
T_16_7_lc_trk_g1_7
T_16_7_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_12
T_13_12_wire_logic_cluster/lc_4/cout
T_13_12_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_elevator_cry_12_THRU_CO
T_13_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_39
T_14_10_sp4_h_l_7
T_15_10_lc_trk_g2_7
T_15_10_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_11
T_13_4_wire_logic_cluster/lc_7/out
T_13_5_lc_trk_g1_7
T_13_5_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_2
T_15_6_wire_logic_cluster/lc_2/out
T_15_2_sp4_v_t_41
T_15_3_lc_trk_g3_1
T_15_3_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_3
T_15_5_wire_logic_cluster/lc_7/out
T_15_2_sp4_v_t_38
T_15_3_lc_trk_g3_6
T_15_3_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.m21_e_8_cascade_
T_3_10_wire_logic_cluster/lc_4/ltout
T_3_10_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_9
T_3_10_wire_logic_cluster/lc_3/out
T_3_10_lc_trk_g1_3
T_3_10_wire_logic_cluster/lc_4/in_0

T_3_10_wire_logic_cluster/lc_3/out
T_3_10_lc_trk_g1_3
T_3_10_wire_logic_cluster/lc_0/in_0

T_3_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g3_3
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_8
T_3_10_wire_logic_cluster/lc_1/out
T_3_10_lc_trk_g0_1
T_3_10_wire_logic_cluster/lc_4/in_1

T_3_10_wire_logic_cluster/lc_1/out
T_3_10_lc_trk_g1_1
T_3_10_input_2_0
T_3_10_wire_logic_cluster/lc_0/in_2

T_3_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g2_1
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.m0_0_03_cascade_
T_16_22_wire_logic_cluster/lc_4/ltout
T_16_22_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_i_acumm_preregZ0Z_7
T_2_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_8
T_4_9_lc_trk_g2_0
T_4_9_wire_logic_cluster/lc_2/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g1_4
T_2_10_wire_logic_cluster/lc_6/in_3

T_2_9_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g0_4
T_2_10_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_6
T_3_10_wire_logic_cluster/lc_6/out
T_3_10_lc_trk_g0_6
T_3_10_input_2_4
T_3_10_wire_logic_cluster/lc_4/in_2

T_3_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_wire_logic_cluster/lc_6/in_0

T_3_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_input_2_2
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.N_2232_i_l_ofxZ0
T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_0/in_1

End 

Net : side_order_0
T_14_12_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_43
T_15_10_sp4_h_l_11
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_46
T_14_7_sp4_v_t_46
T_15_7_sp4_h_l_11
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_i_acumm7lto5
T_2_9_wire_logic_cluster/lc_3/out
T_2_9_sp4_h_l_11
T_4_9_lc_trk_g3_6
T_4_9_wire_logic_cluster/lc_2/in_1

T_2_9_wire_logic_cluster/lc_3/out
T_2_8_sp4_v_t_38
T_2_11_lc_trk_g0_6
T_2_11_wire_logic_cluster/lc_3/in_1

T_2_9_wire_logic_cluster/lc_3/out
T_2_9_sp4_h_l_11
T_6_9_sp4_h_l_2
T_9_9_sp4_v_t_39
T_9_13_sp4_v_t_40
T_9_17_sp4_v_t_40
T_10_21_sp4_h_l_11
T_11_21_lc_trk_g3_3
T_11_21_input_2_0
T_11_21_wire_logic_cluster/lc_0/in_2

T_2_9_wire_logic_cluster/lc_3/out
T_2_8_sp4_v_t_38
T_3_12_sp4_h_l_3
T_6_12_sp4_v_t_45
T_5_14_lc_trk_g2_0
T_5_14_input_2_0
T_5_14_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_10_THRU_CO
T_16_11_wire_logic_cluster/lc_3/out
T_14_11_sp4_h_l_3
T_13_7_sp4_v_t_45
T_13_9_lc_trk_g2_0
T_13_9_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_10
T_16_11_wire_logic_cluster/lc_2/cout
T_16_11_wire_logic_cluster/lc_3/in_3

Net : xy_ki_4
T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_16_22_lc_trk_g2_2
T_16_22_wire_logic_cluster/lc_2/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_13_14_sp4_v_t_39
T_13_18_lc_trk_g1_2
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_26_lc_trk_g3_2
T_15_26_wire_logic_cluster/lc_0/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_24_sp4_v_t_40
T_12_24_sp4_h_l_5
T_8_24_sp4_h_l_8
T_10_24_lc_trk_g3_5
T_10_24_input_2_0
T_10_24_wire_logic_cluster/lc_0/in_2

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_2/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_41
T_12_25_lc_trk_g3_1
T_12_25_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_41
T_14_22_sp4_h_l_4
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_41
T_14_22_sp4_h_l_4
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_3/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_15_14_lc_trk_g3_2
T_15_14_input_2_1
T_15_14_wire_logic_cluster/lc_1/in_2

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_41
T_10_26_sp4_h_l_4
T_12_26_lc_trk_g3_1
T_12_26_wire_logic_cluster/lc_0/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_41
T_12_26_lc_trk_g1_4
T_12_26_wire_logic_cluster/lc_2/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_24_sp4_v_t_40
T_12_24_sp4_h_l_5
T_14_24_lc_trk_g3_0
T_14_24_wire_logic_cluster/lc_7/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_2/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_36
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_13_14_sp4_v_t_39
T_13_18_sp4_v_t_40
T_10_22_sp4_h_l_5
T_10_22_lc_trk_g0_0
T_10_22_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_39
T_16_20_lc_trk_g1_2
T_16_20_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_36
T_17_23_lc_trk_g3_4
T_17_23_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_45
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_7/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_40
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_7/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_41
T_14_22_sp4_h_l_4
T_10_22_sp4_h_l_0
T_13_22_sp4_v_t_37
T_13_23_lc_trk_g2_5
T_13_23_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_14_22_sp4_h_l_10
T_13_22_sp4_v_t_41
T_14_22_sp4_h_l_4
T_10_22_sp4_h_l_0
T_13_22_sp4_v_t_37
T_13_25_lc_trk_g1_5
T_13_25_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_24_sp4_v_t_40
T_12_24_sp4_h_l_5
T_8_24_sp4_h_l_8
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_20_sp4_v_t_44
T_16_24_sp4_h_l_9
T_16_24_lc_trk_g0_4
T_16_24_wire_logic_cluster/lc_0/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_20_sp4_v_t_44
T_15_24_sp4_v_t_44
T_14_25_lc_trk_g3_4
T_14_25_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_24_sp4_v_t_40
T_15_20_sp4_v_t_45
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_24_sp4_v_t_40
T_14_26_lc_trk_g0_5
T_14_26_wire_logic_cluster/lc_2/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_24_sp4_v_t_40
T_12_24_sp4_h_l_5
T_14_24_lc_trk_g3_0
T_14_24_wire_logic_cluster/lc_1/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_11_25_lc_trk_g1_2
T_11_25_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_36
T_17_23_lc_trk_g3_4
T_17_23_wire_logic_cluster/lc_2/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_45
T_11_23_lc_trk_g2_0
T_11_23_wire_logic_cluster/lc_0/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_10_22_lc_trk_g2_7
T_10_22_wire_logic_cluster/lc_2/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_45
T_10_25_lc_trk_g2_0
T_10_25_wire_logic_cluster/lc_3/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_36
T_16_25_lc_trk_g2_4
T_16_25_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_24_sp4_v_t_40
T_14_26_lc_trk_g0_5
T_14_26_wire_logic_cluster/lc_7/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_40
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_38
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_10_22_lc_trk_g2_7
T_10_22_wire_logic_cluster/lc_7/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_13_14_sp4_v_t_39
T_13_18_sp4_v_t_40
T_10_22_sp4_h_l_5
T_10_22_lc_trk_g0_0
T_10_22_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_42
T_15_21_sp4_v_t_47
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_7/in_0

T_15_14_wire_logic_cluster/lc_5/out
T_15_7_sp12_v_t_22
T_15_19_sp12_v_t_22
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_42
T_15_17_sp4_v_t_42
T_16_21_sp4_h_l_7
T_18_21_lc_trk_g3_2
T_18_21_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.countZ0Z_11
T_9_9_wire_logic_cluster/lc_2/out
T_9_8_sp4_v_t_36
T_9_12_sp4_v_t_41
T_8_15_lc_trk_g3_1
T_8_15_wire_logic_cluster/lc_1/in_1

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_17_4_0_cascade_
T_13_2_wire_logic_cluster/lc_2/ltout
T_13_2_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_i_acumm16lto27_9_cascade_
T_14_17_wire_logic_cluster/lc_3/ltout
T_14_17_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.state_RNIF38SZ0Z_6
T_7_12_wire_logic_cluster/lc_3/out
T_7_11_sp12_v_t_22
T_7_14_sp4_v_t_42
T_4_18_sp4_h_l_0
T_3_18_sp4_v_t_43
T_3_22_sp4_v_t_43
T_2_23_lc_trk_g3_3
T_2_23_wire_logic_cluster/lc_1/cen

T_7_12_wire_logic_cluster/lc_3/out
T_7_11_sp12_v_t_22
T_7_14_sp4_v_t_42
T_4_18_sp4_h_l_0
T_3_18_sp4_v_t_43
T_3_22_sp4_v_t_43
T_2_23_lc_trk_g3_3
T_2_23_wire_logic_cluster/lc_1/cen

T_7_12_wire_logic_cluster/lc_3/out
T_7_11_sp12_v_t_22
T_7_14_sp4_v_t_42
T_4_18_sp4_h_l_0
T_3_18_sp4_v_t_43
T_3_22_sp4_v_t_39
T_2_24_lc_trk_g0_2
T_2_24_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_3/out
T_7_11_sp12_v_t_22
T_7_14_sp4_v_t_42
T_4_18_sp4_h_l_0
T_3_18_sp4_v_t_43
T_0_22_sp4_h_l_6
T_2_22_lc_trk_g3_3
T_2_22_wire_logic_cluster/lc_2/cen

T_7_12_wire_logic_cluster/lc_3/out
T_7_11_sp12_v_t_22
T_7_14_sp4_v_t_42
T_4_18_sp4_h_l_0
T_3_18_sp4_v_t_43
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_1/cen

T_7_12_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_39
T_8_15_sp4_v_t_47
T_8_19_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_39
T_8_15_sp4_v_t_47
T_8_19_sp4_v_t_47
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_0/cen

End 

Net : xy_ki_3
T_17_25_wire_logic_cluster/lc_0/out
T_14_25_sp12_h_l_0
T_13_13_sp12_v_t_23
T_13_18_lc_trk_g2_7
T_13_18_wire_logic_cluster/lc_3/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_37
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_17_23_lc_trk_g3_1
T_17_23_wire_logic_cluster/lc_1/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_17_sp4_v_t_41
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_2/in_3

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_26_sp4_h_l_9
T_15_26_lc_trk_g1_4
T_15_26_wire_logic_cluster/lc_0/in_3

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_15_22_lc_trk_g0_7
T_15_22_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_17_sp4_v_t_41
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_4/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_17_13_sp12_v_t_23
T_17_20_lc_trk_g3_3
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_37
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_6/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_37
T_16_22_lc_trk_g2_5
T_16_22_input_2_7
T_16_22_wire_logic_cluster/lc_7/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_11_22_sp4_h_l_1
T_11_22_lc_trk_g1_4
T_11_22_input_2_5
T_11_22_wire_logic_cluster/lc_5/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_11_22_sp4_h_l_1
T_10_22_sp4_v_t_36
T_10_24_lc_trk_g3_1
T_10_24_wire_logic_cluster/lc_0/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_17_sp4_v_t_41
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_17_13_sp12_v_t_23
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_11_22_sp4_h_l_1
T_10_22_sp4_v_t_36
T_10_25_lc_trk_g1_4
T_10_25_input_2_5
T_10_25_wire_logic_cluster/lc_5/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_11_22_sp4_h_l_1
T_10_22_sp4_v_t_36
T_10_24_lc_trk_g2_1
T_10_24_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_11_22_sp4_h_l_1
T_10_22_sp4_v_t_36
T_10_23_lc_trk_g3_4
T_10_23_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_26_sp4_h_l_9
T_11_26_sp4_h_l_9
T_12_26_lc_trk_g2_1
T_12_26_input_2_1
T_12_26_wire_logic_cluster/lc_1/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_11_22_sp4_h_l_1
T_10_22_sp4_v_t_36
T_10_23_lc_trk_g3_4
T_10_23_wire_logic_cluster/lc_6/in_3

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_11_22_sp4_h_l_1
T_11_22_lc_trk_g0_4
T_11_22_wire_logic_cluster/lc_6/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_26_sp4_h_l_9
T_14_22_sp4_v_t_44
T_14_24_lc_trk_g3_1
T_14_24_wire_logic_cluster/lc_4/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_16_21_sp4_h_l_6
T_15_21_lc_trk_g0_6
T_15_21_wire_logic_cluster/lc_4/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_15_22_lc_trk_g1_7
T_15_22_input_2_6
T_15_22_wire_logic_cluster/lc_6/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_11_22_sp4_h_l_1
T_11_22_lc_trk_g0_4
T_11_22_wire_logic_cluster/lc_2/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_24_lc_trk_g1_4
T_15_24_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_12_25_sp4_h_l_8
T_12_25_lc_trk_g0_5
T_12_25_wire_logic_cluster/lc_6/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_25_lc_trk_g0_1
T_15_25_wire_logic_cluster/lc_0/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_17_13_sp12_v_t_23
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_3/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_14_22_lc_trk_g0_2
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_12_25_sp4_h_l_8
T_11_21_sp4_v_t_36
T_11_23_lc_trk_g2_1
T_11_23_wire_logic_cluster/lc_4/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_25_lc_trk_g0_1
T_15_25_input_2_7
T_15_25_wire_logic_cluster/lc_7/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_24_lc_trk_g1_4
T_15_24_wire_logic_cluster/lc_0/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_14_22_lc_trk_g0_2
T_14_22_wire_logic_cluster/lc_6/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_14_22_lc_trk_g0_2
T_14_22_wire_logic_cluster/lc_4/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_11_22_sp4_h_l_1
T_11_22_lc_trk_g0_4
T_11_22_wire_logic_cluster/lc_3/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_26_sp4_h_l_9
T_14_22_sp4_v_t_44
T_14_24_lc_trk_g3_1
T_14_24_wire_logic_cluster/lc_3/in_3

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_15_22_lc_trk_g0_7
T_15_22_wire_logic_cluster/lc_7/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_14_22_lc_trk_g1_2
T_14_22_wire_logic_cluster/lc_7/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_14_22_lc_trk_g0_2
T_14_22_wire_logic_cluster/lc_3/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_14_25_sp12_h_l_0
T_14_25_lc_trk_g0_3
T_14_25_wire_logic_cluster/lc_6/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_17_13_sp12_v_t_23
T_17_20_lc_trk_g3_3
T_17_20_input_2_4
T_17_20_wire_logic_cluster/lc_4/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_14_25_sp12_h_l_0
T_14_25_lc_trk_g0_3
T_14_25_wire_logic_cluster/lc_2/in_3

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_26_sp4_h_l_9
T_14_22_sp4_v_t_44
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_3/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g0_0
T_17_24_wire_logic_cluster/lc_5/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_17_23_lc_trk_g3_1
T_17_23_wire_logic_cluster/lc_5/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_16_21_sp4_h_l_6
T_15_21_sp4_v_t_37
T_14_23_lc_trk_g1_0
T_14_23_wire_logic_cluster/lc_5/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_16_21_sp4_h_l_6
T_15_21_sp4_v_t_37
T_15_23_lc_trk_g3_0
T_15_23_wire_logic_cluster/lc_4/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_25_sp4_v_t_45
T_14_26_lc_trk_g3_5
T_14_26_wire_logic_cluster/lc_1/in_3

T_17_25_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g2_0
T_16_24_wire_logic_cluster/lc_5/in_3

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_26_sp4_h_l_9
T_14_22_sp4_v_t_39
T_14_24_lc_trk_g3_2
T_14_24_wire_logic_cluster/lc_0/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_26_sp4_h_l_9
T_14_22_sp4_v_t_44
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_4/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_16_21_sp4_h_l_6
T_18_21_lc_trk_g3_3
T_18_21_wire_logic_cluster/lc_5/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_22_sp4_h_l_10
T_11_22_sp4_h_l_1
T_10_22_sp4_v_t_36
T_10_24_lc_trk_g2_1
T_10_24_input_2_7
T_10_24_wire_logic_cluster/lc_7/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_25_sp4_v_t_45
T_14_26_lc_trk_g3_5
T_14_26_wire_logic_cluster/lc_6/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_12_25_sp4_h_l_4
T_13_25_lc_trk_g2_4
T_13_25_wire_logic_cluster/lc_0/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_37
T_14_21_sp4_h_l_6
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_0/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_16_21_sp4_h_l_6
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_5/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_16_21_sp4_h_l_6
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_7/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_17_sp4_v_t_41
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_4/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_12_25_sp4_h_l_4
T_14_25_lc_trk_g3_1
T_14_25_input_2_4
T_14_25_wire_logic_cluster/lc_4/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_16_21_sp4_h_l_6
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_4/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_41
T_15_26_sp4_h_l_9
T_11_26_sp4_h_l_9
T_12_26_lc_trk_g2_1
T_12_26_wire_logic_cluster/lc_6/in_3

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_25_lc_trk_g0_1
T_15_25_wire_logic_cluster/lc_6/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_36
T_15_25_lc_trk_g0_1
T_15_25_wire_logic_cluster/lc_4/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_37
T_14_21_sp4_h_l_6
T_16_21_lc_trk_g3_3
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_25_lc_trk_g0_0
T_15_25_wire_logic_cluster/lc_2/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g2_0
T_16_24_wire_logic_cluster/lc_7/in_1

End 

Net : pid_front.N_196_mux_cascade_
T_13_18_wire_logic_cluster/lc_0/ltout
T_13_18_wire_logic_cluster/lc_1/in_2

End 

Net : pid_side_m153_e_5
T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_18
T_3_16_wire_logic_cluster/lc_5/out
T_3_12_sp4_v_t_47
T_3_14_lc_trk_g2_2
T_3_14_wire_logic_cluster/lc_3/in_1

T_3_16_wire_logic_cluster/lc_5/out
T_3_16_lc_trk_g1_5
T_3_16_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.error_i_acumm_1_sqmuxa_1_i
T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_42
T_14_19_sp4_h_l_7
T_10_19_sp4_h_l_10
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_42
T_14_19_sp4_h_l_7
T_10_19_sp4_h_l_10
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_42
T_14_19_sp4_h_l_7
T_10_19_sp4_h_l_10
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_42
T_14_19_sp4_h_l_7
T_10_19_sp4_h_l_10
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_42
T_14_19_sp4_h_l_7
T_10_19_sp4_h_l_10
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_42
T_14_19_sp4_h_l_7
T_10_19_sp4_h_l_10
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_9_18_sp4_h_l_7
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_4/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_9_18_sp4_h_l_7
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_4/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_9_18_sp4_h_l_7
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_4/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_9_18_sp4_h_l_7
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_4/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_9_18_sp4_h_l_7
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_4/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_9_18_sp4_h_l_7
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_4/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_9_18_sp4_h_l_7
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_4/cen

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_1/cen

End 

Net : pid_alt.error_d_reg_prev_esr_RNI53IMZ0Z_18_cascade_
T_3_16_wire_logic_cluster/lc_1/ltout
T_3_16_wire_logic_cluster/lc_2/in_2

End 

Net : front_order_1
T_11_13_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_36
T_13_11_sp4_h_l_1
T_13_11_lc_trk_g0_4
T_13_11_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_36
T_13_11_sp4_h_l_6
T_15_11_lc_trk_g2_3
T_15_11_input_2_3
T_15_11_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side_m153_e_4
T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_4/in_0

End 

Net : pid_alt.error_i_acumm_preregZ0Z_11
T_3_9_wire_logic_cluster/lc_2/out
T_3_10_lc_trk_g1_2
T_3_10_wire_logic_cluster/lc_4/in_3

T_3_9_wire_logic_cluster/lc_2/out
T_3_10_lc_trk_g1_2
T_3_10_wire_logic_cluster/lc_0/in_1

T_3_9_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.error_d_reg_prev_esr_RNI20IM_0Z0Z_17_cascade_
T_3_14_wire_logic_cluster/lc_6/ltout
T_3_14_wire_logic_cluster/lc_7/in_2

End 

Net : Commands_frame_decoder.un1_WDT_cry_6
T_9_5_wire_logic_cluster/lc_6/cout
T_9_5_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_153_d
T_18_8_wire_logic_cluster/lc_4/out
T_18_8_lc_trk_g3_4
T_18_8_wire_logic_cluster/lc_1/in_0

T_18_8_wire_logic_cluster/lc_4/out
T_18_4_sp4_v_t_45
T_17_5_lc_trk_g3_5
T_17_5_wire_logic_cluster/lc_1/in_1

T_18_8_wire_logic_cluster/lc_4/out
T_18_4_sp4_v_t_45
T_17_5_lc_trk_g3_5
T_17_5_input_2_0
T_17_5_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_4/out
T_18_4_sp4_v_t_45
T_17_5_lc_trk_g3_5
T_17_5_wire_logic_cluster/lc_7/in_3

End 

Net : throttle_order_4
T_5_13_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_44
T_7_9_sp4_h_l_9
T_11_9_sp4_h_l_9
T_12_9_lc_trk_g2_1
T_12_9_wire_logic_cluster/lc_4/in_1

T_5_13_wire_logic_cluster/lc_4/out
T_4_13_sp4_h_l_0
T_8_13_sp4_h_l_0
T_11_9_sp4_v_t_43
T_11_5_sp4_v_t_43
T_11_7_lc_trk_g3_6
T_11_7_wire_logic_cluster/lc_2/in_1

End 

Net : pid_side.un10lt11_0_cascade_
T_14_15_wire_logic_cluster/lc_6/ltout
T_14_15_wire_logic_cluster/lc_7/in_2

End 

Net : pid_side.un10lt9_1_cascade_
T_14_15_wire_logic_cluster/lc_4/ltout
T_14_15_wire_logic_cluster/lc_5/in_2

End 

Net : pid_side.un10lt9_cascade_
T_14_15_wire_logic_cluster/lc_5/ltout
T_14_15_wire_logic_cluster/lc_6/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_6
T_9_13_wire_logic_cluster/lc_6/cout
T_9_13_wire_logic_cluster/lc_7/in_3

Net : Commands_frame_decoder.source_CH1data_1_sqmuxa
T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_6_11_sp4_v_t_40
T_6_15_sp4_v_t_36
T_5_17_lc_trk_g0_1
T_5_17_wire_logic_cluster/lc_6/in_1

End 

Net : Commands_frame_decoder.stateZ0Z_2
T_7_6_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_23
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_3/in_1

T_7_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_6/in_0

End 

Net : Commands_frame_decoder.source_CH1data_1_sqmuxa_0
T_5_17_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_37
T_7_18_sp4_h_l_6
T_3_18_sp4_h_l_2
T_2_18_lc_trk_g0_2
T_2_18_wire_logic_cluster/lc_1/cen

T_5_17_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_37
T_7_18_sp4_h_l_6
T_3_18_sp4_h_l_2
T_2_18_lc_trk_g0_2
T_2_18_wire_logic_cluster/lc_1/cen

T_5_17_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_37
T_7_18_sp4_h_l_6
T_3_18_sp4_h_l_2
T_2_18_lc_trk_g0_2
T_2_18_wire_logic_cluster/lc_1/cen

T_5_17_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_37
T_7_18_sp4_h_l_6
T_3_18_sp4_h_l_2
T_2_18_lc_trk_g0_2
T_2_18_wire_logic_cluster/lc_1/cen

T_5_17_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_37
T_7_18_sp4_h_l_6
T_3_18_sp4_h_l_2
T_2_18_lc_trk_g0_2
T_2_18_wire_logic_cluster/lc_1/cen

T_5_17_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_37
T_7_18_sp4_h_l_6
T_3_18_sp4_h_l_2
T_2_18_lc_trk_g0_2
T_2_18_wire_logic_cluster/lc_1/cen

T_5_17_wire_logic_cluster/lc_6/out
T_6_15_sp4_v_t_40
T_3_19_sp4_h_l_10
T_2_19_lc_trk_g0_2
T_2_19_wire_logic_cluster/lc_1/cen

T_5_17_wire_logic_cluster/lc_6/out
T_6_15_sp4_v_t_40
T_3_19_sp4_h_l_10
T_2_19_lc_trk_g0_2
T_2_19_wire_logic_cluster/lc_1/cen

End 

Net : uart_drone_data_1
T_10_12_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_47
T_7_14_sp4_h_l_3
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_47
T_7_14_sp4_h_l_3
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_6_12_sp12_h_l_1
T_5_12_sp12_v_t_22
T_5_19_sp4_v_t_38
T_6_23_sp4_h_l_9
T_8_23_lc_trk_g2_4
T_8_23_wire_logic_cluster/lc_1/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_6_12_sp12_h_l_1
T_5_12_sp12_v_t_22
T_5_17_sp4_v_t_40
T_4_19_lc_trk_g0_5
T_4_19_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_6_12_sp12_h_l_1
T_5_12_sp12_v_t_22
T_5_17_sp4_v_t_40
T_4_19_lc_trk_g0_5
T_4_19_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_6_12_sp12_h_l_1
T_5_12_sp12_v_t_22
T_5_17_sp4_v_t_40
T_4_19_lc_trk_g1_5
T_4_19_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_47
T_13_16_sp4_h_l_4
T_16_16_sp4_v_t_44
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_10
T_8_12_sp4_v_t_41
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_2/in_3

End 

Net : dron_frame_decoder_1.m34Z0Z_2
T_8_14_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g2_2
T_8_14_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone_data_6
T_10_12_wire_logic_cluster/lc_6/out
T_10_10_sp4_v_t_41
T_7_14_sp4_h_l_4
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_2/in_0

T_10_12_wire_logic_cluster/lc_6/out
T_10_10_sp4_v_t_41
T_7_14_sp4_h_l_4
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_4/in_0

T_10_12_wire_logic_cluster/lc_6/out
T_9_12_sp12_h_l_0
T_8_12_sp12_v_t_23
T_9_24_sp12_h_l_0
T_13_24_lc_trk_g0_3
T_13_24_wire_logic_cluster/lc_6/in_1

T_10_12_wire_logic_cluster/lc_6/out
T_9_12_sp12_h_l_0
T_8_12_sp12_v_t_23
T_9_24_sp12_h_l_0
T_13_24_lc_trk_g0_3
T_13_24_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_10_10_sp4_v_t_41
T_7_14_sp4_h_l_4
T_6_14_sp4_v_t_47
T_3_18_sp4_h_l_3
T_2_18_sp4_v_t_44
T_1_19_lc_trk_g3_4
T_1_19_input_2_5
T_1_19_wire_logic_cluster/lc_5/in_2

T_10_12_wire_logic_cluster/lc_6/out
T_10_10_sp4_v_t_41
T_7_14_sp4_h_l_4
T_6_14_sp4_v_t_47
T_3_18_sp4_h_l_3
T_2_18_sp4_v_t_44
T_1_19_lc_trk_g3_4
T_1_19_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_10_6_sp12_v_t_23
T_11_18_sp12_h_l_0
T_18_18_lc_trk_g0_0
T_18_18_input_2_6
T_18_18_wire_logic_cluster/lc_6/in_2

T_10_12_wire_logic_cluster/lc_6/out
T_11_11_sp4_v_t_45
T_12_15_sp4_h_l_8
T_15_15_sp4_v_t_45
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_0/in_0

End 

Net : dron_frame_decoder_1.N_127_mux
T_8_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_5/in_3

T_8_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.state_ns_i_i_0_0
T_8_14_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.un10lto12
T_13_15_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_40
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_3/in_1

T_13_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_8_THRU_CO
T_12_10_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_39
T_11_7_lc_trk_g2_7
T_11_7_wire_logic_cluster/lc_4/in_1

End 

Net : side_order_1
T_18_12_wire_logic_cluster/lc_0/out
T_19_10_sp4_v_t_44
T_16_10_sp4_h_l_3
T_16_10_lc_trk_g0_6
T_16_10_wire_logic_cluster/lc_1/in_1

T_18_12_wire_logic_cluster/lc_0/out
T_19_10_sp4_v_t_44
T_16_10_sp4_h_l_3
T_15_6_sp4_v_t_45
T_12_6_sp4_h_l_8
T_13_6_lc_trk_g2_0
T_13_6_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_8
T_12_10_wire_logic_cluster/lc_0/cout
T_12_10_wire_logic_cluster/lc_1/in_3

Net : pid_side.pid_prereg_esr_RNIVRQ8Z0Z_20_cascade_
T_15_13_wire_logic_cluster/lc_6/ltout
T_15_13_wire_logic_cluster/lc_7/in_2

End 

Net : uart_drone_data_4
T_10_12_wire_logic_cluster/lc_4/out
T_10_10_sp4_v_t_37
T_7_14_sp4_h_l_0
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_4/out
T_10_10_sp4_v_t_37
T_7_14_sp4_h_l_0
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_0/in_1

T_10_12_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_41
T_12_15_sp4_h_l_10
T_16_15_sp4_h_l_1
T_15_15_sp4_v_t_42
T_12_19_sp4_h_l_7
T_11_19_sp4_v_t_36
T_8_23_sp4_h_l_1
T_8_23_lc_trk_g0_4
T_8_23_wire_logic_cluster/lc_5/in_1

T_10_12_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_41
T_12_15_sp4_h_l_10
T_16_15_sp4_h_l_1
T_15_15_sp4_v_t_42
T_16_19_sp4_h_l_7
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_41
T_12_15_sp4_h_l_10
T_16_15_sp4_h_l_1
T_15_15_sp4_v_t_42
T_15_19_lc_trk_g0_7
T_15_19_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_4/out
T_3_12_sp12_h_l_0
T_2_12_sp12_v_t_23
T_2_17_lc_trk_g2_7
T_2_17_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_4/out
T_3_12_sp12_h_l_0
T_2_12_sp12_v_t_23
T_2_17_lc_trk_g3_7
T_2_17_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_5
T_7_12_sp4_v_t_46
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_10_THRU_CO
T_12_10_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g3_3
T_13_9_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_10
T_12_10_wire_logic_cluster/lc_2/cout
T_12_10_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_aileron_cry_11
T_16_11_wire_logic_cluster/lc_3/cout
T_16_11_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_aileron_cry_11_THRU_CO
T_16_11_wire_logic_cluster/lc_4/out
T_15_11_sp4_h_l_0
T_14_11_lc_trk_g0_0
T_14_11_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.N_94_cascade_
T_2_11_wire_logic_cluster/lc_3/ltout
T_2_11_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_9_THRU_CO
T_13_12_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_36
T_14_11_sp4_h_l_1
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_9
T_13_12_wire_logic_cluster/lc_1/cout
T_13_12_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_4
T_13_6_wire_logic_cluster/lc_4/out
T_13_5_lc_trk_g0_4
T_13_5_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_12
T_14_6_wire_logic_cluster/lc_3/out
T_13_5_lc_trk_g2_3
T_13_5_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_10
T_14_6_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g3_1
T_13_5_wire_logic_cluster/lc_3/in_3

End 

Net : front_order_2
T_11_13_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_38
T_13_11_sp4_h_l_3
T_13_11_lc_trk_g1_6
T_13_11_wire_logic_cluster/lc_2/in_1

T_11_13_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_38
T_13_11_sp4_h_l_3
T_16_7_sp4_v_t_38
T_17_7_sp4_h_l_8
T_17_7_lc_trk_g1_5
T_17_7_wire_logic_cluster/lc_4/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_5
T_9_5_wire_logic_cluster/lc_5/cout
T_9_5_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_13
T_15_5_wire_logic_cluster/lc_5/out
T_14_5_lc_trk_g3_5
T_14_5_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_i_acumm7lto13
T_3_9_wire_logic_cluster/lc_4/out
T_3_5_sp4_v_t_45
T_3_8_lc_trk_g0_5
T_3_8_wire_logic_cluster/lc_2/in_3

T_3_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g0_4
T_4_9_wire_logic_cluster/lc_3/in_1

T_3_9_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g2_4
T_4_10_wire_logic_cluster/lc_5/in_1

End 

Net : pid_side.N_196_mux_cascade_
T_13_18_wire_logic_cluster/lc_4/ltout
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_12_THRU_CO
T_16_11_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g2_5
T_15_10_wire_logic_cluster/lc_5/in_0

End 

Net : pid_side.error_i_acumm_1_sqmuxa_1_i
T_13_18_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_38
T_14_12_sp4_v_t_43
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_7/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_38
T_14_12_sp4_v_t_43
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_7/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_38
T_14_12_sp4_v_t_43
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_7/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_10_sp4_v_t_46
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_10_sp4_v_t_46
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_10_sp4_v_t_46
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_10_sp4_v_t_46
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_10_sp4_v_t_46
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_0/cen

T_13_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_0/cen

End 

Net : ppm_encoder_1.un1_aileron_cry_12
T_16_11_wire_logic_cluster/lc_4/cout
T_16_11_wire_logic_cluster/lc_5/in_3

Net : throttle_order_5
T_5_13_wire_logic_cluster/lc_0/out
T_6_9_sp4_v_t_36
T_7_9_sp4_h_l_6
T_11_9_sp4_h_l_6
T_12_9_lc_trk_g2_6
T_12_9_wire_logic_cluster/lc_5/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_6_11_sp4_v_t_44
T_7_11_sp4_h_l_2
T_10_7_sp4_v_t_39
T_11_7_sp4_h_l_2
T_11_7_lc_trk_g1_7
T_11_7_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_d_reg_prevZ0Z_20
T_1_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g1_3
T_1_14_wire_logic_cluster/lc_1/in_1

T_1_14_wire_logic_cluster/lc_3/out
T_2_13_sp4_v_t_39
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_2/in_0

T_1_14_wire_logic_cluster/lc_3/out
T_2_13_sp4_v_t_39
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_0/in_0

T_1_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_6/in_0

T_1_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_7/in_1

T_1_14_wire_logic_cluster/lc_3/out
T_2_13_sp4_v_t_39
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.un1_WDT_cry_5
T_9_13_wire_logic_cluster/lc_5/cout
T_9_13_wire_logic_cluster/lc_6/in_3

Net : xy_ki_1
T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_15_20_sp4_h_l_3
T_14_16_sp4_v_t_45
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_18_22_sp4_v_t_46
T_15_22_sp4_h_l_11
T_11_22_sp4_h_l_11
T_12_22_lc_trk_g2_3
T_12_22_wire_logic_cluster/lc_2/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_18_22_sp4_v_t_46
T_15_22_sp4_h_l_11
T_14_22_sp4_v_t_40
T_14_23_lc_trk_g2_0
T_14_23_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_16_23_sp12_h_l_1
T_4_23_sp12_h_l_1
T_11_23_lc_trk_g0_1
T_11_23_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_16_23_sp12_h_l_1
T_15_11_sp12_v_t_22
T_16_11_sp12_h_l_1
T_17_11_lc_trk_g1_5
T_17_11_wire_logic_cluster/lc_6/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_11
T_11_24_lc_trk_g0_6
T_11_24_wire_logic_cluster/lc_5/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_11
T_11_24_lc_trk_g0_6
T_11_24_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_15_20_sp4_h_l_3
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_1/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_18_22_sp4_v_t_46
T_15_22_sp4_h_l_11
T_14_22_sp4_v_t_46
T_14_25_lc_trk_g0_6
T_14_25_wire_logic_cluster/lc_1/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_15_24_sp4_h_l_3
T_16_24_lc_trk_g2_3
T_16_24_wire_logic_cluster/lc_4/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_17_24_lc_trk_g0_7
T_17_24_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_16_23_sp12_h_l_1
T_4_23_sp12_h_l_1
T_11_23_lc_trk_g0_1
T_11_23_wire_logic_cluster/lc_5/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_11
T_15_24_sp4_h_l_7
T_16_24_lc_trk_g3_7
T_16_24_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_15_24_sp4_h_l_3
T_11_24_sp4_h_l_11
T_15_24_sp4_h_l_7
T_16_24_lc_trk_g3_7
T_16_24_input_2_6
T_16_24_wire_logic_cluster/lc_6/in_2

T_18_23_wire_logic_cluster/lc_7/out
T_18_22_sp4_v_t_46
T_15_22_sp4_h_l_11
T_11_22_sp4_h_l_11
T_10_22_lc_trk_g1_3
T_10_22_input_2_4
T_10_22_wire_logic_cluster/lc_4/in_2

T_18_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_7/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_18_22_sp4_v_t_46
T_15_22_sp4_h_l_11
T_11_22_sp4_h_l_11
T_10_22_lc_trk_g1_3
T_10_22_input_2_0
T_10_22_wire_logic_cluster/lc_0/in_2

T_18_23_wire_logic_cluster/lc_7/out
T_18_22_sp4_v_t_46
T_15_22_sp4_h_l_11
T_11_22_sp4_h_l_11
T_10_22_sp4_v_t_40
T_10_25_lc_trk_g0_0
T_10_25_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_18_22_sp4_v_t_46
T_15_22_sp4_h_l_11
T_14_22_sp4_v_t_40
T_14_23_lc_trk_g2_0
T_14_23_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_18_22_sp4_v_t_46
T_15_22_sp4_h_l_11
T_11_22_sp4_h_l_7
T_10_22_lc_trk_g0_7
T_10_22_wire_logic_cluster/lc_1/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_4/in_0

End 

Net : pid_front.un10lto12
T_7_19_wire_logic_cluster/lc_1/out
T_7_16_sp4_v_t_42
T_8_20_sp4_h_l_7
T_8_20_lc_trk_g1_2
T_8_20_wire_logic_cluster/lc_2/in_1

T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_9_19_sp4_v_t_38
T_9_23_lc_trk_g1_3
T_9_23_input_2_4
T_9_23_wire_logic_cluster/lc_4/in_2

T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_9_15_sp4_v_t_41
T_9_18_lc_trk_g0_1
T_9_18_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone_data_2
T_10_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_9
T_9_12_sp4_v_t_44
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_5_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_18_sp4_v_t_39
T_17_22_sp4_h_l_2
T_18_22_lc_trk_g2_2
T_18_22_input_2_6
T_18_22_wire_logic_cluster/lc_6/in_2

T_10_12_wire_logic_cluster/lc_2/out
T_5_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_18_sp4_v_t_39
T_17_18_sp4_h_l_7
T_18_18_lc_trk_g3_7
T_18_18_input_2_4
T_18_18_wire_logic_cluster/lc_4/in_2

T_10_12_wire_logic_cluster/lc_2/out
T_5_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_18_sp4_v_t_39
T_13_22_sp4_h_l_7
T_12_22_lc_trk_g0_7
T_12_22_wire_logic_cluster/lc_6/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_5_12_sp12_h_l_0
T_16_12_sp12_v_t_23
T_16_18_sp4_v_t_39
T_13_22_sp4_h_l_7
T_13_22_lc_trk_g1_2
T_13_22_wire_logic_cluster/lc_6/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_9
T_9_12_sp4_v_t_44
T_6_16_sp4_h_l_9
T_2_16_sp4_h_l_0
T_2_16_lc_trk_g0_5
T_2_16_input_2_5
T_2_16_wire_logic_cluster/lc_5/in_2

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_9
T_9_12_sp4_v_t_44
T_6_16_sp4_h_l_9
T_2_16_sp4_h_l_0
T_2_16_lc_trk_g0_5
T_2_16_wire_logic_cluster/lc_4/in_3

End 

Net : side_order_2
T_18_12_wire_logic_cluster/lc_1/out
T_18_10_sp4_v_t_47
T_15_10_sp4_h_l_4
T_16_10_lc_trk_g3_4
T_16_10_wire_logic_cluster/lc_2/in_1

T_18_12_wire_logic_cluster/lc_1/out
T_18_10_sp4_v_t_47
T_18_6_sp4_v_t_43
T_17_7_lc_trk_g3_3
T_17_7_input_2_6
T_17_7_wire_logic_cluster/lc_6/in_2

End 

Net : dron_frame_decoder_1.N_123_mux
T_8_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_acumm_preregZ0Z_9
T_14_18_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_47
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_47
T_15_14_sp4_h_l_10
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_3/in_3

End 

Net : uart_drone_data_5
T_10_12_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_39
T_7_14_sp4_h_l_2
T_8_14_lc_trk_g3_2
T_8_14_wire_logic_cluster/lc_3/in_0

T_10_12_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_39
T_7_14_sp4_h_l_2
T_11_14_sp4_h_l_10
T_15_14_sp4_h_l_6
T_18_14_sp4_v_t_46
T_18_18_lc_trk_g1_3
T_18_18_input_2_0
T_18_18_wire_logic_cluster/lc_0/in_2

T_10_12_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_39
T_7_14_sp4_h_l_2
T_11_14_sp4_h_l_10
T_15_14_sp4_h_l_6
T_18_14_sp4_v_t_46
T_18_18_lc_trk_g1_3
T_18_18_input_2_2
T_18_18_wire_logic_cluster/lc_2/in_2

T_10_12_wire_logic_cluster/lc_5/out
T_2_12_sp12_h_l_1
T_1_12_sp12_v_t_22
T_1_19_lc_trk_g3_2
T_1_19_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_5/out
T_2_12_sp12_h_l_1
T_1_12_sp12_v_t_22
T_1_19_lc_trk_g3_2
T_1_19_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_5/out
T_2_12_sp12_h_l_1
T_13_12_sp12_v_t_22
T_13_24_lc_trk_g2_1
T_13_24_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_5/out
T_2_12_sp12_h_l_1
T_13_12_sp12_v_t_22
T_13_24_lc_trk_g2_1
T_13_24_wire_logic_cluster/lc_2/in_3

End 

Net : pid_side.error_i_acumm_preregZ0Z_7
T_14_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_2/in_3

T_14_19_wire_logic_cluster/lc_0/out
T_14_7_sp12_v_t_23
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_6/in_0

T_14_19_wire_logic_cluster/lc_0/out
T_14_7_sp12_v_t_23
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_1/in_3

End 

Net : pid_side.error_i_acumm_prereg_esr_RNIGSJVZ0Z_7_cascade_
T_14_19_wire_logic_cluster/lc_2/ltout
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.error_i_acumm_preregZ0Z_8
T_14_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_2/in_1

T_14_19_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_43
T_14_13_sp4_v_t_43
T_14_15_lc_trk_g3_6
T_14_15_wire_logic_cluster/lc_6/in_3

T_14_19_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_43
T_14_13_sp4_v_t_43
T_14_14_lc_trk_g2_3
T_14_14_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.un1_pid_prereg_236_1_cascade_
T_1_14_wire_logic_cluster/lc_1/ltout
T_1_14_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.source_xy_ki_1_sqmuxa_0
T_12_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_10
T_15_16_sp4_h_l_6
T_14_16_sp4_v_t_43
T_14_20_sp4_v_t_43
T_14_24_sp4_v_t_43
T_14_27_lc_trk_g1_3
T_14_27_wire_logic_cluster/lc_0/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_38
T_13_16_sp4_v_t_38
T_14_20_sp4_h_l_3
T_17_20_sp4_v_t_38
T_17_24_sp4_v_t_43
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_1/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_38
T_13_16_sp4_v_t_38
T_13_20_sp4_v_t_38
T_13_24_sp4_v_t_43
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_38
T_13_16_sp4_v_t_38
T_14_20_sp4_h_l_3
T_17_20_sp4_v_t_38
T_16_22_lc_trk_g1_3
T_16_22_wire_logic_cluster/lc_3/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_38
T_13_16_sp4_v_t_38
T_14_20_sp4_h_l_3
T_17_20_sp4_v_t_38
T_16_22_lc_trk_g1_3
T_16_22_wire_logic_cluster/lc_3/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_38
T_13_16_sp4_v_t_38
T_13_20_sp4_v_t_38
T_14_24_sp4_h_l_3
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_38
T_13_16_sp4_v_t_38
T_13_20_sp4_v_t_38
T_14_24_sp4_h_l_3
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_38
T_13_16_sp4_v_t_38
T_13_20_sp4_v_t_38
T_14_24_sp4_h_l_3
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_12_16_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_38
T_13_16_sp4_v_t_38
T_13_20_sp4_v_t_38
T_14_24_sp4_h_l_3
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_12_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_10
T_15_16_sp4_h_l_6
T_18_16_sp4_v_t_46
T_18_20_sp4_v_t_42
T_18_23_lc_trk_g0_2
T_18_23_wire_logic_cluster/lc_4/cen

T_12_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_10
T_15_16_sp4_h_l_6
T_18_16_sp4_v_t_46
T_18_20_sp4_v_t_42
T_18_23_lc_trk_g0_2
T_18_23_wire_logic_cluster/lc_4/cen

T_12_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_10
T_15_16_sp4_h_l_6
T_18_16_sp4_v_t_46
T_18_20_sp4_v_t_42
T_18_23_lc_trk_g0_2
T_18_23_wire_logic_cluster/lc_4/cen

T_12_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_10
T_15_16_sp4_h_l_6
T_18_16_sp4_v_t_46
T_18_20_sp4_v_t_42
T_18_23_lc_trk_g0_2
T_18_23_wire_logic_cluster/lc_4/cen

T_12_16_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_47
T_9_14_sp4_h_l_10
T_13_14_sp4_h_l_6
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_12_16_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_47
T_9_14_sp4_h_l_10
T_13_14_sp4_h_l_6
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_12_16_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_47
T_9_14_sp4_h_l_10
T_13_14_sp4_h_l_6
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

T_12_16_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_47
T_9_14_sp4_h_l_10
T_13_14_sp4_h_l_6
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_2/cen

End 

Net : ppm_encoder_1.un1_throttle_cry_9_THRU_CO
T_12_10_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_9
T_12_10_wire_logic_cluster/lc_1/cout
T_12_10_wire_logic_cluster/lc_2/in_3

Net : uart_drone_data_7
T_10_12_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_43
T_7_14_sp4_h_l_6
T_8_14_lc_trk_g3_6
T_8_14_input_2_3
T_8_14_wire_logic_cluster/lc_3/in_2

T_10_12_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_43
T_7_14_sp4_h_l_6
T_10_14_sp4_v_t_46
T_10_18_sp4_v_t_39
T_11_22_sp4_h_l_2
T_13_22_lc_trk_g2_7
T_13_22_wire_logic_cluster/lc_0/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_43
T_7_14_sp4_h_l_6
T_10_14_sp4_v_t_46
T_10_18_sp4_v_t_39
T_11_22_sp4_h_l_2
T_13_22_lc_trk_g3_7
T_13_22_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_43
T_7_14_sp4_h_l_6
T_10_14_sp4_v_t_46
T_10_18_sp4_v_t_39
T_11_22_sp4_h_l_2
T_13_22_lc_trk_g2_7
T_13_22_input_2_1
T_13_22_wire_logic_cluster/lc_1/in_2

T_10_12_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_43
T_7_14_sp4_h_l_6
T_10_14_sp4_v_t_46
T_10_18_sp4_v_t_39
T_11_22_sp4_h_l_2
T_13_22_lc_trk_g2_7
T_13_22_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_7/out
T_10_7_sp12_v_t_22
T_11_19_sp12_h_l_1
T_17_19_lc_trk_g0_6
T_17_19_wire_logic_cluster/lc_5/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_7_sp12_v_t_22
T_11_19_sp12_h_l_1
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_6/in_3

End 

Net : dron_frame_decoder_1.source_data_valid_2_sqmuxa_iZ0
T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_10_19_sp4_h_l_4
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_44
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_10_19_sp4_h_l_4
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_44
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_10_19_sp4_h_l_4
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_44
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_10_19_sp4_h_l_4
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_44
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_10_19_sp4_h_l_4
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_44
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_10_19_sp4_h_l_4
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_44
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_10_19_sp4_h_l_4
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_44
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_10_19_sp4_h_l_4
T_9_15_sp4_v_t_44
T_9_11_sp4_v_t_44
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp4_h_l_4
T_13_15_sp4_v_t_41
T_10_15_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_1
T_16_6_wire_logic_cluster/lc_7/out
T_15_6_sp4_h_l_6
T_14_6_lc_trk_g0_6
T_14_6_wire_logic_cluster/lc_0/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_16_6_lc_trk_g1_7
T_16_6_wire_logic_cluster/lc_0/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_17_5_sp4_v_t_47
T_16_8_lc_trk_g3_7
T_16_8_wire_logic_cluster/lc_0/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_17_5_sp4_v_t_47
T_14_9_sp4_h_l_3
T_15_9_lc_trk_g2_3
T_15_9_wire_logic_cluster/lc_7/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_17_5_sp4_v_t_47
T_17_7_lc_trk_g2_2
T_17_7_wire_logic_cluster/lc_0/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_15_6_lc_trk_g2_7
T_15_6_wire_logic_cluster/lc_5/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_16_3_sp4_v_t_38
T_16_7_sp4_v_t_46
T_15_10_lc_trk_g3_6
T_15_10_wire_logic_cluster/lc_3/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_17_5_sp4_v_t_47
T_14_9_sp4_h_l_3
T_15_9_lc_trk_g2_3
T_15_9_wire_logic_cluster/lc_4/in_1

T_16_6_wire_logic_cluster/lc_7/out
T_16_3_sp4_v_t_38
T_16_7_sp4_v_t_46
T_13_7_sp4_h_l_11
T_13_7_lc_trk_g1_6
T_13_7_wire_logic_cluster/lc_3/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_16_3_sp4_v_t_38
T_16_7_sp4_v_t_46
T_13_11_sp4_h_l_11
T_14_11_lc_trk_g2_3
T_14_11_wire_logic_cluster/lc_3/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_15_6_sp4_h_l_6
T_11_6_sp4_h_l_2
T_14_6_sp4_v_t_39
T_14_9_lc_trk_g0_7
T_14_9_wire_logic_cluster/lc_3/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_16_3_sp4_v_t_38
T_16_7_sp4_v_t_46
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_4/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_17_5_sp4_v_t_47
T_14_9_sp4_h_l_3
T_13_9_lc_trk_g0_3
T_13_9_wire_logic_cluster/lc_3/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_16_3_sp4_v_t_38
T_16_7_sp4_v_t_46
T_15_8_lc_trk_g3_6
T_15_8_wire_logic_cluster/lc_5/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_15_6_sp4_h_l_6
T_11_6_sp4_h_l_2
T_14_6_sp4_v_t_39
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_3/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_15_6_lc_trk_g3_7
T_15_6_wire_logic_cluster/lc_6/in_0

T_16_6_wire_logic_cluster/lc_7/out
T_15_6_sp4_h_l_6
T_11_6_sp4_h_l_2
T_14_6_sp4_v_t_39
T_14_8_lc_trk_g2_2
T_14_8_wire_logic_cluster/lc_3/in_1

T_16_6_wire_logic_cluster/lc_7/out
T_15_6_lc_trk_g2_7
T_15_6_wire_logic_cluster/lc_0/in_1

T_16_6_wire_logic_cluster/lc_7/out
T_16_6_lc_trk_g1_7
T_16_6_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_7
T_13_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_5
T_14_4_sp4_v_t_40
T_14_5_lc_trk_g3_0
T_14_5_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_293
T_14_6_wire_logic_cluster/lc_0/out
T_14_6_sp4_h_l_5
T_13_6_sp4_v_t_46
T_13_8_lc_trk_g2_3
T_13_8_wire_logic_cluster/lc_4/in_3

End 

Net : front_order_3
T_11_13_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_40
T_13_11_sp4_h_l_10
T_13_11_lc_trk_g1_7
T_13_11_wire_logic_cluster/lc_3/in_1

T_11_13_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_40
T_13_11_sp4_h_l_10
T_16_7_sp4_v_t_47
T_16_8_lc_trk_g2_7
T_16_8_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_2
T_3_9_wire_logic_cluster/lc_7/out
T_3_10_lc_trk_g0_7
T_3_10_wire_logic_cluster/lc_5/in_0

T_3_9_wire_logic_cluster/lc_7/out
T_4_7_sp4_v_t_42
T_1_11_sp4_h_l_7
T_2_11_lc_trk_g3_7
T_2_11_input_2_0
T_2_11_wire_logic_cluster/lc_0/in_2

End 

Net : frame_decoder_CH4data_0
T_10_10_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g1_0
T_11_10_wire_logic_cluster/lc_0/in_1

T_10_10_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_40
T_11_7_sp4_h_l_5
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_6/in_3

T_10_10_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_40
T_11_7_sp4_h_l_5
T_11_7_lc_trk_g0_0
T_11_7_wire_logic_cluster/lc_5/in_1

T_10_10_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_3/in_3

End 

Net : pid_alt.error_d_reg_prevZ0Z_17
T_3_14_wire_logic_cluster/lc_4/out
T_3_14_lc_trk_g0_4
T_3_14_wire_logic_cluster/lc_1/in_1

T_3_14_wire_logic_cluster/lc_4/out
T_3_14_lc_trk_g0_4
T_3_14_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_17
T_20_10_wire_logic_cluster/lc_5/out
T_21_6_sp4_v_t_46
T_20_7_lc_trk_g3_6
T_20_7_wire_logic_cluster/lc_3/in_0

T_20_10_wire_logic_cluster/lc_5/out
T_18_10_sp4_h_l_7
T_17_10_lc_trk_g1_7
T_17_10_wire_logic_cluster/lc_7/in_3

T_20_10_wire_logic_cluster/lc_5/out
T_18_10_sp4_h_l_7
T_17_6_sp4_v_t_42
T_17_2_sp4_v_t_42
T_17_5_lc_trk_g0_2
T_17_5_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_4
T_9_5_wire_logic_cluster/lc_4/cout
T_9_5_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_2_0_5_0
T_13_3_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g1_3
T_13_3_input_2_0
T_13_3_wire_logic_cluster/lc_0/in_2

End 

Net : side_order_3
T_18_12_wire_logic_cluster/lc_2/out
T_18_12_sp4_h_l_9
T_17_8_sp4_v_t_44
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_3/in_1

T_18_12_wire_logic_cluster/lc_2/out
T_18_12_sp4_h_l_9
T_17_8_sp4_v_t_44
T_17_4_sp4_v_t_44
T_16_8_lc_trk_g2_1
T_16_8_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_d_reg_prev_esr_RNI20IMZ0Z_17_cascade_
T_3_14_wire_logic_cluster/lc_1/ltout
T_3_14_wire_logic_cluster/lc_2/in_2

End 

Net : frame_decoder_OFF4data_0
T_12_11_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g2_0
T_11_10_input_2_0
T_11_10_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_37
T_9_7_sp4_h_l_6
T_11_7_lc_trk_g2_3
T_11_7_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_37
T_9_7_sp4_h_l_6
T_11_7_lc_trk_g2_3
T_11_7_input_2_5
T_11_7_wire_logic_cluster/lc_5/in_2

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_37
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.error_i_acumm_preregZ0Z_3
T_2_9_wire_logic_cluster/lc_1/out
T_3_10_lc_trk_g3_1
T_3_10_wire_logic_cluster/lc_5/in_1

T_2_9_wire_logic_cluster/lc_1/out
T_2_7_sp4_v_t_47
T_2_11_lc_trk_g0_2
T_2_11_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front_N_331_cascade_
T_14_21_wire_logic_cluster/lc_1/ltout
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : pid_side_N_166_mux
T_14_21_wire_logic_cluster/lc_2/out
T_15_21_sp4_h_l_4
T_14_21_sp4_v_t_41
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_0
T_10_25_sp4_v_t_37
T_10_26_lc_trk_g2_5
T_10_26_input_2_3
T_10_26_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_21_sp4_h_l_4
T_14_21_sp4_v_t_41
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_0
T_10_21_sp4_v_t_40
T_10_23_lc_trk_g2_5
T_10_23_input_2_3
T_10_23_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_21_sp4_h_l_4
T_14_21_sp4_v_t_41
T_15_25_sp4_h_l_4
T_11_25_sp4_h_l_0
T_10_25_lc_trk_g1_0
T_10_25_wire_logic_cluster/lc_0/in_1

T_14_21_wire_logic_cluster/lc_2/out
T_15_21_sp4_h_l_4
T_14_21_sp4_v_t_41
T_14_25_sp4_v_t_41
T_14_26_lc_trk_g3_1
T_14_26_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_2/out
T_15_21_sp4_h_l_4
T_14_21_sp4_v_t_41
T_15_25_sp4_h_l_4
T_16_25_lc_trk_g3_4
T_16_25_wire_logic_cluster/lc_4/in_1

T_14_21_wire_logic_cluster/lc_2/out
T_15_20_sp4_v_t_37
T_15_23_lc_trk_g1_5
T_15_23_input_2_0
T_15_23_wire_logic_cluster/lc_0/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_20_sp4_v_t_37
T_15_23_lc_trk_g1_5
T_15_23_input_2_2
T_15_23_wire_logic_cluster/lc_2/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_20_sp4_v_t_37
T_15_23_lc_trk_g0_5
T_15_23_input_2_3
T_15_23_wire_logic_cluster/lc_3/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_20_sp4_v_t_37
T_15_23_lc_trk_g0_5
T_15_23_input_2_1
T_15_23_wire_logic_cluster/lc_1/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.N_139
T_13_3_wire_logic_cluster/lc_4/out
T_13_2_sp4_v_t_40
T_12_5_lc_trk_g3_0
T_12_5_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_7
T_13_6_wire_logic_cluster/lc_5/out
T_14_5_lc_trk_g2_5
T_14_5_wire_logic_cluster/lc_2/in_3

End 

Net : dron_frame_decoder_1.un1_WDT_cry_4
T_9_13_wire_logic_cluster/lc_4/cout
T_9_13_wire_logic_cluster/lc_5/in_3

Net : throttle_order_6
T_5_10_wire_logic_cluster/lc_3/out
T_6_9_sp4_v_t_39
T_7_9_sp4_h_l_2
T_11_9_sp4_h_l_10
T_12_9_lc_trk_g2_2
T_12_9_input_2_6
T_12_9_wire_logic_cluster/lc_6/in_2

T_5_10_wire_logic_cluster/lc_3/out
T_6_9_sp4_v_t_39
T_7_9_sp4_h_l_2
T_11_9_sp4_h_l_2
T_14_5_sp4_v_t_45
T_13_7_lc_trk_g0_3
T_13_7_input_2_7
T_13_7_wire_logic_cluster/lc_7/in_2

T_5_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g0_3
T_5_10_input_2_3
T_5_10_wire_logic_cluster/lc_3/in_2

End 

Net : pid_side.state_RNINK4UZ0Z_0_cascade_
T_18_12_wire_logic_cluster/lc_5/ltout
T_18_12_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.state_ns_i_a2_1_1_0_cascade_
T_7_5_wire_logic_cluster/lc_5/ltout
T_7_5_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc_data_2
T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_7_11_sp12_v_t_23
T_7_17_sp4_v_t_39
T_8_21_sp4_h_l_8
T_12_21_sp4_h_l_11
T_15_21_sp4_v_t_46
T_15_24_lc_trk_g0_6
T_15_24_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_7_11_sp12_v_t_23
T_7_17_sp4_v_t_39
T_8_21_sp4_h_l_8
T_12_21_sp4_h_l_11
T_15_21_sp4_v_t_46
T_15_24_lc_trk_g0_6
T_15_24_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_7_11_sp12_v_t_23
T_7_17_sp4_v_t_39
T_8_21_sp4_h_l_8
T_12_21_sp4_h_l_11
T_15_21_sp4_v_t_46
T_15_24_lc_trk_g0_6
T_15_24_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_7_11_sp12_v_t_23
T_7_17_sp4_v_t_39
T_8_21_sp4_h_l_8
T_12_21_sp4_h_l_11
T_15_21_sp4_v_t_46
T_15_24_lc_trk_g0_6
T_15_24_wire_logic_cluster/lc_7/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_2_9_sp12_h_l_0
T_13_9_sp12_v_t_23
T_2_21_sp12_h_l_0
T_3_21_sp4_h_l_3
T_2_21_sp4_v_t_44
T_2_22_lc_trk_g2_4
T_2_22_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_19_11_sp12_v_t_23
T_19_15_sp4_v_t_41
T_20_19_sp4_h_l_4
T_22_19_lc_trk_g2_1
T_22_19_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_2_9_sp12_h_l_0
T_13_9_sp12_v_t_23
T_2_21_sp12_h_l_0
T_3_21_sp4_h_l_3
T_2_17_sp4_v_t_45
T_2_18_lc_trk_g3_5
T_2_18_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_15_11_sp4_h_l_9
T_18_11_sp4_v_t_39
T_18_15_sp4_v_t_40
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_7_11_sp12_v_t_23
T_7_20_lc_trk_g3_7
T_7_20_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_2_9_sp12_h_l_0
T_13_9_sp12_v_t_23
T_13_13_lc_trk_g3_0
T_13_13_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_2_9_sp12_h_l_0
T_1_0_span12_vert_16
T_1_8_lc_trk_g2_3
T_1_8_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_4_5_sp4_h_l_4
T_0_5_sp4_h_l_7
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_6_sp4_v_t_44
T_8_10_sp4_h_l_3
T_10_10_lc_trk_g3_6
T_10_10_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_2/in_3

End 

Net : uart_pc_data_0
T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_8_15_sp12_h_l_0
T_20_15_sp12_h_l_0
T_19_15_sp4_h_l_1
T_22_15_sp4_v_t_36
T_22_19_lc_trk_g0_1
T_22_19_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_8_15_sp12_h_l_0
T_19_15_sp12_v_t_23
T_19_19_sp4_v_t_41
T_18_23_lc_trk_g1_4
T_18_23_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_7_15_sp12_v_t_23
T_7_13_sp4_v_t_47
T_4_17_sp4_h_l_10
T_3_17_sp4_v_t_41
T_2_18_lc_trk_g3_1
T_2_18_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_8_15_sp12_h_l_0
T_19_15_sp12_v_t_23
T_19_19_sp4_v_t_41
T_18_23_lc_trk_g1_4
T_18_23_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp12_h_l_0
T_17_9_sp12_v_t_23
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_39
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_7_15_sp12_v_t_23
T_8_27_sp12_h_l_0
T_14_27_lc_trk_g1_7
T_14_27_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_9_sp4_h_l_1
T_6_5_sp4_v_t_36
T_3_5_sp4_h_l_1
T_2_5_sp4_v_t_42
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_7_15_sp12_v_t_23
T_7_23_lc_trk_g3_0
T_7_23_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_7_3_sp12_v_t_23
T_7_15_sp12_v_t_23
T_7_20_lc_trk_g2_7
T_7_20_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp12_h_l_0
T_17_9_sp12_v_t_23
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_9_sp4_h_l_1
T_6_5_sp4_v_t_36
T_3_5_sp4_h_l_1
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_7_9_sp4_h_l_1
T_10_9_sp4_v_t_36
T_11_13_sp4_h_l_7
T_13_13_lc_trk_g3_2
T_13_13_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_41
T_8_11_sp4_h_l_4
T_12_11_sp4_h_l_7
T_12_11_lc_trk_g1_2
T_12_11_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_9_sp4_h_l_1
T_10_9_sp4_v_t_36
T_10_10_lc_trk_g3_4
T_10_10_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g3_6
T_7_9_wire_logic_cluster/lc_6/in_3

End 

Net : Commands_frame_decoder.N_405
T_7_5_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g0_6
T_7_4_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_9
T_16_11_wire_logic_cluster/lc_1/cout
T_16_11_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_aileron_cry_9_THRU_CO
T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_9_lc_trk_g3_4
T_16_9_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_1_0_cascade_
T_14_7_wire_logic_cluster/lc_0/ltout
T_14_7_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_i_acumm7lto4
T_3_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_2/in_3

T_3_9_wire_logic_cluster/lc_5/out
T_2_9_sp4_h_l_2
T_5_9_sp4_v_t_39
T_5_13_sp4_v_t_39
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_0/in_0

T_3_9_wire_logic_cluster/lc_5/out
T_3_7_sp4_v_t_39
T_2_11_lc_trk_g1_2
T_2_11_wire_logic_cluster/lc_4/in_1

T_3_9_wire_logic_cluster/lc_5/out
T_3_7_sp4_v_t_39
T_2_11_lc_trk_g1_2
T_2_11_wire_logic_cluster/lc_0/in_1

T_3_9_wire_logic_cluster/lc_5/out
T_3_7_sp4_v_t_39
T_2_11_lc_trk_g1_2
T_2_11_input_2_5
T_2_11_wire_logic_cluster/lc_5/in_2

T_3_9_wire_logic_cluster/lc_5/out
T_3_7_sp4_v_t_39
T_2_11_lc_trk_g1_2
T_2_11_input_2_1
T_2_11_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.N_402
T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_10_sp4_v_t_39
T_7_11_lc_trk_g2_7
T_7_11_wire_logic_cluster/lc_7/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_16_sp12_v_t_23
T_8_19_lc_trk_g2_3
T_8_19_wire_logic_cluster/lc_0/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_10_sp4_v_t_39
T_7_11_lc_trk_g2_7
T_7_11_wire_logic_cluster/lc_4/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_10_sp4_v_t_39
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_1/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_8_4_sp12_v_t_23
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_2/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_16_11_0_
T_16_11_wire_logic_cluster/carry_in_mux/cout
T_16_11_wire_logic_cluster/lc_0/in_3

Net : Commands_frame_decoder.WDT8lt14_0_cascade_
T_8_6_wire_logic_cluster/lc_1/ltout
T_8_6_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_7_THRU_CO
T_16_11_wire_logic_cluster/lc_0/out
T_16_9_sp4_v_t_45
T_13_9_sp4_h_l_2
T_14_9_lc_trk_g2_2
T_14_9_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_10_THRU_CO
T_13_12_wire_logic_cluster/lc_3/out
T_13_8_sp4_v_t_43
T_13_9_lc_trk_g2_3
T_13_9_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_10
T_13_12_wire_logic_cluster/lc_2/cout
T_13_12_wire_logic_cluster/lc_3/in_3

Net : uart_drone_data_0
T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_8_14_sp4_h_l_9
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_12_14_sp4_h_l_9
T_16_14_sp4_h_l_0
T_19_14_sp4_v_t_40
T_19_18_sp4_v_t_36
T_16_22_sp4_h_l_6
T_12_22_sp4_h_l_9
T_12_22_lc_trk_g0_4
T_12_22_wire_logic_cluster/lc_5/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_12_14_sp4_h_l_9
T_16_14_sp4_h_l_0
T_19_14_sp4_v_t_40
T_19_18_sp4_v_t_36
T_16_22_sp4_h_l_6
T_12_22_sp4_h_l_9
T_12_22_lc_trk_g0_4
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_12_14_sp4_h_l_9
T_16_14_sp4_h_l_0
T_19_14_sp4_v_t_40
T_19_18_sp4_v_t_36
T_16_22_sp4_h_l_6
T_12_22_sp4_h_l_9
T_12_22_lc_trk_g0_4
T_12_22_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_12_14_sp4_h_l_9
T_16_14_sp4_h_l_0
T_19_14_sp4_v_t_40
T_19_18_sp4_v_t_36
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_1/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_12_14_sp4_h_l_9
T_16_14_sp4_h_l_0
T_19_14_sp4_v_t_40
T_19_18_sp4_v_t_36
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_12_14_sp4_h_l_9
T_16_14_sp4_h_l_0
T_19_14_sp4_v_t_40
T_19_18_sp4_v_t_36
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_5/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_8_14_sp4_h_l_9
T_4_14_sp4_h_l_0
T_3_14_sp4_v_t_43
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_8_14_sp4_h_l_9
T_4_14_sp4_h_l_0
T_3_14_sp4_v_t_43
T_2_16_lc_trk_g1_6
T_2_16_wire_logic_cluster/lc_2/in_3

End 

Net : front_order_4
T_11_14_wire_logic_cluster/lc_7/out
T_11_11_sp4_v_t_38
T_12_11_sp4_h_l_8
T_13_11_lc_trk_g3_0
T_13_11_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_7/out
T_11_11_sp4_v_t_38
T_12_11_sp4_h_l_8
T_16_11_sp4_h_l_4
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_CH4data_1
T_10_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.state_0_g_0
T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_18_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_18_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_17_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_4/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_4/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_16_wire_logic_cluster/lc_4/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_16_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_16_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_15_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_15_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_14_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_13_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_12_wire_logic_cluster/lc_7/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_11_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_13_wire_logic_cluster/lc_6/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_3_11_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_2/cen

End 

Net : pid_alt.state_0_0
T_12_30_wire_logic_cluster/lc_2/out
T_13_31_lc_trk_g1_2
T_13_31_wire_gbuf/in

End 

Net : ppm_encoder_1.un1_elevator_cry_11
T_13_12_wire_logic_cluster/lc_3/cout
T_13_12_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_elevator_cry_11_THRU_CO
T_13_12_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g2_4
T_14_11_input_2_6
T_14_11_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.un1_WDT_cry_3
T_9_5_wire_logic_cluster/lc_3/cout
T_9_5_wire_logic_cluster/lc_4/in_3

Net : throttle_order_7
T_5_10_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_41
T_7_9_sp4_h_l_4
T_11_9_sp4_h_l_7
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_7/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_41
T_7_9_sp4_h_l_4
T_11_9_sp4_h_l_7
T_14_5_sp4_v_t_42
T_13_8_lc_trk_g3_2
T_13_8_wire_logic_cluster/lc_7/in_0

T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_input_2_4
T_5_10_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_3
T_16_6_wire_logic_cluster/lc_6/out
T_16_5_sp4_v_t_44
T_16_1_sp4_v_t_37
T_15_3_lc_trk_g0_0
T_15_3_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.N_289
T_16_8_wire_logic_cluster/lc_0/out
T_17_5_sp4_v_t_41
T_16_6_lc_trk_g3_1
T_16_6_wire_logic_cluster/lc_6/in_0

End 

Net : frame_decoder_OFF4data_1
T_12_11_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g2_1
T_11_10_input_2_1
T_11_10_wire_logic_cluster/lc_1/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_3
T_9_13_wire_logic_cluster/lc_3/cout
T_9_13_wire_logic_cluster/lc_4/in_3

Net : reset_module_System.countZ0Z_1
T_7_7_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_38
T_8_8_sp4_h_l_9
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g0_7
T_8_7_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_7/out
T_7_7_sp4_h_l_3
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_1/in_3

End 

Net : reset_module_System.count_1_cry_20
T_9_10_wire_logic_cluster/lc_3/cout
T_9_10_wire_logic_cluster/lc_4/in_3

End 

Net : pid_side.error_i_acumm_3_sqmuxa
T_18_13_wire_logic_cluster/lc_2/out
T_16_13_sp4_h_l_1
T_15_13_sp4_v_t_36
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_16_13_sp4_h_l_1
T_15_13_sp4_v_t_36
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_2/in_0

T_18_13_wire_logic_cluster/lc_2/out
T_16_13_sp4_h_l_1
T_15_13_sp4_v_t_36
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_1/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_16_13_sp4_h_l_1
T_15_13_sp4_v_t_36
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_3/in_1

End 

Net : side_order_4
T_14_12_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_39
T_15_10_sp4_h_l_2
T_16_10_lc_trk_g3_2
T_16_10_wire_logic_cluster/lc_4/in_1

T_14_12_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g2_5
T_15_11_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_8_THRU_CO
T_13_12_wire_logic_cluster/lc_1/out
T_14_8_sp4_v_t_38
T_13_10_lc_trk_g0_3
T_13_10_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_8
T_13_12_wire_logic_cluster/lc_0/cout
T_13_12_wire_logic_cluster/lc_1/in_3

Net : front_order_5
T_11_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_2
T_13_10_sp4_v_t_45
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_15_10_sp4_v_t_47
T_15_11_lc_trk_g2_7
T_15_11_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.stateZ0Z_6
T_7_15_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_42
T_5_15_sp4_h_l_7
T_4_15_lc_trk_g1_7
T_4_15_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp12_v_t_22
T_7_17_lc_trk_g2_2
T_7_17_wire_logic_cluster/lc_5/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_10_26_sp4_h_l_2
T_13_22_sp4_v_t_39
T_14_22_sp4_h_l_2
T_13_22_lc_trk_g0_2
T_13_22_input_2_0
T_13_22_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_10_26_sp4_h_l_2
T_13_22_sp4_v_t_39
T_14_22_sp4_h_l_2
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_1/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_42
T_5_15_sp4_h_l_7
T_9_15_sp4_h_l_7
T_12_15_sp4_v_t_37
T_13_19_sp4_h_l_6
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_42
T_5_15_sp4_h_l_7
T_4_15_sp4_v_t_36
T_1_19_sp4_h_l_6
T_1_19_lc_trk_g1_3
T_1_19_input_2_0
T_1_19_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_42
T_5_15_sp4_h_l_7
T_4_15_sp4_v_t_36
T_1_19_sp4_h_l_6
T_1_19_lc_trk_g1_3
T_1_19_input_2_4
T_1_19_wire_logic_cluster/lc_4/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_42
T_5_15_sp4_h_l_7
T_4_15_sp4_v_t_36
T_1_19_sp4_h_l_6
T_1_19_lc_trk_g1_3
T_1_19_input_2_2
T_1_19_wire_logic_cluster/lc_2/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_42
T_5_15_sp4_h_l_7
T_4_15_sp4_v_t_36
T_1_19_sp4_h_l_6
T_1_19_lc_trk_g1_3
T_1_19_wire_logic_cluster/lc_5/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_4_15_sp4_h_l_6
T_3_15_sp4_v_t_43
T_2_17_lc_trk_g0_6
T_2_17_wire_logic_cluster/lc_5/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_4_15_sp4_h_l_6
T_3_15_sp4_v_t_43
T_2_16_lc_trk_g3_3
T_2_16_input_2_0
T_2_16_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_4_15_sp4_h_l_6
T_3_15_sp4_v_t_43
T_2_16_lc_trk_g3_3
T_2_16_input_2_4
T_2_16_wire_logic_cluster/lc_4/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_4_15_sp4_h_l_6
T_3_15_sp4_v_t_43
T_2_16_lc_trk_g3_3
T_2_16_input_2_2
T_2_16_wire_logic_cluster/lc_2/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_4_15_sp4_h_l_6
T_3_15_sp4_v_t_43
T_2_17_lc_trk_g0_6
T_2_17_input_2_0
T_2_17_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_4_15_sp4_h_l_6
T_3_15_sp4_v_t_43
T_2_17_lc_trk_g0_6
T_2_17_input_2_4
T_2_17_wire_logic_cluster/lc_4/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_42
T_5_15_sp4_h_l_7
T_4_15_sp4_v_t_36
T_4_19_lc_trk_g1_1
T_4_19_input_2_2
T_4_19_wire_logic_cluster/lc_2/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_4_15_sp4_h_l_6
T_3_15_sp4_v_t_43
T_2_17_lc_trk_g0_6
T_2_17_input_2_2
T_2_17_wire_logic_cluster/lc_2/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_8_11_sp4_v_t_42
T_5_15_sp4_h_l_7
T_4_15_sp4_v_t_36
T_4_19_lc_trk_g1_1
T_4_19_input_2_4
T_4_19_wire_logic_cluster/lc_4/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_4_15_sp4_h_l_6
T_3_15_sp4_v_t_43
T_2_16_lc_trk_g3_3
T_2_16_wire_logic_cluster/lc_5/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.state_ns_i_i_a2_1_0
T_4_15_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_44
T_5_16_sp4_h_l_3
T_8_12_sp4_v_t_38
T_8_14_lc_trk_g3_3
T_8_14_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.state_RNIRSI31Z0Z_11
T_7_12_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_42
T_3_3_sp4_v_t_38
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_7_12_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_42
T_3_3_sp4_v_t_38
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_7_12_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_42
T_3_3_sp4_v_t_38
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_7_12_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_42
T_3_3_sp4_v_t_38
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_7_12_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_42
T_3_3_sp4_v_t_38
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_7_12_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_42
T_0_7_sp4_h_l_7
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_5/out
T_7_8_sp4_v_t_47
T_4_8_sp4_h_l_10
T_3_4_sp4_v_t_38
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/cen

T_7_12_wire_logic_cluster/lc_5/out
T_7_8_sp4_v_t_47
T_4_8_sp4_h_l_10
T_3_4_sp4_v_t_38
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/cen

End 

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa_0
T_8_11_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_44
T_5_10_sp4_h_l_3
T_8_10_sp4_v_t_38
T_8_14_sp4_v_t_43
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_1/cen

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_44
T_5_10_sp4_h_l_3
T_9_10_sp4_h_l_11
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_0/cen

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_44
T_5_10_sp4_h_l_3
T_9_10_sp4_h_l_11
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_0/cen

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_44
T_5_10_sp4_h_l_3
T_9_10_sp4_h_l_11
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_0/cen

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_44
T_5_10_sp4_h_l_3
T_9_10_sp4_h_l_11
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_0/cen

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_44
T_5_10_sp4_h_l_3
T_9_10_sp4_h_l_11
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_0/cen

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_44
T_5_10_sp4_h_l_3
T_9_10_sp4_h_l_11
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_0/cen

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_44
T_5_10_sp4_h_l_3
T_9_10_sp4_h_l_11
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_0/cen

End 

Net : uart_drone_data_rdy
T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_5_15_sp4_h_l_8
T_4_15_lc_trk_g1_0
T_4_15_wire_logic_cluster/lc_2/in_3

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_9_19_sp4_h_l_0
T_13_19_sp4_h_l_3
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g1_7
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_9_19_sp4_h_l_0
T_13_19_sp4_h_l_3
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_7_17_lc_trk_g1_6
T_7_17_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_47
T_9_17_sp4_v_t_36
T_10_21_sp4_h_l_1
T_13_21_sp4_v_t_43
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_7_17_lc_trk_g1_6
T_7_17_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_9_19_sp4_h_l_0
T_13_19_sp4_h_l_3
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_9_19_sp4_h_l_0
T_13_19_sp4_h_l_3
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_4/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_8_19_sp4_v_t_39
T_8_23_lc_trk_g1_2
T_8_23_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_8_19_sp4_v_t_39
T_8_23_lc_trk_g1_2
T_8_23_wire_logic_cluster/lc_3/in_0

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_8_19_sp4_v_t_39
T_8_23_lc_trk_g1_2
T_8_23_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_8_19_sp4_v_t_39
T_8_23_lc_trk_g1_2
T_8_23_wire_logic_cluster/lc_7/in_0

T_8_14_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_38
T_8_15_sp4_v_t_43
T_5_19_sp4_h_l_11
T_4_19_lc_trk_g1_3
T_4_19_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_6_14_sp12_h_l_1
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g0_7
T_7_15_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g0_7
T_7_15_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g0_7
T_7_15_wire_logic_cluster/lc_4/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g0_7
T_7_15_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g0_7
T_7_15_input_2_7
T_7_15_wire_logic_cluster/lc_7/in_2

T_8_14_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g0_7
T_7_15_input_2_5
T_7_15_wire_logic_cluster/lc_5/in_2

T_8_14_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g0_7
T_7_15_input_2_3
T_7_15_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_18
T_18_10_wire_logic_cluster/lc_0/out
T_18_7_sp4_v_t_40
T_19_7_sp4_h_l_10
T_20_7_lc_trk_g3_2
T_20_7_input_2_7
T_20_7_wire_logic_cluster/lc_7/in_2

T_18_10_wire_logic_cluster/lc_0/out
T_19_10_sp4_h_l_0
T_21_10_lc_trk_g3_5
T_21_10_wire_logic_cluster/lc_2/in_0

T_18_10_wire_logic_cluster/lc_0/out
T_18_7_sp4_v_t_40
T_18_3_sp4_v_t_45
T_17_5_lc_trk_g0_3
T_17_5_input_2_1
T_17_5_wire_logic_cluster/lc_1/in_2

End 

Net : frame_decoder_CH4data_2
T_10_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g1_2
T_11_10_wire_logic_cluster/lc_2/in_1

End 

Net : scaler_4.un3_source_data_0_cry_4
T_11_10_wire_logic_cluster/lc_4/cout
T_11_10_wire_logic_cluster/lc_5/in_3

Net : scaler_4.un3_source_data_0_cry_3_c_RNIDCEL
T_11_10_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_45
T_11_8_lc_trk_g2_0
T_11_8_wire_logic_cluster/lc_3/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_45
T_11_8_lc_trk_g2_0
T_11_8_input_2_4
T_11_8_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_4.un3_source_data_0_cry_4_c_RNIGGFL
T_11_10_wire_logic_cluster/lc_5/out
T_11_6_sp4_v_t_47
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_5/out
T_11_6_sp4_v_t_47
T_11_8_lc_trk_g3_2
T_11_8_input_2_5
T_11_8_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_4.un3_source_data_0_cry_5
T_11_10_wire_logic_cluster/lc_5/cout
T_11_10_wire_logic_cluster/lc_6/in_3

Net : scaler_4.un3_source_data_0_cry_6
T_11_10_wire_logic_cluster/lc_6/cout
T_11_10_wire_logic_cluster/lc_7/in_3

Net : scaler_4.un3_source_data_0_cry_3
T_11_10_wire_logic_cluster/lc_3/cout
T_11_10_wire_logic_cluster/lc_4/in_3

Net : scaler_4.un3_source_data_0_cry_2_c_RNIA8DL
T_11_10_wire_logic_cluster/lc_3/out
T_11_7_sp4_v_t_46
T_11_8_lc_trk_g3_6
T_11_8_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_3/out
T_11_7_sp4_v_t_46
T_11_8_lc_trk_g3_6
T_11_8_input_2_3
T_11_8_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_4.un3_source_data_0_cry_2
T_11_10_wire_logic_cluster/lc_2/cout
T_11_10_wire_logic_cluster/lc_3/in_3

Net : scaler_4.un3_source_data_0_cry_0
T_11_10_wire_logic_cluster/lc_0/cout
T_11_10_wire_logic_cluster/lc_1/in_3

Net : scaler_4.un2_source_data_0
T_11_10_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_38
T_11_8_lc_trk_g0_3
T_11_8_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_38
T_11_8_lc_trk_g0_3
T_11_8_input_2_1
T_11_8_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g0_1
T_11_9_wire_logic_cluster/lc_3/in_0

T_11_10_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_38
T_11_7_lc_trk_g2_6
T_11_7_wire_logic_cluster/lc_6/in_0

End 

Net : scaler_4.un3_source_data_0_cry_1
T_11_10_wire_logic_cluster/lc_1/cout
T_11_10_wire_logic_cluster/lc_2/in_3

Net : scaler_4.un3_source_data_0_cry_1_c_RNI74CL
T_11_10_wire_logic_cluster/lc_2/out
T_12_6_sp4_v_t_40
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_12_6_sp4_v_t_40
T_11_8_lc_trk_g1_5
T_11_8_input_2_2
T_11_8_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un3_source_data_0_cry_5_c_RNIJKGL
T_11_10_wire_logic_cluster/lc_6/out
T_11_7_sp4_v_t_36
T_11_8_lc_trk_g2_4
T_11_8_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_6/out
T_11_7_sp4_v_t_36
T_11_8_lc_trk_g2_4
T_11_8_input_2_6
T_11_8_wire_logic_cluster/lc_6/in_2

End 

Net : dron_frame_decoder_1.stateZ0Z_0
T_7_15_wire_logic_cluster/lc_1/out
T_3_15_sp12_h_l_1
T_4_15_lc_trk_g0_5
T_4_15_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g2_1
T_8_14_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_2
T_9_5_wire_logic_cluster/lc_2/cout
T_9_5_wire_logic_cluster/lc_3/in_3

Net : pid_alt.un1_pid_prereg_0_cry_0
T_4_11_wire_logic_cluster/lc_1/cout
T_4_11_wire_logic_cluster/lc_2/in_3

Net : uart_pc_data_rdy
T_7_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g3_1
T_7_11_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g3_1
T_7_11_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_22
T_7_5_lc_trk_g3_6
T_7_5_input_2_1
T_7_5_wire_logic_cluster/lc_1/in_2

T_7_11_wire_logic_cluster/lc_1/out
T_8_9_sp4_v_t_46
T_9_13_sp4_h_l_11
T_12_13_sp4_v_t_46
T_12_16_lc_trk_g1_6
T_12_16_wire_logic_cluster/lc_0/in_3

T_7_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g0_1
T_8_11_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_42
T_8_12_sp4_h_l_1
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_1/out
T_8_7_sp4_v_t_38
T_8_3_sp4_v_t_46
T_8_4_lc_trk_g3_6
T_8_4_input_2_7
T_8_4_wire_logic_cluster/lc_7/in_2

T_7_11_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g1_1
T_7_12_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_8_7_sp4_v_t_38
T_8_3_sp4_v_t_46
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g1_1
T_7_12_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g0_1
T_8_11_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_22
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_7/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g1_1
T_7_12_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_1/out
T_8_7_sp4_v_t_38
T_8_3_sp4_v_t_46
T_8_5_lc_trk_g2_3
T_8_5_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_42
T_8_12_sp4_h_l_1
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g1_1
T_7_12_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_42
T_8_12_sp4_h_l_1
T_11_8_sp4_v_t_36
T_11_4_sp4_v_t_36
T_10_5_lc_trk_g2_4
T_10_5_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_42
T_8_12_sp4_h_l_1
T_11_8_sp4_v_t_36
T_11_4_sp4_v_t_36
T_10_5_lc_trk_g2_4
T_10_5_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_1/out
T_7_11_sp4_h_l_7
T_6_11_sp4_v_t_36
T_6_15_sp4_v_t_44
T_5_18_lc_trk_g3_4
T_5_18_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_7_11_sp4_h_l_7
T_6_7_sp4_v_t_42
T_6_3_sp4_v_t_38
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_8_7_sp4_v_t_38
T_8_3_sp4_v_t_46
T_7_6_lc_trk_g3_6
T_7_6_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_42
T_8_12_sp4_h_l_1
T_8_12_lc_trk_g0_4
T_8_12_input_2_2
T_8_12_wire_logic_cluster/lc_2/in_2

T_7_11_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g1_1
T_7_12_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g2_1
T_8_12_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g2_1
T_8_12_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g2_1
T_8_12_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g2_1
T_8_12_wire_logic_cluster/lc_6/in_3

End 

Net : uart_drone.timer_Count_RNIES9Q1Z0Z_2
T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_11_11_sp4_h_l_3
T_10_11_sp4_v_t_44
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_11_11_sp4_h_l_3
T_10_11_sp4_v_t_44
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_11_11_sp4_h_l_3
T_10_11_sp4_v_t_44
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_11_11_sp4_h_l_3
T_10_11_sp4_v_t_44
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_11_11_sp4_h_l_3
T_10_11_sp4_v_t_44
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_11_11_sp4_h_l_3
T_10_11_sp4_v_t_44
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_11_11_sp4_h_l_3
T_10_11_sp4_v_t_44
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_38
T_11_11_sp4_h_l_3
T_10_11_sp4_v_t_44
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

End 

Net : frame_decoder_OFF4data_2
T_12_11_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g2_2
T_11_10_input_2_2
T_11_10_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_2
T_9_13_wire_logic_cluster/lc_2/cout
T_9_13_wire_logic_cluster/lc_3/in_3

Net : Commands_frame_decoder.stateZ0Z_3
T_7_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.m35_e_2
T_2_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g1_6
T_2_11_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.source_CH2data_1_sqmuxa_0
T_15_13_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_46
T_15_14_sp4_v_t_39
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_46
T_15_14_sp4_v_t_39
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_46
T_15_14_sp4_v_t_39
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_46
T_15_14_sp4_v_t_39
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_46
T_15_14_sp4_v_t_39
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_46
T_15_14_sp4_v_t_39
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_46
T_15_14_sp4_v_t_39
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_15_13_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_39
T_16_16_sp4_v_t_39
T_13_20_sp4_h_l_7
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_2/cen

End 

Net : Commands_frame_decoder.source_CH2data_1_sqmuxa
T_7_11_wire_logic_cluster/lc_6/out
T_8_9_sp4_v_t_40
T_9_13_sp4_h_l_5
T_13_13_sp4_h_l_1
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_3/in_1

End 

Net : pid_alt.m35_e_3
T_3_10_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g0_0
T_2_11_input_2_2
T_2_11_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.countZ0Z_8
T_9_8_wire_logic_cluster/lc_7/out
T_10_8_lc_trk_g1_7
T_10_8_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_7/in_1

End 

Net : reset_module_System.reset6_13
T_10_8_wire_logic_cluster/lc_0/out
T_9_8_sp4_h_l_8
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_1
T_15_9_wire_logic_cluster/lc_6/out
T_15_6_sp4_v_t_36
T_15_2_sp4_v_t_36
T_15_3_lc_trk_g2_4
T_15_3_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_287
T_15_9_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g2_7
T_15_9_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_1
T_14_6_wire_logic_cluster/lc_5/out
T_15_4_sp4_v_t_38
T_15_0_span4_vert_46
T_15_3_lc_trk_g0_6
T_15_3_wire_logic_cluster/lc_7/in_3

End 

Net : reset_module_System.count_1_cry_19
T_9_10_wire_logic_cluster/lc_2/cout
T_9_10_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.pulses2count_9_sn_N_7_cascade_
T_14_6_wire_logic_cluster/lc_4/ltout
T_14_6_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_9_cascade_
T_14_10_wire_logic_cluster/lc_0/ltout
T_14_10_wire_logic_cluster/lc_1/in_2

End 

Net : side_order_5
T_14_12_wire_logic_cluster/lc_6/out
T_14_10_sp4_v_t_41
T_15_10_sp4_h_l_9
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_5/in_1

T_14_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_45
T_15_7_sp4_v_t_41
T_15_8_lc_trk_g2_1
T_15_8_wire_logic_cluster/lc_7/in_0

End 

Net : dron_frame_decoder_1.WDT10_0_cascade_
T_7_15_wire_logic_cluster/lc_0/ltout
T_7_15_wire_logic_cluster/lc_1/in_2

End 

Net : uart_drone.timer_Count_RNIES9Q1Z0Z_2_cascade_
T_10_8_wire_logic_cluster/lc_3/ltout
T_10_8_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone.data_rdyc_1_0
T_10_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_8
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_8
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_8
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_8
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_8
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_8
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_8
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_10_8_wire_logic_cluster/lc_4/out
T_11_8_sp4_h_l_8
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

End 

Net : reset_module_System.countZ0Z_9
T_9_9_wire_logic_cluster/lc_0/out
T_10_8_lc_trk_g2_0
T_10_8_input_2_0
T_10_8_wire_logic_cluster/lc_0/in_2

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.countZ0Z_7
T_9_8_wire_logic_cluster/lc_6/out
T_10_8_lc_trk_g1_6
T_10_8_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_5
T_12_9_wire_logic_cluster/lc_5/cout
T_12_9_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_throttle_cry_5_THRU_CO
T_12_9_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_37
T_13_7_lc_trk_g2_5
T_13_7_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_13_12_0_
T_13_12_wire_logic_cluster/carry_in_mux/cout
T_13_12_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_elevator_cry_7_THRU_CO
T_13_12_wire_logic_cluster/lc_0/out
T_14_8_sp4_v_t_36
T_14_9_lc_trk_g2_4
T_14_9_input_2_6
T_14_9_wire_logic_cluster/lc_6/in_2

End 

Net : front_order_6
T_11_12_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_40
T_12_11_sp4_h_l_10
T_13_11_lc_trk_g3_2
T_13_11_wire_logic_cluster/lc_6/in_1

T_11_12_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_40
T_11_7_sp4_v_t_45
T_12_7_sp4_h_l_1
T_13_7_lc_trk_g2_1
T_13_7_wire_logic_cluster/lc_6/in_3

End 

Net : dron_frame_decoder_1.N_186
T_8_14_wire_logic_cluster/lc_4/out
T_9_14_sp12_h_l_0
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_6/in_0

End 

Net : uart_drone_data_3
T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_0/in_0

T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_8_14_lc_trk_g0_5
T_8_14_wire_logic_cluster/lc_1/in_0

T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_9_16_sp4_v_t_45
T_9_20_sp4_v_t_45
T_8_23_lc_trk_g3_5
T_8_23_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_9_16_sp4_v_t_45
T_9_20_sp4_v_t_45
T_8_23_lc_trk_g3_5
T_8_23_wire_logic_cluster/lc_7/in_1

T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_13_12_sp4_v_t_41
T_14_16_sp4_h_l_4
T_17_16_sp4_v_t_44
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_38
T_7_15_sp4_h_l_8
T_3_15_sp4_h_l_4
T_2_15_sp4_v_t_41
T_2_17_lc_trk_g3_4
T_2_17_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_38
T_7_15_sp4_h_l_8
T_3_15_sp4_h_l_4
T_2_15_sp4_v_t_41
T_2_17_lc_trk_g3_4
T_2_17_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_9_12_sp4_v_t_40
T_6_16_sp4_h_l_10
T_5_16_lc_trk_g1_2
T_5_16_wire_logic_cluster/lc_2/in_3

End 

Net : dron_frame_decoder_1.state_ns_0_i_a2_3Z0Z_1
T_8_14_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_4/in_3

End 

Net : frame_decoder_CH4data_3
T_10_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g1_3
T_11_10_wire_logic_cluster/lc_3/in_1

End 

Net : xy_ki_2_rep2
T_15_24_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_40
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_1/in_3

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

T_15_24_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_44
T_17_20_sp4_h_l_9
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_0/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_44
T_17_20_sp4_h_l_9
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_2/in_3

T_15_24_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_40
T_15_19_sp4_v_t_40
T_15_22_lc_trk_g0_0
T_15_22_wire_logic_cluster/lc_6/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_15_22_sp4_v_t_37
T_12_26_sp4_h_l_0
T_12_26_lc_trk_g0_5
T_12_26_wire_logic_cluster/lc_1/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_44
T_17_20_sp4_h_l_9
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_40
T_15_19_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_0/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_40
T_15_19_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_6/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g3_4
T_15_24_wire_logic_cluster/lc_1/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_40
T_15_19_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_8_24_sp12_h_l_0
T_11_24_lc_trk_g1_0
T_11_24_wire_logic_cluster/lc_7/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_40
T_15_19_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_40
T_15_19_sp4_v_t_40
T_15_22_lc_trk_g0_0
T_15_22_wire_logic_cluster/lc_7/in_1

T_15_24_wire_logic_cluster/lc_4/out
T_8_24_sp12_h_l_0
T_11_24_lc_trk_g1_0
T_11_24_wire_logic_cluster/lc_1/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_8_24_sp12_h_l_0
T_11_24_lc_trk_g1_0
T_11_24_wire_logic_cluster/lc_6/in_3

T_15_24_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_0/in_3

T_15_24_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_7/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g3_4
T_15_24_wire_logic_cluster/lc_0/in_3

T_15_24_wire_logic_cluster/lc_4/out
T_15_22_sp4_v_t_37
T_12_22_sp4_h_l_0
T_8_22_sp4_h_l_0
T_10_22_lc_trk_g2_5
T_10_22_wire_logic_cluster/lc_2/in_3

T_15_24_wire_logic_cluster/lc_4/out
T_15_23_sp4_v_t_40
T_12_23_sp4_h_l_11
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_6/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g2_4
T_14_23_input_2_4
T_14_23_wire_logic_cluster/lc_4/in_2

T_15_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g3_4
T_14_24_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_4/out
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_5/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_1
T_9_5_wire_logic_cluster/lc_1/cout
T_9_5_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.state_ns_i_a2_0_2_0
T_7_8_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_44
T_7_3_sp4_v_t_37
T_7_4_lc_trk_g2_5
T_7_4_wire_logic_cluster/lc_3/in_0

End 

Net : uart_pc_data_5
T_8_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_6/in_0

T_8_9_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_7_5_lc_trk_g2_7
T_7_5_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp12_v_t_22
T_9_18_sp12_h_l_1
T_19_18_sp4_h_l_10
T_22_18_sp4_v_t_47
T_22_19_lc_trk_g2_7
T_22_19_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp12_v_t_22
T_8_15_sp4_v_t_36
T_8_19_sp4_v_t_41
T_7_23_lc_trk_g1_4
T_7_23_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_1/out
T_4_9_sp12_h_l_1
T_10_9_sp4_h_l_6
T_13_9_sp4_v_t_46
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_1/out
T_4_9_sp12_h_l_1
T_10_9_sp4_h_l_6
T_13_9_sp4_v_t_46
T_12_11_lc_trk_g0_0
T_12_11_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp12_v_t_22
T_8_15_sp4_v_t_36
T_8_19_sp4_v_t_41
T_7_20_lc_trk_g3_1
T_7_20_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp12_v_t_22
T_9_18_sp12_h_l_1
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_4_9_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp12_v_t_22
T_0_18_sp12_h_l_6
T_2_18_lc_trk_g1_5
T_2_18_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_10
T_3_9_sp4_h_l_6
T_2_5_sp4_v_t_43
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_39
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_1/in_0

T_8_9_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_39
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_5/in_0

T_8_9_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_39
T_5_5_sp4_h_l_2
T_1_5_sp4_h_l_10
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_10
T_10_9_sp4_v_t_47
T_10_10_lc_trk_g3_7
T_10_10_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g3_1
T_8_9_wire_logic_cluster/lc_1/in_3

End 

Net : uart_pc_data_7
T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_43
T_7_5_lc_trk_g0_6
T_7_5_wire_logic_cluster/lc_6/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g3_7
T_7_8_input_2_6
T_7_8_wire_logic_cluster/lc_6/in_2

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_sp4_h_l_3
T_11_9_sp4_v_t_38
T_12_13_sp4_h_l_3
T_15_13_sp4_v_t_45
T_16_17_sp4_h_l_2
T_20_17_sp4_h_l_10
T_23_17_sp4_v_t_38
T_22_19_lc_trk_g0_3
T_22_19_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_sp4_h_l_3
T_4_9_sp4_h_l_6
T_3_5_sp4_v_t_46
T_3_9_sp4_v_t_39
T_3_13_sp4_v_t_40
T_3_17_sp4_v_t_40
T_3_21_sp4_v_t_40
T_2_23_lc_trk_g0_5
T_2_23_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_sp4_h_l_3
T_4_9_sp4_h_l_6
T_3_5_sp4_v_t_46
T_3_9_sp4_v_t_39
T_3_13_sp4_v_t_40
T_3_17_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_44
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_44
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_sp4_h_l_3
T_11_9_sp4_v_t_38
T_12_13_sp4_h_l_3
T_15_13_sp4_v_t_45
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_sp4_h_l_3
T_4_9_sp4_h_l_6
T_3_5_sp4_v_t_46
T_0_5_sp4_h_l_11
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_6_9_sp12_h_l_1
T_17_9_sp12_v_t_22
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_sp4_h_l_3
T_11_9_sp4_v_t_38
T_12_13_sp4_h_l_3
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_46
T_8_12_sp4_v_t_42
T_8_16_sp4_v_t_42
T_7_20_lc_trk_g1_7
T_7_20_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_46
T_5_8_sp4_h_l_11
T_1_8_sp4_h_l_2
T_1_8_lc_trk_g1_7
T_1_8_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_46
T_8_12_sp4_v_t_42
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_42
T_10_11_sp4_h_l_1
T_12_11_lc_trk_g2_4
T_12_11_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_sp4_h_l_3
T_8_9_lc_trk_g0_6
T_8_9_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.un1_pid_prereg_un1_pid_prereg_0_cry_0_c_THRU_CO
T_4_11_wire_logic_cluster/lc_0/cout
T_4_11_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_aileron_cry_6_THRU_CO
T_16_10_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_43
T_13_8_sp4_h_l_6
T_13_8_lc_trk_g0_3
T_13_8_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_8
T_16_11_wire_logic_cluster/lc_0/cout
T_16_11_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_aileron_cry_6
T_16_10_wire_logic_cluster/lc_6/cout
T_16_10_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_aileron_cry_8_THRU_CO
T_16_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_2/in_0

End 

Net : side_order_6
T_14_13_wire_logic_cluster/lc_5/out
T_13_13_sp4_h_l_2
T_16_9_sp4_v_t_39
T_16_10_lc_trk_g2_7
T_16_10_wire_logic_cluster/lc_6/in_1

T_14_13_wire_logic_cluster/lc_5/out
T_14_6_sp12_v_t_22
T_14_5_sp4_v_t_46
T_13_7_lc_trk_g2_3
T_13_7_input_2_5
T_13_7_wire_logic_cluster/lc_5/in_2

End 

Net : xy_ki_2_rep1
T_15_24_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_46
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_2/in_3

T_15_24_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_39
T_12_26_sp4_h_l_2
T_13_26_lc_trk_g3_2
T_13_26_wire_logic_cluster/lc_1/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_39
T_12_26_sp4_h_l_2
T_13_26_lc_trk_g3_2
T_13_26_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_5/out
T_15_24_sp12_h_l_1
T_17_24_lc_trk_g0_6
T_17_24_input_2_2
T_17_24_wire_logic_cluster/lc_2/in_2

T_15_24_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_47
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_2/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_16_23_sp4_h_l_0
T_17_23_lc_trk_g3_0
T_17_23_wire_logic_cluster/lc_7/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_12_23_sp4_h_l_7
T_11_23_sp4_v_t_42
T_10_24_lc_trk_g3_2
T_10_24_wire_logic_cluster/lc_0/in_1

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_12_23_sp4_h_l_7
T_11_23_sp4_v_t_42
T_10_25_lc_trk_g0_7
T_10_25_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_15_24_sp12_h_l_1
T_17_24_lc_trk_g0_6
T_17_24_wire_logic_cluster/lc_4/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_15_24_sp12_h_l_1
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_2/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_12_23_sp4_h_l_7
T_11_23_sp4_v_t_42
T_10_24_lc_trk_g3_2
T_10_24_wire_logic_cluster/lc_2/in_3

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_12_23_sp4_h_l_7
T_11_23_lc_trk_g0_7
T_11_23_input_2_5
T_11_23_wire_logic_cluster/lc_5/in_2

T_15_24_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_47
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_4/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_15_24_sp12_h_l_1
T_16_24_lc_trk_g1_5
T_16_24_input_2_2
T_16_24_wire_logic_cluster/lc_2/in_2

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_16_23_sp4_h_l_0
T_17_23_lc_trk_g3_0
T_17_23_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_5/out
T_15_24_sp12_h_l_1
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_3/in_3

T_15_24_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_39
T_12_22_sp4_h_l_8
T_11_22_lc_trk_g1_0
T_11_22_wire_logic_cluster/lc_2/in_3

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_12_23_sp4_h_l_7
T_11_23_sp4_v_t_42
T_10_24_lc_trk_g3_2
T_10_24_wire_logic_cluster/lc_4/in_3

T_15_24_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_47
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_5/out
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_2/in_0

T_15_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g2_5
T_14_24_wire_logic_cluster/lc_4/in_1

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_12_23_sp4_h_l_7
T_11_23_sp4_v_t_42
T_10_25_lc_trk_g0_7
T_10_25_wire_logic_cluster/lc_2/in_1

T_15_24_wire_logic_cluster/lc_5/out
T_15_23_sp4_v_t_42
T_12_23_sp4_h_l_1
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_3/in_1

End 

Net : frame_decoder_OFF4data_3
T_12_11_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g2_3
T_11_10_input_2_3
T_11_10_wire_logic_cluster/lc_3/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_1
T_9_13_wire_logic_cluster/lc_1/cout
T_9_13_wire_logic_cluster/lc_2/in_3

Net : reset_module_System.count_1_cry_18
T_9_10_wire_logic_cluster/lc_1/cout
T_9_10_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_throttle_cry_1_THRU_CO
T_12_9_wire_logic_cluster/lc_2/out
T_13_8_sp4_v_t_37
T_14_8_sp4_h_l_5
T_17_4_sp4_v_t_46
T_17_7_lc_trk_g0_6
T_17_7_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_1
T_12_9_wire_logic_cluster/lc_1/cout
T_12_9_wire_logic_cluster/lc_2/in_3

Net : scaler_4.debug_CH3_20A_c_0
T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_10_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_0/cen

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_10_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_0/cen

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_10_sp4_v_t_42
T_11_6_sp4_v_t_42
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_0/cen

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

End 

Net : pid_side.m0_0_03
T_16_22_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_40
T_15_25_lc_trk_g1_5
T_15_25_wire_logic_cluster/lc_0/in_0

T_16_22_wire_logic_cluster/lc_4/out
T_16_21_sp4_v_t_40
T_15_25_lc_trk_g1_5
T_15_25_wire_logic_cluster/lc_7/in_1

T_16_22_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_0/in_1

End 

Net : pid_side.m0_2_03
T_15_25_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g0_0
T_16_25_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2count_9_sn_N_10_mux
T_15_6_wire_logic_cluster/lc_5/out
T_14_6_sp4_h_l_2
T_14_6_lc_trk_g1_7
T_14_6_wire_logic_cluster/lc_5/in_1

T_15_6_wire_logic_cluster/lc_5/out
T_15_4_sp4_v_t_39
T_15_5_lc_trk_g2_7
T_15_5_wire_logic_cluster/lc_7/in_0

T_15_6_wire_logic_cluster/lc_5/out
T_14_6_sp4_h_l_2
T_13_2_sp4_v_t_42
T_13_4_lc_trk_g3_7
T_13_4_wire_logic_cluster/lc_7/in_1

T_15_6_wire_logic_cluster/lc_5/out
T_15_6_lc_trk_g1_5
T_15_6_wire_logic_cluster/lc_2/in_0

T_15_6_wire_logic_cluster/lc_5/out
T_14_6_sp4_h_l_2
T_14_6_lc_trk_g1_7
T_14_6_wire_logic_cluster/lc_3/in_3

End 

Net : reset_module_System.countZ0Z_5
T_9_8_wire_logic_cluster/lc_4/out
T_10_8_lc_trk_g1_4
T_10_8_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_4/in_1

End 

Net : pid_alt.N_44_cascade_
T_5_11_wire_logic_cluster/lc_1/ltout
T_5_11_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.N_46
T_5_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g2_2
T_5_11_wire_logic_cluster/lc_6/in_0

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g3_2
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g2_2
T_5_11_input_2_4
T_5_11_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc.N_143
T_5_6_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_36
T_6_7_sp4_h_l_1
T_7_7_lc_trk_g3_1
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_4_THRU_CO
T_12_9_wire_logic_cluster/lc_5/out
T_12_5_sp4_v_t_47
T_11_7_lc_trk_g0_1
T_11_7_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_4
T_12_9_wire_logic_cluster/lc_4/cout
T_12_9_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.N_2569_0
T_15_5_wire_logic_cluster/lc_4/out
T_15_3_sp4_v_t_37
T_16_7_sp4_h_l_0
T_19_3_sp4_v_t_43
T_18_6_lc_trk_g3_3
T_18_6_wire_logic_cluster/lc_0/cen

T_15_5_wire_logic_cluster/lc_4/out
T_15_3_sp4_v_t_37
T_16_7_sp4_h_l_0
T_15_7_sp4_v_t_43
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_0/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_44
T_13_5_sp4_h_l_2
T_14_5_lc_trk_g2_2
T_14_5_wire_logic_cluster/lc_3/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_44
T_13_5_sp4_h_l_2
T_14_5_lc_trk_g2_2
T_14_5_wire_logic_cluster/lc_3/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_44
T_13_5_sp4_h_l_2
T_14_5_lc_trk_g2_2
T_14_5_wire_logic_cluster/lc_3/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_44
T_13_5_sp4_h_l_2
T_14_5_lc_trk_g2_2
T_14_5_wire_logic_cluster/lc_3/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_5_sp4_h_l_8
T_12_5_sp4_h_l_11
T_13_5_lc_trk_g3_3
T_13_5_wire_logic_cluster/lc_0/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_5_sp4_h_l_8
T_12_5_sp4_h_l_11
T_13_5_lc_trk_g3_3
T_13_5_wire_logic_cluster/lc_0/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_5_sp4_h_l_8
T_12_5_sp4_h_l_11
T_13_5_lc_trk_g3_3
T_13_5_wire_logic_cluster/lc_0/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_5_sp4_h_l_8
T_12_5_sp4_h_l_11
T_13_5_lc_trk_g3_3
T_13_5_wire_logic_cluster/lc_0/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_5_sp4_h_l_8
T_12_5_sp4_h_l_11
T_13_5_lc_trk_g3_3
T_13_5_wire_logic_cluster/lc_0/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_44
T_15_3_lc_trk_g0_2
T_15_3_wire_logic_cluster/lc_3/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_44
T_15_3_lc_trk_g0_2
T_15_3_wire_logic_cluster/lc_3/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_44
T_15_3_lc_trk_g0_2
T_15_3_wire_logic_cluster/lc_3/cen

T_15_5_wire_logic_cluster/lc_4/out
T_16_1_sp4_v_t_44
T_15_3_lc_trk_g0_2
T_15_3_wire_logic_cluster/lc_3/cen

End 

Net : ppm_encoder_1.pid_altitude_dv_0
T_16_7_wire_logic_cluster/lc_2/out
T_16_7_sp4_h_l_9
T_19_7_sp4_v_t_39
T_16_11_sp4_h_l_7
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_7/cen

T_16_7_wire_logic_cluster/lc_2/out
T_16_4_sp4_v_t_44
T_13_8_sp4_h_l_2
T_12_8_sp4_v_t_39
T_12_10_lc_trk_g2_2
T_12_10_wire_logic_cluster/lc_0/cen

T_16_7_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_37
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_7/cen

T_16_7_wire_logic_cluster/lc_2/out
T_16_4_sp4_v_t_44
T_13_8_sp4_h_l_2
T_12_8_sp4_v_t_39
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_16_7_wire_logic_cluster/lc_2/out
T_16_4_sp4_v_t_44
T_13_8_sp4_h_l_2
T_12_8_sp4_v_t_39
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_16_7_wire_logic_cluster/lc_2/out
T_16_4_sp4_v_t_44
T_13_8_sp4_h_l_2
T_12_8_lc_trk_g0_2
T_12_8_wire_logic_cluster/lc_0/cen

End 

Net : front_order_7
T_11_12_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_42
T_12_11_sp4_h_l_0
T_13_11_lc_trk_g2_0
T_13_11_wire_logic_cluster/lc_7/in_1

T_11_12_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_46
T_13_8_sp4_h_l_11
T_13_8_lc_trk_g1_6
T_13_8_wire_logic_cluster/lc_6/in_3

End 

Net : pid_side.N_61_0
T_17_11_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_41
T_17_13_sp4_v_t_37
T_17_17_sp4_v_t_37
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_6/in_1

End 

Net : uart_drone.timer_CountZ0Z_0
T_7_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_0/in_0

T_7_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_2/in_0

End 

Net : frame_decoder_CH4data_4
T_10_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone.un1_state_2_0
T_10_7_wire_logic_cluster/lc_4/out
T_10_0_span12_vert_20
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_1/in_0

T_10_7_wire_logic_cluster/lc_4/out
T_10_0_span12_vert_20
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_3/in_0

T_10_7_wire_logic_cluster/lc_4/out
T_10_0_span12_vert_20
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_5/in_0

T_10_7_wire_logic_cluster/lc_4/out
T_10_0_span12_vert_20
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_7/in_0

T_10_7_wire_logic_cluster/lc_4/out
T_10_0_span12_vert_20
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_0/in_3

T_10_7_wire_logic_cluster/lc_4/out
T_10_0_span12_vert_20
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_2/in_3

T_10_7_wire_logic_cluster/lc_4/out
T_10_0_span12_vert_20
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_4/in_3

T_10_7_wire_logic_cluster/lc_4/out
T_10_0_span12_vert_20
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_6/in_3

End 

Net : uart_drone.un1_state_2_0_a3_0
T_8_7_wire_logic_cluster/lc_0/out
T_8_7_sp4_h_l_5
T_10_7_lc_trk_g2_0
T_10_7_input_2_4
T_10_7_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_4.un2_source_data_0_cry_1_c_RNOZ0
T_11_7_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g0_6
T_11_8_input_2_0
T_11_8_wire_logic_cluster/lc_0/in_2

End 

Net : Commands_frame_decoder.un1_WDT_cry_0
T_9_5_wire_logic_cluster/lc_0/cout
T_9_5_wire_logic_cluster/lc_1/in_3

Net : uart_drone.state_RNIOU0NZ0Z_4
T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_11_11_sp4_h_l_5
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_11_11_sp4_h_l_5
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_11_11_sp4_h_l_5
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_11_11_sp4_h_l_5
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_11_11_sp4_h_l_5
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_11_11_sp4_h_l_5
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_11_11_sp4_h_l_5
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_5/s_r

T_10_8_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_46
T_11_11_sp4_h_l_5
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder_1.un1_aileron_cry_5_THRU_CO
T_16_10_wire_logic_cluster/lc_6/out
T_16_7_sp4_v_t_36
T_13_7_sp4_h_l_7
T_13_7_lc_trk_g1_2
T_13_7_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_5
T_16_10_wire_logic_cluster/lc_5/cout
T_16_10_wire_logic_cluster/lc_6/in_3

Net : side_order_7
T_14_13_wire_logic_cluster/lc_6/out
T_13_13_sp4_h_l_4
T_16_9_sp4_v_t_47
T_16_10_lc_trk_g3_7
T_16_10_wire_logic_cluster/lc_7/in_1

T_14_13_wire_logic_cluster/lc_6/out
T_14_10_sp4_v_t_36
T_14_6_sp4_v_t_36
T_13_8_lc_trk_g0_1
T_13_8_input_2_5
T_13_8_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_0_cascade_
T_16_7_wire_logic_cluster/lc_5/ltout
T_16_7_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_6
T_13_11_wire_logic_cluster/lc_6/cout
T_13_11_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_elevator_cry_6_THRU_CO
T_13_11_wire_logic_cluster/lc_7/out
T_13_6_sp12_v_t_22
T_13_8_lc_trk_g3_5
T_13_8_input_2_6
T_13_8_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.timer_CountZ1Z_1
T_7_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g1_6
T_8_7_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_5/in_3

End 

Net : frame_decoder_OFF4data_4
T_12_11_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g2_4
T_11_10_input_2_4
T_11_10_wire_logic_cluster/lc_4/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_0
T_9_13_wire_logic_cluster/lc_0/cout
T_9_13_wire_logic_cluster/lc_1/in_3

Net : uart_pc.state_RNIEAGSZ0Z_4
T_8_9_wire_logic_cluster/lc_0/out
T_8_5_sp12_v_t_23
T_8_11_lc_trk_g2_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_8_9_wire_logic_cluster/lc_0/out
T_8_5_sp12_v_t_23
T_8_11_lc_trk_g2_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/s_r

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/s_r

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/s_r

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/s_r

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/s_r

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/s_r

End 

Net : xy_ki_2
T_15_24_wire_logic_cluster/lc_7/out
T_14_24_sp4_h_l_6
T_17_20_sp4_v_t_43
T_17_16_sp4_v_t_43
T_17_12_sp4_v_t_43
T_17_8_sp4_v_t_43
T_17_11_lc_trk_g1_3
T_17_11_input_2_6
T_17_11_wire_logic_cluster/lc_6/in_2

T_15_24_wire_logic_cluster/lc_7/out
T_16_21_sp4_v_t_39
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_6/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_16_21_sp4_v_t_39
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_7/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_46
T_12_27_sp4_h_l_4
T_11_23_sp4_v_t_44
T_11_19_sp4_v_t_40
T_11_23_lc_trk_g1_5
T_11_23_wire_logic_cluster/lc_4/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_46
T_15_19_sp4_v_t_39
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_2/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_14_24_sp4_h_l_6
T_17_20_sp4_v_t_43
T_18_20_sp4_h_l_6
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_7/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_46
T_12_27_sp4_h_l_4
T_11_23_sp4_v_t_44
T_10_25_lc_trk_g0_2
T_10_25_wire_logic_cluster/lc_6/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_46
T_15_19_sp4_v_t_39
T_15_20_lc_trk_g2_7
T_15_20_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_46
T_15_19_sp4_v_t_39
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_1/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_43
T_12_26_sp4_h_l_6
T_14_26_lc_trk_g3_3
T_14_26_wire_logic_cluster/lc_4/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_43
T_14_24_lc_trk_g0_6
T_14_24_wire_logic_cluster/lc_3/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_0/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g1_7
T_16_24_wire_logic_cluster/lc_5/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g2_7
T_16_25_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_14_25_lc_trk_g1_7
T_14_25_wire_logic_cluster/lc_6/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_14_25_lc_trk_g0_7
T_14_25_wire_logic_cluster/lc_2/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_46
T_12_27_sp4_h_l_4
T_11_23_sp4_v_t_44
T_8_23_sp4_h_l_3
T_10_23_lc_trk_g2_6
T_10_23_wire_logic_cluster/lc_3/in_1

T_15_24_wire_logic_cluster/lc_7/out
T_14_24_sp4_h_l_6
T_17_20_sp4_v_t_43
T_17_21_lc_trk_g2_3
T_17_21_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_16_21_sp4_v_t_39
T_17_21_sp4_h_l_7
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_5/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_46
T_12_27_sp4_h_l_4
T_11_23_sp4_v_t_44
T_10_26_lc_trk_g3_4
T_10_26_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_14_24_sp4_h_l_6
T_17_20_sp4_v_t_43
T_17_23_lc_trk_g1_3
T_17_23_input_2_2
T_17_23_wire_logic_cluster/lc_2/in_2

T_15_24_wire_logic_cluster/lc_7/out
T_16_21_sp4_v_t_39
T_17_21_sp4_h_l_7
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_3/in_3

T_15_24_wire_logic_cluster/lc_7/out
T_16_21_sp4_v_t_39
T_17_21_sp4_h_l_7
T_16_21_lc_trk_g1_7
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_46
T_12_27_sp4_h_l_4
T_11_23_sp4_v_t_44
T_10_25_lc_trk_g2_1
T_10_25_wire_logic_cluster/lc_0/in_3

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_46
T_15_19_sp4_v_t_39
T_14_21_lc_trk_g1_2
T_14_21_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_43
T_15_23_lc_trk_g2_3
T_15_23_wire_logic_cluster/lc_3/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g1_7
T_15_23_input_2_4
T_15_23_wire_logic_cluster/lc_4/in_2

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g1_7
T_15_23_wire_logic_cluster/lc_0/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g1_7
T_15_23_wire_logic_cluster/lc_2/in_0

T_15_24_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g1_7
T_15_23_wire_logic_cluster/lc_1/in_3

End 

Net : pid_front.source_pid_1_sqmuxa_1_0_a2_0_0_cascade_
T_9_15_wire_logic_cluster/lc_4/ltout
T_9_15_wire_logic_cluster/lc_5/in_2

End 

Net : uart_pc_data_1
T_8_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_41
T_8_3_sp4_v_t_37
T_7_5_lc_trk_g0_0
T_7_5_wire_logic_cluster/lc_1/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_41
T_9_11_sp4_h_l_4
T_13_11_sp4_h_l_0
T_16_11_sp4_v_t_40
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_36
T_13_23_sp4_h_l_6
T_12_23_sp4_v_t_43
T_9_23_sp4_h_l_6
T_5_23_sp4_h_l_6
T_1_23_sp4_h_l_9
T_2_23_lc_trk_g3_1
T_2_23_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_41
T_9_11_sp4_h_l_4
T_13_11_sp4_h_l_0
T_16_11_sp4_v_t_40
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_36
T_13_23_sp4_h_l_6
T_12_23_sp4_v_t_43
T_9_23_sp4_h_l_6
T_8_19_sp4_v_t_43
T_7_20_lc_trk_g3_3
T_7_20_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_41
T_9_11_sp4_h_l_4
T_13_11_sp4_h_l_0
T_16_11_sp4_v_t_40
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_36
T_13_23_sp4_h_l_6
T_12_23_sp4_v_t_43
T_12_25_lc_trk_g3_6
T_12_25_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_41
T_9_11_sp4_h_l_4
T_13_11_sp4_h_l_0
T_16_11_sp4_v_t_40
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_36
T_17_23_sp4_h_l_1
T_18_23_lc_trk_g2_1
T_18_23_wire_logic_cluster/lc_7/in_0

T_8_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_41
T_9_11_sp4_h_l_4
T_13_11_sp4_h_l_0
T_16_11_sp4_v_t_40
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_36
T_17_23_sp4_h_l_1
T_18_23_lc_trk_g2_1
T_18_23_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_41
T_9_11_sp4_h_l_4
T_13_11_sp4_h_l_0
T_16_11_sp4_v_t_40
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_36
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_7_9_sp12_h_l_0
T_18_9_sp12_v_t_23
T_18_17_sp4_v_t_37
T_17_18_lc_trk_g2_5
T_17_18_wire_logic_cluster/lc_1/in_0

T_8_9_wire_logic_cluster/lc_6/out
T_8_3_sp12_v_t_23
T_0_15_sp12_h_l_7
T_0_15_sp4_h_l_5
T_3_15_sp4_v_t_40
T_2_18_lc_trk_g3_0
T_2_18_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_7_9_sp12_h_l_0
T_14_9_sp4_h_l_9
T_17_5_sp4_v_t_38
T_17_6_lc_trk_g3_6
T_17_6_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_9
T_5_5_sp4_v_t_39
T_2_9_sp4_h_l_7
T_1_5_sp4_v_t_42
T_1_8_lc_trk_g0_2
T_1_8_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_7_9_sp12_h_l_0
T_14_9_sp4_h_l_9
T_13_9_sp4_v_t_38
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_41
T_9_11_sp4_h_l_4
T_13_11_sp4_h_l_0
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_1/in_0

T_8_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_9
T_5_5_sp4_v_t_39
T_2_5_sp4_h_l_8
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_8_6_sp4_v_t_36
T_9_10_sp4_h_l_1
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_6/in_3

End 

Net : reset_module_System.count_1_cry_17
T_9_10_wire_logic_cluster/lc_0/cout
T_9_10_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.N_288
T_17_7_wire_logic_cluster/lc_0/out
T_17_7_lc_trk_g0_0
T_17_7_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_2
T_17_7_wire_logic_cluster/lc_3/out
T_17_3_sp4_v_t_43
T_14_3_sp4_h_l_0
T_15_3_lc_trk_g2_0
T_15_3_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.state_RNIQRI31Z0Z_10
T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_4_8_sp4_h_l_2
T_0_8_sp4_h_l_10
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_4_8_sp4_h_l_2
T_0_8_sp4_h_l_10
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_4_8_sp4_h_l_2
T_0_8_sp4_h_l_10
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_4_8_sp4_h_l_2
T_0_8_sp4_h_l_10
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_4_8_sp4_h_l_2
T_0_8_sp4_h_l_10
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_4_8_sp4_h_l_2
T_0_8_sp4_h_l_10
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_4_8_sp4_h_l_2
T_0_8_sp4_h_l_10
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_0/cen

T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_4_8_sp4_h_l_2
T_0_8_sp4_h_l_10
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_0/cen

End 

Net : ppm_encoder_1.un1_throttle_cry_2_THRU_CO
T_12_9_wire_logic_cluster/lc_3/out
T_13_8_sp4_v_t_39
T_14_8_sp4_h_l_7
T_16_8_lc_trk_g2_2
T_16_8_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_2
T_12_9_wire_logic_cluster/lc_2/cout
T_12_9_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_throttle_cry_6
T_12_9_wire_logic_cluster/lc_6/cout
T_12_9_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_throttle_cry_6_THRU_CO
T_12_9_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g3_7
T_13_8_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.stateZ0Z_2
T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_11_21_sp4_h_l_5
T_14_21_sp4_v_t_47
T_13_24_lc_trk_g3_7
T_13_24_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_7_17_lc_trk_g3_0
T_7_17_input_2_1
T_7_17_wire_logic_cluster/lc_1/in_2

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_12_21_sp4_v_t_45
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_11_21_sp4_h_l_5
T_14_21_sp4_v_t_40
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_11_21_sp4_h_l_5
T_14_21_sp4_v_t_47
T_13_24_lc_trk_g3_7
T_13_24_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_12_21_sp4_v_t_45
T_12_22_lc_trk_g2_5
T_12_22_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_12_21_sp4_v_t_45
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_3/in_1

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_11_21_sp4_h_l_5
T_14_21_sp4_v_t_40
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_6/in_1

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_11_21_sp4_h_l_5
T_14_21_sp4_v_t_40
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_11_21_sp4_h_l_5
T_14_21_sp4_v_t_40
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_11_21_sp4_h_l_5
T_14_21_sp4_v_t_40
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_11_21_sp4_h_l_5
T_14_21_sp4_v_t_40
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_8_21_sp4_v_t_44
T_8_23_lc_trk_g2_1
T_8_23_input_2_1
T_8_23_wire_logic_cluster/lc_1/in_2

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_8_21_sp4_v_t_44
T_8_23_lc_trk_g2_1
T_8_23_input_2_3
T_8_23_wire_logic_cluster/lc_3/in_2

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_8_21_sp4_v_t_44
T_8_23_lc_trk_g2_1
T_8_23_input_2_5
T_8_23_wire_logic_cluster/lc_5/in_2

T_7_15_wire_logic_cluster/lc_6/out
T_7_9_sp12_v_t_23
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_12_21_sp4_v_t_45
T_12_22_lc_trk_g3_5
T_12_22_input_2_6
T_12_22_wire_logic_cluster/lc_6/in_2

T_7_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g2_6
T_7_15_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g2_6
T_7_15_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.N_122_mux_i
T_13_24_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_46
T_13_19_sp4_v_t_39
T_12_22_lc_trk_g2_7
T_12_22_wire_logic_cluster/lc_6/in_1

T_13_24_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_46
T_13_19_sp4_v_t_39
T_13_22_lc_trk_g1_7
T_13_22_input_2_6
T_13_22_wire_logic_cluster/lc_6/in_2

T_13_24_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_46
T_13_19_sp4_v_t_39
T_13_22_lc_trk_g1_7
T_13_22_input_2_4
T_13_22_wire_logic_cluster/lc_4/in_2

T_13_24_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_46
T_13_19_sp4_v_t_39
T_12_22_lc_trk_g2_7
T_12_22_input_2_3
T_12_22_wire_logic_cluster/lc_3/in_2

T_13_24_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_46
T_13_19_sp4_v_t_39
T_12_22_lc_trk_g2_7
T_12_22_input_2_5
T_12_22_wire_logic_cluster/lc_5/in_2

T_13_24_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_46
T_13_19_sp4_v_t_39
T_13_22_lc_trk_g1_7
T_13_22_wire_logic_cluster/lc_3/in_3

T_13_24_wire_logic_cluster/lc_7/out
T_13_23_sp4_v_t_46
T_13_19_sp4_v_t_39
T_12_22_lc_trk_g2_7
T_12_22_wire_logic_cluster/lc_0/in_3

T_13_24_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g1_7
T_13_24_input_2_0
T_13_24_wire_logic_cluster/lc_0/in_2

T_13_24_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g1_7
T_13_24_input_2_6
T_13_24_wire_logic_cluster/lc_6/in_2

T_13_24_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g1_7
T_13_24_input_2_2
T_13_24_wire_logic_cluster/lc_2/in_2

T_13_24_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g1_7
T_13_24_input_2_4
T_13_24_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_3
T_12_9_wire_logic_cluster/lc_3/cout
T_12_9_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_throttle_cry_3_THRU_CO
T_12_9_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_45
T_11_7_lc_trk_g2_0
T_11_7_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_5
T_13_11_wire_logic_cluster/lc_5/cout
T_13_11_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_elevator_cry_5_THRU_CO
T_13_11_wire_logic_cluster/lc_6/out
T_13_5_sp12_v_t_23
T_13_7_lc_trk_g3_4
T_13_7_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_PPM_STATE_1_sqmuxa_i_a3_0_1
T_15_3_wire_logic_cluster/lc_1/out
T_14_3_sp4_h_l_10
T_13_3_lc_trk_g0_2
T_13_3_wire_logic_cluster/lc_4/in_0

End 

Net : uart_pc.timer_CountZ1Z_3
T_5_7_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_2/in_3

T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_6_8_sp4_h_l_7
T_7_8_lc_trk_g2_7
T_7_8_input_2_5
T_7_8_wire_logic_cluster/lc_5/in_2

T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_6_8_sp4_h_l_7
T_7_8_lc_trk_g2_7
T_7_8_input_2_3
T_7_8_wire_logic_cluster/lc_3/in_2

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_1
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_3/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_6_8_sp4_h_l_7
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_1/in_0

End 

Net : uart_pc.timer_CountZ1Z_2
T_5_7_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g0_7
T_5_8_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_38
T_6_8_sp4_h_l_3
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.N_126_li
T_5_8_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_44
T_5_6_lc_trk_g2_4
T_5_6_input_2_6
T_5_6_wire_logic_cluster/lc_6/in_2

T_5_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_CH4data_5
T_10_10_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g1_5
T_11_10_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.N_371_0
T_7_17_wire_logic_cluster/lc_1/out
T_6_17_sp4_h_l_10
T_2_17_sp4_h_l_1
T_5_13_sp4_v_t_42
T_5_16_lc_trk_g0_2
T_5_16_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_1/out
T_8_17_sp4_h_l_2
T_7_13_sp4_v_t_42
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_5/cen

T_7_17_wire_logic_cluster/lc_1/out
T_8_17_sp4_h_l_2
T_7_13_sp4_v_t_42
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_5/cen

End 

Net : frame_decoder_OFF4data_5
T_12_11_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g2_5
T_11_10_input_2_5
T_11_10_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.N_44
T_5_11_wire_logic_cluster/lc_1/out
T_6_9_sp4_v_t_46
T_5_13_lc_trk_g2_3
T_5_13_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_1/out
T_6_9_sp4_v_t_46
T_5_13_lc_trk_g2_3
T_5_13_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_4_THRU_CO
T_13_11_wire_logic_cluster/lc_5/out
T_13_11_sp12_h_l_1
T_15_11_lc_trk_g0_6
T_15_11_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_4
T_13_11_wire_logic_cluster/lc_4/cout
T_13_11_wire_logic_cluster/lc_5/in_3

Net : dron_frame_decoder_1.N_186_cascade_
T_8_14_wire_logic_cluster/lc_4/ltout
T_8_14_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.source_xy_ki_1_sqmuxa_cascade_
T_12_16_wire_logic_cluster/lc_0/ltout
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : uart_drone.N_143
T_9_7_wire_logic_cluster/lc_6/out
T_8_7_sp4_h_l_4
T_7_7_lc_trk_g1_4
T_7_7_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_8_7_sp4_h_l_4
T_7_7_lc_trk_g1_4
T_7_7_wire_logic_cluster/lc_6/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g3_6
T_8_7_input_2_7
T_8_7_wire_logic_cluster/lc_7/in_2

T_9_7_wire_logic_cluster/lc_6/out
T_10_7_lc_trk_g1_6
T_10_7_wire_logic_cluster/lc_2/in_3

End 

Net : dron_frame_decoder_1.stateZ0Z_3
T_7_15_wire_logic_cluster/lc_7/out
T_5_15_sp12_h_l_1
T_16_15_sp12_v_t_22
T_16_24_sp4_v_t_36
T_13_24_sp4_h_l_7
T_13_24_lc_trk_g1_2
T_13_24_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_7/out
T_8_13_sp4_v_t_42
T_7_17_lc_trk_g1_7
T_7_17_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g3_7
T_7_15_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g3_7
T_7_15_input_2_6
T_7_15_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_9_10_0_
T_9_10_wire_logic_cluster/carry_in_mux/cout
T_9_10_wire_logic_cluster/lc_0/in_3

Net : uart_pc.timer_Count_RNIMQ8T1Z0Z_2
T_7_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g1_0
T_7_9_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g1_0
T_7_9_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_7/in_1

End 

Net : reset_module_System.countZ0Z_0
T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g0_4
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g2_4
T_9_7_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_4_sqmuxa_0_cascade_
T_18_8_wire_logic_cluster/lc_1/ltout
T_18_8_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.pid_preregZ0Z_24
T_4_14_wire_logic_cluster/lc_1/out
T_4_3_sp12_v_t_22
T_4_10_lc_trk_g2_2
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

T_4_14_wire_logic_cluster/lc_1/out
T_4_10_sp4_v_t_39
T_5_10_sp4_h_l_2
T_5_10_lc_trk_g0_7
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

T_4_14_wire_logic_cluster/lc_1/out
T_3_14_sp4_h_l_10
T_6_10_sp4_v_t_41
T_5_11_lc_trk_g3_1
T_5_11_wire_logic_cluster/lc_4/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_3_14_sp4_h_l_10
T_6_10_sp4_v_t_41
T_5_11_lc_trk_g3_1
T_5_11_wire_logic_cluster/lc_3/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_3_14_sp4_h_l_10
T_6_10_sp4_v_t_41
T_5_11_lc_trk_g3_1
T_5_11_input_2_6
T_5_11_wire_logic_cluster/lc_6/in_2

T_4_14_wire_logic_cluster/lc_1/out
T_3_14_sp4_h_l_10
T_6_10_sp4_v_t_41
T_5_11_lc_trk_g3_1
T_5_11_wire_logic_cluster/lc_5/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g3_1
T_5_13_wire_logic_cluster/lc_3/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g3_1
T_5_13_wire_logic_cluster/lc_7/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g3_1
T_5_13_input_2_2
T_5_13_wire_logic_cluster/lc_2/in_2

T_4_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g3_1
T_5_13_input_2_0
T_5_13_wire_logic_cluster/lc_0/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_4
T_7_11_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_7/in_3

End 

Net : uart_pc.timer_CountZ0Z_0
T_5_6_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g1_7
T_5_7_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g1_7
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_7/in_3

End 

Net : uart_pc.un1_state_2_0
T_5_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_6
T_9_8_sp4_v_t_43
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_1/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_6
T_9_8_sp4_v_t_43
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_3/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_6
T_9_8_sp4_v_t_43
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_5/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_6
T_9_8_sp4_v_t_43
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_6
T_9_8_sp4_v_t_43
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_1/in_1

T_5_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_6
T_9_8_sp4_v_t_43
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_0/in_3

T_5_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_6
T_9_8_sp4_v_t_43
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_2/in_3

T_5_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_6
T_9_8_sp4_v_t_43
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_6/in_3

End 

Net : Commands_frame_decoder.source_CH3data_1_sqmuxa
T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_8_14_sp4_v_t_36
T_7_17_lc_trk_g2_4
T_7_17_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_8_14_sp4_v_t_36
T_8_18_sp4_v_t_36
T_8_19_lc_trk_g3_4
T_8_19_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.source_CH3data_1_sqmuxa_0
T_7_17_wire_logic_cluster/lc_3/out
T_8_16_sp4_v_t_39
T_8_20_sp4_v_t_47
T_8_24_lc_trk_g0_2
T_8_24_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_3/out
T_7_16_sp4_v_t_38
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_2/cen

T_7_17_wire_logic_cluster/lc_3/out
T_7_16_sp4_v_t_38
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_2/cen

T_7_17_wire_logic_cluster/lc_3/out
T_7_16_sp4_v_t_38
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_2/cen

T_7_17_wire_logic_cluster/lc_3/out
T_7_16_sp4_v_t_38
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_2/cen

T_7_17_wire_logic_cluster/lc_3/out
T_7_16_sp4_v_t_38
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_2/cen

T_7_17_wire_logic_cluster/lc_3/out
T_7_16_sp4_v_t_38
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_2/cen

T_7_17_wire_logic_cluster/lc_3/out
T_7_16_sp4_v_t_38
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_2/cen

End 

Net : uart_pc.un1_state_2_0_a3_0
T_5_7_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/in_1

End 

Net : uart_pc.timer_Count_RNILR1B2Z0Z_2
T_7_8_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_6/in_0

T_7_8_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_1/in_0

T_7_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_7/in_0

T_7_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g1_4
T_8_8_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_1/in_1

T_7_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_6/in_1

T_7_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_4/in_1

End 

Net : pid_front.error_i_acumm_3_sqmuxa
T_9_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_3/in_0

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_4/in_1

End 

Net : pid_side.N_61_0_0
T_17_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g1_2
T_17_24_wire_logic_cluster/lc_5/in_0

End 

Net : throttle_order_10
T_7_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_2
T_10_13_sp4_h_l_2
T_13_9_sp4_v_t_39
T_12_10_lc_trk_g2_7
T_12_10_wire_logic_cluster/lc_2/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_2
T_10_13_sp4_h_l_2
T_13_9_sp4_v_t_39
T_13_10_lc_trk_g3_7
T_13_10_wire_logic_cluster/lc_6/in_0

T_7_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g2_5
T_7_13_input_2_5
T_7_13_wire_logic_cluster/lc_5/in_2

End 

Net : uart_pc.timer_CountZ1Z_1
T_5_6_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_0/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.source_pid_9_0_tz_6_cascade_
T_5_10_wire_logic_cluster/lc_1/ltout
T_5_10_wire_logic_cluster/lc_2/in_2

End 

Net : frame_decoder_CH4data_6
T_10_10_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_6/in_1

End 

Net : Commands_frame_decoder.un1_state57_iZ0
T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_44
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_5/s_r

End 

Net : Commands_frame_decoder.state_RNIG48SZ0Z_7
T_9_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_37
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_37
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_37
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_37
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_37
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_37
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_37
T_11_13_sp4_h_l_6
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

End 

Net : throttle_order_8
T_5_10_wire_logic_cluster/lc_5/out
T_5_10_sp12_h_l_1
T_12_10_lc_trk_g0_1
T_12_10_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_5_10_sp12_h_l_1
T_11_10_sp4_h_l_6
T_14_6_sp4_v_t_43
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_7/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g0_5
T_5_10_input_2_5
T_5_10_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa_0
T_11_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_1/cen

T_11_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_1/cen

T_11_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_1/cen

T_11_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_1/cen

T_11_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_1/cen

T_11_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_1/cen

T_11_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_1/cen

T_11_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_1/cen

End 

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa
T_9_12_wire_logic_cluster/lc_2/out
T_9_12_sp4_h_l_9
T_12_8_sp4_v_t_38
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_3/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_3/in_1

End 

Net : frame_decoder_OFF4data_6
T_12_11_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g2_6
T_11_10_input_2_6
T_11_10_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_13
T_12_10_wire_logic_cluster/lc_5/cout
T_12_10_wire_logic_cluster/lc_6/in_3

End 

Net : uart_pc.data_rdyc_1
T_7_8_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g0_3
T_7_9_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_38
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_1/in_3

T_7_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_1
T_17_13_wire_logic_cluster/lc_2/cout
T_17_13_wire_logic_cluster/lc_3/in_3

Net : uart_pc.un1_state_4_0
T_7_8_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_5/in_1

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_42
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_2/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_42
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_4/in_1

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_42
T_7_10_lc_trk_g1_2
T_7_10_input_2_1
T_7_10_wire_logic_cluster/lc_1/in_2

End 

Net : uart_pc.un1_state_7_0
T_7_9_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g0_5
T_7_10_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g0_5
T_7_10_wire_logic_cluster/lc_4/in_3

End 

Net : uart_pc_data_4
T_8_8_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_37
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_5_8_sp12_h_l_0
T_16_8_sp12_v_t_23
T_17_20_sp12_h_l_0
T_22_20_sp4_h_l_7
T_21_20_sp4_v_t_36
T_21_22_lc_trk_g2_1
T_21_22_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_5_8_sp12_h_l_0
T_16_8_sp12_v_t_23
T_5_20_sp12_h_l_0
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_45
T_8_10_sp4_v_t_41
T_8_14_sp4_v_t_42
T_8_18_sp4_v_t_47
T_8_22_sp4_v_t_36
T_8_24_lc_trk_g3_1
T_8_24_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_45
T_8_10_sp4_v_t_41
T_8_14_sp4_v_t_42
T_5_18_sp4_h_l_0
T_1_18_sp4_h_l_3
T_2_18_lc_trk_g2_3
T_2_18_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_37
T_8_8_sp4_v_t_37
T_5_8_sp4_h_l_6
T_1_8_sp4_h_l_9
T_1_8_lc_trk_g1_4
T_1_8_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_45
T_8_10_sp4_v_t_41
T_8_14_sp4_v_t_42
T_5_18_sp4_h_l_0
T_5_18_lc_trk_g0_5
T_5_18_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_45
T_9_10_sp4_h_l_2
T_12_10_sp4_v_t_39
T_13_14_sp4_h_l_2
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_45
T_5_6_sp4_h_l_8
T_1_6_sp4_h_l_8
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_45
T_9_10_sp4_h_l_2
T_12_10_sp4_v_t_39
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_37
T_8_8_sp4_v_t_37
T_7_12_lc_trk_g1_0
T_7_12_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_45
T_9_10_sp4_h_l_2
T_10_10_lc_trk_g3_2
T_10_10_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_0/in_3

End 

Net : uart_drone.timer_CountZ1Z_3
T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_5/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_4/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_47
T_10_9_lc_trk_g0_7
T_10_9_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_47
T_10_9_lc_trk_g0_7
T_10_9_wire_logic_cluster/lc_7/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_10_7_lc_trk_g1_7
T_10_7_wire_logic_cluster/lc_3/in_1

T_9_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_0/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_10_7_lc_trk_g0_7
T_10_7_wire_logic_cluster/lc_6/in_3

End 

Net : uart_drone.timer_CountZ1Z_2
T_8_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_input_2_4
T_9_7_wire_logic_cluster/lc_4/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g2_4
T_8_7_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.countZ0Z_2
T_8_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g0_6
T_9_8_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_7/in_3

End 

Net : uart_drone.N_126_li
T_9_7_wire_logic_cluster/lc_5/out
T_10_7_lc_trk_g0_5
T_10_7_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_5/out
T_10_8_lc_trk_g2_5
T_10_8_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone.data_rdyc_1
T_9_7_wire_logic_cluster/lc_4/out
T_10_8_lc_trk_g2_4
T_10_8_wire_logic_cluster/lc_3/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_10_8_lc_trk_g2_4
T_10_8_wire_logic_cluster/lc_4/in_0

T_9_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_40
T_9_10_sp4_v_t_36
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_7/in_3

End 

Net : Commands_frame_decoder.stateZ0Z_13
T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g0_7
T_7_12_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_39
T_8_5_sp4_v_t_47
T_7_6_lc_trk_g3_7
T_7_6_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g0_7
T_7_12_wire_logic_cluster/lc_7/in_0

End 

Net : uart_drone.stateZ0Z_4
T_10_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g3_2
T_9_7_wire_logic_cluster/lc_4/in_1

T_10_7_wire_logic_cluster/lc_2/out
T_10_6_sp4_v_t_36
T_10_9_lc_trk_g0_4
T_10_9_wire_logic_cluster/lc_3/in_1

T_10_7_wire_logic_cluster/lc_2/out
T_10_7_lc_trk_g3_2
T_10_7_wire_logic_cluster/lc_4/in_3

T_10_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_6/in_0

T_10_7_wire_logic_cluster/lc_2/out
T_10_8_lc_trk_g0_2
T_10_8_wire_logic_cluster/lc_7/in_1

T_10_7_wire_logic_cluster/lc_2/out
T_10_8_lc_trk_g1_2
T_10_8_wire_logic_cluster/lc_2/in_3

End 

Net : pid_front.un1_pid_prereg_0_cry_1
T_11_15_wire_logic_cluster/lc_2/cout
T_11_15_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_14
T_15_9_wire_logic_cluster/lc_5/out
T_7_9_sp12_h_l_1
T_18_0_span12_vert_17
T_18_6_lc_trk_g3_6
T_18_6_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.N_300_cascade_
T_15_9_wire_logic_cluster/lc_4/ltout
T_15_9_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.reset6_19_cascade_
T_8_8_wire_logic_cluster/lc_3/ltout
T_8_8_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.countZ0Z_20
T_9_10_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_43
T_8_8_lc_trk_g1_6
T_8_8_input_2_7
T_8_8_wire_logic_cluster/lc_7/in_2

T_9_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_3/in_1

End 

Net : reset_module_System.reset6_11
T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_3/in_3

End 

Net : pid_front.state_ns_0
T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp4_v_t_42
T_12_14_sp4_v_t_42
T_12_18_sp4_v_t_47
T_13_22_sp4_h_l_10
T_14_22_lc_trk_g2_2
T_14_22_input_2_2
T_14_22_wire_logic_cluster/lc_2/in_2

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp4_v_t_42
T_12_14_sp4_v_t_42
T_12_18_sp4_v_t_47
T_13_22_sp4_h_l_10
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_1/in_3

T_12_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_47
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_36
T_11_22_lc_trk_g2_4
T_11_22_wire_logic_cluster/lc_4/in_0

End 

Net : scaler_4.un2_source_data_0_cry_6
T_11_8_wire_logic_cluster/lc_5/cout
T_11_8_wire_logic_cluster/lc_6/in_3

Net : uart_pc.timer_CountZ0Z_4
T_5_7_wire_logic_cluster/lc_4/out
T_4_7_sp4_h_l_0
T_7_7_sp4_v_t_40
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_4/out
T_4_7_sp4_h_l_0
T_7_7_sp4_v_t_40
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_4/out
T_6_7_sp4_h_l_8
T_7_7_lc_trk_g2_0
T_7_7_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_4/out
T_6_7_sp4_h_l_8
T_7_7_lc_trk_g2_0
T_7_7_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_4/out
T_4_7_sp4_h_l_0
T_7_7_sp4_v_t_40
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_13
T_15_10_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_41
T_16_5_sp4_v_t_41
T_13_5_sp4_h_l_10
T_14_5_lc_trk_g3_2
T_14_5_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.N_299_cascade_
T_15_10_wire_logic_cluster/lc_3/ltout
T_15_10_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_2_THRU_CO
T_13_11_wire_logic_cluster/lc_3/out
T_13_8_sp4_v_t_46
T_14_8_sp4_h_l_4
T_16_8_lc_trk_g3_1
T_16_8_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_2
T_13_11_wire_logic_cluster/lc_2/cout
T_13_11_wire_logic_cluster/lc_3/in_3

Net : Commands_frame_decoder.stateZ0Z_12
T_8_12_wire_logic_cluster/lc_1/out
T_9_12_sp4_h_l_2
T_12_12_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_1/in_1

End 

Net : throttle_order_9
T_5_10_wire_logic_cluster/lc_6/out
T_4_10_sp12_h_l_0
T_12_10_lc_trk_g1_3
T_12_10_wire_logic_cluster/lc_1/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_4_10_sp12_h_l_0
T_9_10_sp4_h_l_7
T_12_6_sp4_v_t_36
T_11_7_lc_trk_g2_4
T_11_7_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g0_6
T_5_10_input_2_6
T_5_10_wire_logic_cluster/lc_6/in_2

End 

Net : pid_side_m153_e_5_cascade_
T_13_18_wire_logic_cluster/lc_3/ltout
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.countZ0Z_3
T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g2_2
T_8_8_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_6
T_13_7_wire_logic_cluster/lc_4/out
T_13_5_sp4_v_t_37
T_14_5_sp4_h_l_0
T_14_5_lc_trk_g0_5
T_14_5_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.N_292_cascade_
T_13_7_wire_logic_cluster/lc_3/ltout
T_13_7_wire_logic_cluster/lc_4/in_2

End 

Net : side_order_8
T_14_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_43
T_15_11_sp4_h_l_11
T_16_11_lc_trk_g2_3
T_16_11_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_8_sp12_v_t_22
T_14_9_lc_trk_g3_6
T_14_9_wire_logic_cluster/lc_5/in_0

End 

Net : Commands_frame_decoder.source_xy_ki_1_sqmuxa
T_12_16_wire_logic_cluster/lc_0/out
T_12_12_sp12_v_t_23
T_1_12_sp12_h_l_0
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_4_THRU_CO
T_16_10_wire_logic_cluster/lc_5/out
T_16_6_sp4_v_t_47
T_15_8_lc_trk_g2_2
T_15_8_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_4
T_16_10_wire_logic_cluster/lc_4/cout
T_16_10_wire_logic_cluster/lc_5/in_3

Net : pid_altitude_dv
T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_16_7_lc_trk_g0_1
T_16_7_wire_logic_cluster/lc_2/in_1

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_sp4_v_t_44
T_12_11_sp4_h_l_3
T_15_7_sp4_v_t_44
T_14_9_lc_trk_g2_1
T_14_9_wire_logic_cluster/lc_6/in_1

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_sp4_v_t_44
T_12_11_sp4_h_l_3
T_15_7_sp4_v_t_44
T_14_9_lc_trk_g2_1
T_14_9_input_2_5
T_14_9_wire_logic_cluster/lc_5/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_sp4_v_t_44
T_12_11_sp4_h_l_3
T_15_7_sp4_v_t_44
T_14_9_lc_trk_g2_1
T_14_9_input_2_7
T_14_9_wire_logic_cluster/lc_7/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_sp4_v_t_44
T_12_11_sp4_h_l_3
T_15_7_sp4_v_t_44
T_15_8_lc_trk_g3_4
T_15_8_input_2_7
T_15_8_wire_logic_cluster/lc_7/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_sp4_v_t_44
T_12_11_sp4_h_l_3
T_14_11_lc_trk_g3_6
T_14_11_wire_logic_cluster/lc_6/in_1

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_sp4_v_t_44
T_12_11_sp4_h_l_3
T_14_11_lc_trk_g3_6
T_14_11_input_2_5
T_14_11_wire_logic_cluster/lc_5/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_sp4_v_t_44
T_12_11_sp4_h_l_3
T_14_11_lc_trk_g3_6
T_14_11_input_2_7
T_14_11_wire_logic_cluster/lc_7/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_13_7_sp4_h_l_4
T_13_7_lc_trk_g1_1
T_13_7_input_2_6
T_13_7_wire_logic_cluster/lc_6/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_13_6_sp4_v_t_38
T_13_8_lc_trk_g3_3
T_13_8_wire_logic_cluster/lc_6/in_0

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_13_7_sp4_h_l_4
T_13_7_lc_trk_g1_1
T_13_7_wire_logic_cluster/lc_5/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_13_7_sp4_h_l_4
T_13_7_lc_trk_g1_1
T_13_7_wire_logic_cluster/lc_7/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_16_7_lc_trk_g0_1
T_16_7_wire_logic_cluster/lc_1/in_0

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_16_7_lc_trk_g1_1
T_16_7_wire_logic_cluster/lc_4/in_0

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_17_7_lc_trk_g1_2
T_17_7_wire_logic_cluster/lc_7/in_0

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_13_6_sp4_v_t_38
T_13_9_lc_trk_g0_6
T_13_9_input_2_6
T_13_9_wire_logic_cluster/lc_6/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_41
T_16_9_lc_trk_g3_1
T_16_9_input_2_6
T_16_9_wire_logic_cluster/lc_6/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_41
T_16_8_lc_trk_g0_4
T_16_8_input_2_6
T_16_8_wire_logic_cluster/lc_6/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_41
T_16_8_lc_trk_g0_4
T_16_8_input_2_4
T_16_8_wire_logic_cluster/lc_4/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_16_7_lc_trk_g1_1
T_16_7_wire_logic_cluster/lc_3/in_1

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g2_6
T_15_11_wire_logic_cluster/lc_3/in_1

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_17_7_lc_trk_g1_2
T_17_7_wire_logic_cluster/lc_6/in_1

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g2_6
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g2_6
T_15_11_input_2_2
T_15_11_wire_logic_cluster/lc_2/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g2_6
T_15_11_input_2_4
T_15_11_wire_logic_cluster/lc_4/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g2_6
T_15_11_input_2_6
T_15_11_wire_logic_cluster/lc_6/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_11_7_lc_trk_g0_6
T_11_7_input_2_2
T_11_7_wire_logic_cluster/lc_2/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_11_7_lc_trk_g0_6
T_11_7_input_2_4
T_11_7_wire_logic_cluster/lc_4/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_18_sp12_v_t_22
T_3_6_sp12_v_t_22
T_4_6_sp12_h_l_1
T_13_6_lc_trk_g0_5
T_13_6_input_2_7
T_13_6_wire_logic_cluster/lc_7/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_18_sp12_v_t_22
T_3_6_sp12_v_t_22
T_4_6_sp12_h_l_1
T_13_6_lc_trk_g0_5
T_13_6_input_2_1
T_13_6_wire_logic_cluster/lc_1/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_18_sp12_v_t_22
T_3_6_sp12_v_t_22
T_4_6_sp12_h_l_1
T_13_6_lc_trk_g0_5
T_13_6_input_2_3
T_13_6_wire_logic_cluster/lc_3/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_18_sp12_v_t_22
T_3_6_sp12_v_t_22
T_4_6_sp12_h_l_1
T_13_6_lc_trk_g1_5
T_13_6_input_2_6
T_13_6_wire_logic_cluster/lc_6/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_17_7_lc_trk_g1_2
T_17_7_input_2_5
T_17_7_wire_logic_cluster/lc_5/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_13_6_sp4_v_t_38
T_13_8_lc_trk_g3_3
T_13_8_wire_logic_cluster/lc_7/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_13_6_sp4_v_t_38
T_13_9_lc_trk_g0_6
T_13_9_wire_logic_cluster/lc_5/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_13_6_sp4_v_t_38
T_13_9_lc_trk_g0_6
T_13_9_wire_logic_cluster/lc_7/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_13_6_sp4_v_t_38
T_13_8_lc_trk_g3_3
T_13_8_wire_logic_cluster/lc_5/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_41
T_16_8_lc_trk_g0_4
T_16_8_wire_logic_cluster/lc_5/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g2_6
T_15_11_wire_logic_cluster/lc_5/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_11_7_lc_trk_g0_6
T_11_7_wire_logic_cluster/lc_3/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_0_19_sp12_h_l_6
T_8_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_17_7_lc_trk_g1_2
T_17_7_wire_logic_cluster/lc_4/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_15_10_lc_trk_g2_2
T_15_10_input_2_6
T_15_10_wire_logic_cluster/lc_6/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_15_10_lc_trk_g2_2
T_15_10_wire_logic_cluster/lc_5/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_14_10_sp4_h_l_10
T_15_10_lc_trk_g2_2
T_15_10_wire_logic_cluster/lc_7/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_2/in_1

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_13_10_lc_trk_g0_5
T_13_10_input_2_1
T_13_10_wire_logic_cluster/lc_1/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_13_10_lc_trk_g0_5
T_13_10_input_2_3
T_13_10_wire_logic_cluster/lc_3/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_13_10_lc_trk_g0_5
T_13_10_input_2_5
T_13_10_wire_logic_cluster/lc_5/in_2

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_0/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_4/in_3

T_3_19_wire_logic_cluster/lc_3/out
T_3_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.N_298_cascade_
T_14_11_wire_logic_cluster/lc_3/ltout
T_14_11_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_12
T_14_11_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_45
T_14_3_sp4_v_t_41
T_13_5_lc_trk_g1_4
T_13_5_wire_logic_cluster/lc_6/in_1

End 

Net : uart_drone.bit_CountZ0Z_2
T_10_9_wire_logic_cluster/lc_5/out
T_10_9_lc_trk_g1_5
T_10_9_wire_logic_cluster/lc_0/in_0

T_10_9_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_42
T_9_11_lc_trk_g3_2
T_9_11_input_2_1
T_9_11_wire_logic_cluster/lc_1/in_2

T_10_9_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_42
T_9_11_lc_trk_g3_2
T_9_11_input_2_7
T_9_11_wire_logic_cluster/lc_7/in_2

T_10_9_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_42
T_9_12_lc_trk_g1_7
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

T_10_9_wire_logic_cluster/lc_5/out
T_11_8_sp4_v_t_43
T_11_11_lc_trk_g1_3
T_11_11_wire_logic_cluster/lc_5/in_1

T_10_9_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_42
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_4/in_1

T_10_9_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_42
T_9_11_lc_trk_g3_2
T_9_11_input_2_5
T_9_11_wire_logic_cluster/lc_5/in_2

T_10_9_wire_logic_cluster/lc_5/out
T_11_8_sp4_v_t_43
T_11_11_lc_trk_g1_3
T_11_11_input_2_6
T_11_11_wire_logic_cluster/lc_6/in_2

T_10_9_wire_logic_cluster/lc_5/out
T_10_9_lc_trk_g1_5
T_10_9_wire_logic_cluster/lc_5/in_3

End 

Net : uart_drone.bit_CountZ0Z_0
T_10_9_wire_logic_cluster/lc_6/out
T_10_9_lc_trk_g3_6
T_10_9_wire_logic_cluster/lc_0/in_3

T_10_9_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_44
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_1/in_0

T_10_9_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_44
T_7_12_sp4_h_l_9
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_0/in_3

T_10_9_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_44
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_7/in_0

T_10_9_wire_logic_cluster/lc_6/out
T_11_8_sp4_v_t_45
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_5/in_3

T_10_9_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_44
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_4/in_3

T_10_9_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_44
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_5/in_0

T_10_9_wire_logic_cluster/lc_6/out
T_11_8_sp4_v_t_45
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_6/in_0

T_10_9_wire_logic_cluster/lc_6/out
T_10_9_lc_trk_g3_6
T_10_9_wire_logic_cluster/lc_4/in_3

T_10_9_wire_logic_cluster/lc_6/out
T_10_9_lc_trk_g3_6
T_10_9_wire_logic_cluster/lc_6/in_3

T_10_9_wire_logic_cluster/lc_6/out
T_10_9_lc_trk_g3_6
T_10_9_wire_logic_cluster/lc_2/in_3

End 

Net : uart_drone.timer_CountZ0Z_4
T_8_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g0_7
T_9_7_wire_logic_cluster/lc_4/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_43
T_9_9_sp4_h_l_0
T_10_9_lc_trk_g2_0
T_10_9_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_43
T_9_9_sp4_h_l_0
T_10_9_lc_trk_g2_0
T_10_9_wire_logic_cluster/lc_7/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_3
T_10_7_lc_trk_g2_6
T_10_7_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g0_7
T_9_7_wire_logic_cluster/lc_6/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g0_7
T_9_7_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_3
T_8_7_lc_trk_g0_6
T_8_7_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_3
T_11_7_sp4_v_t_38
T_10_8_lc_trk_g2_6
T_10_8_wire_logic_cluster/lc_2/in_0

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_3
T_10_7_lc_trk_g2_6
T_10_7_wire_logic_cluster/lc_6/in_0

End 

Net : uart_drone.N_152
T_10_9_wire_logic_cluster/lc_0/out
T_10_9_lc_trk_g0_0
T_10_9_wire_logic_cluster/lc_7/in_1

T_10_9_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_45
T_10_11_lc_trk_g0_0
T_10_11_wire_logic_cluster/lc_7/in_1

T_10_9_wire_logic_cluster/lc_0/out
T_10_9_lc_trk_g0_0
T_10_9_wire_logic_cluster/lc_6/in_0

End 

Net : uart_drone.N_144_1
T_10_9_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_38
T_10_7_lc_trk_g3_6
T_10_7_wire_logic_cluster/lc_7/in_0

T_10_9_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_38
T_10_7_lc_trk_g3_6
T_10_7_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_2_THRU_CO
T_16_10_wire_logic_cluster/lc_3/out
T_16_1_sp12_v_t_22
T_16_8_lc_trk_g3_2
T_16_8_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_aileron_cry_2
T_16_10_wire_logic_cluster/lc_2/cout
T_16_10_wire_logic_cluster/lc_3/in_3

Net : uart_drone.un1_state_4_0
T_10_9_wire_logic_cluster/lc_3/out
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_1/in_3

T_10_9_wire_logic_cluster/lc_3/out
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_2/in_0

T_10_9_wire_logic_cluster/lc_3/out
T_10_9_lc_trk_g1_3
T_10_9_input_2_6
T_10_9_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.un1_state_7_0
T_10_9_wire_logic_cluster/lc_1/out
T_10_9_lc_trk_g3_1
T_10_9_wire_logic_cluster/lc_5/in_1

End 

Net : scaler_4.un2_source_data_0_cry_5
T_11_8_wire_logic_cluster/lc_4/cout
T_11_8_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_elevator_cry_3
T_13_11_wire_logic_cluster/lc_3/cout
T_13_11_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_elevator_cry_3_THRU_CO
T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp4_h_l_8
T_15_11_lc_trk_g3_0
T_15_11_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.N_294_cascade_
T_14_9_wire_logic_cluster/lc_3/ltout
T_14_9_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_8
T_14_9_wire_logic_cluster/lc_4/out
T_15_5_sp4_v_t_44
T_12_5_sp4_h_l_3
T_14_5_lc_trk_g3_6
T_14_5_wire_logic_cluster/lc_6/in_1

End 

Net : uart_drone.bit_CountZ0Z_1
T_10_9_wire_logic_cluster/lc_2/out
T_10_9_lc_trk_g3_2
T_10_9_wire_logic_cluster/lc_0/in_1

T_10_9_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_36
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_1/in_3

T_10_9_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_36
T_9_12_lc_trk_g1_1
T_9_12_wire_logic_cluster/lc_0/in_0

T_10_9_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_36
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_7/in_3

T_10_9_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_37
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_5/in_0

T_10_9_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_36
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_4/in_0

T_10_9_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_36
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_5/in_3

T_10_9_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_37
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_6/in_3

T_10_9_wire_logic_cluster/lc_2/out
T_10_9_lc_trk_g3_2
T_10_9_wire_logic_cluster/lc_5/in_0

T_10_9_wire_logic_cluster/lc_2/out
T_10_9_lc_trk_g3_2
T_10_9_wire_logic_cluster/lc_2/in_1

End 

Net : throttle_order_12
T_5_13_wire_logic_cluster/lc_7/out
T_6_10_sp4_v_t_39
T_7_10_sp4_h_l_2
T_11_10_sp4_h_l_10
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_4/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_6_10_sp4_v_t_39
T_7_10_sp4_h_l_2
T_11_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_11_lc_trk_g2_7
T_14_11_wire_logic_cluster/lc_7/in_0

End 

Net : uart_pc.bit_CountZ0Z_2
T_7_10_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_7/in_0

T_7_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g2_3
T_8_9_wire_logic_cluster/lc_2/in_1

T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_5/in_0

T_7_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_7/in_0

T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_6/in_3

T_7_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_3/in_1

T_7_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_4/in_3

T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_3/in_1

End 

Net : pid_side_N_166
T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_40
T_16_24_sp4_v_t_45
T_15_25_lc_trk_g3_5
T_15_25_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_40
T_16_24_sp4_v_t_45
T_15_25_lc_trk_g3_5
T_15_25_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_40
T_13_20_sp4_h_l_5
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_2/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_40
T_13_20_sp4_h_l_5
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_7
T_14_14_sp4_v_t_42
T_14_18_sp4_v_t_42
T_14_22_sp4_v_t_42
T_11_26_sp4_h_l_0
T_12_26_lc_trk_g3_0
T_12_26_wire_logic_cluster/lc_6/in_1

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_7
T_14_14_sp4_v_t_42
T_14_18_sp4_v_t_42
T_11_22_sp4_h_l_0
T_10_22_sp4_v_t_37
T_10_24_lc_trk_g2_0
T_10_24_wire_logic_cluster/lc_7/in_1

T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_40
T_16_24_sp4_v_t_45
T_15_25_lc_trk_g3_5
T_15_25_input_2_2
T_15_25_wire_logic_cluster/lc_2/in_2

T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_40
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_40
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_7
T_14_14_sp4_v_t_42
T_14_18_sp4_v_t_42
T_11_22_sp4_h_l_0
T_11_22_lc_trk_g0_5
T_11_22_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_40
T_16_21_lc_trk_g3_0
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_40
T_16_21_lc_trk_g3_0
T_16_21_input_2_7
T_16_21_wire_logic_cluster/lc_7/in_2

T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_16_20_sp4_v_t_40
T_16_24_lc_trk_g0_5
T_16_24_input_2_7
T_16_24_wire_logic_cluster/lc_7/in_2

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_7
T_14_14_sp4_v_t_42
T_14_18_sp4_v_t_42
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_2/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_11
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_7
T_14_14_sp4_v_t_42
T_14_18_sp4_v_t_42
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.N_152
T_7_9_wire_logic_cluster/lc_4/out
T_7_5_sp4_v_t_45
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_41
T_8_11_lc_trk_g1_1
T_8_11_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g0_4
T_7_10_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.N_144_1
T_7_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_4/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.un1_sink_data_valid_1_0
T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_18_19_sp4_v_t_37
T_18_22_lc_trk_g0_5
T_18_22_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_18_19_sp4_v_t_37
T_18_22_lc_trk_g0_5
T_18_22_input_2_1
T_18_22_wire_logic_cluster/lc_1/in_2

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_18_19_sp4_v_t_37
T_18_22_lc_trk_g0_5
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_18_15_sp4_v_t_42
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_18_15_sp4_v_t_42
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_18_15_sp4_v_t_42
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_18_15_sp4_v_t_42
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_18_19_sp4_v_t_37
T_18_22_lc_trk_g0_5
T_18_22_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_17_19_lc_trk_g2_2
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_17_19_lc_trk_g2_2
T_17_19_input_2_6
T_17_19_wire_logic_cluster/lc_6/in_2

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_7
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.count_1_cry_15
T_9_9_wire_logic_cluster/lc_6/cout
T_9_9_wire_logic_cluster/lc_7/in_3

Net : reset_module_System.countZ0Z_4
T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g1_3
T_9_8_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_5/in_3

End 

Net : uart_pc.bit_CountZ0Z_1
T_7_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_4/in_3

T_7_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g2_4
T_7_10_wire_logic_cluster/lc_7/in_1

T_7_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g2_4
T_7_10_wire_logic_cluster/lc_5/in_1

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_7/in_1

T_7_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g2_4
T_7_10_input_2_6
T_7_10_wire_logic_cluster/lc_6/in_2

T_7_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_3/in_3

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g0_4
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

T_7_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g2_4
T_7_10_input_2_4
T_7_10_wire_logic_cluster/lc_4/in_2

T_7_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g2_4
T_7_10_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc.bit_CountZ0Z_0
T_7_10_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g0_1
T_7_9_wire_logic_cluster/lc_4/in_1

T_7_10_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_2/in_3

T_7_10_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_6/in_0

T_7_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_3/in_0

T_7_10_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_1/in_3

End 

Net : side_order_9
T_18_12_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_38
T_15_11_sp4_h_l_3
T_16_11_lc_trk_g3_3
T_16_11_wire_logic_cluster/lc_1/in_1

T_18_12_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_38
T_15_11_sp4_h_l_3
T_15_11_lc_trk_g1_6
T_15_11_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_0
T_16_6_wire_logic_cluster/lc_5/out
T_16_2_sp4_v_t_47
T_16_6_sp4_v_t_43
T_16_10_sp4_v_t_44
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_1/in_0

T_16_6_wire_logic_cluster/lc_5/out
T_16_0_span12_vert_21
T_5_11_sp12_h_l_1
T_14_11_lc_trk_g0_5
T_14_11_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_5/out
T_16_2_sp4_v_t_47
T_16_6_sp4_v_t_43
T_15_9_lc_trk_g3_3
T_15_9_wire_logic_cluster/lc_5/in_1

T_16_6_wire_logic_cluster/lc_5/out
T_16_2_sp4_v_t_47
T_16_6_sp4_v_t_43
T_15_10_lc_trk_g1_6
T_15_10_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_5/out
T_14_6_sp4_h_l_7
T_13_6_sp4_v_t_42
T_13_7_lc_trk_g3_2
T_13_7_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_5/out
T_14_6_sp4_h_l_7
T_13_6_sp4_v_t_42
T_13_9_lc_trk_g1_2
T_13_9_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_5/out
T_16_2_sp4_v_t_47
T_16_6_sp4_v_t_43
T_15_9_lc_trk_g3_3
T_15_9_wire_logic_cluster/lc_6/in_0

T_16_6_wire_logic_cluster/lc_5/out
T_14_6_sp4_h_l_7
T_13_6_sp4_v_t_42
T_13_8_lc_trk_g2_7
T_13_8_wire_logic_cluster/lc_4/in_1

T_16_6_wire_logic_cluster/lc_5/out
T_16_5_sp4_v_t_42
T_13_9_sp4_h_l_7
T_14_9_lc_trk_g2_7
T_14_9_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_5/out
T_16_0_span12_vert_21
T_16_8_sp4_v_t_36
T_13_8_sp4_h_l_1
T_14_8_lc_trk_g2_1
T_14_8_input_2_3
T_14_8_wire_logic_cluster/lc_3/in_2

T_16_6_wire_logic_cluster/lc_5/out
T_16_5_sp4_v_t_42
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_5/in_3

T_16_6_wire_logic_cluster/lc_5/out
T_16_5_sp4_v_t_42
T_15_8_lc_trk_g3_2
T_15_8_wire_logic_cluster/lc_6/in_3

T_16_6_wire_logic_cluster/lc_5/out
T_16_2_sp4_v_t_47
T_16_6_sp4_v_t_43
T_13_10_sp4_h_l_6
T_14_10_lc_trk_g3_6
T_14_10_wire_logic_cluster/lc_4/in_3

T_16_6_wire_logic_cluster/lc_5/out
T_16_6_lc_trk_g0_5
T_16_6_wire_logic_cluster/lc_6/in_1

T_16_6_wire_logic_cluster/lc_5/out
T_15_6_lc_trk_g3_5
T_15_6_wire_logic_cluster/lc_7/in_3

T_16_6_wire_logic_cluster/lc_5/out
T_17_7_lc_trk_g2_5
T_17_7_input_2_3
T_17_7_wire_logic_cluster/lc_3/in_2

T_16_6_wire_logic_cluster/lc_5/out
T_15_6_lc_trk_g3_5
T_15_6_input_2_0
T_15_6_wire_logic_cluster/lc_0/in_2

T_16_6_wire_logic_cluster/lc_5/out
T_16_0_span12_vert_21
T_16_8_sp4_v_t_36
T_13_8_sp4_h_l_1
T_14_8_lc_trk_g3_1
T_14_8_wire_logic_cluster/lc_5/in_1

T_16_6_wire_logic_cluster/lc_5/out
T_16_6_lc_trk_g0_5
T_16_6_wire_logic_cluster/lc_4/in_1

T_16_6_wire_logic_cluster/lc_5/out
T_16_6_lc_trk_g0_5
T_16_6_input_2_7
T_16_6_wire_logic_cluster/lc_7/in_2

T_16_6_wire_logic_cluster/lc_5/out
T_16_6_lc_trk_g0_5
T_16_6_input_2_5
T_16_6_wire_logic_cluster/lc_5/in_2

End 

Net : uart_drone.stateZ0Z_3
T_10_7_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_46
T_10_9_lc_trk_g1_6
T_10_9_input_2_3
T_10_9_wire_logic_cluster/lc_3/in_2

T_10_7_wire_logic_cluster/lc_7/out
T_10_7_lc_trk_g2_7
T_10_7_wire_logic_cluster/lc_3/in_0

T_10_7_wire_logic_cluster/lc_7/out
T_10_7_lc_trk_g3_7
T_10_7_wire_logic_cluster/lc_4/in_0

T_10_7_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_46
T_10_9_lc_trk_g1_6
T_10_9_wire_logic_cluster/lc_1/in_0

T_10_7_wire_logic_cluster/lc_7/out
T_10_8_lc_trk_g0_7
T_10_8_wire_logic_cluster/lc_7/in_0

T_10_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g3_7
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

T_10_7_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_46
T_10_9_lc_trk_g1_6
T_10_9_wire_logic_cluster/lc_6/in_1

T_10_7_wire_logic_cluster/lc_7/out
T_10_7_lc_trk_g3_7
T_10_7_input_2_2
T_10_7_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_1_THRU_CO
T_13_11_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_40
T_15_7_sp4_h_l_10
T_17_7_lc_trk_g2_7
T_17_7_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_1
T_13_11_wire_logic_cluster/lc_1/cout
T_13_11_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.stateZ0Z_1
T_7_6_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g1_2
T_7_5_wire_logic_cluster/lc_6/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_7_3_sp4_v_t_44
T_7_4_lc_trk_g3_4
T_7_4_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_2/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g0_2
T_7_5_input_2_4
T_7_5_wire_logic_cluster/lc_4/in_2

End 

Net : front_order_8
T_11_12_wire_logic_cluster/lc_6/out
T_11_12_sp4_h_l_1
T_13_12_lc_trk_g3_4
T_13_12_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_6/out
T_11_12_sp4_h_l_1
T_14_8_sp4_v_t_42
T_14_9_lc_trk_g3_2
T_14_9_wire_logic_cluster/lc_6/in_3

End 

Net : reset_module_System.countZ0Z_6
T_9_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_7/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_5/in_1

End 

Net : scaler_4.un2_source_data_0_cry_4
T_11_8_wire_logic_cluster/lc_3/cout
T_11_8_wire_logic_cluster/lc_4/in_3

Net : throttle_order_11
T_5_10_wire_logic_cluster/lc_2/out
T_6_10_sp4_h_l_4
T_10_10_sp4_h_l_4
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_6_10_sp4_h_l_4
T_10_10_sp4_h_l_7
T_13_6_sp4_v_t_36
T_13_9_lc_trk_g1_4
T_13_9_wire_logic_cluster/lc_7/in_0

T_5_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_2/in_3

End 

Net : front_order_10
T_11_12_wire_logic_cluster/lc_2/out
T_6_12_sp12_h_l_0
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_4
T_15_8_sp4_v_t_41
T_15_11_lc_trk_g1_1
T_15_11_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_0
T_16_10_wire_logic_cluster/lc_0/cout
T_16_10_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_aileron_cry_0_THRU_CO
T_16_10_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_39
T_13_6_sp4_h_l_2
T_13_6_lc_trk_g0_7
T_13_6_wire_logic_cluster/lc_7/in_0

End 

Net : side_order_10
T_14_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_11
T_17_9_sp4_v_t_40
T_16_11_lc_trk_g0_5
T_16_11_wire_logic_cluster/lc_2/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_11
T_17_9_sp4_v_t_40
T_17_5_sp4_v_t_45
T_16_9_lc_trk_g2_0
T_16_9_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.N_296_cascade_
T_16_9_wire_logic_cluster/lc_4/ltout
T_16_9_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_10
T_16_9_wire_logic_cluster/lc_5/out
T_16_5_sp4_v_t_47
T_13_5_sp4_h_l_4
T_13_5_lc_trk_g0_1
T_13_5_wire_logic_cluster/lc_3/in_0

End 

Net : dron_frame_decoder_1.stateZ0Z_1
T_13_14_wire_logic_cluster/lc_6/out
T_4_14_sp12_h_l_0
T_8_14_lc_trk_g0_3
T_8_14_input_2_1
T_8_14_wire_logic_cluster/lc_1/in_2

T_13_14_wire_logic_cluster/lc_6/out
T_4_14_sp12_h_l_0
T_8_14_lc_trk_g0_3
T_8_14_wire_logic_cluster/lc_5/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g2_6
T_13_14_input_2_6
T_13_14_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.count_1_cry_14
T_9_9_wire_logic_cluster/lc_5/cout
T_9_9_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_aileron_cry_13
T_16_11_wire_logic_cluster/lc_5/cout
T_16_11_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_13
T_13_12_wire_logic_cluster/lc_5/cout
T_13_12_wire_logic_cluster/lc_6/in_3

End 

Net : dron_frame_decoder_1.N_123_mux_cascade_
T_8_14_wire_logic_cluster/lc_3/ltout
T_8_14_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.N_369_2
T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_4/in_3

End 

Net : Commands_frame_decoder.stateZ0Z_5
T_8_19_wire_logic_cluster/lc_0/out
T_8_7_sp12_v_t_23
T_8_11_lc_trk_g2_0
T_8_11_wire_logic_cluster/lc_5/in_3

T_8_19_wire_logic_cluster/lc_0/out
T_8_19_lc_trk_g0_0
T_8_19_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa_cascade_
T_8_11_wire_logic_cluster/lc_5/ltout
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.N_297_cascade_
T_13_9_wire_logic_cluster/lc_3/ltout
T_13_9_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_11
T_13_9_wire_logic_cluster/lc_4/out
T_13_1_sp12_v_t_23
T_13_5_lc_trk_g3_0
T_13_5_wire_logic_cluster/lc_5/in_0

End 

Net : front_order_9
T_11_12_wire_logic_cluster/lc_7/out
T_11_12_sp4_h_l_3
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_1/in_1

T_11_12_wire_logic_cluster/lc_7/out
T_11_10_sp4_v_t_43
T_8_10_sp4_h_l_6
T_12_10_sp4_h_l_2
T_13_10_lc_trk_g2_2
T_13_10_wire_logic_cluster/lc_0/in_0

End 

Net : pid_side.un1_pid_prereg_0_cry_0
T_17_13_wire_logic_cluster/lc_1/cout
T_17_13_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.stateZ0Z_14
T_7_6_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_38
T_7_4_lc_trk_g3_6
T_7_4_wire_logic_cluster/lc_2/in_1

T_7_6_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_46
T_4_5_sp4_h_l_11
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_7/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_38
T_7_4_lc_trk_g3_6
T_7_4_wire_logic_cluster/lc_7/in_0

T_7_6_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_46
T_4_5_sp4_h_l_11
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.N_291_cascade_
T_15_8_wire_logic_cluster/lc_5/ltout
T_15_8_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_5
T_15_8_wire_logic_cluster/lc_6/out
T_15_5_sp4_v_t_36
T_12_5_sp4_h_l_7
T_13_5_lc_trk_g2_7
T_13_5_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.source_pid_9_0_0_4_cascade_
T_5_13_wire_logic_cluster/lc_3/ltout
T_5_13_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc.stateZ0Z_4
T_7_7_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_3/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_6_7_sp4_v_t_46
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_3/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_6_3_sp4_v_t_47
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_6/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_44
T_8_9_lc_trk_g1_1
T_8_9_wire_logic_cluster/lc_0/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_6_7_sp4_v_t_46
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_5/in_0

End 

Net : scaler_4_data_6
T_11_8_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g2_1
T_12_7_wire_logic_cluster/lc_0/in_1

T_11_8_wire_logic_cluster/lc_1/out
T_11_8_sp4_h_l_7
T_15_8_sp4_h_l_10
T_18_4_sp4_v_t_47
T_17_7_lc_trk_g3_7
T_17_7_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.stateZ0Z_9
T_8_12_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_2/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_11
T_12_7_wire_logic_cluster/lc_5/cout
T_12_7_wire_logic_cluster/lc_6/in_3

Net : scaler_4.un2_source_data_0_cry_3
T_11_8_wire_logic_cluster/lc_2/cout
T_11_8_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_rudder_cry_11_THRU_CO
T_12_7_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_45
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_2/in_0

End 

Net : pid_alt.state_1_0_0
T_3_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g2_2
T_3_19_wire_logic_cluster/lc_0/cen

End 

Net : front_order_11
T_11_12_wire_logic_cluster/lc_3/out
T_5_12_sp12_h_l_1
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_3/in_1

T_11_12_wire_logic_cluster/lc_3/out
T_12_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_13_9_lc_trk_g0_7
T_13_9_wire_logic_cluster/lc_6/in_1

End 

Net : pid_side.error_i_acumm_preregZ0Z_28
T_15_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_39
T_16_16_sp4_h_l_7
T_19_12_sp4_v_t_36
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_39
T_12_16_sp4_h_l_2
T_14_16_lc_trk_g3_7
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_15_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_39
T_12_16_sp4_h_l_2
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_1/in_1

End 

Net : pid_front.un1_pid_prereg_0_cry_0
T_11_15_wire_logic_cluster/lc_1/cout
T_11_15_wire_logic_cluster/lc_2/in_3

Net : uart_pc.stateZ0Z_3
T_7_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_4/out
T_6_7_sp4_h_l_0
T_5_7_sp4_v_t_43
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_3/in_3

T_7_7_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_41
T_8_9_lc_trk_g0_1
T_8_9_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_41
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_5/in_3

T_7_7_wire_logic_cluster/lc_4/out
T_6_7_sp4_h_l_0
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_41
T_7_10_lc_trk_g1_4
T_7_10_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g0_4
T_7_7_wire_logic_cluster/lc_3/in_1

T_7_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g0_4
T_7_7_wire_logic_cluster/lc_0/in_0

End 

Net : reset_module_System.count_1_cry_13
T_9_9_wire_logic_cluster/lc_4/cout
T_9_9_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_2
T_15_6_wire_logic_cluster/lc_1/out
T_16_4_sp4_v_t_46
T_17_8_sp4_h_l_11
T_20_8_sp4_v_t_46
T_20_9_lc_trk_g3_6
T_20_9_input_2_3
T_20_9_wire_logic_cluster/lc_3/in_2

T_15_6_wire_logic_cluster/lc_1/out
T_16_4_sp4_v_t_46
T_17_8_sp4_h_l_11
T_21_8_sp4_h_l_2
T_20_8_sp4_v_t_39
T_20_10_lc_trk_g3_2
T_20_10_input_2_3
T_20_10_wire_logic_cluster/lc_3/in_2

T_15_6_wire_logic_cluster/lc_1/out
T_15_3_sp4_v_t_42
T_16_7_sp4_h_l_1
T_15_7_sp4_v_t_42
T_14_10_lc_trk_g3_2
T_14_10_wire_logic_cluster/lc_5/in_0

T_15_6_wire_logic_cluster/lc_1/out
T_15_3_sp4_v_t_42
T_16_7_sp4_h_l_1
T_18_7_lc_trk_g3_4
T_18_7_input_2_3
T_18_7_wire_logic_cluster/lc_3/in_2

T_15_6_wire_logic_cluster/lc_1/out
T_15_3_sp4_v_t_42
T_16_7_sp4_h_l_1
T_15_7_sp4_v_t_42
T_14_8_lc_trk_g3_2
T_14_8_wire_logic_cluster/lc_3/in_0

T_15_6_wire_logic_cluster/lc_1/out
T_16_4_sp4_v_t_46
T_13_4_sp4_h_l_5
T_13_4_lc_trk_g0_0
T_13_4_wire_logic_cluster/lc_6/in_0

T_15_6_wire_logic_cluster/lc_1/out
T_15_3_sp4_v_t_42
T_16_7_sp4_h_l_1
T_18_7_lc_trk_g3_4
T_18_7_wire_logic_cluster/lc_6/in_3

T_15_6_wire_logic_cluster/lc_1/out
T_11_6_sp12_h_l_1
T_13_6_lc_trk_g1_6
T_13_6_wire_logic_cluster/lc_5/in_0

T_15_6_wire_logic_cluster/lc_1/out
T_11_6_sp12_h_l_1
T_13_6_lc_trk_g0_6
T_13_6_input_2_4
T_13_6_wire_logic_cluster/lc_4/in_2

T_15_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g3_1
T_14_6_wire_logic_cluster/lc_2/in_0

T_15_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g3_1
T_14_6_wire_logic_cluster/lc_5/in_3

T_15_6_wire_logic_cluster/lc_1/out
T_15_6_lc_trk_g1_1
T_15_6_input_2_2
T_15_6_wire_logic_cluster/lc_2/in_2

T_15_6_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g0_1
T_15_5_input_2_7
T_15_5_wire_logic_cluster/lc_7/in_2

T_15_6_wire_logic_cluster/lc_1/out
T_15_6_lc_trk_g1_1
T_15_6_wire_logic_cluster/lc_0/in_0

T_15_6_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g0_1
T_15_5_input_2_5
T_15_5_wire_logic_cluster/lc_5/in_2

T_15_6_wire_logic_cluster/lc_1/out
T_15_3_sp4_v_t_42
T_16_7_sp4_h_l_1
T_15_7_sp4_v_t_42
T_14_10_lc_trk_g3_2
T_14_10_wire_logic_cluster/lc_0/in_1

T_15_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g3_1
T_14_6_wire_logic_cluster/lc_1/in_3

T_15_6_wire_logic_cluster/lc_1/out
T_15_6_lc_trk_g0_1
T_15_6_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_3
T_16_10_wire_logic_cluster/lc_3/cout
T_16_10_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_aileron_cry_3_THRU_CO
T_16_10_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.stateZ0Z_7
T_7_15_wire_logic_cluster/lc_2/out
T_7_14_sp4_v_t_36
T_7_17_lc_trk_g1_4
T_7_17_input_2_5
T_7_17_wire_logic_cluster/lc_5/in_2

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_3/in_1

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4_data_7
T_11_8_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g2_2
T_12_7_wire_logic_cluster/lc_1/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_8_sp4_h_l_9
T_14_4_sp4_v_t_38
T_13_6_lc_trk_g0_3
T_13_6_wire_logic_cluster/lc_6/in_3

End 

Net : scaler_4.un2_source_data_0_cry_2
T_11_8_wire_logic_cluster/lc_1/cout
T_11_8_wire_logic_cluster/lc_2/in_3

Net : pid_front.N_75
T_11_14_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_41
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_7/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_41
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_6/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g1_2
T_11_14_input_2_7
T_11_14_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_0_THRU_CO
T_12_9_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g2_1
T_13_10_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_0
T_12_9_wire_logic_cluster/lc_0/cout
T_12_9_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.count_1_cry_12
T_9_9_wire_logic_cluster/lc_3/cout
T_9_9_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_2
T_15_6_wire_logic_cluster/lc_0/out
T_15_6_lc_trk_g1_0
T_15_6_wire_logic_cluster/lc_3/in_0

T_15_6_wire_logic_cluster/lc_0/out
T_15_7_lc_trk_g0_0
T_15_7_wire_logic_cluster/lc_1/in_1

End 

Net : side_order_11
T_14_13_wire_logic_cluster/lc_4/out
T_14_11_sp4_v_t_37
T_15_11_sp4_h_l_5
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_3/in_1

T_14_13_wire_logic_cluster/lc_4/out
T_14_11_sp4_v_t_37
T_14_7_sp4_v_t_37
T_13_9_lc_trk_g1_0
T_13_9_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_10_THRU_CO
T_12_7_wire_logic_cluster/lc_5/out
T_13_6_sp4_v_t_43
T_13_10_lc_trk_g0_6
T_13_10_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_10
T_12_7_wire_logic_cluster/lc_4/cout
T_12_7_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_rudder_cry_12_THRU_CO
T_12_7_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g3_7
T_13_6_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_12
T_12_7_wire_logic_cluster/lc_6/cout
T_12_7_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_aileron_cry_1
T_16_10_wire_logic_cluster/lc_1/cout
T_16_10_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_aileron_cry_1_THRU_CO
T_16_10_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_40
T_17_7_lc_trk_g3_0
T_17_7_wire_logic_cluster/lc_6/in_3

End 

Net : scaler_4_data_8
T_11_8_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_3/out
T_11_8_sp4_h_l_11
T_14_8_sp4_v_t_46
T_13_10_lc_trk_g2_3
T_13_10_wire_logic_cluster/lc_3/in_0

End 

Net : scaler_4.un2_source_data_0_cry_1
T_11_8_wire_logic_cluster/lc_0/cout
T_11_8_wire_logic_cluster/lc_1/in_3

Net : pid_front.error_i_acumm_preregZ0Z_28
T_10_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_47
T_9_19_lc_trk_g2_2
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

T_10_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_47
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_1/in_1

T_10_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_47
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_0
T_9_5_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_0
T_9_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g1_0
T_9_13_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.count_1_cry_11
T_9_9_wire_logic_cluster/lc_2/cout
T_9_9_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_rudder_cry_7_THRU_CO
T_12_7_wire_logic_cluster/lc_2/out
T_10_7_sp4_h_l_1
T_13_7_sp4_v_t_36
T_13_10_lc_trk_g0_4
T_13_10_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_7
T_12_7_wire_logic_cluster/lc_1/cout
T_12_7_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.stateZ0Z_6
T_8_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_7/out
T_9_10_sp4_v_t_42
T_9_14_sp4_v_t_38
T_6_18_sp4_h_l_8
T_5_18_lc_trk_g0_0
T_5_18_input_2_6
T_5_18_wire_logic_cluster/lc_6/in_2

T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g2_7
T_8_12_wire_logic_cluster/lc_7/in_0

T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g1_7
T_8_12_input_2_6
T_8_12_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.countZ0Z_15
T_9_9_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_36
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_3/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g1_6
T_9_9_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.reset6_15
T_9_7_wire_logic_cluster/lc_3/out
T_9_7_sp4_h_l_11
T_8_3_sp4_v_t_41
T_8_0_span4_vert_31
T_7_1_lc_trk_g1_7
T_7_1_wire_logic_cluster/lc_6/in_0

T_9_7_wire_logic_cluster/lc_3/out
T_9_7_sp4_h_l_11
T_8_7_sp4_v_t_46
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_3/out
T_9_7_sp4_h_l_11
T_8_7_sp4_v_t_46
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_6/in_1

T_9_7_wire_logic_cluster/lc_3/out
T_9_7_sp4_h_l_11
T_5_7_sp4_h_l_7
T_7_7_lc_trk_g3_2
T_7_7_input_2_7
T_7_7_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.N_46_cascade_
T_5_11_wire_logic_cluster/lc_2/ltout
T_5_11_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.countZ0Z_19
T_9_10_wire_logic_cluster/lc_2/out
T_9_6_sp4_v_t_41
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.countZ0Z_21
T_9_10_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_45
T_9_7_lc_trk_g2_5
T_9_7_input_2_3
T_9_7_wire_logic_cluster/lc_3/in_2

T_9_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_0_THRU_CO
T_13_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_7
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_3/in_3

End 

Net : front_order_12
T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_4/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_15_12_sp4_h_l_5
T_14_8_sp4_v_t_47
T_14_11_lc_trk_g0_7
T_14_11_wire_logic_cluster/lc_6/in_3

End 

Net : uart_pc.CO0_cascade_
T_7_10_wire_logic_cluster/lc_2/ltout
T_7_10_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_0
T_13_11_wire_logic_cluster/lc_0/cout
T_13_11_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_rudder_cry_8_THRU_CO
T_12_7_wire_logic_cluster/lc_3/out
T_13_6_sp4_v_t_39
T_13_10_lc_trk_g0_2
T_13_10_wire_logic_cluster/lc_4/in_0

End 

Net : scaler_4_data_9
T_11_8_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_37
T_12_10_sp4_h_l_0
T_13_10_lc_trk_g3_0
T_13_10_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_8
T_12_7_wire_logic_cluster/lc_2/cout
T_12_7_wire_logic_cluster/lc_3/in_3

Net : reset_module_System.count_1_cry_1
T_9_8_wire_logic_cluster/lc_0/cout
T_9_8_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.count_1_2
T_9_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g3_1
T_8_8_wire_logic_cluster/lc_6/in_0

End 

Net : reset_module_System.countZ0Z_17
T_9_10_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_40
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.N_369_2_cascade_
T_7_4_wire_logic_cluster/lc_2/ltout
T_7_4_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_9
T_14_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.N_295_cascade_
T_14_10_wire_logic_cluster/lc_3/ltout
T_14_10_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.N_313_cascade_
T_13_4_wire_logic_cluster/lc_6/ltout
T_13_4_wire_logic_cluster/lc_7/in_2

End 

Net : uart_pc.N_126_li_cascade_
T_5_8_wire_logic_cluster/lc_2/ltout
T_5_8_wire_logic_cluster/lc_3/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_1
T_9_5_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_1/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_1
T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.count_1_cry_10
T_9_9_wire_logic_cluster/lc_1/cout
T_9_9_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.N_314_cascade_
T_14_6_wire_logic_cluster/lc_2/ltout
T_14_6_wire_logic_cluster/lc_3/in_2

End 

Net : Commands_frame_decoder.count_1_sqmuxa
T_5_5_wire_logic_cluster/lc_7/out
T_3_5_sp12_h_l_1
T_10_5_lc_trk_g1_1
T_10_5_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_3
T_14_8_wire_logic_cluster/lc_3/out
T_15_7_lc_trk_g2_3
T_15_7_wire_logic_cluster/lc_2/in_1

End 

Net : uart_pc.data_rdyc_1_cascade_
T_7_8_wire_logic_cluster/lc_3/ltout
T_7_8_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.countZ0Z_18
T_9_10_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_43
T_7_7_sp4_h_l_0
T_8_7_lc_trk_g3_0
T_8_7_input_2_5
T_8_7_wire_logic_cluster/lc_5/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.reset6_14
T_8_7_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_47
T_8_0_span4_vert_25
T_7_1_lc_trk_g0_1
T_7_1_wire_logic_cluster/lc_6/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_7/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_input_2_6
T_8_8_wire_logic_cluster/lc_6/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_4/in_3

End 

Net : reset_module_System.countZ0Z_13
T_9_9_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_45
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_3/in_3

T_9_9_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g3_4
T_9_9_wire_logic_cluster/lc_4/in_1

End 

Net : scaler_4_data_10
T_11_8_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g2_5
T_12_7_wire_logic_cluster/lc_4/in_1

T_11_8_wire_logic_cluster/lc_5/out
T_11_6_sp4_v_t_39
T_12_6_sp4_h_l_2
T_13_6_lc_trk_g2_2
T_13_6_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_9
T_12_7_wire_logic_cluster/lc_3/cout
T_12_7_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_rudder_cry_9_THRU_CO
T_12_7_wire_logic_cluster/lc_4/out
T_13_6_lc_trk_g3_4
T_13_6_wire_logic_cluster/lc_1/in_0

End 

Net : uart_pc.timer_Count_RNIMQ8T1Z0Z_2_cascade_
T_7_9_wire_logic_cluster/lc_0/ltout
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.N_286_cascade_
T_15_6_wire_logic_cluster/lc_6/ltout
T_15_6_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_0
T_15_6_wire_logic_cluster/lc_7/out
T_15_1_sp12_v_t_22
T_15_3_lc_trk_g3_5
T_15_3_wire_logic_cluster/lc_5/in_1

End 

Net : reset_module_System.count_1_cry_9
T_9_9_wire_logic_cluster/lc_0/cout
T_9_9_wire_logic_cluster/lc_1/in_3

Net : Commands_frame_decoder.WDTZ0Z_2
T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_2
T_9_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g1_2
T_9_13_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone.state_srsts_0_0_0_cascade_
T_10_8_wire_logic_cluster/lc_1/ltout
T_10_8_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc.state_srsts_0_0_0_cascade_
T_5_8_wire_logic_cluster/lc_4/ltout
T_5_8_wire_logic_cluster/lc_5/in_2

End 

Net : pid_front.error_i_acumm_3_sqmuxa_cascade_
T_9_18_wire_logic_cluster/lc_1/ltout
T_9_18_wire_logic_cluster/lc_2/in_2

End 

Net : uart_drone.timer_Count_0_sqmuxa
T_10_7_wire_logic_cluster/lc_3/out
T_4_7_sp12_h_l_1
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_7/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_4_7_sp12_h_l_1
T_7_7_lc_trk_g1_1
T_7_7_wire_logic_cluster/lc_6/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_4_7_sp12_h_l_1
T_7_7_lc_trk_g1_1
T_7_7_input_2_2
T_7_7_wire_logic_cluster/lc_2/in_2

T_10_7_wire_logic_cluster/lc_3/out
T_4_7_sp12_h_l_1
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_4/in_3

T_10_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g3_3
T_9_7_wire_logic_cluster/lc_7/in_1

End 

Net : uart_drone.stateZ0Z_2
T_10_7_wire_logic_cluster/lc_6/out
T_9_7_sp4_h_l_4
T_10_7_lc_trk_g3_4
T_10_7_input_2_3
T_10_7_wire_logic_cluster/lc_3/in_2

T_10_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_0/in_3

T_10_7_wire_logic_cluster/lc_6/out
T_9_7_sp4_h_l_4
T_10_7_lc_trk_g3_4
T_10_7_wire_logic_cluster/lc_5/in_0

T_10_7_wire_logic_cluster/lc_6/out
T_9_7_sp4_h_l_4
T_10_7_lc_trk_g3_4
T_10_7_input_2_7
T_10_7_wire_logic_cluster/lc_7/in_2

End 

Net : scaler_4_data_11
T_11_8_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g2_6
T_12_7_wire_logic_cluster/lc_5/in_1

T_11_8_wire_logic_cluster/lc_6/out
T_11_6_sp4_v_t_41
T_12_10_sp4_h_l_4
T_13_10_lc_trk_g3_4
T_13_10_wire_logic_cluster/lc_1/in_0

End 

Net : uart_pc.state_srsts_i_0_2_cascade_
T_7_8_wire_logic_cluster/lc_0/ltout
T_7_8_wire_logic_cluster/lc_1/in_2

End 

Net : uart_drone.N_143_cascade_
T_9_7_wire_logic_cluster/lc_6/ltout
T_9_7_wire_logic_cluster/lc_7/in_2

End 

Net : uart_pc.N_143_cascade_
T_5_6_wire_logic_cluster/lc_6/ltout
T_5_6_wire_logic_cluster/lc_7/in_2

End 

Net : uart_drone.state_srsts_i_0_2_cascade_
T_10_7_wire_logic_cluster/lc_5/ltout
T_10_7_wire_logic_cluster/lc_6/in_2

End 

Net : dron_frame_decoder_1.WDTZ0Z_3
T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_3
T_9_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_9_9_0_
T_9_9_wire_logic_cluster/carry_in_mux/cout
T_9_9_wire_logic_cluster/lc_0/in_3

Net : reset_module_System.countZ0Z_16
T_9_9_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_38
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_5/in_1

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_7/in_1

End 

Net : reset_module_System.countZ0Z_14
T_9_9_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g3_5
T_8_8_input_2_2
T_8_8_wire_logic_cluster/lc_2/in_2

T_9_9_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_5/in_1

End 

Net : uart_drone.N_126_li_cascade_
T_9_7_wire_logic_cluster/lc_5/ltout
T_9_7_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.data_Auxce_0_0_0
T_9_11_wire_logic_cluster/lc_1/out
T_9_11_sp4_h_l_7
T_10_11_lc_trk_g3_7
T_10_11_wire_logic_cluster/lc_0/in_0

End 

Net : uart_drone.un1_state_7_0_cascade_
T_10_9_wire_logic_cluster/lc_1/ltout
T_10_9_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.countZ0Z_0
T_5_5_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_44
T_6_4_sp4_h_l_9
T_7_4_lc_trk_g2_1
T_7_4_input_2_7
T_7_4_wire_logic_cluster/lc_7/in_2

T_5_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_7/in_1

T_5_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g2_6
T_5_5_input_2_6
T_5_5_wire_logic_cluster/lc_6/in_2

End 

Net : debug_CH2_18A_c
T_7_4_wire_logic_cluster/lc_0/out
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_41
T_7_8_lc_trk_g3_4
T_7_8_wire_logic_cluster/lc_4/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_8
T_9_4_sp4_v_t_45
T_9_8_sp4_v_t_46
T_8_11_lc_trk_g3_6
T_8_11_wire_logic_cluster/lc_1/in_0

T_7_4_wire_logic_cluster/lc_0/out
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_41
T_7_8_lc_trk_g3_4
T_7_8_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_8
T_5_4_sp4_v_t_39
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_4/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_41
T_7_10_sp4_v_t_42
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_1/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_8
T_9_4_sp4_v_t_45
T_9_8_sp4_v_t_46
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_2/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_8
T_9_4_sp4_v_t_45
T_9_8_sp4_v_t_46
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_6/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_8
T_9_4_sp4_v_t_45
T_9_8_sp4_v_t_45
T_8_10_lc_trk_g2_0
T_8_10_wire_logic_cluster/lc_5/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_8
T_9_4_sp4_v_t_45
T_9_8_sp4_v_t_45
T_8_10_lc_trk_g2_0
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_7_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_8
T_9_4_sp4_v_t_45
T_9_8_sp4_v_t_46
T_8_10_lc_trk_g2_3
T_8_10_input_2_1
T_8_10_wire_logic_cluster/lc_1/in_2

T_7_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_8
T_9_4_sp4_v_t_45
T_9_8_sp4_v_t_46
T_8_10_lc_trk_g2_3
T_8_10_input_2_3
T_8_10_wire_logic_cluster/lc_3/in_2

T_7_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_8
T_9_4_sp4_v_t_45
T_9_8_sp4_v_t_46
T_8_11_lc_trk_g3_6
T_8_11_wire_logic_cluster/lc_0/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_41
T_7_8_lc_trk_g3_4
T_7_8_wire_logic_cluster/lc_2/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_4_4_sp12_h_l_0
T_13_4_sp4_h_l_11
T_16_0_span4_vert_40
T_16_0_lc_trk_g0_0
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : debug_CH3_20A_c
T_10_5_wire_logic_cluster/lc_7/out
T_11_4_sp4_v_t_47
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_7/in_0

T_10_5_wire_logic_cluster/lc_7/out
T_11_4_sp4_v_t_47
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_5/in_0

T_10_5_wire_logic_cluster/lc_7/out
T_10_5_lc_trk_g2_7
T_10_5_input_2_7
T_10_5_wire_logic_cluster/lc_7/in_2

T_10_5_wire_logic_cluster/lc_7/out
T_11_4_sp4_v_t_47
T_11_0_span4_vert_43
T_11_0_span4_horz_r_3
T_15_0_span4_horz_r_3
T_17_0_lc_trk_g1_3
T_17_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_drone.data_Auxce_0_0_2
T_9_12_wire_logic_cluster/lc_0/out
T_10_11_lc_trk_g2_0
T_10_11_wire_logic_cluster/lc_2/in_0

End 

Net : Commands_frame_decoder.stateZ0Z_11
T_8_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_5/in_0

T_8_12_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g3_2
T_8_12_input_2_1
T_8_12_wire_logic_cluster/lc_1/in_2

T_8_12_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g3_2
T_8_12_wire_logic_cluster/lc_2/in_3

End 

Net : uart_pc.timer_Count_RNO_0Z0Z_3
T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_6/in_1

End 

Net : uart_pc.un4_timer_Count_1_cry_2
T_5_7_wire_logic_cluster/lc_1/cout
T_5_7_wire_logic_cluster/lc_2/in_3

Net : uart_drone.timer_Count_RNO_0_0_4
T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_7/in_3

End 

Net : uart_drone.un4_timer_Count_1_cry_3
T_8_7_wire_logic_cluster/lc_2/cout
T_8_7_wire_logic_cluster/lc_3/in_3

End 

Net : debug_CH0_16A_c
T_10_8_wire_logic_cluster/lc_6/out
T_10_8_lc_trk_g3_6
T_10_8_wire_logic_cluster/lc_3/in_0

T_10_8_wire_logic_cluster/lc_6/out
T_10_2_sp12_v_t_23
T_0_14_sp12_h_l_3
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_7/in_0

T_10_8_wire_logic_cluster/lc_6/out
T_10_8_lc_trk_g3_6
T_10_8_wire_logic_cluster/lc_1/in_0

T_10_8_wire_logic_cluster/lc_6/out
T_10_7_lc_trk_g0_6
T_10_7_wire_logic_cluster/lc_5/in_1

T_10_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_44
T_10_11_lc_trk_g0_1
T_10_11_wire_logic_cluster/lc_2/in_1

T_10_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_44
T_10_11_lc_trk_g0_1
T_10_11_wire_logic_cluster/lc_6/in_1

T_10_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_44
T_10_11_lc_trk_g1_1
T_10_11_input_2_0
T_10_11_wire_logic_cluster/lc_0/in_2

T_10_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_44
T_10_11_lc_trk_g1_1
T_10_11_input_2_4
T_10_11_wire_logic_cluster/lc_4/in_2

T_10_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_44
T_10_11_lc_trk_g1_1
T_10_11_wire_logic_cluster/lc_1/in_3

T_10_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_44
T_10_11_lc_trk_g1_1
T_10_11_wire_logic_cluster/lc_3/in_3

T_10_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_44
T_10_11_lc_trk_g1_1
T_10_11_wire_logic_cluster/lc_5/in_3

T_10_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_44
T_10_11_lc_trk_g1_1
T_10_11_wire_logic_cluster/lc_7/in_3

T_10_8_wire_logic_cluster/lc_6/out
T_10_7_lc_trk_g0_6
T_10_7_wire_logic_cluster/lc_1/in_1

T_10_8_wire_logic_cluster/lc_6/out
T_10_2_sp12_v_t_23
T_11_2_sp12_h_l_0
T_12_2_sp4_h_l_3
T_15_0_span4_vert_20
T_15_0_lc_trk_g0_4
T_15_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_pc.stateZ0Z_2
T_7_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_10
T_5_4_sp4_v_t_47
T_5_7_lc_trk_g0_7
T_5_7_input_2_5
T_5_7_wire_logic_cluster/lc_5/in_2

T_7_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_10
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_47
T_7_7_lc_trk_g2_7
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

T_7_8_wire_logic_cluster/lc_1/out
T_7_6_sp4_v_t_47
T_7_7_lc_trk_g3_7
T_7_7_wire_logic_cluster/lc_4/in_0

End 

Net : side_order_12
T_16_12_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_4/in_1

T_16_12_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_46
T_13_11_sp4_h_l_5
T_14_11_lc_trk_g2_5
T_14_11_wire_logic_cluster/lc_5/in_0

End 

Net : uart_pc.timer_Count_0_sqmuxa
T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g2_5
T_5_7_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g2_5
T_5_7_input_2_7
T_5_7_wire_logic_cluster/lc_7/in_2

End 

Net : uart_drone.un4_timer_Count_1_cry_1
T_8_7_wire_logic_cluster/lc_0/cout
T_8_7_wire_logic_cluster/lc_1/in_3

Net : uart_drone.timer_Count_RNO_0_0_2
T_8_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_2_0_5_0_cascade_
T_13_3_wire_logic_cluster/lc_3/ltout
T_13_3_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa
T_8_11_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_7/in_1

End 

Net : uart_pc.N_152_cascade_
T_7_9_wire_logic_cluster/lc_4/ltout
T_7_9_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.count_1_1
T_9_7_wire_logic_cluster/lc_1/out
T_8_7_sp4_h_l_10
T_7_7_lc_trk_g1_2
T_7_7_wire_logic_cluster/lc_7/in_0

End 

Net : scaler_4_data_12
T_11_8_wire_logic_cluster/lc_7/out
T_12_7_lc_trk_g2_7
T_12_7_wire_logic_cluster/lc_6/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_43
T_12_10_sp4_h_l_6
T_13_10_lc_trk_g2_6
T_13_10_input_2_2
T_13_10_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_rudder_cry_6
T_12_7_wire_logic_cluster/lc_0/cout
T_12_7_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_rudder_cry_6_THRU_CO
T_12_7_wire_logic_cluster/lc_1/out
T_13_6_lc_trk_g2_1
T_13_6_wire_logic_cluster/lc_6/in_1

End 

Net : uart_pc.timer_Count_RNO_0Z0Z_2
T_5_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_7/in_1

End 

Net : uart_pc.un4_timer_Count_1_cry_1
T_5_7_wire_logic_cluster/lc_0/cout
T_5_7_wire_logic_cluster/lc_1/in_3

Net : uart_drone.timer_Count_RNO_0_0_3
T_8_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_7/in_3

End 

Net : uart_drone.un4_timer_Count_1_cry_2
T_8_7_wire_logic_cluster/lc_1/cout
T_8_7_wire_logic_cluster/lc_2/in_3

Net : uart_drone.N_152_cascade_
T_10_9_wire_logic_cluster/lc_0/ltout
T_10_9_wire_logic_cluster/lc_1/in_2

End 

Net : reset_module_System.countZ0Z_12
T_9_9_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_3/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g1_3
T_9_9_wire_logic_cluster/lc_3/in_1

End 

Net : reset_module_System.count_1_cry_7
T_9_8_wire_logic_cluster/lc_6/cout
T_9_8_wire_logic_cluster/lc_7/in_3

Net : pid_side_N_166_mux_cascade_
T_14_21_wire_logic_cluster/lc_2/ltout
T_14_21_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone.data_Auxce_0_6
T_9_11_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g1_7
T_10_11_wire_logic_cluster/lc_6/in_0

End 

Net : uart_drone.data_Auxce_0_1
T_11_11_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g3_5
T_10_11_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone.data_Auxce_0_3
T_9_11_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g0_4
T_10_11_wire_logic_cluster/lc_3/in_1

End 

Net : uart_drone.data_Auxce_0_5
T_11_11_wire_logic_cluster/lc_6/out
T_10_11_lc_trk_g2_6
T_10_11_wire_logic_cluster/lc_5/in_1

End 

Net : uart_drone.data_Auxce_0_0_4
T_9_11_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g0_5
T_10_11_wire_logic_cluster/lc_4/in_1

End 

Net : reset_module_System.count_1_cry_6
T_9_8_wire_logic_cluster/lc_5/cout
T_9_8_wire_logic_cluster/lc_6/in_3

Net : bfn_12_8_0_
T_12_8_wire_logic_cluster/carry_in_mux/cout
T_12_8_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.N_216_cascade_
T_5_13_wire_logic_cluster/lc_6/ltout
T_5_13_wire_logic_cluster/lc_7/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_10
T_8_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_2_cascade_
T_15_6_wire_logic_cluster/lc_0/ltout
T_15_6_wire_logic_cluster/lc_1/in_2

End 

Net : reset_module_System.count_1_cry_5
T_9_8_wire_logic_cluster/lc_4/cout
T_9_8_wire_logic_cluster/lc_5/in_3

Net : uart_pc.data_Auxce_0_0_4
T_8_9_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g0_2
T_8_10_wire_logic_cluster/lc_6/in_0

End 

Net : uart_pc.data_Auxce_0_0_2
T_7_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_2/in_0

End 

Net : Commands_frame_decoder.stateZ0Z_7
T_8_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_6/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_6/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g2_6
T_8_12_input_2_4
T_8_12_wire_logic_cluster/lc_4/in_2

T_8_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

End 

Net : uart_drone.N_145
T_9_7_wire_logic_cluster/lc_0/out
T_10_7_lc_trk_g0_0
T_10_7_wire_logic_cluster/lc_7/in_1

End 

Net : uart_pc.data_Auxce_0_0_0
T_7_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.un1_sink_data_valid_1_0_cascade_
T_15_19_wire_logic_cluster/lc_1/ltout
T_15_19_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.count_1_cry_4
T_9_8_wire_logic_cluster/lc_3/cout
T_9_8_wire_logic_cluster/lc_4/in_3

Net : Commands_frame_decoder.stateZ0Z_0
T_7_5_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g1_4
T_7_4_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g0_4
T_7_6_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.data_Auxce_0_6
T_8_10_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g1_7
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_3_cascade_
T_14_8_wire_logic_cluster/lc_3/ltout
T_14_8_wire_logic_cluster/lc_4/in_2

End 

Net : pid_front.un1_pid_prereg_0_cry_0_c_THRU_CO
T_11_15_wire_logic_cluster/lc_0/cout
T_11_15_wire_logic_cluster/lc_1/in_3

Net : Commands_frame_decoder.state_ns_0_a3_0_1_cascade_
T_7_6_wire_logic_cluster/lc_0/ltout
T_7_6_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.state_ns_0_a3_0_3_2_cascade_
T_7_6_wire_logic_cluster/lc_5/ltout
T_7_6_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.state_ns_0_a3_3_1_cascade_
T_7_6_wire_logic_cluster/lc_1/ltout
T_7_6_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.state_ns_0_a3_0_0_2_cascade_
T_7_6_wire_logic_cluster/lc_4/ltout
T_7_6_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.count_1_cry_3
T_9_8_wire_logic_cluster/lc_2/cout
T_9_8_wire_logic_cluster/lc_3/in_3

Net : uart_pc.data_Auxce_0_1
T_7_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_1/in_3

End 

Net : uart_pc.data_Auxce_0_3
T_8_9_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_3/in_3

End 

Net : pid_side.un1_pid_prereg_0_cry_0_c_THRU_CO
T_17_13_wire_logic_cluster/lc_0/cout
T_17_13_wire_logic_cluster/lc_1/in_3

Net : throttle_order_13
T_5_13_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_44
T_6_10_sp4_h_l_9
T_10_10_sp4_h_l_9
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_5/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_44
T_6_10_sp4_h_l_9
T_10_10_sp4_h_l_9
T_14_10_sp4_h_l_0
T_15_10_lc_trk_g3_0
T_15_10_wire_logic_cluster/lc_7/in_0

End 

Net : uart_drone.CO0_cascade_
T_10_9_wire_logic_cluster/lc_4/ltout
T_10_9_wire_logic_cluster/lc_5/in_2

End 

Net : uart_drone.un1_state_4_0_cascade_
T_10_9_wire_logic_cluster/lc_3/ltout
T_10_9_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.count_1_cry_2
T_9_8_wire_logic_cluster/lc_1/cout
T_9_8_wire_logic_cluster/lc_2/in_3

Net : uart_pc.timer_Count_RNO_0Z0Z_4_cascade_
T_5_7_wire_logic_cluster/lc_3/ltout
T_5_7_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc.un4_timer_Count_1_cry_3
T_5_7_wire_logic_cluster/lc_2/cout
T_5_7_wire_logic_cluster/lc_3/in_3

End 

Net : scaler_4_data_13
T_11_9_wire_logic_cluster/lc_0/out
T_12_6_sp4_v_t_41
T_12_7_lc_trk_g3_1
T_12_7_wire_logic_cluster/lc_7/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_12_6_sp4_v_t_41
T_13_6_sp4_h_l_4
T_13_6_lc_trk_g0_1
T_13_6_wire_logic_cluster/lc_3/in_0

End 

Net : side_order_13
T_18_12_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_41
T_16_11_sp4_h_l_10
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_5/in_1

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_41
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_47
T_15_10_lc_trk_g0_7
T_15_10_input_2_5
T_15_10_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_153_d_cascade_
T_18_8_wire_logic_cluster/lc_4/ltout
T_18_8_wire_logic_cluster/lc_5/in_2

End 

Net : uart_pc.timer_Count_0_sqmuxa_cascade_
T_5_7_wire_logic_cluster/lc_5/ltout
T_5_7_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.source_CH1data_1_sqmuxa_cascade_
T_7_11_wire_logic_cluster/lc_3/ltout
T_7_11_wire_logic_cluster/lc_4/in_2

End 

Net : front_order_13
T_11_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_7
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_5/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_12_10_sp4_v_t_46
T_13_10_sp4_h_l_4
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_6/in_1

End 

Net : uart_pc.N_145_cascade_
T_7_7_wire_logic_cluster/lc_3/ltout
T_7_7_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone_sync.aux_2__0__0_0
T_10_4_wire_logic_cluster/lc_0/out
T_10_0_span12_vert_23
T_10_8_lc_trk_g3_0
T_10_8_wire_logic_cluster/lc_5/in_0

End 

Net : uart_pc.stateZ0Z_0
T_5_8_wire_logic_cluster/lc_5/out
T_5_8_sp12_h_l_1
T_7_8_lc_trk_g0_6
T_7_8_input_2_2
T_7_8_wire_logic_cluster/lc_2/in_2

T_5_8_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_4/in_0

End 

Net : scaler_4_data_4
T_11_7_wire_logic_cluster/lc_5/out
T_12_6_sp4_v_t_43
T_12_10_sp4_v_t_43
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_0/in_3

T_11_7_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_5/in_3

End 

Net : scaler_4_data_5
T_11_9_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_38
T_12_12_sp4_h_l_9
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_1/in_3

End 

Net : uart_pc.data_Auxce_0_5_cascade_
T_8_10_wire_logic_cluster/lc_4/ltout
T_8_10_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.source_CH2data_1_sqmuxa_cascade_
T_7_11_wire_logic_cluster/lc_6/ltout
T_7_11_wire_logic_cluster/lc_7/in_2

End 

Net : uart_pc.timer_Count_RNO_0Z0Z_1_cascade_
T_5_6_wire_logic_cluster/lc_2/ltout
T_5_6_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone.stateZ0Z_0
T_10_8_wire_logic_cluster/lc_2/out
T_10_8_lc_trk_g2_2
T_10_8_wire_logic_cluster/lc_1/in_1

T_10_8_wire_logic_cluster/lc_2/out
T_10_7_lc_trk_g1_2
T_10_7_input_2_1
T_10_7_wire_logic_cluster/lc_1/in_2

End 

Net : uart_drone.timer_Count_RNO_0_0_1_cascade_
T_7_7_wire_logic_cluster/lc_5/ltout
T_7_7_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.stateZ0Z_1
T_10_7_wire_logic_cluster/lc_1/out
T_10_7_lc_trk_g0_1
T_10_7_input_2_5
T_10_7_wire_logic_cluster/lc_5/in_2

T_10_7_wire_logic_cluster/lc_1/out
T_10_7_lc_trk_g0_1
T_10_7_wire_logic_cluster/lc_1/in_0

T_10_7_wire_logic_cluster/lc_1/out
T_10_7_lc_trk_g0_1
T_10_7_wire_logic_cluster/lc_6/in_1

End 

Net : uart_pc.stateZ0Z_1
T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g0_2
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.data_AuxZ0Z_4
T_8_10_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_36
T_8_8_lc_trk_g2_4
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g2_6
T_8_10_input_2_6
T_8_10_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc.data_AuxZ0Z_6
T_8_11_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_37
T_8_9_lc_trk_g2_0
T_8_9_input_2_4
T_8_9_wire_logic_cluster/lc_4/in_2

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_0/in_1

End 

Net : uart_pc.data_AuxZ1Z_1
T_8_10_wire_logic_cluster/lc_1/out
T_8_8_sp4_v_t_47
T_8_9_lc_trk_g3_7
T_8_9_input_2_6
T_8_9_wire_logic_cluster/lc_6/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g3_1
T_8_10_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.data_AuxZ0Z_7
T_8_11_wire_logic_cluster/lc_1/out
T_8_8_sp4_v_t_42
T_8_9_lc_trk_g3_2
T_8_9_input_2_7
T_8_9_wire_logic_cluster/lc_7/in_2

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g2_1
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

End 

Net : uart_pc_sync.aux_3__0_Z0Z_0
T_9_4_wire_logic_cluster/lc_0/out
T_8_4_sp4_h_l_8
T_7_4_lc_trk_g1_0
T_7_4_wire_logic_cluster/lc_0/in_3

End 

Net : uart_pc.data_AuxZ0Z_3
T_8_10_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g2_3
T_7_9_wire_logic_cluster/lc_1/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_3/in_1

End 

Net : uart_pc.data_AuxZ1Z_0
T_8_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g2_0
T_7_9_input_2_6
T_7_9_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.data_AuxZ0Z_4
T_10_11_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_4/in_0

T_10_11_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_output_c
T_12_5_wire_logic_cluster/lc_2/out
T_12_5_lc_trk_g2_2
T_12_5_wire_logic_cluster/lc_2/in_0

T_12_5_wire_logic_cluster/lc_2/out
T_13_4_sp4_v_t_37
T_13_0_span4_vert_45
T_13_0_lc_trk_g0_5
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : uart_drone.data_AuxZ0Z_0
T_10_11_wire_logic_cluster/lc_0/out
T_10_11_lc_trk_g1_0
T_10_11_wire_logic_cluster/lc_0/in_1

T_10_11_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g1_0
T_10_12_wire_logic_cluster/lc_0/in_3

End 

Net : scaler_4_data_14
T_11_9_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_0/in_1

End 

Net : uart_pc.data_AuxZ0Z_5
T_8_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g0_5
T_8_9_input_2_1
T_8_9_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_5/in_3

End 

Net : uart_pc.data_AuxZ1Z_2
T_8_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g2_2
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

T_8_10_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g2_2
T_7_9_input_2_2
T_7_9_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.stateZ0Z_8
T_8_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g3_4
T_8_12_input_2_5
T_8_12_wire_logic_cluster/lc_5/in_2

T_8_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_4/in_3

End 

Net : uart_drone.data_AuxZ0Z_6
T_10_11_wire_logic_cluster/lc_6/out
T_10_11_lc_trk_g0_6
T_10_11_input_2_6
T_10_11_wire_logic_cluster/lc_6/in_2

T_10_11_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g1_6
T_10_12_wire_logic_cluster/lc_6/in_3

End 

Net : uart_drone.data_AuxZ0Z_2
T_10_11_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g0_2
T_10_11_input_2_2
T_10_11_wire_logic_cluster/lc_2/in_2

T_10_11_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g1_2
T_10_12_wire_logic_cluster/lc_2/in_3

End 

Net : uart_drone.data_AuxZ0Z_5
T_10_11_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g2_5
T_10_11_input_2_5
T_10_11_wire_logic_cluster/lc_5/in_2

T_10_11_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_5/in_3

End 

Net : uart_drone.data_AuxZ0Z_3
T_10_11_wire_logic_cluster/lc_3/out
T_10_11_lc_trk_g0_3
T_10_11_input_2_3
T_10_11_wire_logic_cluster/lc_3/in_2

T_10_11_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_3/in_3

End 

Net : uart_drone.data_AuxZ0Z_7
T_10_11_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g2_7
T_10_11_input_2_7
T_10_11_wire_logic_cluster/lc_7/in_2

T_10_11_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g1_7
T_10_12_wire_logic_cluster/lc_7/in_3

End 

Net : uart_drone.data_AuxZ0Z_1
T_10_11_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g2_1
T_10_11_input_2_1
T_10_11_wire_logic_cluster/lc_1/in_2

T_10_11_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g1_1
T_10_12_wire_logic_cluster/lc_1/in_3

End 

Net : uart_drone_sync.aux_1__0__0_0
T_10_4_wire_logic_cluster/lc_2/out
T_10_4_lc_trk_g3_2
T_10_4_wire_logic_cluster/lc_0/in_3

End 

Net : uart_drone_sync.aux_3__0__0_0
T_10_8_wire_logic_cluster/lc_5/out
T_10_8_lc_trk_g0_5
T_10_8_wire_logic_cluster/lc_6/in_3

End 

Net : uart_pc_sync.aux_0__0_Z0Z_0
T_9_3_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_7/in_3

End 

Net : uart_pc_sync.aux_1__0_Z0Z_0
T_9_3_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_7/in_3

End 

Net : uart_pc_sync.aux_2__0_Z0Z_0
T_9_4_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_0/in_3

End 

Net : uart_drone_sync.aux_0__0__0_0
T_9_4_wire_logic_cluster/lc_5/out
T_10_4_lc_trk_g0_5
T_10_4_wire_logic_cluster/lc_2/in_3

End 

Net : clk_system_pll_g
T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_2_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_1_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_3_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_4_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_7_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_8_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_9_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_10_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_11_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_12_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_13_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_14_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_15_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_27_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_16_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_17_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_26_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_25_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_23_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_18_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_20_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_19_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_21_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_3_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_22_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_1_23_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_24_wire_logic_cluster/lc_3/clk

T_13_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_2_24_wire_logic_cluster/lc_3/clk

End 

Net : uart_input_drone_c
T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_vert_40
T_9_4_sp4_h_l_5
T_9_4_lc_trk_g1_0
T_9_4_wire_logic_cluster/lc_5/in_0

End 

Net : uart_input_pc_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_3_lc_trk_g3_4
T_9_3_wire_logic_cluster/lc_1/in_0

End 

Net : CONSTANT_ONE_NET
T_16_11_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g2_7
T_16_11_input_2_5
T_16_11_wire_logic_cluster/lc_5/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g0_7
T_16_10_input_2_1
T_16_10_wire_logic_cluster/lc_1/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g0_7
T_16_10_input_2_3
T_16_10_wire_logic_cluster/lc_3/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g1_7
T_16_10_input_2_6
T_16_10_wire_logic_cluster/lc_6/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp12_h_l_1
T_13_11_lc_trk_g0_1
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp12_h_l_1
T_13_11_lc_trk_g0_1
T_13_11_input_2_3
T_13_11_wire_logic_cluster/lc_3/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp12_h_l_1
T_13_11_lc_trk_g1_1
T_13_11_input_2_6
T_13_11_wire_logic_cluster/lc_6/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp12_h_l_1
T_13_11_sp12_v_t_22
T_13_12_lc_trk_g3_6
T_13_12_input_2_5
T_13_12_wire_logic_cluster/lc_5/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_6
T_11_11_lc_trk_g0_6
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_13_7_sp4_v_t_46
T_12_10_lc_trk_g3_6
T_12_10_input_2_5
T_12_10_wire_logic_cluster/lc_5/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_13_7_sp4_v_t_46
T_12_9_lc_trk_g2_3
T_12_9_input_2_1
T_12_9_wire_logic_cluster/lc_1/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_13_7_sp4_v_t_46
T_12_9_lc_trk_g2_3
T_12_9_input_2_3
T_12_9_wire_logic_cluster/lc_3/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_13_7_sp4_v_t_46
T_12_9_lc_trk_g2_3
T_12_9_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_38
T_16_4_sp4_v_t_43
T_15_5_lc_trk_g3_3
T_15_5_input_2_0
T_15_5_wire_logic_cluster/lc_0/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_38
T_16_4_sp4_v_t_43
T_15_5_lc_trk_g3_3
T_15_5_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_38
T_16_4_sp4_v_t_43
T_13_4_sp4_h_l_0
T_15_4_lc_trk_g3_5
T_15_4_input_2_2
T_15_4_wire_logic_cluster/lc_2/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_38
T_16_4_sp4_v_t_43
T_13_4_sp4_h_l_0
T_15_4_lc_trk_g2_5
T_15_4_input_2_3
T_15_4_wire_logic_cluster/lc_3/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_38
T_16_4_sp4_v_t_43
T_13_4_sp4_h_l_0
T_15_4_lc_trk_g3_5
T_15_4_input_2_4
T_15_4_wire_logic_cluster/lc_4/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_38
T_16_4_sp4_v_t_43
T_13_4_sp4_h_l_0
T_15_4_lc_trk_g2_5
T_15_4_input_2_5
T_15_4_wire_logic_cluster/lc_5/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_38
T_16_4_sp4_v_t_43
T_13_4_sp4_h_l_0
T_15_4_lc_trk_g2_5
T_15_4_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_38
T_16_4_sp4_v_t_43
T_13_4_sp4_h_l_0
T_15_4_lc_trk_g2_5
T_15_4_input_2_7
T_15_4_wire_logic_cluster/lc_7/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_38
T_16_4_sp4_v_t_43
T_13_4_sp4_h_l_0
T_15_4_lc_trk_g2_5
T_15_4_input_2_1
T_15_4_wire_logic_cluster/lc_1/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_13_7_sp4_v_t_46
T_10_7_sp4_h_l_11
T_12_7_lc_trk_g3_6
T_12_7_input_2_7
T_12_7_wire_logic_cluster/lc_7/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp12_h_l_1
T_25_11_sp12_h_r_1
T_25_11_lc_trk_g1_1
T_25_11_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp12_h_l_1
T_25_11_sp12_v_t_22
T_25_12_lc_trk_g2_6
T_25_12_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp12_h_l_1
T_25_11_sp12_v_t_22
T_25_16_lc_trk_g2_6
T_25_16_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp12_h_l_1
T_25_11_sp12_v_t_22
T_25_14_sp4_v_t_42
T_25_17_lc_trk_g0_2
T_25_17_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_6
T_8_11_sp4_h_l_6
T_4_11_sp4_h_l_9
T_0_11_sp4_h_l_9
T_0_11_lc_trk_g0_4
T_0_11_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_10_11_sp4_h_l_2
T_6_11_sp4_h_l_2
T_2_11_sp4_h_l_10
T_1_11_sp4_v_t_47
T_0_12_lc_trk_g3_7
T_0_12_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_6
T_8_11_sp4_h_l_6
T_4_11_sp4_h_l_9
T_3_11_sp4_v_t_38
T_3_15_sp4_v_t_38
T_2_16_lc_trk_g2_6
T_2_16_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_6
T_8_11_sp4_h_l_6
T_4_11_sp4_h_l_9
T_3_11_sp4_v_t_38
T_3_15_sp4_v_t_38
T_3_17_lc_trk_g3_3
T_3_17_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_6
T_8_11_sp4_h_l_6
T_4_11_sp4_h_l_9
T_3_11_sp4_v_t_38
T_3_15_sp4_v_t_38
T_3_17_lc_trk_g3_3
T_3_17_input_2_2
T_3_17_wire_logic_cluster/lc_2/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_6
T_8_11_sp4_h_l_6
T_4_11_sp4_h_l_9
T_3_11_sp4_v_t_38
T_3_15_sp4_v_t_38
T_3_17_lc_trk_g3_3
T_3_17_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_10_11_sp4_h_l_2
T_6_11_sp4_h_l_2
T_2_11_sp4_h_l_10
T_1_11_sp4_v_t_47
T_0_15_sp4_h_l_27
T_1_15_sp4_v_t_45
T_0_16_lc_trk_g3_5
T_0_16_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_10_11_sp4_h_l_2
T_6_11_sp4_h_l_2
T_2_11_sp4_h_l_10
T_1_11_sp4_v_t_47
T_0_15_sp4_h_l_27
T_1_15_sp4_v_t_45
T_0_17_lc_trk_g2_0
T_0_17_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_6
T_8_11_sp4_h_l_6
T_4_11_sp4_h_l_9
T_3_11_sp4_v_t_38
T_3_15_sp4_v_t_38
T_3_18_lc_trk_g0_6
T_3_18_input_2_4
T_3_18_wire_logic_cluster/lc_4/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_6_sp12_v_t_22
T_5_18_sp12_h_l_1
T_7_18_sp4_h_l_2
T_3_18_sp4_h_l_5
T_3_18_lc_trk_g1_0
T_3_18_input_2_5
T_3_18_wire_logic_cluster/lc_5/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_6
T_8_11_sp4_h_l_6
T_4_11_sp4_h_l_9
T_3_11_sp4_v_t_38
T_3_15_sp4_v_t_38
T_3_18_lc_trk_g0_6
T_3_18_input_2_6
T_3_18_wire_logic_cluster/lc_6/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp12_h_l_1
T_25_11_sp12_v_t_22
T_25_20_sp4_v_t_36
T_25_24_lc_trk_g1_1
T_25_24_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp12_h_l_1
T_25_11_sp12_v_t_22
T_25_20_sp4_v_t_36
T_25_24_sp4_v_t_36
T_25_25_lc_trk_g2_4
T_25_25_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_6_sp12_v_t_22
T_5_6_sp12_h_l_1
T_0_6_sp12_h_l_14
T_0_6_lc_trk_g1_1
T_0_6_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_12_11_sp4_h_l_6
T_8_11_sp4_h_l_6
T_4_11_sp4_h_l_9
T_3_7_sp4_v_t_44
T_0_7_sp4_h_l_9
T_0_7_lc_trk_g0_4
T_0_7_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_16_6_sp12_v_t_22
T_16_18_sp12_v_t_22
T_16_27_sp4_v_t_36
T_16_31_lc_trk_g0_1
T_12_31_wire_pll/RESET

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_10_11_sp4_h_l_2
T_6_11_sp4_h_l_2
T_2_11_sp4_h_l_10
T_1_11_sp4_v_t_47
T_0_15_sp4_h_l_27
T_1_15_sp4_v_t_45
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_41
T_0_24_lc_trk_g3_1
T_0_24_wire_mult/lc_0/in_0

T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_10_11_sp4_h_l_2
T_6_11_sp4_h_l_2
T_2_11_sp4_h_l_10
T_1_11_sp4_v_t_47
T_0_15_sp4_h_l_27
T_1_15_sp4_v_t_45
T_1_19_sp4_v_t_45
T_1_23_sp4_v_t_41
T_0_25_lc_trk_g0_4
T_0_25_wire_mult/lc_0/in_0

End 

Net : Pc2drone_pll_inst.clk_system_pll
T_12_31_wire_io_cluster/io_1/D_IN_0
T_12_25_sp12_v_t_23
T_12_13_sp12_v_t_23
T_12_1_sp12_v_t_23
T_13_1_sp12_h_l_0
T_14_1_sp4_h_l_3
T_13_0_span4_vert_3
T_13_0_lc_trk_g0_3
T_13_0_wire_gbuf/in

End 

