##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_1_IntClock
		4.5::Critical Path Report for UART_2_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
		5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_2_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_1                  | Frequency: 32.21 MHz  | Target: 52.00 MHz  | 
Clock: Clock_2                  | Frequency: 41.08 MHz  | Target: 26.00 MHz  | 
Clock: Clock_2(fixed-function)  | N/A                   | Target: 26.00 MHz  | 
Clock: Clock_4                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_4(fixed-function)  | N/A                   | Target: 1.02 MHz   | 
Clock: Clock_5                  | N/A                   | Target: 0.10 MHz   | 
Clock: Clock_5(fixed-function)  | N/A                   | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                | Frequency: 34.54 MHz  | Target: 52.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 52.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 52.00 MHz  | 
Clock: UART_1_IntClock          | Frequency: 37.34 MHz  | Target: 7.43 MHz   | 
Clock: UART_2_IntClock          | Frequency: 59.80 MHz  | Target: 7.43 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          19230.8          -11817      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          38461.5          14120       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_1          19230.8          -9723       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  19230.8          755         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_2_IntClock  19230.8          2901        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  134615           107837      N/A              N/A         N/A              N/A         N/A              N/A         
UART_2_IntClock  UART_2_IntClock  134615           117893      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase           
-----------------  ------------  -------------------------  
MotorPWM_1(0)_PAD  25974         Clock_2:R                  
MotorPWM_2(0)_PAD  26542         Clock_2:R                  
MotorPWM_3(0)_PAD  24152         Clock_2:R                  
MotorPWM_4(0)_PAD  23524         Clock_2:R                  
MotorPWM_5(0)_PAD  25617         Clock_2:R                  
MotorPWM_6(0)_PAD  23658         Clock_2:R                  
MotorPWM_7(0)_PAD  20478         Clock_2(fixed-function):R  
MotorPWM_8(0)_PAD  21313         Clock_2(fixed-function):R  
Tx_1(0)_PAD        36228         UART_1_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 32.21 MHz | Target: 52.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -11817p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25958
-------------------------------------   ----- 
End-of-path arrival time (ps)           25958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  -11817  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell17     4822  10102  -11817  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell17     3350  13452  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2795  16248  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  25958  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  25958  -11817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 41.08 MHz | Target: 26.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 14120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 33372

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19252
-------------------------------------   ----- 
End-of-path arrival time (ps)           19252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell19   2320   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell20      0   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell20   2960   5280  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell19   4262   9542  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell19   9710  19252  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell20      0  19252  14120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell20      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 34.54 MHz | Target: 52.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_B(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -9723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23864
-------------------------------------   ----- 
End-of-path arrival time (ps)           23864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Encoder_2_B(0)_SYNC/out                             synccell        1480   1480  -9723  RISE       1
\Counter_2:CounterUDB:dp_dir\/main_4                macrocell26     6556   8036  -9723  RISE       1
\Counter_2:CounterUDB:dp_dir\/q                     macrocell26     3350  11386  -9723  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   2767  14154  -9723  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   9710  23864  -9723  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  23864  -9723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 37.34 MHz | Target: 7.43 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:txn\/main_7
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 107837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23269
-------------------------------------   ----- 
End-of-path arrival time (ps)           23269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:txn_split\/main_1               macrocell159   13654  16234  107837  RISE       1
\UART_1:BUART:txn_split\/q                    macrocell159    3350  19584  107837  RISE       1
\UART_1:BUART:txn\/main_7                     macrocell158    3685  23269  107837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_2_IntClock
*********************************************
Clock: UART_2_IntClock
Frequency: 59.80 MHz | Target: 7.43 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 117893p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -5210
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129405

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11512
-------------------------------------   ----- 
End-of-path arrival time (ps)           11512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_2:BUART:pollcount_1\/q              macrocell161     1250   1250  117893  RISE       1
\UART_2:BUART:rx_postpoll\/main_0         macrocell167     3236   4486  117893  RISE       1
\UART_2:BUART:rx_postpoll\/q              macrocell167     3350   7836  117893  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell24   3676  11512  117893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell24      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -11817p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25958
-------------------------------------   ----- 
End-of-path arrival time (ps)           25958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  -11817  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell17     4822  10102  -11817  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell17     3350  13452  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2795  16248  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  25958  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  25958  -11817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 14120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 33372

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19252
-------------------------------------   ----- 
End-of-path arrival time (ps)           19252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell19   2320   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell20      0   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell20   2960   5280  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell19   4262   9542  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell19   9710  19252  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell20      0  19252  14120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell20      0      0  RISE       1


5.3::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 117893p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -5210
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 129405

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11512
-------------------------------------   ----- 
End-of-path arrival time (ps)           11512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_2:BUART:pollcount_1\/q              macrocell161     1250   1250  117893  RISE       1
\UART_2:BUART:rx_postpoll\/main_0         macrocell167     3236   4486  117893  RISE       1
\UART_2:BUART:rx_postpoll\/q              macrocell167     3350   7836  117893  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell24   3676  11512  117893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell24      0      0  RISE       1


5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:txn\/main_7
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 107837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23269
-------------------------------------   ----- 
End-of-path arrival time (ps)           23269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:txn_split\/main_1               macrocell159   13654  16234  107837  RISE       1
\UART_1:BUART:txn_split\/q                    macrocell159    3350  19584  107837  RISE       1
\UART_1:BUART:txn\/main_7                     macrocell158    3685  23269  107837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_B(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -9723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23864
-------------------------------------   ----- 
End-of-path arrival time (ps)           23864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Encoder_2_B(0)_SYNC/out                             synccell        1480   1480  -9723  RISE       1
\Counter_2:CounterUDB:dp_dir\/main_4                macrocell26     6556   8036  -9723  RISE       1
\Counter_2:CounterUDB:dp_dir\/q                     macrocell26     3350  11386  -9723  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   2767  14154  -9723  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   9710  23864  -9723  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  23864  -9723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_2_IntClock:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2901p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_2_IntClock:R#2)   19231
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14021

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                          synccell         1480   1480   2901  RISE       1
\UART_2:BUART:rx_postpoll\/main_2         macrocell167     2614   4094   2901  RISE       1
\UART_2:BUART:rx_postpoll\/q              macrocell167     3350   7444   2901  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell24   3676  11120   2901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell24      0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 755p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_1_IntClock:R#2)   19231
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14021

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13266
-------------------------------------   ----- 
End-of-path arrival time (ps)           13266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell         1480   1480    755  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell146     5509   6989    755  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell146     3350  10339    755  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell23   2926  13266    755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell23      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -11817p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25958
-------------------------------------   ----- 
End-of-path arrival time (ps)           25958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  -11817  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell17     4822  10102  -11817  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell17     3350  13452  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2795  16248  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  25958  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  25958  -11817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_4:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_4:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -11801p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25942
-------------------------------------   ----- 
End-of-path arrival time (ps)           25942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_4:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7   2320   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2960   5280  -11801  RISE       1
\Counter_4:CounterUDB:reload\/main_1                macrocell56     4898  10178  -11801  RISE       1
\Counter_4:CounterUDB:reload\/q                     macrocell56     3350  13528  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   2703  16232  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   9710  25942  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  25942  -11801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/clock             datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_2:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -11216p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25357
-------------------------------------   ----- 
End-of-path arrival time (ps)           25357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_2:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3   2320   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2960   5280  -11216  RISE       1
\Counter_2:CounterUDB:reload\/main_1                macrocell30     4220   9500  -11216  RISE       1
\Counter_2:CounterUDB:reload\/q                     macrocell30     3350  12850  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2797  15647  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   9710  25357  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  25357  -11216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_3:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_3:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -10835p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24976
-------------------------------------   ----- 
End-of-path arrival time (ps)           24976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_3:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5   2320   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2960   5280  -10835  RISE       1
\Counter_3:CounterUDB:reload\/main_1                macrocell43     3821   9101  -10835  RISE       1
\Counter_3:CounterUDB:reload\/q                     macrocell43     3350  12451  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2814  15266  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   9710  24976  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  24976  -10835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_7:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_7:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -10617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24758
-------------------------------------   ----- 
End-of-path arrival time (ps)           24758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_7:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13   2320   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2960   5280  -10617  RISE       1
\Counter_7:CounterUDB:reload\/main_1                macrocell95      3826   9106  -10617  RISE       1
\Counter_7:CounterUDB:reload\/q                     macrocell95      3350  12456  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   2591  15048  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell13   9710  24758  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/ci         datapathcell14      0  24758  -10617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/clock             datapathcell14      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_6:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_6:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -10153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24294
-------------------------------------   ----- 
End-of-path arrival time (ps)           24294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_6:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11   2320   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2960   5280  -10153  RISE       1
\Counter_6:CounterUDB:reload\/main_1                macrocell82      3394   8674  -10153  RISE       1
\Counter_6:CounterUDB:reload\/q                     macrocell82      3350  12024  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   2560  14584  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   9710  24294  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  24294  -10153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/clock             datapathcell12      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_5:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_5:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -10034p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24175
-------------------------------------   ----- 
End-of-path arrival time (ps)           24175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_5:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell9    2730   2730  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell10      0   2730  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell10   2960   5690  -10034  RISE       1
\Counter_5:CounterUDB:reload\/main_0                macrocell69      2636   8326  -10034  RISE       1
\Counter_5:CounterUDB:reload\/q                     macrocell69      3350  11676  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2788  14465  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    9710  24175  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  24175  -10034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_8:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_8:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -9689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 14141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23829
-------------------------------------   ----- 
End-of-path arrival time (ps)           23829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell15   2730   2730  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell16      0   2730  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell16   2960   5690  -9689  RISE       1
\Counter_8:CounterUDB:reload\/main_0                macrocell108     2294   7984  -9689  RISE       1
\Counter_8:CounterUDB:reload\/q                     macrocell108     3350  11334  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   2785  14119  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   9710  23829  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  23829  -9689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/clock             datapathcell16      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -8537p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16248
-------------------------------------   ----- 
End-of-path arrival time (ps)           16248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  -11817  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell17     4822  10102  -11817  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell17     3350  13452  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2795  16248   -8537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_4:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_4:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -8532p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16243
-------------------------------------   ----- 
End-of-path arrival time (ps)           16243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_4:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7   2320   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2960   5280  -11801  RISE       1
\Counter_4:CounterUDB:reload\/main_1                macrocell56     4898  10178  -11801  RISE       1
\Counter_4:CounterUDB:reload\/q                     macrocell56     3350  13528  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell8   2714  16243   -8532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/clock             datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_4:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_4:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -8521p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16232
-------------------------------------   ----- 
End-of-path arrival time (ps)           16232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_4:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7   2320   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2960   5280  -11801  RISE       1
\Counter_4:CounterUDB:reload\/main_1                macrocell56     4898  10178  -11801  RISE       1
\Counter_4:CounterUDB:reload\/q                     macrocell56     3350  13528  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   2703  16232   -8521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -8512p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16223
-------------------------------------   ----- 
End-of-path arrival time (ps)           16223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  -11817  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell17     4822  10102  -11817  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell17     3350  13452  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2770  16223   -8512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_2:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_2:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -7936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_2:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3   2320   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2960   5280  -11216  RISE       1
\Counter_2:CounterUDB:reload\/main_1                macrocell30     4220   9500  -11216  RISE       1
\Counter_2:CounterUDB:reload\/q                     macrocell30     3350  12850  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2797  15647   -7936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_2:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -7910p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15621
-------------------------------------   ----- 
End-of-path arrival time (ps)           15621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_2:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3   2320   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2960   5280  -11216  RISE       1
\Counter_2:CounterUDB:reload\/main_1                macrocell30     4220   9500  -11216  RISE       1
\Counter_2:CounterUDB:reload\/q                     macrocell30     3350  12850  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2770  15621   -7910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_3:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_3:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -7555p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15266
-------------------------------------   ----- 
End-of-path arrival time (ps)           15266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_3:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5   2320   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2960   5280  -10835  RISE       1
\Counter_3:CounterUDB:reload\/main_1                macrocell43     3821   9101  -10835  RISE       1
\Counter_3:CounterUDB:reload\/q                     macrocell43     3350  12451  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2814  15266   -7555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_3:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_3:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -7539p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15250
-------------------------------------   ----- 
End-of-path arrival time (ps)           15250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_3:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5   2320   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2960   5280  -10835  RISE       1
\Counter_3:CounterUDB:reload\/main_1                macrocell43     3821   9101  -10835  RISE       1
\Counter_3:CounterUDB:reload\/q                     macrocell43     3350  12451  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2799  15250   -7539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_7:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_7:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -7340p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15051
-------------------------------------   ----- 
End-of-path arrival time (ps)           15051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_7:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13   2320   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2960   5280  -10617  RISE       1
\Counter_7:CounterUDB:reload\/main_1                macrocell95      3826   9106  -10617  RISE       1
\Counter_7:CounterUDB:reload\/q                     macrocell95      3350  12456  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell14   2594  15051   -7340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/clock             datapathcell14      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_7:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_7:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -7337p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15048
-------------------------------------   ----- 
End-of-path arrival time (ps)           15048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_7:CounterUDB:sC16:counterdp:u0\/z0         datapathcell13   2320   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell14      0   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell14   2960   5280  -10617  RISE       1
\Counter_7:CounterUDB:reload\/main_1                macrocell95      3826   9106  -10617  RISE       1
\Counter_7:CounterUDB:reload\/q                     macrocell95      3350  12456  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell13   2591  15048   -7337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_3:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_3:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -7293p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15004
-------------------------------------   ----- 
End-of-path arrival time (ps)           15004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_3:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  -10558  RISE       1
\Counter_3:CounterUDB:count_enable\/main_0                 macrocell37     6259   8839  -10558  RISE       1
\Counter_3:CounterUDB:count_enable\/q                      macrocell37     3350  12189  -10558  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/cs_addr_1         datapathcell6   2815  15004   -7293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_3:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_3:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -7278p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14989
-------------------------------------   ----- 
End-of-path arrival time (ps)           14989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_3:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  -10558  RISE       1
\Counter_3:CounterUDB:count_enable\/main_0                 macrocell37     6259   8839  -10558  RISE       1
\Counter_3:CounterUDB:count_enable\/q                      macrocell37     3350  12189  -10558  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/cs_addr_1         datapathcell5   2800  14989   -7278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_6:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_6:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -6874p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14585
-------------------------------------   ----- 
End-of-path arrival time (ps)           14585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_6:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11   2320   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2960   5280  -10153  RISE       1
\Counter_6:CounterUDB:reload\/main_1                macrocell82      3394   8674  -10153  RISE       1
\Counter_6:CounterUDB:reload\/q                     macrocell82      3350  12024  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell12   2561  14585   -6874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/clock             datapathcell12      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_6:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_6:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -6873p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14584
-------------------------------------   ----- 
End-of-path arrival time (ps)           14584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_6:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11   2320   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2960   5280  -10153  RISE       1
\Counter_6:CounterUDB:reload\/main_1                macrocell82      3394   8674  -10153  RISE       1
\Counter_6:CounterUDB:reload\/q                     macrocell82      3350  12024  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   2560  14584   -6873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_5:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_5:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -6756p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14467
-------------------------------------   ----- 
End-of-path arrival time (ps)           14467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_5:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell9    2730   2730  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell10      0   2730  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell10   2960   5690  -10034  RISE       1
\Counter_5:CounterUDB:reload\/main_0                macrocell69      2636   8326  -10034  RISE       1
\Counter_5:CounterUDB:reload\/q                     macrocell69      3350  11676  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell10   2790  14467   -6756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_5:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_5:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -6754p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14465
-------------------------------------   ----- 
End-of-path arrival time (ps)           14465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_5:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell9    2730   2730  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell10      0   2730  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell10   2960   5690  -10034  RISE       1
\Counter_5:CounterUDB:reload\/main_0                macrocell69      2636   8326  -10034  RISE       1
\Counter_5:CounterUDB:reload\/q                     macrocell69      3350  11676  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2788  14465   -6754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_B(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Counter_2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -6460p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14171
-------------------------------------   ----- 
End-of-path arrival time (ps)           14171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Encoder_2_B(0)_SYNC/out                             synccell        1480   1480  -9723  RISE       1
\Counter_2:CounterUDB:dp_dir\/main_4                macrocell26     6556   8036  -9723  RISE       1
\Counter_2:CounterUDB:dp_dir\/q                     macrocell26     3350  11386  -9723  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   2784  14171  -6460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_B(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Counter_2:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -6443p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14154
-------------------------------------   ----- 
End-of-path arrival time (ps)           14154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Encoder_2_B(0)_SYNC/out                             synccell        1480   1480  -9723  RISE       1
\Counter_2:CounterUDB:dp_dir\/main_4                macrocell26     6556   8036  -9723  RISE       1
\Counter_2:CounterUDB:dp_dir\/q                     macrocell26     3350  11386  -9723  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   2767  14154  -6443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_8:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_8:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -6409p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14119
-------------------------------------   ----- 
End-of-path arrival time (ps)           14119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell15   2730   2730  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell16      0   2730  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell16   2960   5690  -9689  RISE       1
\Counter_8:CounterUDB:reload\/main_0                macrocell108     2294   7984  -9689  RISE       1
\Counter_8:CounterUDB:reload\/q                     macrocell108     3350  11334  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   2785  14119  -6409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_8:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_8:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -6394p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14105
-------------------------------------   ----- 
End-of-path arrival time (ps)           14105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell15   2730   2730  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell16      0   2730  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell16   2960   5690  -9689  RISE       1
\Counter_8:CounterUDB:reload\/main_0                macrocell108     2294   7984  -9689  RISE       1
\Counter_8:CounterUDB:reload\/q                     macrocell108     3350  11334  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell16   2770  14105  -6394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/clock             datapathcell16      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_A(0)_SYNC/out
Path End       : \Counter_7:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Counter_7:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -4329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12040
-------------------------------------   ----- 
End-of-path arrival time (ps)           12040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
Encoder_7_A(0)_SYNC/out                             synccell         1480   1480  -7609  RISE       1
\Counter_7:CounterUDB:dp_dir\/main_3                macrocell91      4604   6084  -7609  RISE       1
\Counter_7:CounterUDB:dp_dir\/q                     macrocell91      3350   9434  -7609  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell13   2605  12040  -4329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_A(0)_SYNC/out
Path End       : \Counter_7:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Counter_7:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -4328p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
Encoder_7_A(0)_SYNC/out                             synccell         1480   1480  -7609  RISE       1
\Counter_7:CounterUDB:dp_dir\/main_3                macrocell91      4604   6084  -7609  RISE       1
\Counter_7:CounterUDB:dp_dir\/q                     macrocell91      3350   9434  -7609  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell14   2604  12038  -4328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/clock             datapathcell14      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_B(0)_SYNC/out
Path End       : \Counter_5:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Counter_5:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3808p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Encoder_5_B(0)_SYNC/out                             synccell        1480   1480  -7088  RISE       1
\Counter_5:CounterUDB:dp_dir\/main_4                macrocell65     3901   5381  -7088  RISE       1
\Counter_5:CounterUDB:dp_dir\/q                     macrocell65     3350   8731  -7088  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell9   2788  11519  -3808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_B(0)_SYNC/out
Path End       : \Counter_5:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Counter_5:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3802p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11513
-------------------------------------   ----- 
End-of-path arrival time (ps)           11513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
Encoder_5_B(0)_SYNC/out                             synccell         1480   1480  -7088  RISE       1
\Counter_5:CounterUDB:dp_dir\/main_4                macrocell65      3901   5381  -7088  RISE       1
\Counter_5:CounterUDB:dp_dir\/q                     macrocell65      3350   8731  -7088  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell10   2781  11513  -3802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_A(0)_SYNC/out
Path End       : \Counter_8:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Counter_8:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3794p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11504
-------------------------------------   ----- 
End-of-path arrival time (ps)           11504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
Encoder_8_A(0)_SYNC/out                             synccell         1480   1480  -7074  RISE       1
\Counter_8:CounterUDB:dp_dir\/main_3                macrocell104     3844   5324  -7074  RISE       1
\Counter_8:CounterUDB:dp_dir\/q                     macrocell104     3350   8674  -7074  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell15   2831  11504  -3794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_A(0)_SYNC/out
Path End       : \Counter_8:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Counter_8:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3787p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11498
-------------------------------------   ----- 
End-of-path arrival time (ps)           11498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
Encoder_8_A(0)_SYNC/out                             synccell         1480   1480  -7074  RISE       1
\Counter_8:CounterUDB:dp_dir\/main_3                macrocell104     3844   5324  -7074  RISE       1
\Counter_8:CounterUDB:dp_dir\/q                     macrocell104     3350   8674  -7074  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell16   2824  11498  -3787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/clock             datapathcell16      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_8:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_8:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3714p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11425
-------------------------------------   ----- 
End-of-path arrival time (ps)           11425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell8        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     2580   2580  -6994  RISE       1
\Counter_8:CounterUDB:count_enable\/main_0                 macrocell102     2878   5458  -6994  RISE       1
\Counter_8:CounterUDB:count_enable\/q                      macrocell102     3350   8808  -6994  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/cs_addr_1         datapathcell15   2617  11425  -3714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_8:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_8:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3713p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11424
-------------------------------------   ----- 
End-of-path arrival time (ps)           11424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell8        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     2580   2580  -6994  RISE       1
\Counter_8:CounterUDB:count_enable\/main_0                 macrocell102     2878   5458  -6994  RISE       1
\Counter_8:CounterUDB:count_enable\/q                      macrocell102     3350   8808  -6994  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/cs_addr_1         datapathcell16   2616  11424  -3713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/clock             datapathcell16      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : -3552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21212
-------------------------------------   ----- 
End-of-path arrival time (ps)           21212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_3:CounterUDB:sC16:counterdp:u0\/z0            datapathcell5   2320   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell6      0   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell6   2960   5280  -10835  RISE       1
\Counter_3:CounterUDB:status_3\/main_0                 macrocell46     7021  12301   -3552  RISE       1
\Counter_3:CounterUDB:status_3\/q                      macrocell46     3350  15651   -3552  RISE       1
\Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell3    5561  21212   -3552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_2:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_2:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3336p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11047
-------------------------------------   ----- 
End-of-path arrival time (ps)           11047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_2:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  -6603  RISE       1
\Counter_2:CounterUDB:count_enable\/main_0                 macrocell24     2331   4911  -6603  RISE       1
\Counter_2:CounterUDB:count_enable\/q                      macrocell24     3350   8261  -6603  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/cs_addr_1         datapathcell4   2786  11047  -3336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_2:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_2:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3323p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11034
-------------------------------------   ----- 
End-of-path arrival time (ps)           11034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_2:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  -6603  RISE       1
\Counter_2:CounterUDB:count_enable\/main_0                 macrocell24     2331   4911  -6603  RISE       1
\Counter_2:CounterUDB:count_enable\/q                      macrocell24     3350   8261  -6603  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/cs_addr_1         datapathcell3   2773  11034  -3323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_5:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_5:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3305p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_5:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     2580   2580  -6571  RISE       1
\Counter_5:CounterUDB:count_enable\/main_0                 macrocell63      2301   4881  -6571  RISE       1
\Counter_5:CounterUDB:count_enable\/q                      macrocell63      3350   8231  -6571  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/cs_addr_1         datapathcell10   2785  11016  -3305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_5:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_5:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3291p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11001
-------------------------------------   ----- 
End-of-path arrival time (ps)           11001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_5:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    2580   2580  -6571  RISE       1
\Counter_5:CounterUDB:count_enable\/main_0                 macrocell63     2301   4881  -6571  RISE       1
\Counter_5:CounterUDB:count_enable\/q                      macrocell63     3350   8231  -6571  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/cs_addr_1         datapathcell9   2770  11001  -3291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_4:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_4:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3193p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10903
-------------------------------------   ----- 
End-of-path arrival time (ps)           10903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_4:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    2580   2580  -6456  RISE       1
\Counter_4:CounterUDB:count_enable\/main_0                 macrocell50     2273   4853  -6456  RISE       1
\Counter_4:CounterUDB:count_enable\/q                      macrocell50     3350   8203  -6456  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/cs_addr_1         datapathcell8   2701  10903  -3193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/clock             datapathcell8       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_6:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_6:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3181p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell6        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_6:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     2580   2580  -6460  RISE       1
\Counter_6:CounterUDB:count_enable\/main_0                 macrocell76      2255   4835  -6460  RISE       1
\Counter_6:CounterUDB:count_enable\/q                      macrocell76      3350   8185  -6460  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/cs_addr_1         datapathcell12   2706  10892  -3181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/clock             datapathcell12      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_6:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_6:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3180p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10891
-------------------------------------   ----- 
End-of-path arrival time (ps)           10891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell6        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_6:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     2580   2580  -6460  RISE       1
\Counter_6:CounterUDB:count_enable\/main_0                 macrocell76      2255   4835  -6460  RISE       1
\Counter_6:CounterUDB:count_enable\/q                      macrocell76      3350   8185  -6460  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/cs_addr_1         datapathcell11   2706  10891  -3180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_4:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_4:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3176p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10887
-------------------------------------   ----- 
End-of-path arrival time (ps)           10887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_4:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    2580   2580  -6456  RISE       1
\Counter_4:CounterUDB:count_enable\/main_0                 macrocell50     2273   4853  -6456  RISE       1
\Counter_4:CounterUDB:count_enable\/q                      macrocell50     3350   8203  -6456  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/cs_addr_1         datapathcell7   2684  10887  -3176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3168p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  -6448  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0                 macrocell11     2337   4917  -6448  RISE       1
\Counter_1:CounterUDB:count_enable\/q                      macrocell11     3350   8267  -6448  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1         datapathcell1   2612  10879  -3168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3168p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10878
-------------------------------------   ----- 
End-of-path arrival time (ps)           10878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  -6448  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0                 macrocell11     2337   4917  -6448  RISE       1
\Counter_1:CounterUDB:count_enable\/q                      macrocell11     3350   8267  -6448  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_1         datapathcell2   2611  10878  -3168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_7:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_7:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3156p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10867
-------------------------------------   ----- 
End-of-path arrival time (ps)           10867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_7:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     2580   2580  -6436  RISE       1
\Counter_7:CounterUDB:count_enable\/main_0                 macrocell89      2328   4908  -6436  RISE       1
\Counter_7:CounterUDB:count_enable\/q                      macrocell89      3350   8258  -6436  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/cs_addr_1         datapathcell14   2608  10867  -3156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/clock             datapathcell14      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Counter_7:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_7:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3156p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10867
-------------------------------------   ----- 
End-of-path arrival time (ps)           10867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell7        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_7:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     2580   2580  -6436  RISE       1
\Counter_7:CounterUDB:count_enable\/main_0                 macrocell89      2328   4908  -6436  RISE       1
\Counter_7:CounterUDB:count_enable\/q                      macrocell89      3350   8258  -6436  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/cs_addr_1         datapathcell13   2608  10867  -3156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:dwncnt_stored\/q
Path End       : \Counter_4:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Counter_4:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3069p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10780
-------------------------------------   ----- 
End-of-path arrival time (ps)           10780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:dwncnt_stored\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_4:CounterUDB:dwncnt_stored\/q              macrocell53     1250   1250  -6349  RISE       1
\Counter_4:CounterUDB:dp_dir\/main_2                macrocell52     3458   4708  -6349  RISE       1
\Counter_4:CounterUDB:dp_dir\/q                     macrocell52     3350   8058  -6349  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell7   2722  10780  -3069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:dwncnt_stored\/q
Path End       : \Counter_4:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Counter_4:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3059p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10770
-------------------------------------   ----- 
End-of-path arrival time (ps)           10770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:dwncnt_stored\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_4:CounterUDB:dwncnt_stored\/q              macrocell53     1250   1250  -6349  RISE       1
\Counter_4:CounterUDB:dp_dir\/main_2                macrocell52     3458   4708  -6349  RISE       1
\Counter_4:CounterUDB:dp_dir\/q                     macrocell52     3350   8058  -6349  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell8   2712  10770  -3059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/clock             datapathcell8       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_A(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3022p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10733
-------------------------------------   ----- 
End-of-path arrival time (ps)           10733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Encoder_1_A(0)_SYNC/out                             synccell        1480   1480  -6302  RISE       1
\Counter_1:CounterUDB:dp_dir\/main_3                macrocell13     2820   4300  -6302  RISE       1
\Counter_1:CounterUDB:dp_dir\/q                     macrocell13     3350   7650  -6302  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   3083  10733  -3022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_A(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3022p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10732
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Encoder_1_A(0)_SYNC/out                             synccell        1480   1480  -6302  RISE       1
\Counter_1:CounterUDB:dp_dir\/main_3                macrocell13     2820   4300  -6302  RISE       1
\Counter_1:CounterUDB:dp_dir\/q                     macrocell13     3350   7650  -6302  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   3083  10732  -3022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : -2781p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20442
-------------------------------------   ----- 
End-of-path arrival time (ps)           20442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_7:CounterUDB:sC16:counterdp:u0\/cl1           datapathcell13   4900   4900  -2781  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/cl1i          datapathcell14      0   4900  -2781  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/cl1_comb      datapathcell14   3070   7970  -2781  RISE       1
\Counter_7:CounterUDB:status_0\/main_0                 macrocell96      6868  14838  -2781  RISE       1
\Counter_7:CounterUDB:status_0\/q                      macrocell96      3350  18188  -2781  RISE       1
\Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell7     2254  20442  -2781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell7        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_A(0)_SYNC/out
Path End       : \Counter_3:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Counter_3:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -2345p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10056
-------------------------------------   ----- 
End-of-path arrival time (ps)           10056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Encoder_3_A(0)_SYNC/out                             synccell        1480   1480  -5622  RISE       1
\Counter_3:CounterUDB:dp_dir\/main_3                macrocell39     2627   4107  -5622  RISE       1
\Counter_3:CounterUDB:dp_dir\/q                     macrocell39     3350   7457  -5622  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   2599  10056  -2345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_A(0)_SYNC/out
Path End       : \Counter_3:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Counter_3:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -2342p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)    19231
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                     7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10053
-------------------------------------   ----- 
End-of-path arrival time (ps)           10053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Encoder_3_A(0)_SYNC/out                             synccell        1480   1480  -5622  RISE       1
\Counter_3:CounterUDB:dp_dir\/main_3                macrocell39     2627   4107  -5622  RISE       1
\Counter_3:CounterUDB:dp_dir\/q                     macrocell39     3350   7457  -5622  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   2596  10053  -2342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:upcnt_stored\/q
Path End       : \Counter_6:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Counter_6:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -2313p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10023
-------------------------------------   ----- 
End-of-path arrival time (ps)           10023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:upcnt_stored\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_6:CounterUDB:upcnt_stored\/q               macrocell87      1250   1250  -5593  RISE       1
\Counter_6:CounterUDB:dp_dir\/main_1                macrocell78      2875   4125  -5593  RISE       1
\Counter_6:CounterUDB:dp_dir\/q                     macrocell78      3350   7475  -5593  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell11   2548  10023  -2313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:upcnt_stored\/q
Path End       : \Counter_6:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Counter_6:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -2312p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    19231
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   7711

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10023
-------------------------------------   ----- 
End-of-path arrival time (ps)           10023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:upcnt_stored\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_6:CounterUDB:upcnt_stored\/q               macrocell87      1250   1250  -5593  RISE       1
\Counter_6:CounterUDB:dp_dir\/main_1                macrocell78      2875   4125  -5593  RISE       1
\Counter_6:CounterUDB:dp_dir\/q                     macrocell78      3350   7475  -5593  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell12   2548  10023  -2312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/clock             datapathcell12      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : -2273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19933
-------------------------------------   ----- 
End-of-path arrival time (ps)           19933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_3:CounterUDB:sC16:counterdp:u0\/cl1           datapathcell5   4900   4900  -2273  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/cl1i          datapathcell6      0   4900  -2273  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/cl1_comb      datapathcell6   3070   7970  -2273  RISE       1
\Counter_3:CounterUDB:status_0\/main_0                 macrocell44     6306  14276  -2273  RISE       1
\Counter_3:CounterUDB:status_0\/q                      macrocell44     3350  17626  -2273  RISE       1
\Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell3    2308  19933  -2273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : -1040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18701
-------------------------------------   ----- 
End-of-path arrival time (ps)           18701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_7:CounterUDB:sC16:counterdp:u0\/z0            datapathcell13   2320   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell14      0   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell14   2960   5280  -10617  RISE       1
\Counter_7:CounterUDB:status_3\/main_0                 macrocell98      7816  13096   -1040  RISE       1
\Counter_7:CounterUDB:status_3\/q                      macrocell98      3350  16446   -1040  RISE       1
\Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell7     2256  18701   -1040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell7        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : -549p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18210
-------------------------------------   ----- 
End-of-path arrival time (ps)           18210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_7:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell13   2730   2730  -9513  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell14      0   2730  -9513  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell14   2960   5690  -9513  RISE       1
\Counter_7:CounterUDB:status_2\/main_0                 macrocell97      3200   8890   -549  RISE       1
\Counter_7:CounterUDB:status_2\/q                      macrocell97      3350  12240   -549  RISE       1
\Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell7     5970  18210   -549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell7        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17480
-------------------------------------   ----- 
End-of-path arrival time (ps)           17480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_3:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell5   2730   2730  -9729  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell6      0   2730  -9729  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell6   2960   5690  -9729  RISE       1
\Counter_3:CounterUDB:status_2\/main_0                 macrocell45     2305   7995    181  RISE       1
\Counter_3:CounterUDB:status_2\/q                      macrocell45     3350  11345    181  RISE       1
\Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell3    6135  17480    181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 470p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17191
-------------------------------------   ----- 
End-of-path arrival time (ps)           17191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_2:CounterUDB:sC16:counterdp:u0\/cl1           datapathcell3   4900   4900    470  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/cl1i          datapathcell4      0   4900    470  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/cl1_comb      datapathcell4   3070   7970    470  RISE       1
\Counter_2:CounterUDB:status_0\/main_0                 macrocell31     2940  10910    470  RISE       1
\Counter_2:CounterUDB:status_0\/q                      macrocell31     3350  14260    470  RISE       1
\Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell2    2931  17191    470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17159
-------------------------------------   ----- 
End-of-path arrival time (ps)           17159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_5:CounterUDB:sC16:counterdp:u0\/cl1           datapathcell9    4900   4900    501  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/cl1i          datapathcell10      0   4900    501  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/cl1_comb      datapathcell10   3070   7970    501  RISE       1
\Counter_5:CounterUDB:status_0\/main_0                 macrocell70      2938  10908    501  RISE       1
\Counter_5:CounterUDB:status_0\/q                      macrocell70      3350  14258    501  RISE       1
\Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell5     2902  17159    501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 755p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_1_IntClock:R#2)   19231
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14021

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13266
-------------------------------------   ----- 
End-of-path arrival time (ps)           13266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell         1480   1480    755  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell146     5509   6989    755  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell146     3350  10339    755  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell23   2926  13266    755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell23      0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 859p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16801
-------------------------------------   ----- 
End-of-path arrival time (ps)           16801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_5:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell9    2730   2730  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell10      0   2730  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell10   2960   5690  -10034  RISE       1
\Counter_5:CounterUDB:status_2\/main_0                 macrocell71      4887  10577     859  RISE       1
\Counter_5:CounterUDB:status_2\/q                      macrocell71      3350  13927     859  RISE       1
\Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell5     2875  16801     859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_7:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_7:CounterUDB:prevCompare\/clock_0
Path slack     : 883p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_7:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell13   4900   4900  -2781  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell14      0   4900  -2781  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell14   3070   7970  -2781  RISE       1
\Counter_7:CounterUDB:prevCompare\/main_0          macrocell94      6868  14838    883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:prevCompare\/clock_0                 macrocell94         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 1128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16533
-------------------------------------   ----- 
End-of-path arrival time (ps)           16533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sC16:counterdp:u0\/cl1           datapathcell15   4900   4900   1128  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/cl1i          datapathcell16      0   4900   1128  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/cl1_comb      datapathcell16   3070   7970   1128  RISE       1
\Counter_8:CounterUDB:status_0\/main_0                 macrocell109     2305  10275   1128  RISE       1
\Counter_8:CounterUDB:status_0\/q                      macrocell109     3350  13625   1128  RISE       1
\Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell8     2908  16533   1128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell8        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_3:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_3:CounterUDB:prevCompare\/clock_0
Path slack     : 1445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14276
-------------------------------------   ----- 
End-of-path arrival time (ps)           14276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_3:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell5   4900   4900  -2273  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell6      0   4900  -2273  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell6   3070   7970  -2273  RISE       1
\Counter_3:CounterUDB:prevCompare\/main_0          macrocell42     6306  14276   1445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:prevCompare\/clock_0                 macrocell42         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 1722p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15938
-------------------------------------   ----- 
End-of-path arrival time (ps)           15938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/cl1           datapathcell1   4900   4900   1722  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1i          datapathcell2      0   4900   1722  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1_comb      datapathcell2   3070   7970   1722  RISE       1
\Counter_1:CounterUDB:status_0\/main_0                 macrocell18     2304  10274   1722  RISE       1
\Counter_1:CounterUDB:status_0\/q                      macrocell18     3350  13624   1722  RISE       1
\Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell1    2314  15938   1722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 1779p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15882
-------------------------------------   ----- 
End-of-path arrival time (ps)           15882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_5:CounterUDB:sC16:counterdp:u0\/z0            datapathcell9    2320   2320  -9301  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell10      0   2320  -9301  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell10   2960   5280  -9301  RISE       1
\Counter_5:CounterUDB:status_3\/main_0                 macrocell72      4940  10220   1779  RISE       1
\Counter_5:CounterUDB:status_3\/q                      macrocell72      3350  13570   1779  RISE       1
\Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell5     2312  15882   1779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 1838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15823
-------------------------------------   ----- 
End-of-path arrival time (ps)           15823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_6:CounterUDB:sC16:counterdp:u0\/cl1           datapathcell11   4900   4900   1838  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/cl1i          datapathcell12      0   4900   1838  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/cl1_comb      datapathcell12   3070   7970   1838  RISE       1
\Counter_6:CounterUDB:status_0\/main_0                 macrocell83      2247  10217   1838  RISE       1
\Counter_6:CounterUDB:status_0\/q                      macrocell83      3350  13567   1838  RISE       1
\Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell6     2256  15823   1838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 1847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15813
-------------------------------------   ----- 
End-of-path arrival time (ps)           15813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_4:CounterUDB:sC16:counterdp:u0\/cl1           datapathcell7   4900   4900   1847  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/cl1i          datapathcell8      0   4900   1847  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/cl1_comb      datapathcell8   3070   7970   1847  RISE       1
\Counter_4:CounterUDB:status_0\/main_0                 macrocell57     2241  10211   1847  RISE       1
\Counter_4:CounterUDB:status_0\/q                      macrocell57     3350  13561   1847  RISE       1
\Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell4    2252  15813   1847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell4        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 1870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15791
-------------------------------------   ----- 
End-of-path arrival time (ps)           15791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_4:CounterUDB:sC16:counterdp:u0\/z0            datapathcell7   2320   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell8      0   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell8   2960   5280  -11801  RISE       1
\Counter_4:CounterUDB:status_3\/main_0                 macrocell59     4906  10186    1870  RISE       1
\Counter_4:CounterUDB:status_3\/q                      macrocell59     3350  13536    1870  RISE       1
\Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell4    2255  15791    1870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell4        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 1907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15754
-------------------------------------   ----- 
End-of-path arrival time (ps)           15754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_6:CounterUDB:sC16:counterdp:u0\/z0            datapathcell11   2320   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell12      0   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell12   2960   5280  -10153  RISE       1
\Counter_6:CounterUDB:status_3\/main_0                 macrocell85      4257   9537    1907  RISE       1
\Counter_6:CounterUDB:status_3\/q                      macrocell85      3350  12887    1907  RISE       1
\Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell6     2866  15754    1907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 2372p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15289
-------------------------------------   ----- 
End-of-path arrival time (ps)           15289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sC16:counterdp:u0\/z0            datapathcell15   2320   2320  -9595  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell16      0   2320  -9595  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell16   2960   5280  -9595  RISE       1
\Counter_8:CounterUDB:status_3\/main_0                 macrocell111     4349   9629   2372  RISE       1
\Counter_8:CounterUDB:status_3\/q                      macrocell111     3350  12979   2372  RISE       1
\Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell8     2310  15289   2372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell8        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 2427p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15233
-------------------------------------   ----- 
End-of-path arrival time (ps)           15233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_2:CounterUDB:sC16:counterdp:u0\/z0            datapathcell3   2320   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell4      0   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell4   2960   5280  -11216  RISE       1
\Counter_2:CounterUDB:status_3\/main_0                 macrocell33     4292   9572    2427  RISE       1
\Counter_2:CounterUDB:status_3\/q                      macrocell33     3350  12922    2427  RISE       1
\Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell2    2312  15233    2427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 2816p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14845
-------------------------------------   ----- 
End-of-path arrival time (ps)           14845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0            datapathcell1   2320   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell2      0   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell2   2960   5280  -11817  RISE       1
\Counter_1:CounterUDB:status_3\/main_0                 macrocell20     3906   9186    2816  RISE       1
\Counter_1:CounterUDB:status_3\/q                      macrocell20     3350  12536    2816  RISE       1
\Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell1    2310  14845    2816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2901p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_2_IntClock:R#2)   19231
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14021

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                          synccell         1480   1480   2901  RISE       1
\UART_2:BUART:rx_postpoll\/main_2         macrocell167     2614   4094   2901  RISE       1
\UART_2:BUART:rx_postpoll\/q              macrocell167     3350   7444   2901  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell24   3676  11120   2901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell24      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 3422p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14239
-------------------------------------   ----- 
End-of-path arrival time (ps)           14239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell15   2730   2730  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell16      0   2730  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell16   2960   5690  -9689  RISE       1
\Counter_8:CounterUDB:status_2\/main_0                 macrocell110     2294   7984   3422  RISE       1
\Counter_8:CounterUDB:status_2\/q                      macrocell110     3350  11334   3422  RISE       1
\Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell8     2905  14239   3422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell8        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 3590p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14071
-------------------------------------   ----- 
End-of-path arrival time (ps)           14071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_7:CounterUDB:sC16:counterdp:u0\/z0            datapathcell13   2320   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell14      0   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell14   2960   5280  -10617  RISE       1
\Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell7     8791  14071    3590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell7        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 3990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13671
-------------------------------------   ----- 
End-of-path arrival time (ps)           13671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_2:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell3   2730   2730  -9719  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell4      0   2730  -9719  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell4   2960   5690  -9719  RISE       1
\Counter_2:CounterUDB:status_2\/main_0                 macrocell32     2313   8003   3990  RISE       1
\Counter_2:CounterUDB:status_2\/q                      macrocell32     3350  11353   3990  RISE       1
\Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell2    2318  13671   3990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 4006p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13655
-------------------------------------   ----- 
End-of-path arrival time (ps)           13655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell1   2730   2730  -9701  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell2      0   2730  -9701  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell2   2960   5690  -9701  RISE       1
\Counter_1:CounterUDB:status_2\/main_0                 macrocell19     2297   7987   4006  RISE       1
\Counter_1:CounterUDB:status_2\/q                      macrocell19     3350  11337   4006  RISE       1
\Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell1    2318  13655   4006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 4108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13553
-------------------------------------   ----- 
End-of-path arrival time (ps)           13553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_4:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell7   2730   2730  -9561  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell8      0   2730  -9561  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell8   2960   5690  -9561  RISE       1
\Counter_4:CounterUDB:status_2\/main_0                 macrocell58     2248   7938   4108  RISE       1
\Counter_4:CounterUDB:status_2\/q                      macrocell58     3350  11288   4108  RISE       1
\Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell4    2265  13553   4108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell4        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 4110p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13551
-------------------------------------   ----- 
End-of-path arrival time (ps)           13551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_6:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell11   2730   2730  -9425  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell12      0   2730  -9425  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell12   2960   5690  -9425  RISE       1
\Counter_6:CounterUDB:status_2\/main_0                 macrocell84      2256   7946   4110  RISE       1
\Counter_6:CounterUDB:status_2\/q                      macrocell84      3350  11296   4110  RISE       1
\Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell6     2255  13551   4110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 4557p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell1   4900   4900   1722  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell2      0   4900   1722  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell2   3070   7970   1722  RISE       1
\Counter_1:CounterUDB:prevCompare\/main_0          macrocell16     3194  11164   4557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCompare\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_4:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_4:CounterUDB:prevCompare\/clock_0
Path slack     : 4635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11086
-------------------------------------   ----- 
End-of-path arrival time (ps)           11086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_4:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell7   4900   4900   1847  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell8      0   4900   1847  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell8   3070   7970   1847  RISE       1
\Counter_4:CounterUDB:prevCompare\/main_0          macrocell55     3116  11086   4635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:prevCompare\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_2:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_2:CounterUDB:prevCompare\/clock_0
Path slack     : 4811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_2:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell3   4900   4900    470  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell4      0   4900    470  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell4   3070   7970    470  RISE       1
\Counter_2:CounterUDB:prevCompare\/main_0          macrocell29     2940  10910   4811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:prevCompare\/clock_0                 macrocell29         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_5:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_5:CounterUDB:prevCompare\/clock_0
Path slack     : 4813p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10908
-------------------------------------   ----- 
End-of-path arrival time (ps)           10908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_5:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell9    4900   4900    501  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell10      0   4900    501  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell10   3070   7970    501  RISE       1
\Counter_5:CounterUDB:prevCompare\/main_0          macrocell68      2938  10908   4813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:prevCompare\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_5:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_5:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 5144p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_5:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell9    2730   2730  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell10      0   2730  -10034  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell10   2960   5690  -10034  RISE       1
\Counter_5:CounterUDB:overflow_reg_i\/main_0      macrocell67      4887  10577    5144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:overflow_reg_i\/clock_0              macrocell67         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 5268p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_1_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10453
-------------------------------------   ----- 
End-of-path arrival time (ps)           10453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell       1480   1480    755  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell155   8973  10453   5268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_6:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_6:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 5274p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10447
-------------------------------------   ----- 
End-of-path arrival time (ps)           10447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_6:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11   2320   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2960   5280  -10153  RISE       1
\Counter_6:CounterUDB:underflow_reg_i\/main_0     macrocell86      5167  10447    5274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:underflow_reg_i\/clock_0             macrocell86         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_11
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 5327p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_1_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell       1480   1480    755  RISE       1
\UART_1:BUART:rx_state_0\/main_11  macrocell147   8914  10394   5327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 5353p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12308
-------------------------------------   ----- 
End-of-path arrival time (ps)           12308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_3:CounterUDB:sC16:counterdp:u0\/z0            datapathcell5   2320   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell6      0   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell6   2960   5280  -10835  RISE       1
\Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell3    7028  12308    5353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_8:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_8:CounterUDB:prevCompare\/clock_0
Path slack     : 5445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10275
-------------------------------------   ----- 
End-of-path arrival time (ps)           10275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell15   4900   4900   1128  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell16      0   4900   1128  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell16   3070   7970   1128  RISE       1
\Counter_8:CounterUDB:prevCompare\/main_0          macrocell107     2305  10275   5445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:prevCompare\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_5:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_5:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 5501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10220
-------------------------------------   ----- 
End-of-path arrival time (ps)           10220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_5:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9    2320   2320  -9301  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0   2320  -9301  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2960   5280  -9301  RISE       1
\Counter_5:CounterUDB:underflow_reg_i\/main_0     macrocell73      4940  10220   5501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:underflow_reg_i\/clock_0             macrocell73         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_6:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_6:CounterUDB:prevCompare\/clock_0
Path slack     : 5504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10217
-------------------------------------   ----- 
End-of-path arrival time (ps)           10217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_6:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell11   4900   4900   1838  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell12      0   4900   1838  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell12   3070   7970   1838  RISE       1
\Counter_6:CounterUDB:prevCompare\/main_0          macrocell81      2247  10217   5504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:prevCompare\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_4:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_4:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 5535p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10186
-------------------------------------   ----- 
End-of-path arrival time (ps)           10186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_4:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7   2320   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2960   5280  -11801  RISE       1
\Counter_4:CounterUDB:underflow_reg_i\/main_0     macrocell60     4906  10186    5535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:underflow_reg_i\/clock_0             macrocell60         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_10
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 5561p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_1_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10160
-------------------------------------   ----- 
End-of-path arrival time (ps)           10160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                         synccell       1480   1480    755  RISE       1
\UART_1:BUART:rx_state_2_split\/main_11  macrocell150   3039   4519   5561  RISE       1
\UART_1:BUART:rx_state_2_split\/q        macrocell150   3350   7869   5561  RISE       1
\UART_1:BUART:rx_state_2\/main_10        macrocell149   2291  10160   5561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 5618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  -11817  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/main_0     macrocell21     4822  10102    5618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/clock_0             macrocell21         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_7:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_7:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 5672p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10048
-------------------------------------   ----- 
End-of-path arrival time (ps)           10048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_7:CounterUDB:sC16:counterdp:u0\/z0       datapathcell13   2320   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell14      0   2320  -10617  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell14   2960   5280  -10617  RISE       1
\Counter_7:CounterUDB:underflow_reg_i\/main_0     macrocell99      4768  10048    5672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:underflow_reg_i\/clock_0             macrocell99         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 5768p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11893
-------------------------------------   ----- 
End-of-path arrival time (ps)           11893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_2:CounterUDB:sC16:counterdp:u0\/z0            datapathcell3   2320   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell4      0   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell4   2960   5280  -11216  RISE       1
\Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell2    6613  11893    5768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 5936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11725
-------------------------------------   ----- 
End-of-path arrival time (ps)           11725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_4:CounterUDB:sC16:counterdp:u0\/z0            datapathcell7   2320   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell8      0   2320  -11801  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell8   2960   5280  -11801  RISE       1
\Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell4    6445  11725    5936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell4        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_8:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_8:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 6091p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9629
-------------------------------------   ---- 
End-of-path arrival time (ps)           9629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15   2320   2320  -9595  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0   2320  -9595  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2960   5280  -9595  RISE       1
\Counter_8:CounterUDB:underflow_reg_i\/main_0     macrocell112     4349   9629   6091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:underflow_reg_i\/clock_0             macrocell112        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 6121p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11539
-------------------------------------   ----- 
End-of-path arrival time (ps)           11539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0            datapathcell1   2320   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell2      0   2320  -11817  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell2   2960   5280  -11817  RISE       1
\Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell1    6259  11539    6121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_2:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_2:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 6220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_2:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3   2320   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0   2320  -11216  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2960   5280  -11216  RISE       1
\Counter_2:CounterUDB:underflow_reg_i\/main_0     macrocell34     4220   9500    6220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:underflow_reg_i\/clock_0             macrocell34         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_3:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_3:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 6620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9101
-------------------------------------   ---- 
End-of-path arrival time (ps)           9101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Counter_3:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5   2320   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0   2320  -10835  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2960   5280  -10835  RISE       1
\Counter_3:CounterUDB:underflow_reg_i\/main_0     macrocell47     3821   9101    6620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:underflow_reg_i\/clock_0             macrocell47         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_7:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_7:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 6831p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8890
-------------------------------------   ---- 
End-of-path arrival time (ps)           8890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u0\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_7:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell13   2730   2730  -9513  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell14      0   2730  -9513  RISE       1
\Counter_7:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell14   2960   5690  -9513  RISE       1
\Counter_7:CounterUDB:overflow_reg_i\/main_0      macrocell93      3200   8890   6831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:overflow_reg_i\/clock_0              macrocell93         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 6871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10790
-------------------------------------   ----- 
End-of-path arrival time (ps)           10790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_5:CounterUDB:sC16:counterdp:u0\/z0            datapathcell9    2320   2320  -9301  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell10      0   2320  -9301  RISE       1
\Counter_5:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell10   2960   5280  -9301  RISE       1
\Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell5     5510  10790   6871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 7457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sC16:counterdp:u0\/z0            datapathcell15   2320   2320  -9595  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell16      0   2320  -9595  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell16   2960   5280  -9595  RISE       1
\Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell8     4923  10203   7457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell8        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_B(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:dwncnt_stored\/main_2
Capture Clock  : \Counter_2:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 7671p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_2_B(0)_SYNC/out                      synccell      1480   1480  -9723  RISE       1
\Counter_2:CounterUDB:dwncnt_stored\/main_2  macrocell27   6569   8049   7671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:dwncnt_stored\/clock_0               macrocell27         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_B(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:upcnt_stored\/main_2
Capture Clock  : \Counter_2:CounterUDB:upcnt_stored\/clock_0
Path slack     : 7671p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_2_B(0)_SYNC/out                     synccell      1480   1480  -9723  RISE       1
\Counter_2:CounterUDB:upcnt_stored\/main_2  macrocell35   6569   8049   7671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:upcnt_stored\/clock_0                macrocell35         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_A(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:dwncnt_stored\/main_1
Capture Clock  : \Counter_2:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 7684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_2_A(0)_SYNC/out                      synccell      1480   1480  -9710  RISE       1
\Counter_2:CounterUDB:dwncnt_stored\/main_1  macrocell27   6557   8037   7684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:dwncnt_stored\/clock_0               macrocell27         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_A(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:upcnt_stored\/main_1
Capture Clock  : \Counter_2:CounterUDB:upcnt_stored\/clock_0
Path slack     : 7684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_2_A(0)_SYNC/out                     synccell      1480   1480  -9710  RISE       1
\Counter_2:CounterUDB:upcnt_stored\/main_1  macrocell35   6557   8037   7684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:upcnt_stored\/clock_0                macrocell35         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_A(0)_SYNC/out
Path End       : \EdgeDetect_3:last\/main_0
Capture Clock  : \EdgeDetect_3:last\/clock_0
Path slack     : 7684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
Encoder_2_A(0)_SYNC/out     synccell       1480   1480  -9710  RISE       1
\EdgeDetect_3:last\/main_0  macrocell119   6557   8037   7684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                macrocell119        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_B(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:count_down\/main_3
Capture Clock  : \Counter_2:CounterUDB:count_down\/clock_0
Path slack     : 7684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_2_B(0)_SYNC/out                   synccell      1480   1480  -9723  RISE       1
\Counter_2:CounterUDB:count_down\/main_3  macrocell23   6556   8036   7684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:count_down\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_B(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:count_up\/main_3
Capture Clock  : \Counter_2:CounterUDB:count_up\/clock_0
Path slack     : 7684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_2_B(0)_SYNC/out                 synccell      1480   1480  -9723  RISE       1
\Counter_2:CounterUDB:count_up\/main_3  macrocell25   6556   8036   7684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:count_up\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_A(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:count_down\/main_2
Capture Clock  : \Counter_2:CounterUDB:count_down\/clock_0
Path slack     : 7697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8024
-------------------------------------   ---- 
End-of-path arrival time (ps)           8024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_2_A(0)_SYNC/out                   synccell      1480   1480  -9710  RISE       1
\Counter_2:CounterUDB:count_down\/main_2  macrocell23   6544   8024   7697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:count_down\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_2_A(0)_SYNC/out
Path End       : \Counter_2:CounterUDB:count_up\/main_2
Capture Clock  : \Counter_2:CounterUDB:count_up\/clock_0
Path slack     : 7697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8024
-------------------------------------   ---- 
End-of-path arrival time (ps)           8024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_2_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_2_A(0)_SYNC/out                 synccell      1480   1480  -9710  RISE       1
\Counter_2:CounterUDB:count_up\/main_2  macrocell25   6544   8024   7697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:count_up\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_2:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_2:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 7718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_2:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3   2730   2730  -9719  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0   2730  -9719  RISE       1
\Counter_2:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2960   5690  -9719  RISE       1
\Counter_2:CounterUDB:overflow_reg_i\/main_0      macrocell28     2313   8003   7718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:overflow_reg_i\/clock_0              macrocell28         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_3:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_3:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 7725p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_3:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5   2730   2730  -9729  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0   2730  -9729  RISE       1
\Counter_3:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2960   5690  -9729  RISE       1
\Counter_3:CounterUDB:overflow_reg_i\/main_0      macrocell41     2305   7995   7725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:overflow_reg_i\/clock_0              macrocell41         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_1:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 7734p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  -9701  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  -9701  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  -9701  RISE       1
\Counter_1:CounterUDB:overflow_reg_i\/main_0      macrocell15     2297   7987   7734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:overflow_reg_i\/clock_0              macrocell15         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_8:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_8:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 7737p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u0\/clock             datapathcell15      0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell15   2730   2730  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell16      0   2730  -9689  RISE       1
\Counter_8:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell16   2960   5690  -9689  RISE       1
\Counter_8:CounterUDB:overflow_reg_i\/main_0      macrocell106     2294   7984   7737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:overflow_reg_i\/clock_0              macrocell106        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_6:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_6:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 7775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_6:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11   2730   2730  -9425  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0   2730  -9425  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2960   5690  -9425  RISE       1
\Counter_6:CounterUDB:overflow_reg_i\/main_0      macrocell80      2256   7946   7775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:overflow_reg_i\/clock_0              macrocell80         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Counter_4:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_4:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 7783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u0\/clock             datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_4:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7   2730   2730  -9561  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0   2730  -9561  RISE       1
\Counter_4:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2960   5690  -9561  RISE       1
\Counter_4:CounterUDB:overflow_reg_i\/main_0      macrocell54     2248   7938   7783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:overflow_reg_i\/clock_0              macrocell54         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 8083p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 17661

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Counter_6:CounterUDB:sC16:counterdp:u0\/z0            datapathcell11   2320   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell12      0   2320  -10153  RISE       1
\Counter_6:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell12   2960   5280  -10153  RISE       1
\Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell6     4297   9577    8083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\/clock         statusicell6        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_A(0)_SYNC/out
Path End       : \Counter_7:CounterUDB:upcnt_stored\/main_1
Capture Clock  : \Counter_7:CounterUDB:upcnt_stored\/clock_0
Path slack     : 8751p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Encoder_7_A(0)_SYNC/out                     synccell       1480   1480  -7609  RISE       1
\Counter_7:CounterUDB:upcnt_stored\/main_1  macrocell100   5490   6970   8751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:upcnt_stored\/clock_0                macrocell100        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_B(0)_SYNC/out
Path End       : \Counter_7:CounterUDB:upcnt_stored\/main_2
Capture Clock  : \Counter_7:CounterUDB:upcnt_stored\/clock_0
Path slack     : 8943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Encoder_7_B(0)_SYNC/out                     synccell       1480   1480  -7416  RISE       1
\Counter_7:CounterUDB:upcnt_stored\/main_2  macrocell100   5297   6777   8943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:upcnt_stored\/clock_0                macrocell100        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART_2:BUART:pollcount_0\/main_3
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 9254p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_2_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                   synccell       1480   1480   2901  RISE       1
\UART_2:BUART:pollcount_0\/main_3  macrocell160   4987   6467   9254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART_2:BUART:pollcount_1\/main_4
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 9254p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_2_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                   synccell       1480   1480   2901  RISE       1
\UART_2:BUART:pollcount_1\/main_4  macrocell161   4987   6467   9254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_A(0)_SYNC/out
Path End       : \Counter_7:CounterUDB:count_down\/main_2
Capture Clock  : \Counter_7:CounterUDB:count_down\/clock_0
Path slack     : 9636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_7_A(0)_SYNC/out                   synccell      1480   1480  -7609  RISE       1
\Counter_7:CounterUDB:count_down\/main_2  macrocell88   4604   6084   9636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:count_down\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_A(0)_SYNC/out
Path End       : \Counter_7:CounterUDB:count_up\/main_2
Capture Clock  : \Counter_7:CounterUDB:count_up\/clock_0
Path slack     : 9636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_7_A(0)_SYNC/out                 synccell      1480   1480  -7609  RISE       1
\Counter_7:CounterUDB:count_up\/main_2  macrocell90   4604   6084   9636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:count_up\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_A(0)_SYNC/out
Path End       : \Counter_7:CounterUDB:dwncnt_stored\/main_1
Capture Clock  : \Counter_7:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 9636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_7_A(0)_SYNC/out                      synccell      1480   1480  -7609  RISE       1
\Counter_7:CounterUDB:dwncnt_stored\/main_1  macrocell92   4604   6084   9636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:dwncnt_stored\/clock_0               macrocell92         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_B(0)_SYNC/out
Path End       : \Counter_5:CounterUDB:upcnt_stored\/main_2
Capture Clock  : \Counter_5:CounterUDB:upcnt_stored\/clock_0
Path slack     : 9779p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_5_B(0)_SYNC/out                     synccell      1480   1480  -7088  RISE       1
\Counter_5:CounterUDB:upcnt_stored\/main_2  macrocell74   4461   5941   9779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:upcnt_stored\/clock_0                macrocell74         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_A(0)_SYNC/out
Path End       : \Counter_5:CounterUDB:upcnt_stored\/main_1
Capture Clock  : \Counter_5:CounterUDB:upcnt_stored\/clock_0
Path slack     : 9787p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_5_A(0)_SYNC/out                     synccell      1480   1480  -7088  RISE       1
\Counter_5:CounterUDB:upcnt_stored\/main_1  macrocell74   4454   5934   9787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:upcnt_stored\/clock_0                macrocell74         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_A(0)_SYNC/out
Path End       : \EdgeDetect_10:last\/main_0
Capture Clock  : \EdgeDetect_10:last\/clock_0
Path slack     : 9787p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Encoder_5_A(0)_SYNC/out      synccell       1480   1480  -7088  RISE       1
\EdgeDetect_10:last\/main_0  macrocell114   4454   5934   9787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_10:last\/clock_0                               macrocell114        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART_2:BUART:rx_last\/main_0
Capture Clock  : \UART_2:BUART:rx_last\/clock_0
Path slack     : 9821p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_2_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out               synccell       1480   1480   2901  RISE       1
\UART_2:BUART:rx_last\/main_0  macrocell165   4420   5900   9821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_last\/clock_0                             macrocell165        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_A(0)_SYNC/out
Path End       : \Counter_8:CounterUDB:upcnt_stored\/main_1
Capture Clock  : \Counter_8:CounterUDB:upcnt_stored\/clock_0
Path slack     : 9823p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Encoder_8_A(0)_SYNC/out                     synccell       1480   1480  -7074  RISE       1
\Counter_8:CounterUDB:upcnt_stored\/main_1  macrocell113   4418   5898   9823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:upcnt_stored\/clock_0                macrocell113        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_A(0)_SYNC/out
Path End       : \EdgeDetect_15:last\/main_0
Capture Clock  : \EdgeDetect_15:last\/clock_0
Path slack     : 9823p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Encoder_8_A(0)_SYNC/out      synccell       1480   1480  -7074  RISE       1
\EdgeDetect_15:last\/main_0  macrocell117   4418   5898   9823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_15:last\/clock_0                               macrocell117        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_B(0)_SYNC/out
Path End       : \Counter_7:CounterUDB:count_down\/main_3
Capture Clock  : \Counter_7:CounterUDB:count_down\/clock_0
Path slack     : 9830p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_7_B(0)_SYNC/out                   synccell      1480   1480  -7416  RISE       1
\Counter_7:CounterUDB:count_down\/main_3  macrocell88   4411   5891   9830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:count_down\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_B(0)_SYNC/out
Path End       : \Counter_7:CounterUDB:count_up\/main_3
Capture Clock  : \Counter_7:CounterUDB:count_up\/clock_0
Path slack     : 9830p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_7_B(0)_SYNC/out                 synccell      1480   1480  -7416  RISE       1
\Counter_7:CounterUDB:count_up\/main_3  macrocell90   4411   5891   9830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:count_up\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_B(0)_SYNC/out
Path End       : \Counter_7:CounterUDB:dwncnt_stored\/main_2
Capture Clock  : \Counter_7:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 9830p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_7_B(0)_SYNC/out                      synccell      1480   1480  -7416  RISE       1
\Counter_7:CounterUDB:dwncnt_stored\/main_2  macrocell92   4411   5891   9830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:dwncnt_stored\/clock_0               macrocell92         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \Counter_2:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \Counter_2:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 10317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                macrocell119        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_3:last\/q                        macrocell119   1250   1250  -6529  RISE       1
\Counter_2:CounterUDB:dwncnt_stored\/main_0  macrocell27    4153   5403  10317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:dwncnt_stored\/clock_0               macrocell27         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \Counter_2:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \Counter_2:CounterUDB:upcnt_stored\/clock_0
Path slack     : 10317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                macrocell119        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_3:last\/q                       macrocell119   1250   1250  -6529  RISE       1
\Counter_2:CounterUDB:upcnt_stored\/main_0  macrocell35    4153   5403  10317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:upcnt_stored\/clock_0                macrocell35         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_B(0)_SYNC/out
Path End       : \Counter_5:CounterUDB:count_down\/main_3
Capture Clock  : \Counter_5:CounterUDB:count_down\/clock_0
Path slack     : 10339p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_5_B(0)_SYNC/out                   synccell      1480   1480  -7088  RISE       1
\Counter_5:CounterUDB:count_down\/main_3  macrocell62   3901   5381  10339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:count_down\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_B(0)_SYNC/out
Path End       : \Counter_5:CounterUDB:count_up\/main_3
Capture Clock  : \Counter_5:CounterUDB:count_up\/clock_0
Path slack     : 10339p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_5_B(0)_SYNC/out                 synccell      1480   1480  -7088  RISE       1
\Counter_5:CounterUDB:count_up\/main_3  macrocell64   3901   5381  10339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:count_up\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_B(0)_SYNC/out
Path End       : \Counter_5:CounterUDB:dwncnt_stored\/main_2
Capture Clock  : \Counter_5:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 10339p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_5_B(0)_SYNC/out                      synccell      1480   1480  -7088  RISE       1
\Counter_5:CounterUDB:dwncnt_stored\/main_2  macrocell66   3901   5381  10339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:dwncnt_stored\/clock_0               macrocell66         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_A(0)_SYNC/out
Path End       : \Counter_5:CounterUDB:count_down\/main_2
Capture Clock  : \Counter_5:CounterUDB:count_down\/clock_0
Path slack     : 10340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_5_A(0)_SYNC/out                   synccell      1480   1480  -7088  RISE       1
\Counter_5:CounterUDB:count_down\/main_2  macrocell62   3901   5381  10340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:count_down\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_A(0)_SYNC/out
Path End       : \Counter_5:CounterUDB:count_up\/main_2
Capture Clock  : \Counter_5:CounterUDB:count_up\/clock_0
Path slack     : 10340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_5_A(0)_SYNC/out                 synccell      1480   1480  -7088  RISE       1
\Counter_5:CounterUDB:count_up\/main_2  macrocell64   3901   5381  10340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:count_up\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_5_A(0)_SYNC/out
Path End       : \Counter_5:CounterUDB:dwncnt_stored\/main_1
Capture Clock  : \Counter_5:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 10340p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_5_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_5_A(0)_SYNC/out                      synccell      1480   1480  -7088  RISE       1
\Counter_5:CounterUDB:dwncnt_stored\/main_1  macrocell66   3901   5381  10340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:dwncnt_stored\/clock_0               macrocell66         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_A(0)_SYNC/out
Path End       : \Counter_8:CounterUDB:count_down\/main_2
Capture Clock  : \Counter_8:CounterUDB:count_down\/clock_0
Path slack     : 10397p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Encoder_8_A(0)_SYNC/out                   synccell       1480   1480  -7074  RISE       1
\Counter_8:CounterUDB:count_down\/main_2  macrocell101   3844   5324  10397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:count_down\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_A(0)_SYNC/out
Path End       : \Counter_8:CounterUDB:count_up\/main_2
Capture Clock  : \Counter_8:CounterUDB:count_up\/clock_0
Path slack     : 10397p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Encoder_8_A(0)_SYNC/out                 synccell       1480   1480  -7074  RISE       1
\Counter_8:CounterUDB:count_up\/main_2  macrocell103   3844   5324  10397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:count_up\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_A(0)_SYNC/out
Path End       : \Counter_8:CounterUDB:dwncnt_stored\/main_1
Capture Clock  : \Counter_8:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 10397p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Encoder_8_A(0)_SYNC/out                      synccell       1480   1480  -7074  RISE       1
\Counter_8:CounterUDB:dwncnt_stored\/main_1  macrocell105   3844   5324  10397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:dwncnt_stored\/clock_0               macrocell105        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:dwncnt_stored\/q
Path End       : \Counter_4:CounterUDB:count_down\/main_0
Capture Clock  : \Counter_4:CounterUDB:count_down\/clock_0
Path slack     : 10472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:dwncnt_stored\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_4:CounterUDB:dwncnt_stored\/q    macrocell53   1250   1250  -6349  RISE       1
\Counter_4:CounterUDB:count_down\/main_0  macrocell49   3998   5248  10472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:count_down\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_7_A(0)_SYNC/out
Path End       : \EdgeDetect_13:last\/main_0
Capture Clock  : \EdgeDetect_13:last\/clock_0
Path slack     : 10553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_7_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Encoder_7_A(0)_SYNC/out      synccell       1480   1480  -7609  RISE       1
\EdgeDetect_13:last\/main_0  macrocell116   3687   5167  10553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_13:last\/clock_0                               macrocell116        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_13:last\/q
Path End       : \Counter_7:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \Counter_7:CounterUDB:upcnt_stored\/clock_0
Path slack     : 10685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_13:last\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_13:last\/q                      macrocell116   1250   1250  -5677  RISE       1
\Counter_7:CounterUDB:upcnt_stored\/main_0  macrocell100   3785   5035  10685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:upcnt_stored\/clock_0                macrocell100        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \Counter_2:CounterUDB:count_down\/main_1
Capture Clock  : \Counter_2:CounterUDB:count_down\/clock_0
Path slack     : 10879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                macrocell119        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_3:last\/q                     macrocell119   1250   1250  -6529  RISE       1
\Counter_2:CounterUDB:count_down\/main_1  macrocell23    3592   4842  10879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:count_down\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \Counter_2:CounterUDB:count_up\/main_0
Capture Clock  : \Counter_2:CounterUDB:count_up\/clock_0
Path slack     : 10879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_3:last\/q                   macrocell119   1250   1250  -6529  RISE       1
\Counter_2:CounterUDB:count_up\/main_0  macrocell25    3592   4842  10879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:count_up\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_6_A(0)_SYNC/out
Path End       : \Counter_6:CounterUDB:dwncnt_stored\/main_1
Capture Clock  : \Counter_6:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 10951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_6_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_6_A(0)_SYNC/out                      synccell      1480   1480  -5501  RISE       1
\Counter_6:CounterUDB:dwncnt_stored\/main_1  macrocell79   3290   4770  10951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:dwncnt_stored\/clock_0               macrocell79         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_6_A(0)_SYNC/out
Path End       : \Counter_6:CounterUDB:upcnt_stored\/main_1
Capture Clock  : \Counter_6:CounterUDB:upcnt_stored\/clock_0
Path slack     : 10951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_6_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_6_A(0)_SYNC/out                     synccell      1480   1480  -5501  RISE       1
\Counter_6:CounterUDB:upcnt_stored\/main_1  macrocell87   3290   4770  10951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:upcnt_stored\/clock_0                macrocell87         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_B(0)_SYNC/out
Path End       : \Counter_8:CounterUDB:count_down\/main_3
Capture Clock  : \Counter_8:CounterUDB:count_down\/clock_0
Path slack     : 10977p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Encoder_8_B(0)_SYNC/out                   synccell       1480   1480  -6493  RISE       1
\Counter_8:CounterUDB:count_down\/main_3  macrocell101   3263   4743  10977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:count_down\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_B(0)_SYNC/out
Path End       : \Counter_8:CounterUDB:count_up\/main_3
Capture Clock  : \Counter_8:CounterUDB:count_up\/clock_0
Path slack     : 10977p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Encoder_8_B(0)_SYNC/out                 synccell       1480   1480  -6493  RISE       1
\Counter_8:CounterUDB:count_up\/main_3  macrocell103   3263   4743  10977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:count_up\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_B(0)_SYNC/out
Path End       : \Counter_8:CounterUDB:dwncnt_stored\/main_2
Capture Clock  : \Counter_8:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 10977p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Encoder_8_B(0)_SYNC/out                      synccell       1480   1480  -6493  RISE       1
\Counter_8:CounterUDB:dwncnt_stored\/main_2  macrocell105   3263   4743  10977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:dwncnt_stored\/clock_0               macrocell105        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_8_B(0)_SYNC/out
Path End       : \Counter_8:CounterUDB:upcnt_stored\/main_2
Capture Clock  : \Counter_8:CounterUDB:upcnt_stored\/clock_0
Path slack     : 10986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_8_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Encoder_8_B(0)_SYNC/out                     synccell       1480   1480  -6493  RISE       1
\Counter_8:CounterUDB:upcnt_stored\/main_2  macrocell113   3254   4734  10986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:upcnt_stored\/clock_0                macrocell113        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_6_B(0)_SYNC/out
Path End       : \Counter_6:CounterUDB:dwncnt_stored\/main_2
Capture Clock  : \Counter_6:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11104p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_6_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_6_B(0)_SYNC/out                      synccell      1480   1480  -5201  RISE       1
\Counter_6:CounterUDB:dwncnt_stored\/main_2  macrocell79   3137   4617  11104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:dwncnt_stored\/clock_0               macrocell79         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_6_B(0)_SYNC/out
Path End       : \Counter_6:CounterUDB:upcnt_stored\/main_2
Capture Clock  : \Counter_6:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11104p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_6_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_6_B(0)_SYNC/out                     synccell      1480   1480  -5201  RISE       1
\Counter_6:CounterUDB:upcnt_stored\/main_2  macrocell87   3137   4617  11104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:upcnt_stored\/clock_0                macrocell87         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_4_A(0)_SYNC/out
Path End       : \Counter_4:CounterUDB:count_up\/main_2
Capture Clock  : \Counter_4:CounterUDB:count_up\/clock_0
Path slack     : 11158p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_4_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_4_A(0)_SYNC/out                 synccell      1480   1480  -6204  RISE       1
\Counter_4:CounterUDB:count_up\/main_2  macrocell51   3083   4563  11158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:count_up\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_4_A(0)_SYNC/out
Path End       : \EdgeDetect_7:last\/main_0
Capture Clock  : \EdgeDetect_7:last\/clock_0
Path slack     : 11158p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_4_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
Encoder_4_A(0)_SYNC/out     synccell       1480   1480  -6204  RISE       1
\EdgeDetect_7:last\/main_0  macrocell121   3083   4563  11158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_7:last\/clock_0                                macrocell121        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_4_A(0)_SYNC/out
Path End       : \Counter_4:CounterUDB:count_down\/main_2
Capture Clock  : \Counter_4:CounterUDB:count_down\/clock_0
Path slack     : 11165p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_4_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_4_A(0)_SYNC/out                   synccell      1480   1480  -6204  RISE       1
\Counter_4:CounterUDB:count_down\/main_2  macrocell49   3075   4555  11165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:count_down\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_4_A(0)_SYNC/out
Path End       : \Counter_4:CounterUDB:dwncnt_stored\/main_1
Capture Clock  : \Counter_4:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11165p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_4_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_4_A(0)_SYNC/out                      synccell      1480   1480  -6204  RISE       1
\Counter_4:CounterUDB:dwncnt_stored\/main_1  macrocell53   3075   4555  11165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:dwncnt_stored\/clock_0               macrocell53         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_4_A(0)_SYNC/out
Path End       : \Counter_4:CounterUDB:upcnt_stored\/main_1
Capture Clock  : \Counter_4:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11165p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_4_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_4_A(0)_SYNC/out                     synccell      1480   1480  -6204  RISE       1
\Counter_4:CounterUDB:upcnt_stored\/main_1  macrocell61   3075   4555  11165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:upcnt_stored\/clock_0                macrocell61         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_4_B(0)_SYNC/out
Path End       : \Counter_4:CounterUDB:count_up\/main_3
Capture Clock  : \Counter_4:CounterUDB:count_up\/clock_0
Path slack     : 11173p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_4_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_4_B(0)_SYNC/out                 synccell      1480   1480  -6189  RISE       1
\Counter_4:CounterUDB:count_up\/main_3  macrocell51   3068   4548  11173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:count_up\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 11179p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_1_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out  synccell      1480   1480    755  RISE       1
MODIN3_0/main_3   macrocell1    3062   4542  11179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 11179p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_1_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out  synccell      1480   1480    755  RISE       1
MODIN3_1/main_4   macrocell2    3062   4542  11179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_4_B(0)_SYNC/out
Path End       : \Counter_4:CounterUDB:count_down\/main_3
Capture Clock  : \Counter_4:CounterUDB:count_down\/clock_0
Path slack     : 11183p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_4_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_4_B(0)_SYNC/out                   synccell      1480   1480  -6189  RISE       1
\Counter_4:CounterUDB:count_down\/main_3  macrocell49   3058   4538  11183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:count_down\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_4_B(0)_SYNC/out
Path End       : \Counter_4:CounterUDB:dwncnt_stored\/main_2
Capture Clock  : \Counter_4:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11183p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_4_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_4_B(0)_SYNC/out                      synccell      1480   1480  -6189  RISE       1
\Counter_4:CounterUDB:dwncnt_stored\/main_2  macrocell53   3058   4538  11183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:dwncnt_stored\/clock_0               macrocell53         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_4_B(0)_SYNC/out
Path End       : \Counter_4:CounterUDB:upcnt_stored\/main_2
Capture Clock  : \Counter_4:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11183p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_4_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_4_B(0)_SYNC/out                     synccell      1480   1480  -6189  RISE       1
\Counter_4:CounterUDB:upcnt_stored\/main_2  macrocell61   3058   4538  11183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:upcnt_stored\/clock_0                macrocell61         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_11:last\/q
Path End       : \Counter_6:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \Counter_6:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11192p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_11:last\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_11:last\/q                       macrocell115   1250   1250  -5238  RISE       1
\Counter_6:CounterUDB:dwncnt_stored\/main_0  macrocell79    3279   4529  11192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:dwncnt_stored\/clock_0               macrocell79         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_11:last\/q
Path End       : \Counter_6:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \Counter_6:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11192p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_11:last\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_11:last\/q                      macrocell115   1250   1250  -5238  RISE       1
\Counter_6:CounterUDB:upcnt_stored\/main_0  macrocell87    3279   4529  11192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:upcnt_stored\/clock_0                macrocell87         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 11202p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_1_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell       1480   1480    755  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell144   3039   4519  11202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell144        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_A(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:count_down\/main_2
Capture Clock  : \Counter_1:CounterUDB:count_down\/clock_0
Path slack     : 11421p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_1_A(0)_SYNC/out                   synccell      1480   1480  -6302  RISE       1
\Counter_1:CounterUDB:count_down\/main_2  macrocell10   2820   4300  11421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_down\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_A(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:count_up\/main_2
Capture Clock  : \Counter_1:CounterUDB:count_up\/clock_0
Path slack     : 11421p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_1_A(0)_SYNC/out                 synccell      1480   1480  -6302  RISE       1
\Counter_1:CounterUDB:count_up\/main_2  macrocell12   2820   4300  11421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_up\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_A(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:dwncnt_stored\/main_1
Capture Clock  : \Counter_1:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11421p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_1_A(0)_SYNC/out                      synccell      1480   1480  -6302  RISE       1
\Counter_1:CounterUDB:dwncnt_stored\/main_1  macrocell14   2820   4300  11421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:dwncnt_stored\/clock_0               macrocell14         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_A(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:upcnt_stored\/main_1
Capture Clock  : \Counter_1:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11428p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4293
-------------------------------------   ---- 
End-of-path arrival time (ps)           4293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_1_A(0)_SYNC/out                     synccell      1480   1480  -6302  RISE       1
\Counter_1:CounterUDB:upcnt_stored\/main_1  macrocell22   2813   4293  11428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:upcnt_stored\/clock_0                macrocell22         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_A(0)_SYNC/out
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : 11428p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4293
-------------------------------------   ---- 
End-of-path arrival time (ps)           4293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
Encoder_1_A(0)_SYNC/out     synccell       1480   1480  -6302  RISE       1
\EdgeDetect_1:last\/main_0  macrocell118   2813   4293  11428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell118        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_13:last\/q
Path End       : \Counter_7:CounterUDB:count_down\/main_1
Capture Clock  : \Counter_7:CounterUDB:count_down\/clock_0
Path slack     : 11569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_13:last\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_13:last\/q                    macrocell116   1250   1250  -5677  RISE       1
\Counter_7:CounterUDB:count_down\/main_1  macrocell88    2902   4152  11569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:count_down\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_13:last\/q
Path End       : \Counter_7:CounterUDB:count_up\/main_0
Capture Clock  : \Counter_7:CounterUDB:count_up\/clock_0
Path slack     : 11569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_13:last\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_13:last\/q                  macrocell116   1250   1250  -5677  RISE       1
\Counter_7:CounterUDB:count_up\/main_0  macrocell90    2902   4152  11569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:count_up\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_13:last\/q
Path End       : \Counter_7:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \Counter_7:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_13:last\/clock_0                               macrocell116        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_13:last\/q                       macrocell116   1250   1250  -5677  RISE       1
\Counter_7:CounterUDB:dwncnt_stored\/main_0  macrocell92    2902   4152  11569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:dwncnt_stored\/clock_0               macrocell92         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:upcnt_stored\/q
Path End       : \Counter_6:CounterUDB:count_up\/main_1
Capture Clock  : \Counter_6:CounterUDB:count_up\/clock_0
Path slack     : 11596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:upcnt_stored\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_6:CounterUDB:upcnt_stored\/q   macrocell87   1250   1250  -5593  RISE       1
\Counter_6:CounterUDB:count_up\/main_1  macrocell77   2875   4125  11596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:count_up\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_6:CounterUDB:dwncnt_stored\/q
Path End       : \Counter_6:CounterUDB:count_down\/main_0
Capture Clock  : \Counter_6:CounterUDB:count_down\/clock_0
Path slack     : 11600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:dwncnt_stored\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_6:CounterUDB:dwncnt_stored\/q    macrocell79   1250   1250  -5588  RISE       1
\Counter_6:CounterUDB:count_down\/main_0  macrocell75   2871   4121  11600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:count_down\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_A(0)_SYNC/out
Path End       : \Counter_3:CounterUDB:count_up\/main_2
Capture Clock  : \Counter_3:CounterUDB:count_up\/clock_0
Path slack     : 11601p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_3_A(0)_SYNC/out                 synccell      1480   1480  -5622  RISE       1
\Counter_3:CounterUDB:count_up\/main_2  macrocell38   2640   4120  11601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:count_up\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_A(0)_SYNC/out
Path End       : \Counter_3:CounterUDB:dwncnt_stored\/main_1
Capture Clock  : \Counter_3:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11601p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_3_A(0)_SYNC/out                      synccell      1480   1480  -5622  RISE       1
\Counter_3:CounterUDB:dwncnt_stored\/main_1  macrocell40   2640   4120  11601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:dwncnt_stored\/clock_0               macrocell40         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_B(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:count_down\/main_3
Capture Clock  : \Counter_1:CounterUDB:count_down\/clock_0
Path slack     : 11606p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_1_B(0)_SYNC/out                   synccell      1480   1480  -6117  RISE       1
\Counter_1:CounterUDB:count_down\/main_3  macrocell10   2634   4114  11606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_down\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_B(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:count_up\/main_3
Capture Clock  : \Counter_1:CounterUDB:count_up\/clock_0
Path slack     : 11606p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_1_B(0)_SYNC/out                 synccell      1480   1480  -6117  RISE       1
\Counter_1:CounterUDB:count_up\/main_3  macrocell12   2634   4114  11606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_up\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_B(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:dwncnt_stored\/main_2
Capture Clock  : \Counter_1:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11606p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_1_B(0)_SYNC/out                      synccell      1480   1480  -6117  RISE       1
\Counter_1:CounterUDB:dwncnt_stored\/main_2  macrocell14   2634   4114  11606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:dwncnt_stored\/clock_0               macrocell14         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_A(0)_SYNC/out
Path End       : \Counter_3:CounterUDB:count_down\/main_2
Capture Clock  : \Counter_3:CounterUDB:count_down\/clock_0
Path slack     : 11614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_3_A(0)_SYNC/out                   synccell      1480   1480  -5622  RISE       1
\Counter_3:CounterUDB:count_down\/main_2  macrocell36   2627   4107  11614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:count_down\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_A(0)_SYNC/out
Path End       : \Counter_3:CounterUDB:upcnt_stored\/main_1
Capture Clock  : \Counter_3:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_3_A(0)_SYNC/out                     synccell      1480   1480  -5622  RISE       1
\Counter_3:CounterUDB:upcnt_stored\/main_1  macrocell48   2627   4107  11614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:upcnt_stored\/clock_0                macrocell48         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_A(0)_SYNC/out
Path End       : \EdgeDetect_5:last\/main_0
Capture Clock  : \EdgeDetect_5:last\/clock_0
Path slack     : 11614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
Encoder_3_A(0)_SYNC/out     synccell       1480   1480  -5622  RISE       1
\EdgeDetect_5:last\/main_0  macrocell120   2627   4107  11614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_5:last\/clock_0                                macrocell120        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:upcnt_stored\/q
Path End       : \Counter_7:CounterUDB:count_up\/main_1
Capture Clock  : \Counter_7:CounterUDB:count_up\/clock_0
Path slack     : 11615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:upcnt_stored\/clock_0                macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_7:CounterUDB:upcnt_stored\/q   macrocell100   1250   1250  -5630  RISE       1
\Counter_7:CounterUDB:count_up\/main_1  macrocell90    2856   4106  11615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:count_up\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_1_B(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:upcnt_stored\/main_2
Capture Clock  : \Counter_1:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11620p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_1_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_1_B(0)_SYNC/out                     synccell      1480   1480  -6117  RISE       1
\Counter_1:CounterUDB:upcnt_stored\/main_2  macrocell22   2621   4101  11620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:upcnt_stored\/clock_0                macrocell22         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART_2:BUART:rx_state_0\/main_9
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 11627p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_2_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                  synccell       1480   1480   2901  RISE       1
\UART_2:BUART:rx_state_0\/main_9  macrocell168   2614   4094  11627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART_2:BUART:rx_status_3\/main_7
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 11627p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_2_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                   synccell       1480   1480   2901  RISE       1
\UART_2:BUART:rx_status_3\/main_7  macrocell172   2614   4094  11627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell172        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_B(0)_SYNC/out
Path End       : \Counter_3:CounterUDB:count_up\/main_3
Capture Clock  : \Counter_3:CounterUDB:count_up\/clock_0
Path slack     : 11627p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_3_B(0)_SYNC/out                 synccell      1480   1480  -5596  RISE       1
\Counter_3:CounterUDB:count_up\/main_3  macrocell38   2614   4094  11627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:count_up\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_B(0)_SYNC/out
Path End       : \Counter_3:CounterUDB:dwncnt_stored\/main_2
Capture Clock  : \Counter_3:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11627p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_3_B(0)_SYNC/out                      synccell      1480   1480  -5596  RISE       1
\Counter_3:CounterUDB:dwncnt_stored\/main_2  macrocell40   2614   4094  11627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:dwncnt_stored\/clock_0               macrocell40         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART_2:BUART:rx_state_2\/main_8
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 11641p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#7 vs. UART_2_IntClock:R#2)   19231
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                  synccell       1480   1480   2901  RISE       1
\UART_2:BUART:rx_state_2\/main_8  macrocell169   2600   4080  11641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_B(0)_SYNC/out
Path End       : \Counter_3:CounterUDB:count_down\/main_3
Capture Clock  : \Counter_3:CounterUDB:count_down\/clock_0
Path slack     : 11641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_3_B(0)_SYNC/out                   synccell      1480   1480  -5596  RISE       1
\Counter_3:CounterUDB:count_down\/main_3  macrocell36   2600   4080  11641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:count_down\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_3_B(0)_SYNC/out
Path End       : \Counter_3:CounterUDB:upcnt_stored\/main_2
Capture Clock  : \Counter_3:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_3_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_3_B(0)_SYNC/out                     synccell      1480   1480  -5596  RISE       1
\Counter_3:CounterUDB:upcnt_stored\/main_2  macrocell48   2600   4080  11641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:upcnt_stored\/clock_0                macrocell48         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_6_A(0)_SYNC/out
Path End       : \Counter_6:CounterUDB:count_down\/main_2
Capture Clock  : \Counter_6:CounterUDB:count_down\/clock_0
Path slack     : 11687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_6_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_6_A(0)_SYNC/out                   synccell      1480   1480  -5501  RISE       1
\Counter_6:CounterUDB:count_down\/main_2  macrocell75   2553   4033  11687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:count_down\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_6_A(0)_SYNC/out
Path End       : \Counter_6:CounterUDB:count_up\/main_2
Capture Clock  : \Counter_6:CounterUDB:count_up\/clock_0
Path slack     : 11687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_6_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_6_A(0)_SYNC/out                 synccell      1480   1480  -5501  RISE       1
\Counter_6:CounterUDB:count_up\/main_2  macrocell77   2553   4033  11687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:count_up\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_6_A(0)_SYNC/out
Path End       : \EdgeDetect_11:last\/main_0
Capture Clock  : \EdgeDetect_11:last\/clock_0
Path slack     : 11687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_6_A(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Encoder_6_A(0)_SYNC/out      synccell       1480   1480  -5501  RISE       1
\EdgeDetect_11:last\/main_0  macrocell115   2553   4033  11687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_11:last\/clock_0                               macrocell115        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:upcnt_stored\/q
Path End       : \Counter_3:CounterUDB:count_up\/main_0
Capture Clock  : \Counter_3:CounterUDB:count_up\/clock_0
Path slack     : 11704p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:upcnt_stored\/clock_0                macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_3:CounterUDB:upcnt_stored\/q   macrocell48   1250   1250  -5544  RISE       1
\Counter_3:CounterUDB:count_up\/main_0  macrocell38   2767   4017  11704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:count_up\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_7:last\/q
Path End       : \Counter_4:CounterUDB:count_up\/main_0
Capture Clock  : \Counter_4:CounterUDB:count_up\/clock_0
Path slack     : 11787p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_7:last\/clock_0                                macrocell121        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_7:last\/q                   macrocell121   1250   1250  -5575  RISE       1
\Counter_4:CounterUDB:count_up\/main_0  macrocell51    2684   3934  11787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:count_up\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_7:last\/q
Path End       : \Counter_4:CounterUDB:count_down\/main_1
Capture Clock  : \Counter_4:CounterUDB:count_down\/clock_0
Path slack     : 11799p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3921
-------------------------------------   ---- 
End-of-path arrival time (ps)           3921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_7:last\/clock_0                                macrocell121        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_7:last\/q                     macrocell121   1250   1250  -5575  RISE       1
\Counter_4:CounterUDB:count_down\/main_1  macrocell49    2671   3921  11799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:count_down\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_7:last\/q
Path End       : \Counter_4:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \Counter_4:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11799p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3921
-------------------------------------   ---- 
End-of-path arrival time (ps)           3921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_7:last\/clock_0                                macrocell121        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_7:last\/q                        macrocell121   1250   1250  -5575  RISE       1
\Counter_4:CounterUDB:dwncnt_stored\/main_0  macrocell53    2671   3921  11799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:dwncnt_stored\/clock_0               macrocell53         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_7:last\/q
Path End       : \Counter_4:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \Counter_4:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11799p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3921
-------------------------------------   ---- 
End-of-path arrival time (ps)           3921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_7:last\/clock_0                                macrocell121        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_7:last\/q                       macrocell121   1250   1250  -5575  RISE       1
\Counter_4:CounterUDB:upcnt_stored\/main_0  macrocell61    2671   3921  11799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:upcnt_stored\/clock_0                macrocell61         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_10:last\/q
Path End       : \Counter_5:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \Counter_5:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11869p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_10:last\/clock_0                               macrocell114        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_10:last\/q                      macrocell114   1250   1250  -5557  RISE       1
\Counter_5:CounterUDB:upcnt_stored\/main_0  macrocell74    2601   3851  11869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:upcnt_stored\/clock_0                macrocell74         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_10:last\/q
Path End       : \Counter_5:CounterUDB:count_down\/main_0
Capture Clock  : \Counter_5:CounterUDB:count_down\/clock_0
Path slack     : 11871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_10:last\/clock_0                               macrocell114        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_10:last\/q                    macrocell114   1250   1250  -5557  RISE       1
\Counter_5:CounterUDB:count_down\/main_0  macrocell62    2600   3850  11871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:count_down\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_10:last\/q
Path End       : \Counter_5:CounterUDB:count_up\/main_1
Capture Clock  : \Counter_5:CounterUDB:count_up\/clock_0
Path slack     : 11871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_10:last\/clock_0                               macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_10:last\/q                  macrocell114   1250   1250  -5557  RISE       1
\Counter_5:CounterUDB:count_up\/main_1  macrocell64    2600   3850  11871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:count_up\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_10:last\/q
Path End       : \Counter_5:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \Counter_5:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_10:last\/clock_0                               macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_10:last\/q                       macrocell114   1250   1250  -5557  RISE       1
\Counter_5:CounterUDB:dwncnt_stored\/main_0  macrocell66    2600   3850  11871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:dwncnt_stored\/clock_0               macrocell66         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_15:last\/q
Path End       : \Counter_8:CounterUDB:count_down\/main_1
Capture Clock  : \Counter_8:CounterUDB:count_down\/clock_0
Path slack     : 11875p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_15:last\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_15:last\/q                    macrocell117   1250   1250  -5596  RISE       1
\Counter_8:CounterUDB:count_down\/main_1  macrocell101   2596   3846  11875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:count_down\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_15:last\/q
Path End       : \Counter_8:CounterUDB:count_up\/main_0
Capture Clock  : \Counter_8:CounterUDB:count_up\/clock_0
Path slack     : 11875p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_15:last\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_15:last\/q                  macrocell117   1250   1250  -5596  RISE       1
\Counter_8:CounterUDB:count_up\/main_0  macrocell103   2596   3846  11875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:count_up\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_15:last\/q
Path End       : \Counter_8:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \Counter_8:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11875p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_15:last\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_15:last\/q                       macrocell117   1250   1250  -5596  RISE       1
\Counter_8:CounterUDB:dwncnt_stored\/main_0  macrocell105   2596   3846  11875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:dwncnt_stored\/clock_0               macrocell105        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_15:last\/q
Path End       : \Counter_8:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \Counter_8:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11881p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_15:last\/clock_0                               macrocell117        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_15:last\/q                      macrocell117   1250   1250  -5596  RISE       1
\Counter_8:CounterUDB:upcnt_stored\/main_0  macrocell113   2590   3840  11881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:upcnt_stored\/clock_0                macrocell113        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \Counter_1:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \Counter_1:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell118        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                       macrocell118   1250   1250  -5831  RISE       1
\Counter_1:CounterUDB:upcnt_stored\/main_0  macrocell22    2579   3829  11891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:upcnt_stored\/clock_0                macrocell22         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_5:last\/q
Path End       : \Counter_3:CounterUDB:count_down\/main_0
Capture Clock  : \Counter_3:CounterUDB:count_down\/clock_0
Path slack     : 11891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_5:last\/clock_0                                macrocell120        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_5:last\/q                     macrocell120   1250   1250  -5345  RISE       1
\Counter_3:CounterUDB:count_down\/main_0  macrocell36    2579   3829  11891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:count_down\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_5:last\/q
Path End       : \Counter_3:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \Counter_3:CounterUDB:upcnt_stored\/clock_0
Path slack     : 11891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_5:last\/clock_0                                macrocell120        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_5:last\/q                       macrocell120   1250   1250  -5345  RISE       1
\Counter_3:CounterUDB:upcnt_stored\/main_0  macrocell48    2579   3829  11891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:upcnt_stored\/clock_0                macrocell48         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \Counter_1:CounterUDB:count_down\/main_1
Capture Clock  : \Counter_1:CounterUDB:count_down\/clock_0
Path slack     : 11892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell118        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                     macrocell118   1250   1250  -5831  RISE       1
\Counter_1:CounterUDB:count_down\/main_1  macrocell10    2578   3828  11892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_down\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \Counter_1:CounterUDB:count_up\/main_0
Capture Clock  : \Counter_1:CounterUDB:count_up\/clock_0
Path slack     : 11892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                   macrocell118   1250   1250  -5831  RISE       1
\Counter_1:CounterUDB:count_up\/main_0  macrocell12    2578   3828  11892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_up\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \Counter_1:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \Counter_1:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell118        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                        macrocell118   1250   1250  -5831  RISE       1
\Counter_1:CounterUDB:dwncnt_stored\/main_0  macrocell14    2578   3828  11892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:dwncnt_stored\/clock_0               macrocell14         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_5:last\/q
Path End       : \Counter_3:CounterUDB:count_up\/main_1
Capture Clock  : \Counter_3:CounterUDB:count_up\/clock_0
Path slack     : 11892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_5:last\/clock_0                                macrocell120        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_5:last\/q                   macrocell120   1250   1250  -5345  RISE       1
\Counter_3:CounterUDB:count_up\/main_1  macrocell38    2578   3828  11892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:count_up\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_5:last\/q
Path End       : \Counter_3:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \Counter_3:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 11892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_5:last\/clock_0                                macrocell120        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_5:last\/q                        macrocell120   1250   1250  -5345  RISE       1
\Counter_3:CounterUDB:dwncnt_stored\/main_0  macrocell40    2578   3828  11892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:dwncnt_stored\/clock_0               macrocell40         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_11:last\/q
Path End       : \Counter_6:CounterUDB:count_down\/main_1
Capture Clock  : \Counter_6:CounterUDB:count_down\/clock_0
Path slack     : 11951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_11:last\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_11:last\/q                    macrocell115   1250   1250  -5238  RISE       1
\Counter_6:CounterUDB:count_down\/main_1  macrocell75    2520   3770  11951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:count_down\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_11:last\/q
Path End       : \Counter_6:CounterUDB:count_up\/main_0
Capture Clock  : \Counter_6:CounterUDB:count_up\/clock_0
Path slack     : 11951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_11:last\/clock_0                               macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_11:last\/q                  macrocell115   1250   1250  -5238  RISE       1
\Counter_6:CounterUDB:count_up\/main_0  macrocell77    2520   3770  11951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:count_up\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_6_B(0)_SYNC/out
Path End       : \Counter_6:CounterUDB:count_down\/main_3
Capture Clock  : \Counter_6:CounterUDB:count_down\/clock_0
Path slack     : 11987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3734
-------------------------------------   ---- 
End-of-path arrival time (ps)           3734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_6_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_6_B(0)_SYNC/out                   synccell      1480   1480  -5201  RISE       1
\Counter_6:CounterUDB:count_down\/main_3  macrocell75   2254   3734  11987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:count_down\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Encoder_6_B(0)_SYNC/out
Path End       : \Counter_6:CounterUDB:count_up\/main_3
Capture Clock  : \Counter_6:CounterUDB:count_up\/clock_0
Path slack     : 11987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   19231
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3734
-------------------------------------   ---- 
End-of-path arrival time (ps)           3734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Encoder_6_B(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Encoder_6_B(0)_SYNC/out                 synccell      1480   1480  -5201  RISE       1
\Counter_6:CounterUDB:count_up\/main_3  macrocell77   2254   3734  11987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_6:CounterUDB:count_up\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:upcnt_stored\/q
Path End       : \Counter_1:CounterUDB:count_up\/main_1
Capture Clock  : \Counter_1:CounterUDB:count_up\/clock_0
Path slack     : 12157p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:upcnt_stored\/clock_0                macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:upcnt_stored\/q   macrocell22   1250   1250  -5567  RISE       1
\Counter_1:CounterUDB:count_up\/main_1  macrocell12   2314   3564  12157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_up\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:upcnt_stored\/q
Path End       : \Counter_5:CounterUDB:count_up\/main_0
Capture Clock  : \Counter_5:CounterUDB:count_up\/clock_0
Path slack     : 12162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:upcnt_stored\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_5:CounterUDB:upcnt_stored\/q   macrocell74   1250   1250  -5266  RISE       1
\Counter_5:CounterUDB:count_up\/main_0  macrocell64   2309   3559  12162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:count_up\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:dwncnt_stored\/q
Path End       : \Counter_8:CounterUDB:count_down\/main_0
Capture Clock  : \Counter_8:CounterUDB:count_down\/clock_0
Path slack     : 12162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:dwncnt_stored\/clock_0               macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:dwncnt_stored\/q    macrocell105   1250   1250  -5308  RISE       1
\Counter_8:CounterUDB:count_down\/main_0  macrocell101   2309   3559  12162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:count_down\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:upcnt_stored\/q
Path End       : \Counter_2:CounterUDB:count_up\/main_1
Capture Clock  : \Counter_2:CounterUDB:count_up\/clock_0
Path slack     : 12163p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:upcnt_stored\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_2:CounterUDB:upcnt_stored\/q   macrocell35   1250   1250  -5244  RISE       1
\Counter_2:CounterUDB:count_up\/main_1  macrocell25   2308   3558  12163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:count_up\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_5:CounterUDB:dwncnt_stored\/q
Path End       : \Counter_5:CounterUDB:count_down\/main_1
Capture Clock  : \Counter_5:CounterUDB:count_down\/clock_0
Path slack     : 12165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:dwncnt_stored\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_5:CounterUDB:dwncnt_stored\/q    macrocell66   1250   1250  -5263  RISE       1
\Counter_5:CounterUDB:count_down\/main_1  macrocell62   2305   3555  12165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_5:CounterUDB:count_down\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_8:CounterUDB:upcnt_stored\/q
Path End       : \Counter_8:CounterUDB:count_up\/main_1
Capture Clock  : \Counter_8:CounterUDB:count_up\/clock_0
Path slack     : 12166p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:upcnt_stored\/clock_0                macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Counter_8:CounterUDB:upcnt_stored\/q   macrocell113   1250   1250  -5305  RISE       1
\Counter_8:CounterUDB:count_up\/main_1  macrocell103   2305   3555  12166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_8:CounterUDB:count_up\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_7:CounterUDB:dwncnt_stored\/q
Path End       : \Counter_7:CounterUDB:count_down\/main_0
Capture Clock  : \Counter_7:CounterUDB:count_down\/clock_0
Path slack     : 12169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:dwncnt_stored\/clock_0               macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_7:CounterUDB:dwncnt_stored\/q    macrocell92   1250   1250  -5076  RISE       1
\Counter_7:CounterUDB:count_down\/main_0  macrocell88   2302   3552  12169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_7:CounterUDB:count_down\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:dwncnt_stored\/q
Path End       : \Counter_1:CounterUDB:count_down\/main_0
Capture Clock  : \Counter_1:CounterUDB:count_down\/clock_0
Path slack     : 12178p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:dwncnt_stored\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:dwncnt_stored\/q    macrocell14   1250   1250  -5545  RISE       1
\Counter_1:CounterUDB:count_down\/main_0  macrocell10   2293   3543  12178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_down\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_2:CounterUDB:dwncnt_stored\/q
Path End       : \Counter_2:CounterUDB:count_down\/main_0
Capture Clock  : \Counter_2:CounterUDB:count_down\/clock_0
Path slack     : 12181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:dwncnt_stored\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_2:CounterUDB:dwncnt_stored\/q    macrocell27   1250   1250  -5226  RISE       1
\Counter_2:CounterUDB:count_down\/main_0  macrocell23   2290   3540  12181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_2:CounterUDB:count_down\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_3:CounterUDB:dwncnt_stored\/q
Path End       : \Counter_3:CounterUDB:count_down\/main_1
Capture Clock  : \Counter_3:CounterUDB:count_down\/clock_0
Path slack     : 12182p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:dwncnt_stored\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_3:CounterUDB:dwncnt_stored\/q    macrocell40   1250   1250  -5055  RISE       1
\Counter_3:CounterUDB:count_down\/main_1  macrocell36   2289   3539  12182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_3:CounterUDB:count_down\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_4:CounterUDB:upcnt_stored\/q
Path End       : \Counter_4:CounterUDB:count_up\/main_1
Capture Clock  : \Counter_4:CounterUDB:count_up\/clock_0
Path slack     : 12242p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   19231
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 15721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:upcnt_stored\/clock_0                macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_4:CounterUDB:upcnt_stored\/q   macrocell61   1250   1250  -5120  RISE       1
\Counter_4:CounterUDB:count_up\/main_1  macrocell51   2228   3478  12242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_4:CounterUDB:count_up\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 14120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 33372

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19252
-------------------------------------   ----- 
End-of-path arrival time (ps)           19252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell19   2320   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell20      0   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell20   2960   5280  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell19   4262   9542  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell19   9710  19252  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell20      0  19252  14120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell20      0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 14873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 33372

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18499
-------------------------------------   ----- 
End-of-path arrival time (ps)           18499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell17   2320   2320  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell18      0   2320  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell18   2960   5280  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell17   3509   8789  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell17   9710  18499  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell18      0  18499  14873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell18      0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 15069p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 33372

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18303
-------------------------------------   ----- 
End-of-path arrival time (ps)           18303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell21   2320   2320  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell22      0   2320  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell22   2960   5280  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell21   3313   8593  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell21   9710  18303  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell22      0  18303  15069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell22      0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 17400p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9542
-------------------------------------   ---- 
End-of-path arrival time (ps)           9542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell19   2320   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell20      0   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell20   2960   5280  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell19   4262   9542  17400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 17511p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9431
-------------------------------------   ---- 
End-of-path arrival time (ps)           9431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell21   2320   2320  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell22      0   2320  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell22   2960   5280  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell22   4151   9431  17511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell22      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 17742p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell17   2320   2320  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell18      0   2320  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell18   2960   5280  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell18   3920   9200  17742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell18      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18073p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8869
-------------------------------------   ---- 
End-of-path arrival time (ps)           8869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell19   2320   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell20      0   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell20   2960   5280  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell20   3589   8869  18073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell20      0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 18153p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8789
-------------------------------------   ---- 
End-of-path arrival time (ps)           8789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell17   2320   2320  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell18      0   2320  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell18   2960   5280  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell17   3509   8789  18153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 18349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8593
-------------------------------------   ---- 
End-of-path arrival time (ps)           8593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell21   2320   2320  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell22      0   2320  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell22   2960   5280  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell21   3313   8593  18349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 21235p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15656
-------------------------------------   ----- 
End-of-path arrival time (ps)           15656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell122    1250   1250  21235  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell128    2293   3543  21235  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell128    3350   6893  21235  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_5  statusicell11   8764  15656  21235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 22155p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14737
-------------------------------------   ----- 
End-of-path arrival time (ps)           14737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell122    1250   1250  21235  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell128    2293   3543  21235  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell128    3350   6893  21235  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_5  statusicell10   7844  14737  22155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell10       0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 22598p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell125        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  19318  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell17   3094   4344  22598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22599p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell125        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  19318  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell18   3093   4343  22599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell18      0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22892p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell131        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell131     1250   1250  19624  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell20   2799   4049  22892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell20      0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22895p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell136        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q         macrocell136     1250   1250  19641  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell22   2797   4047  22895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell22      0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 22904p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell131        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell131     1250   1250  19624  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell19   2788   4038  22904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 22921p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    38462
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  26942

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell136        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q         macrocell136     1250   1250  19641  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell21   2770   4020  22921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:final_kill_reg\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 23626p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13265
-------------------------------------   ----- 
End-of-path arrival time (ps)           13265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:final_kill_reg\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:final_kill_reg\/q         macrocell122   1250   1250  21235  RISE       1
\PWM_1:PWMUDB:status_5\/main_0          macrocell128   2293   3543  21235  RISE       1
\PWM_1:PWMUDB:status_5\/q               macrocell128   3350   6893  21235  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_5  statusicell9   6373  13265  23626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell9        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_2:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare2\/clock_0
Path slack     : 23791p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell19   4900   4900  23791  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell20      0   4900  23791  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell20   3070   7970  23791  RISE       1
\PWM_2:PWMUDB:prevCompare2\/main_0     macrocell130     3191  11161  23791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare2\/clock_0                        macrocell130        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_2:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_1\/clock_0
Path slack     : 23791p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell19   4900   4900  23791  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell20      0   4900  23791  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell20   3070   7970  23791  RISE       1
\PWM_2:PWMUDB:status_1\/main_1         macrocell133     3191  11161  23791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_1\/clock_0                            macrocell133        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 23930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12962
-------------------------------------   ----- 
End-of-path arrival time (ps)           12962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell19   2320   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell20      0   2320  14120  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell20   2960   5280  14120  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell10    7682  12962  23930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell10       0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_503/main_1
Capture Clock  : Net_503/clock_0
Path slack     : 24125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10827
-------------------------------------   ----- 
End-of-path arrival time (ps)           10827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell19   4140   4140  24125  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell20      0   4140  24125  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell20   3040   7180  24125  RISE       1
Net_503/main_1                         macrocell6       3647  10827  24125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 24125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10827
-------------------------------------   ----- 
End-of-path arrival time (ps)           10827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell19   4140   4140  24125  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell20      0   4140  24125  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell20   3040   7180  24125  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0     macrocell129     3647  10827  24125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 24125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10827
-------------------------------------   ----- 
End-of-path arrival time (ps)           10827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell19   4140   4140  24125  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell20      0   4140  24125  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell20   3040   7180  24125  RISE       1
\PWM_2:PWMUDB:status_0\/main_1         macrocell132     3647  10827  24125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell132        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_549/main_1
Capture Clock  : Net_549/clock_0
Path slack     : 24659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell21   4900   4900  24659  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell22      0   4900  24659  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell22   3070   7970  24659  RISE       1
Net_549/main_1                         macrocell9       2323  10293  24659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_549/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_3:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_3:PWMUDB:prevCompare2\/clock_0
Path slack     : 24659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell21   4900   4900  24659  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell22      0   4900  24659  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell22   3070   7970  24659  RISE       1
\PWM_3:PWMUDB:prevCompare2\/main_0     macrocell135     2323  10293  24659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare2\/clock_0                        macrocell135        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_3:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_3:PWMUDB:status_1\/clock_0
Path slack     : 24659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell21   4900   4900  24659  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell22      0   4900  24659  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell22   3070   7970  24659  RISE       1
\PWM_3:PWMUDB:status_1\/main_1         macrocell138     2323  10293  24659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_1\/clock_0                            macrocell138        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_504/main_1
Capture Clock  : Net_504/clock_0
Path slack     : 24669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell19      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell19   4900   4900  23791  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell20      0   4900  23791  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell20   3070   7970  23791  RISE       1
Net_504/main_1                         macrocell7       2313  10283  24669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_504/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_350/main_1
Capture Clock  : Net_350/clock_0
Path slack     : 24669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10282
-------------------------------------   ----- 
End-of-path arrival time (ps)           10282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell17   4900   4900  24669  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell18      0   4900  24669  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell18   3070   7970  24669  RISE       1
Net_350/main_1                         macrocell5       2312  10282  24669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_350/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_1:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare2\/clock_0
Path slack     : 24669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10282
-------------------------------------   ----- 
End-of-path arrival time (ps)           10282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell17   4900   4900  24669  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell18      0   4900  24669  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell18   3070   7970  24669  RISE       1
\PWM_1:PWMUDB:prevCompare2\/main_0     macrocell124     2312  10282  24669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare2\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_1:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_1\/clock_0
Path slack     : 24669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10282
-------------------------------------   ----- 
End-of-path arrival time (ps)           10282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell17   4900   4900  24669  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell18      0   4900  24669  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell18   3070   7970  24669  RISE       1
\PWM_1:PWMUDB:status_1\/main_1         macrocell127     2312  10282  24669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_349/main_1
Capture Clock  : Net_349/clock_0
Path slack     : 24852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell17   4140   4140  24852  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell18      0   4140  24852  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell18   3040   7180  24852  RISE       1
Net_349/main_1                         macrocell4       2919  10099  24852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_349/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 24852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell17   4140   4140  24852  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell18      0   4140  24852  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell18   3040   7180  24852  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0     macrocell123     2919  10099  24852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 24852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell17   4140   4140  24852  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell18      0   4140  24852  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell18   3040   7180  24852  RISE       1
\PWM_1:PWMUDB:status_0\/main_1         macrocell126     2919  10099  24852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_548/main_1
Capture Clock  : Net_548/clock_0
Path slack     : 25470p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell21   4140   4140  25470  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell22      0   4140  25470  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell22   3040   7180  25470  RISE       1
Net_548/main_1                         macrocell8       2301   9481  25470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_548/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_3:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_3:PWMUDB:prevCompare1\/clock_0
Path slack     : 25470p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell21   4140   4140  25470  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell22      0   4140  25470  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell22   3040   7180  25470  RISE       1
\PWM_3:PWMUDB:prevCompare1\/main_0     macrocell134     2301   9481  25470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell134        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_3:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 25470p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell21   4140   4140  25470  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell22      0   4140  25470  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell22   3040   7180  25470  RISE       1
\PWM_3:PWMUDB:status_0\/main_1         macrocell137     2301   9481  25470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_504/main_0
Capture Clock  : Net_504/clock_0
Path slack     : 25695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   2580   2580  25695  RISE       1
Net_504/main_0                            macrocell7      6677   9257  25695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_504/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 25695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   2580   2580  25695  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell131    6677   9257  25695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_503/main_0
Capture Clock  : Net_503/clock_0
Path slack     : 25749p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   2580   2580  25695  RISE       1
Net_503/main_0                            macrocell6      6623   9203  25749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 26911p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9980
-------------------------------------   ---- 
End-of-path arrival time (ps)           9980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell21      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell21   2320   2320  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell22      0   2320  15069  RISE       1
\PWM_3:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell22   2960   5280  15069  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_2  statusicell11    4700   9980  26911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 27143p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell17      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell17   2320   2320  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell18      0   2320  14873  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell18   2960   5280  14873  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell9     4468   9748  27143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell9        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_349/main_0
Capture Clock  : Net_349/clock_0
Path slack     : 29128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   2580   2580  29128  RISE       1
Net_349/main_0                            macrocell4     3243   5823  29128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_349/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 29128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   2580   2580  29128  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell125   3243   5823  29128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell132        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell132    1250   1250  29361  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell10   6280   7530  29361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell10       0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_1\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29426p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_1\/clock_0                            macrocell133        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:status_1\/q               macrocell133    1250   1250  29426  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_1  statusicell10   6215   7465  29426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell10       0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_549/main_0
Capture Clock  : Net_549/clock_0
Path slack     : 29580p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   2580   2580  29580  RISE       1
Net_549/main_0                            macrocell9      2791   5371  29580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_549/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_548/main_0
Capture Clock  : Net_548/clock_0
Path slack     : 29593p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   2580   2580  29580  RISE       1
Net_548/main_0                            macrocell8      2779   5359  29593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_548/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_3:PWMUDB:runmode_enable\/clock_0
Path slack     : 29593p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   2580   2580  29580  RISE       1
\PWM_3:PWMUDB:runmode_enable\/main_0      macrocell136    2779   5359  29593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell136        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:status_0\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30026p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell137        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:status_0\/q               macrocell137    1250   1250  30026  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_0  statusicell11   5615   6865  30026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_350/main_0
Capture Clock  : Net_350/clock_0
Path slack     : 30044p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   2580   2580  29128  RISE       1
Net_350/main_0                            macrocell5     2328   4908  30044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_350/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 31395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell123   1250   1250  31395  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell126   2306   3556  31395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_1\/clock_0
Path slack     : 31402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare2\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:prevCompare2\/q   macrocell124   1250   1250  31402  RISE       1
\PWM_1:PWMUDB:status_1\/main_0  macrocell127   2299   3549  31402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:prevCompare1\/q
Path End       : \PWM_3:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 31407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell134        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:prevCompare1\/q   macrocell134   1250   1250  31407  RISE       1
\PWM_3:PWMUDB:status_0\/main_0  macrocell137   2295   3545  31407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 31414p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell129   1250   1250  31414  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell132   2288   3538  31414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell132        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare2\/q
Path End       : \PWM_2:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_1\/clock_0
Path slack     : 31414p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare2\/clock_0                        macrocell130        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:prevCompare2\/q   macrocell130   1250   1250  31414  RISE       1
\PWM_2:PWMUDB:status_1\/main_0  macrocell133   2288   3538  31414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_1\/clock_0                            macrocell133        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:prevCompare2\/q
Path End       : \PWM_3:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_3:PWMUDB:status_1\/clock_0
Path slack     : 31414p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 34952

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare2\/clock_0                        macrocell135        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:prevCompare2\/q   macrocell135   1250   1250  31414  RISE       1
\PWM_3:PWMUDB:status_1\/main_0  macrocell138   2288   3538  31414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_1\/clock_0                            macrocell138        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 32704p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell126   1250   1250  32704  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell9   2937   4187  32704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell9        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:status_1\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 33328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_1\/clock_0                            macrocell138        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:status_1\/q               macrocell138    1250   1250  33328  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_1  statusicell11   2313   3563  33328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_1\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 33328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   38462
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 36892

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:status_1\/q               macrocell127   1250   1250  33328  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_1  statusicell9   2313   3563  33328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell9        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:txn\/main_7
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 107837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23269
-------------------------------------   ----- 
End-of-path arrival time (ps)           23269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:txn_split\/main_1               macrocell159   13654  16234  107837  RISE       1
\UART_1:BUART:txn_split\/q                    macrocell159    3350  19584  107837  RISE       1
\UART_1:BUART:txn\/main_7                     macrocell158    3685  23269  107837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:sRX:RxSts\/status_0
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 109073p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 133045

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23973
-------------------------------------   ----- 
End-of-path arrival time (ps)           23973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:rx_status_0\/main_0             macrocell153   10487  13067  109073  RISE       1
\UART_1:BUART:rx_status_0\/q                  macrocell153    3350  16417  109073  RISE       1
\UART_1:BUART:sRX:RxSts\/status_0             statusicell12   7556  23973  109073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell12       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 110733p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -6300
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 128315

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17582
-------------------------------------   ----- 
End-of-path arrival time (ps)           17582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12    2580   2580  107837  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0        macrocell142     7980  10560  110733  RISE       1
\UART_1:BUART:rx_bitclk_enable\/q             macrocell142     3350  13910  110733  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0     datapathcell23   3672  17582  110733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell23      0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 112223p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -4220
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 130395

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18172
-------------------------------------   ----- 
End-of-path arrival time (ps)           18172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell151   1250   1250  108549  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell143   9923  11173  112223  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell143   3350  14523  112223  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell     3649  18172  112223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 113481p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 133045

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19565
-------------------------------------   ----- 
End-of-path arrival time (ps)           19565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell23      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell23   5280   5280  113481  RISE       1
\UART_1:BUART:rx_status_1\/main_1                 macrocell154     8036  13316  113481  RISE       1
\UART_1:BUART:rx_status_1\/q                      macrocell154     3350  16666  113481  RISE       1
\UART_1:BUART:sRX:RxSts\/status_1                 statusicell12    2898  19565  113481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell12       0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 113860p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 133045

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19186
-------------------------------------   ----- 
End-of-path arrival time (ps)           19186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell23      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell23   5280   5280  113860  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell156     6918  12198  113860  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell156     3350  15548  113860  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell12    3638  19186  113860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell12       0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:sRX:RxSts\/reset
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 114018p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Recovery time                                                     0
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 134615

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20597
-------------------------------------   ----- 
End-of-path arrival time (ps)           20597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:reset_sr\/main_0                macrocell140    7980  10560  114018  RISE       1
\UART_1:BUART:reset_sr\/q                     macrocell140    3350  13910  114018  RISE       1
\UART_1:BUART:sRX:RxSts\/reset                statusicell12   6687  20597  114018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell12       0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 114857p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16248
-------------------------------------   ----- 
End-of-path arrival time (ps)           16248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0            macrocell145   13668  16248  114857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell145        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 114857p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16248
-------------------------------------   ----- 
End-of-path arrival time (ps)           16248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:rx_state_0\/main_0              macrocell147   13668  16248  114857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 115556p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15550
-------------------------------------   ----- 
End-of-path arrival time (ps)           15550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell151   1250   1250  108549  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell145  14300  15550  115556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell145        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 115556p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15550
-------------------------------------   ----- 
End-of-path arrival time (ps)           15550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell151   1250   1250  108549  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell147  14300  15550  115556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 115584p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15522
-------------------------------------   ----- 
End-of-path arrival time (ps)           15522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell151   1250   1250  108549  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell152  14272  15522  115584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell152        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 115652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15453
-------------------------------------   ----- 
End-of-path arrival time (ps)           15453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell149   1250   1250  109172  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell145  14203  15453  115652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell145        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 115652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15453
-------------------------------------   ----- 
End-of-path arrival time (ps)           15453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell149   1250   1250  109172  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell147  14203  15453  115652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 116207p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell149   1250   1250  109172  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell152  13649  14899  116207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell152        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 116785p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -6300
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 128315

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q                macrocell148     1250   1250  111157  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell23  10281  11531  116785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell23      0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \UART_1:BUART:rx_state_1\/main_3
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 117217p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13889
-------------------------------------   ----- 
End-of-path arrival time (ps)           13889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell23      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell23   5280   5280  113481  RISE       1
\UART_1:BUART:rx_state_1\/main_3                  macrocell148     8609  13889  117217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 117906p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell147   1250   1250  111951  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell149  11949  13199  117906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 117906p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell147   1250   1250  111951  RISE       1
\UART_1:BUART:rx_state_3\/main_2  macrocell151  11949  13199  117906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_2:BUART:sRX:RxSts\/clock
Path slack     : 117915p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 133045

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15131
-------------------------------------   ----- 
End-of-path arrival time (ps)           15131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell24      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell24   5280   5280  117915  RISE       1
\UART_2:BUART:rx_status_4\/main_1                 macrocell173     2290   7570  117915  RISE       1
\UART_2:BUART:rx_status_4\/q                      macrocell173     3350  10920  117915  RISE       1
\UART_2:BUART:sRX:RxSts\/status_4                 statusicell13    4210  15131  117915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxSts\/clock                             statusicell13       0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 118392p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -6300
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 128315

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9924
-------------------------------------   ---- 
End-of-path arrival time (ps)           9924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell147     1250   1250  111951  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell23   8674   9924  118392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell23      0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_address_detected\/q
Path End       : \UART_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 118654p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -4220
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 130395

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_address_detected\/clock_0                 macrocell162        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_address_detected\/q   macrocell162   1250   1250  118654  RISE       1
\UART_2:BUART:rx_counter_load\/main_0  macrocell164   4196   5446  118654  RISE       1
\UART_2:BUART:rx_counter_load\/q       macrocell164   3350   8796  118654  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/load   count7cell     2945  11741  118654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 119699p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11406
-------------------------------------   ----- 
End-of-path arrival time (ps)           11406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
MODIN3_0/q                        macrocell1     1250   1250  116516  RISE       1
\UART_1:BUART:rx_state_0\/main_7  macrocell147  10156  11406  119699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 119864p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -6300
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 128315

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8451
-------------------------------------   ---- 
End-of-path arrival time (ps)           8451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell163        0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q          macrocell163     1250   1250  119864  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell24   7201   8451  119864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell24      0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:HalfDuplexSend_last\/main_0
Capture Clock  : \UART_1:BUART:HalfDuplexSend_last\/clock_0
Path slack     : 120367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:HalfDuplexSend_last\/main_0     macrocell139    8159  10739  120367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:HalfDuplexSend_last\/clock_0                 macrocell139        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 120367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:rx_state_2\/main_1              macrocell149    8159  10739  120367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 120367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:rx_state_3\/main_0              macrocell151    8159  10739  120367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 120373p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10732
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  113900  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell145   8622  10732  120373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell145        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 120373p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10732
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  113900  RISE       1
\UART_1:BUART:rx_state_0\/main_9         macrocell147   8622  10732  120373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 120695p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk\/clock_0                           macrocell141        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk\/q          macrocell141   1250   1250  112196  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5  macrocell145   9160  10410  120695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell145        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 120695p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk\/clock_0                           macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk\/q        macrocell141   1250   1250  112196  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell147   9160  10410  120695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk\/q
Path End       : \UART_1:BUART:rx_state_1\/main_6
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 120849p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk\/clock_0                           macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk\/q        macrocell141   1250   1250  112196  RISE       1
\UART_1:BUART:rx_state_1\/main_6  macrocell148   9006  10256  120849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 120849p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk\/clock_0                           macrocell141        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk\/q         macrocell141   1250   1250  112196  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell155   9006  10256  120849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 120849p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk\/clock_0                           macrocell141        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk\/q  macrocell141   1250   1250  112196  RISE       1
\UART_1:BUART:txn\/main_6   macrocell158   9006  10256  120849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_1\/main_4
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 121016p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10090
-------------------------------------   ----- 
End-of-path arrival time (ps)           10090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell151   1250   1250  108549  RISE       1
\UART_1:BUART:rx_state_1\/main_4  macrocell148   8840  10090  121016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 121016p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10090
-------------------------------------   ----- 
End-of-path arrival time (ps)           10090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell151   1250   1250  108549  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell155   8840  10090  121016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 121016p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10090
-------------------------------------   ----- 
End-of-path arrival time (ps)           10090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q  macrocell151   1250   1250  108549  RISE       1
\UART_1:BUART:txn\/main_4    macrocell158   8840  10090  121016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 121142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell163        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q   macrocell163   1250   1250  119864  RISE       1
\UART_2:BUART:rx_load_fifo\/main_2  macrocell166   8714   9964  121142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell166        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 121142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell163        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell163   1250   1250  119864  RISE       1
\UART_2:BUART:rx_state_2\/main_2   macrocell169   8714   9964  121142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 121142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell163        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell163   1250   1250  119864  RISE       1
\UART_2:BUART:rx_state_3\/main_2   macrocell170   8714   9964  121142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 121189p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -6300
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 128315

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_0\/q                macrocell168     1250   1250  119205  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell24   5877   7127  121189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell24      0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 121323p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  114268  RISE       1
\UART_1:BUART:rx_load_fifo\/main_8       macrocell145   7673   9783  121323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell145        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 121323p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  114268  RISE       1
\UART_1:BUART:rx_state_0\/main_10        macrocell147   7673   9783  121323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 121354p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  114268  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell149   7642   9752  121354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_8
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 121354p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  114268  RISE       1
\UART_1:BUART:rx_state_3\/main_8         macrocell151   7642   9752  121354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 121495p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  114440  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell145   7501   9611  121495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell145        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 121495p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  114440  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell147   7501   9611  121495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 121603p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
MODIN3_1/q                         macrocell2     1250   1250  117114  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell155   8253   9503  121603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 121643p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  121643  RISE       1
\UART_2:BUART:rx_load_fifo\/main_6       macrocell166   7353   9463  121643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell166        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 121643p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  121643  RISE       1
\UART_2:BUART:rx_state_2\/main_6         macrocell169   7353   9463  121643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 121643p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  121643  RISE       1
\UART_2:BUART:rx_state_3\/main_6         macrocell170   7353   9463  121643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 121664p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9441
-------------------------------------   ---- 
End-of-path arrival time (ps)           9441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
MODIN3_1/q                        macrocell2     1250   1250  117114  RISE       1
\UART_1:BUART:rx_state_0\/main_6  macrocell147   8191   9441  121664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 121704p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell163        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell163   1250   1250  119864  RISE       1
\UART_2:BUART:rx_state_0\/main_2   macrocell168   8151   9401  121704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 121704p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell163        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell163   1250   1250  119864  RISE       1
\UART_2:BUART:rx_status_3\/main_2  macrocell172   8151   9401  121704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell172        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 122202p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  121643  RISE       1
\UART_2:BUART:rx_state_0\/main_6         macrocell168   6794   8904  122202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_1
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 122311p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8795
-------------------------------------   ---- 
End-of-path arrival time (ps)           8795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_1  controlcell12   2580   2580  115614  RISE       1
\UART_1:BUART:rx_state_2\/main_0              macrocell149    6215   8795  122311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_1\/main_2
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 122402p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell147   1250   1250  111951  RISE       1
\UART_1:BUART:rx_state_1\/main_2  macrocell148   7454   8704  122402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 122402p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell147   1250   1250  111951  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell155   7454   8704  122402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 122402p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q  macrocell147   1250   1250  111951  RISE       1
\UART_1:BUART:txn\/main_3    macrocell158   7454   8704  122402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:rx_state_1\/main_0
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 122647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8459
-------------------------------------   ---- 
End-of-path arrival time (ps)           8459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:rx_state_1\/main_0              macrocell148    5879   8459  122647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 122647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8459
-------------------------------------   ---- 
End-of-path arrival time (ps)           8459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/clock                   controlcell12       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:sCR:SyncCtl:CtrlReg\/control_0  controlcell12   2580   2580  107837  RISE       1
\UART_1:BUART:txn\/main_0                     macrocell158    5879   8459  122647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 122671p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell148   1250   1250  111157  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell151   7185   8435  122671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_1\/main_5
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 122691p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell149   1250   1250  109172  RISE       1
\UART_1:BUART:rx_state_1\/main_5  macrocell148   7164   8414  122691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 122691p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell149   1250   1250  109172  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell155   7164   8414  122691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 122691p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q  macrocell149   1250   1250  109172  RISE       1
\UART_1:BUART:txn\/main_5    macrocell158   7164   8414  122691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 123168p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7937
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
MODIN3_0/q                         macrocell1     1250   1250  116516  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell155   6687   7937  123168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 123334p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  114440  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell149   5661   7771  123334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 123334p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  114440  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell151   5661   7771  123334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 123338p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q         macrocell148   1250   1250  111157  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell145   6517   7767  123338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell145        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 123338p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell148   1250   1250  111157  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell147   6517   7767  123338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 123576p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_3  count7cell     2110   2110  114170  RISE       1
\UART_1:BUART:rx_state_2\/main_9         macrocell149   5419   7529  123576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_address_detected\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 123815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -6300
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 128315

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_address_detected\/clock_0                 macrocell162        0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_address_detected\/q       macrocell162     1250   1250  118654  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell24   3250   4500  123815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell24      0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 123895p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7210
-------------------------------------   ---- 
End-of-path arrival time (ps)           7210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q               macrocell148   1250   1250  111157  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell152   5960   7210  123895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell152        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 124066p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell147   1250   1250  111951  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell145   5790   7040  124066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell145        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 124066p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell147   1250   1250  111951  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell147   5790   7040  124066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 124200p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  113900  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell149   4795   6905  124200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 124200p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  113900  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell151   4795   6905  124200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 124781p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -1930
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 132685

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7904
-------------------------------------   ---- 
End-of-path arrival time (ps)           7904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell145        0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell145     1250   1250  120746  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell23   6654   7904  124781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell23      0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_address_detected\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 125090p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_address_detected\/clock_0                 macrocell162        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_address_detected\/q  macrocell162   1250   1250  118654  RISE       1
\UART_2:BUART:rx_load_fifo\/main_0    macrocell166   4765   6015  125090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell166        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_address_detected\/q
Path End       : \UART_2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 125090p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_address_detected\/clock_0                 macrocell162        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_address_detected\/q  macrocell162   1250   1250  118654  RISE       1
\UART_2:BUART:rx_state_2\/main_0      macrocell169   4765   6015  125090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_address_detected\/q
Path End       : \UART_2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 125090p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_address_detected\/clock_0                 macrocell162        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_address_detected\/q  macrocell162   1250   1250  118654  RISE       1
\UART_2:BUART:rx_state_3\/main_0      macrocell170   4765   6015  125090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_address_detected\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 125090p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_address_detected\/clock_0                 macrocell162        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_address_detected\/q      macrocell162   1250   1250  118654  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_0  macrocell171   4765   6015  125090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell171        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 125507p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell147        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell147   1250   1250  111951  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell152   4349   5599  125507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell152        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 125647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_0\/q         macrocell168   1250   1250  119205  RISE       1
\UART_2:BUART:rx_load_fifo\/main_1  macrocell166   4208   5458  125647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell166        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 125647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_0\/q       macrocell168   1250   1250  119205  RISE       1
\UART_2:BUART:rx_state_2\/main_1  macrocell169   4208   5458  125647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 125647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_0\/q       macrocell168   1250   1250  119205  RISE       1
\UART_2:BUART:rx_state_3\/main_1  macrocell170   4208   5458  125647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 125647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_0\/q               macrocell168   1250   1250  119205  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_1  macrocell171   4208   5458  125647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell171        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_address_detected\/q
Path End       : \UART_2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 125659p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_address_detected\/clock_0                 macrocell162        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_address_detected\/q  macrocell162   1250   1250  118654  RISE       1
\UART_2:BUART:rx_state_0\/main_0      macrocell168   4196   5446  125659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_address_detected\/q
Path End       : \UART_2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 125659p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_address_detected\/clock_0                 macrocell162        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_address_detected\/q  macrocell162   1250   1250  118654  RISE       1
\UART_2:BUART:rx_status_3\/main_0     macrocell172   4196   5446  125659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell172        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 125667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_2\/q         macrocell169   1250   1250  119238  RISE       1
\UART_2:BUART:rx_load_fifo\/main_4  macrocell166   4189   5439  125667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell166        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 125667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_2\/q       macrocell169   1250   1250  119238  RISE       1
\UART_2:BUART:rx_state_2\/main_4  macrocell169   4189   5439  125667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 125667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_2\/q       macrocell169   1250   1250  119238  RISE       1
\UART_2:BUART:rx_state_3\/main_4  macrocell170   4189   5439  125667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 125667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_2\/q               macrocell169   1250   1250  119238  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_3  macrocell171   4189   5439  125667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell171        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 125753p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  116854  RISE       1
MODIN3_0/main_0                          macrocell1    3242   5352  125753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 125753p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  116854  RISE       1
MODIN3_1/main_0                          macrocell2    3242   5352  125753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 125755p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  116863  RISE       1
MODIN3_0/main_1                          macrocell1    3240   5350  125755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 125755p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  116863  RISE       1
MODIN3_1/main_1                          macrocell2    3240   5350  125755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 125892p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  125892  RISE       1
\UART_2:BUART:rx_state_0\/main_5         macrocell168   3103   5213  125892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 125901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  125892  RISE       1
\UART_2:BUART:rx_load_fifo\/main_5       macrocell166   3095   5205  125901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell166        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 125901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  125892  RISE       1
\UART_2:BUART:rx_state_2\/main_5         macrocell169   3095   5205  125901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 125901p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  125892  RISE       1
\UART_2:BUART:rx_state_3\/main_5         macrocell170   3095   5205  125901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 126123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell151   1250   1250  108549  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell149   3733   4983  126123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 126123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell151   1250   1250  108549  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell151   3733   4983  126123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 126210p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_0\/q       macrocell168   1250   1250  119205  RISE       1
\UART_2:BUART:rx_state_0\/main_1  macrocell168   3645   4895  126210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 126210p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_0\/q        macrocell168   1250   1250  119205  RISE       1
\UART_2:BUART:rx_status_3\/main_1  macrocell172   3645   4895  126210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell172        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 126243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_2\/q       macrocell169   1250   1250  119238  RISE       1
\UART_2:BUART:rx_state_0\/main_4  macrocell168   3612   4862  126243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 126243p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_2\/q        macrocell169   1250   1250  119238  RISE       1
\UART_2:BUART:rx_status_3\/main_4  macrocell172   3612   4862  126243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell172        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_load_fifo\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 126287p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -1930
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 132685

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell166        0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_load_fifo\/q            macrocell166     1250   1250  119652  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell24   5149   6399  126287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell24      0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 126290p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk\/clock_0                           macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk\/q        macrocell141   1250   1250  112196  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell149   3566   4816  126290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk\/q
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 126290p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk\/clock_0                           macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_bitclk\/q        macrocell141   1250   1250  112196  RISE       1
\UART_1:BUART:rx_state_3\/main_5  macrocell151   3566   4816  126290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 126349p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:txn\/q       macrocell158   1250   1250  126349  RISE       1
\UART_1:BUART:txn\/main_1  macrocell158   3507   4757  126349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 126620p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:pollcount_1\/q      macrocell161   1250   1250  117893  RISE       1
\UART_2:BUART:rx_state_0\/main_7  macrocell168   3236   4486  126620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 126620p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:pollcount_1\/q       macrocell161   1250   1250  117893  RISE       1
\UART_2:BUART:rx_status_3\/main_5  macrocell172   3236   4486  126620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell172        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 126622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:pollcount_0\/q      macrocell160   1250   1250  117896  RISE       1
\UART_2:BUART:rx_state_0\/main_8  macrocell168   3233   4483  126622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:rx_status_3\/main_6
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 126622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:pollcount_0\/q       macrocell160   1250   1250  117896  RISE       1
\UART_2:BUART:rx_status_3\/main_6  macrocell172   3233   4483  126622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell172        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk\/clock_0
Path slack     : 126661p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell     2110   2110  116849  RISE       1
\UART_1:BUART:rx_bitclk\/main_2          macrocell141   2335   4445  126661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk\/clock_0                           macrocell141        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk\/clock_0
Path slack     : 126665p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     2110   2110  116854  RISE       1
\UART_1:BUART:rx_bitclk\/main_0          macrocell141   2330   4440  126665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk\/clock_0                           macrocell141        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 126669p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_0  count7cell     2110   2110  126669  RISE       1
\UART_2:BUART:rx_bitclk_enable\/main_2   macrocell163   2326   4436  126669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell163        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk\/clock_0
Path slack     : 126675p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     2110   2110  116863  RISE       1
\UART_1:BUART:rx_bitclk\/main_1          macrocell141   2320   4430  126675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk\/clock_0                           macrocell141        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_2:BUART:pollcount_0\/main_1
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 126681p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_1  count7cell     2110   2110  126681  RISE       1
\UART_2:BUART:pollcount_0\/main_1        macrocell160   2314   4424  126681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_2:BUART:pollcount_1\/main_1
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 126681p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_1  count7cell     2110   2110  126681  RISE       1
\UART_2:BUART:pollcount_1\/main_1        macrocell161   2314   4424  126681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 126681p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_1  count7cell     2110   2110  126681  RISE       1
\UART_2:BUART:rx_bitclk_enable\/main_1   macrocell163   2314   4424  126681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell163        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_2:BUART:pollcount_0\/main_0
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 126683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_2  count7cell     2110   2110  126683  RISE       1
\UART_2:BUART:pollcount_0\/main_0        macrocell160   2312   4422  126683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_2:BUART:pollcount_1\/main_0
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 126683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_2  count7cell     2110   2110  126683  RISE       1
\UART_2:BUART:pollcount_1\/main_0        macrocell161   2312   4422  126683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 126683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_2  count7cell     2110   2110  126683  RISE       1
\UART_2:BUART:rx_bitclk_enable\/main_0   macrocell163   2312   4422  126683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell163        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_last\/q
Path End       : \UART_2:BUART:rx_state_2\/main_7
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 126938p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_last\/clock_0                             macrocell165        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_last\/q          macrocell165   1250   1250  126938  RISE       1
\UART_2:BUART:rx_state_2\/main_7  macrocell169   2917   4167  126938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 127057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell149   1250   1250  109172  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell149   2798   4048  127057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 127057p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell149        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell149   1250   1250  109172  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell151   2798   4048  127057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_1\/main_1
Capture Clock  : \UART_1:BUART:rx_state_1\/clock_0
Path slack     : 127234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell148   1250   1250  111157  RISE       1
\UART_1:BUART:rx_state_1\/main_1  macrocell148   2621   3871  127234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 127234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q        macrocell148   1250   1250  111157  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell155   2621   3871  127234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 127234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_state_1\/q  macrocell148   1250   1250  111157  RISE       1
\UART_1:BUART:txn\/main_2    macrocell158   2621   3871  127234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell158        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 127247p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q       macrocell1    1250   1250  116516  RISE       1
MODIN3_0/main_2  macrocell1    2609   3859  127247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 127247p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q       macrocell1    1250   1250  116516  RISE       1
MODIN3_1/main_3  macrocell2    2609   3859  127247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 127267p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_3\/q         macrocell170   1250   1250  120265  RISE       1
\UART_2:BUART:rx_load_fifo\/main_3  macrocell166   2588   3838  127267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell166        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 127267p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_3\/q       macrocell170   1250   1250  120265  RISE       1
\UART_2:BUART:rx_state_2\/main_3  macrocell169   2588   3838  127267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell169        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 127267p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_3\/q       macrocell170   1250   1250  120265  RISE       1
\UART_2:BUART:rx_state_3\/main_3  macrocell170   2588   3838  127267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 127267p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_3\/q               macrocell170   1250   1250  120265  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_2  macrocell171   2588   3838  127267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell171        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 127269p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_3\/q       macrocell170   1250   1250  120265  RISE       1
\UART_2:BUART:rx_state_0\/main_3  macrocell168   2586   3836  127269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell168        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 127269p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell170        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_state_3\/q        macrocell170   1250   1250  120265  RISE       1
\UART_2:BUART:rx_status_3\/main_3  macrocell172   2586   3836  127269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell172        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:pollcount_1\/main_2
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 127547p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell161        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:pollcount_1\/q       macrocell161   1250   1250  117893  RISE       1
\UART_2:BUART:pollcount_1\/main_2  macrocell161   2308   3558  127547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 127549p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q       macrocell2    1250   1250  117114  RISE       1
MODIN3_1/main_2  macrocell2    2307   3557  127549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:pollcount_0\/main_2
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 127550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:pollcount_0\/q       macrocell160   1250   1250  117896  RISE       1
\UART_2:BUART:pollcount_0\/main_2  macrocell160   2306   3556  127550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell160        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:pollcount_1\/main_3
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 127550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 131105

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell160        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\UART_2:BUART:pollcount_0\/q       macrocell160   1250   1250  117896  RISE       1
\UART_2:BUART:pollcount_1\/main_3  macrocell161   2306   3556  127550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell161        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_status_3\/q
Path End       : \UART_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_2:BUART:sRX:RxSts\/clock
Path slack     : 128102p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   134615
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 133045

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell172        0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\UART_2:BUART:rx_status_3\/q       macrocell172    1250   1250  128102  RISE       1
\UART_2:BUART:sRX:RxSts\/status_3  statusicell13   3693   4943  128102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxSts\/clock                             statusicell13       0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 128881p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   134615
- Setup time                                                    -1570
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 133045

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell155        0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell155    1250   1250  128881  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell12   2914   4164  128881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell12       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

