
;; Function LL_USART_DeInit (LL_USART_DeInit, funcdef_no=762, decl_uid=10953, cgraph_uid=766, symbol_order=766)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 14 (    1)


LL_USART_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,13u} r103={1d,12u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={6d,2u} r134={1d,5u,5e} r135={1d,1u} r136={1d,4u} r140={1d,1u} r141={1d,4u} r145={1d,1u} r146={1d,4u} r150={1d,1u} r151={1d,4u} r155={1d,1u} r156={1d,4u} 
;;    total ref usage 184{68d,111u,5e} in 119{119 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,28] 102[29,29] 103[30,30] 113[31,31] 114[32,32] 115[33,33] 116[34,34] 117[35,35] 118[36,36] 119[37,37] 120[38,38] 121[39,39] 122[40,40] 123[41,41] 124[42,42] 125[43,43] 126[44,44] 127[45,45] 128[46,46] 129[47,47] 130[48,48] 131[49,49] 132[50,50] 133[51,56] 134[57,57] 135[58,58] 136[59,59] 140[60,60] 141[61,61] 145[62,62] 146[63,63] 150[64,64] 151[65,65] 155[66,66] 156[67,67] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[29],103[30]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[29],103[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d29(bb 0 insn -1) }u3(103){ d30(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 134 135
;; live  kill	
;; rd  in  	(5) 0[1],7[5],13[6],102[29],103[30]
;; rd  gen 	(3) 100[28],134[57],135[58]
;; rd  kill	(7) 100[24,25,26,27,28],134[57],135[58]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(5) 7[5],13[6],102[29],103[30],134[57]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 )->[3]->( 13 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d5(bb 0 insn -1) }u10(13){ d6(bb 0 insn -1) }u11(102){ d29(bb 0 insn -1) }u12(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 133 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 133 136
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],134[57]
;; rd  gen 	(6) 113[31],114[32],115[33],116[34],133[56],136[59]
;; rd  kill	(11) 113[31],114[32],115[33],116[34],133[51,52,53,54,55,56],136[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[29],103[30],133[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ d5(bb 0 insn -1) }u22(13){ d6(bb 0 insn -1) }u23(102){ d29(bb 0 insn -1) }u24(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 140
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],134[57]
;; rd  gen 	(2) 100[27],140[60]
;; rd  kill	(6) 100[24,25,26,27,28],140[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(5) 7[5],13[6],102[29],103[30],134[57]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 )->[5]->( 13 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ d5(bb 0 insn -1) }u30(13){ d6(bb 0 insn -1) }u31(102){ d29(bb 0 insn -1) }u32(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117 118 119 120 133 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117 118 119 120 133 141
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],134[57]
;; rd  gen 	(6) 117[35],118[36],119[37],120[38],133[55],141[61]
;; rd  kill	(11) 117[35],118[36],119[37],120[38],133[51,52,53,54,55,56],141[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[29],103[30],133[55]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ d5(bb 0 insn -1) }u42(13){ d6(bb 0 insn -1) }u43(102){ d29(bb 0 insn -1) }u44(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 145
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],134[57]
;; rd  gen 	(2) 100[26],145[62]
;; rd  kill	(6) 100[24,25,26,27,28],145[62]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(5) 7[5],13[6],102[29],103[30],134[57]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 6 )->[7]->( 13 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(7){ d5(bb 0 insn -1) }u50(13){ d6(bb 0 insn -1) }u51(102){ d29(bb 0 insn -1) }u52(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121 122 123 124 133 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121 122 123 124 133 146
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],134[57]
;; rd  gen 	(6) 121[39],122[40],123[41],124[42],133[54],146[63]
;; rd  kill	(11) 121[39],122[40],123[41],124[42],133[51,52,53,54,55,56],146[63]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[29],103[30],133[54]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(7){ d5(bb 0 insn -1) }u62(13){ d6(bb 0 insn -1) }u63(102){ d29(bb 0 insn -1) }u64(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 150
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],134[57]
;; rd  gen 	(2) 100[25],150[64]
;; rd  kill	(6) 100[24,25,26,27,28],150[64]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; rd  out 	(5) 7[5],13[6],102[29],103[30],134[57]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 8 )->[9]->( 13 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(7){ d5(bb 0 insn -1) }u70(13){ d6(bb 0 insn -1) }u71(102){ d29(bb 0 insn -1) }u72(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127 128 133 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125 126 127 128 133 151
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],134[57]
;; rd  gen 	(6) 125[43],126[44],127[45],128[46],133[53],151[65]
;; rd  kill	(11) 125[43],126[44],127[45],128[46],133[51,52,53,54,55,56],151[65]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[29],103[30],133[53]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(7){ d5(bb 0 insn -1) }u82(13){ d6(bb 0 insn -1) }u83(102){ d29(bb 0 insn -1) }u84(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 100 [cc] 155
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[29],103[30],134[57]
;; rd  gen 	(2) 100[24],155[66]
;; rd  kill	(6) 100[24,25,26,27,28],155[66]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u89(7){ d5(bb 0 insn -1) }u90(13){ d6(bb 0 insn -1) }u91(102){ d29(bb 0 insn -1) }u92(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129 130 131 132 133 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129 130 131 132 133 156
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[29],103[30]
;; rd  gen 	(6) 129[47],130[48],131[49],132[50],133[52],156[67]
;; rd  kill	(11) 129[47],130[48],131[49],132[50],133[51,52,53,54,55,56],156[67]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[29],103[30],133[52]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(7){ d5(bb 0 insn -1) }u102(13){ d6(bb 0 insn -1) }u103(102){ d29(bb 0 insn -1) }u104(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[29],103[30]
;; rd  gen 	(1) 133[51]
;; rd  kill	(6) 133[51,52,53,54,55,56]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[29],103[30],133[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 3 5 7 9 12 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(7){ d5(bb 0 insn -1) }u106(13){ d6(bb 0 insn -1) }u107(102){ d29(bb 0 insn -1) }u108(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(10) 7[5],13[6],102[29],103[30],133[51,52,53,54,55,56]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[29],103[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u112(0){ d0(bb 13 insn 164) }u113(7){ d5(bb 0 insn -1) }u114(13){ d6(bb 0 insn -1) }u115(102){ d29(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[29],103[30]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 13 insn 164) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 46 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 74 to worklist
  Adding insn 94 to worklist
  Adding insn 91 to worklist
  Adding insn 84 to worklist
  Adding insn 81 to worklist
  Adding insn 102 to worklist
  Adding insn 122 to worklist
  Adding insn 119 to worklist
  Adding insn 112 to worklist
  Adding insn 109 to worklist
  Adding insn 130 to worklist
  Adding insn 150 to worklist
  Adding insn 147 to worklist
  Adding insn 140 to worklist
  Adding insn 137 to worklist
  Adding insn 165 to worklist
Finished finding needed instructions:
  Adding insn 164 to worklist
Processing use of (reg 133 [ <retval> ]) in insn 164:
  Adding insn 4 to worklist
  Adding insn 5 to worklist
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 9 to worklist
Processing use of (reg 0 r0) in insn 165:
Processing use of (reg 156) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 132 [ _24 ]) in insn 140:
  Adding insn 138 to worklist
Processing use of (reg 156) in insn 140:
Processing use of (reg 131 [ _23 ]) in insn 138:
Processing use of (reg 156) in insn 147:
Processing use of (reg 130 [ _22 ]) in insn 150:
  Adding insn 148 to worklist
Processing use of (reg 156) in insn 150:
Processing use of (reg 129 [ _21 ]) in insn 148:
Processing use of (reg 100 cc) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 134 [ USARTx ]) in insn 129:
  Adding insn 2 to worklist
Processing use of (reg 155) in insn 129:
  Adding insn 128 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 151) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 128 [ _20 ]) in insn 112:
  Adding insn 110 to worklist
Processing use of (reg 151) in insn 112:
Processing use of (reg 127 [ _19 ]) in insn 110:
Processing use of (reg 151) in insn 119:
Processing use of (reg 126 [ _18 ]) in insn 122:
  Adding insn 120 to worklist
Processing use of (reg 151) in insn 122:
Processing use of (reg 125 [ _17 ]) in insn 120:
Processing use of (reg 100 cc) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 134 [ USARTx ]) in insn 101:
Processing use of (reg 150) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 146) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 124 [ _16 ]) in insn 84:
  Adding insn 82 to worklist
Processing use of (reg 146) in insn 84:
Processing use of (reg 123 [ _15 ]) in insn 82:
Processing use of (reg 146) in insn 91:
Processing use of (reg 122 [ _14 ]) in insn 94:
  Adding insn 92 to worklist
Processing use of (reg 146) in insn 94:
Processing use of (reg 121 [ _13 ]) in insn 92:
Processing use of (reg 100 cc) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 134 [ USARTx ]) in insn 73:
Processing use of (reg 145) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 141) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 120 [ _12 ]) in insn 56:
  Adding insn 54 to worklist
Processing use of (reg 141) in insn 56:
Processing use of (reg 119 [ _11 ]) in insn 54:
Processing use of (reg 141) in insn 63:
Processing use of (reg 118 [ _10 ]) in insn 66:
  Adding insn 64 to worklist
Processing use of (reg 141) in insn 66:
Processing use of (reg 117 [ _9 ]) in insn 64:
Processing use of (reg 100 cc) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 134 [ USARTx ]) in insn 45:
Processing use of (reg 140) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 136) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 116 [ _8 ]) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 136) in insn 28:
Processing use of (reg 115 [ _7 ]) in insn 26:
Processing use of (reg 136) in insn 35:
Processing use of (reg 114 [ _6 ]) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 136) in insn 38:
Processing use of (reg 113 [ _5 ]) in insn 36:
Processing use of (reg 100 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 134 [ USARTx ]) in insn 17:
Processing use of (reg 135) in insn 17:
  Adding insn 16 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LL_USART_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,5u} r102={1d,13u} r103={1d,12u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={6d,2u} r134={1d,5u,5e} r135={1d,1u} r136={1d,4u} r140={1d,1u} r141={1d,4u} r145={1d,1u} r146={1d,4u} r150={1d,1u} r151={1d,4u} r155={1d,1u} r156={1d,4u} 
;;    total ref usage 184{68d,111u,5e} in 119{119 regular + 0 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:SI 134 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":129:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))
(note 3 2 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 3 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":133:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":135:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 135)
        (const_int 1073821696 [0x40013800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":135:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":135:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073821696 [0x40013800]))
            (nil))))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":135:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 41)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":138:5 -1
     (nil))
(debug_insn 21 20 22 3 (var_location:SI Periphs (const_int 16384 [0x4000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":138:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1539:22 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 -1
     (nil))
(insn 24 23 25 3 (set (reg/f:SI 136)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 115 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 28 3 (set (reg:SI 116 [ _8 ])
        (ior:SI (reg:SI 115 [ _7 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _7 ])
        (nil)))
(insn 28 26 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 116 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _8 ])
        (nil)))
(debug_insn 29 28 30 3 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":138:5 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":141:5 -1
     (nil))
(debug_insn 31 30 32 3 (var_location:SI Periphs (const_int 16384 [0x4000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":141:5 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1575:22 -1
     (nil))
(debug_insn 33 32 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 -1
     (nil))
(insn 35 33 36 3 (set (reg:SI 113 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 38 3 (set (reg:SI 114 [ _6 ])
        (and:SI (reg:SI 113 [ _5 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _5 ])
        (nil)))
(insn 38 36 4 3 (set (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 114 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg:SI 114 [ _6 ])
            (nil))))
(insn 4 38 41 3 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 41 4 42 4 2 (nil) [1 uses])
(note 42 41 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":143:8 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 140)
        (const_int 1073759232 [0x40004400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":143:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 140))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":143:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073759232 [0x40004400]))
            (nil))))
(jump_insn 46 45 47 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":143:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 69)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":146:5 -1
     (nil))
(debug_insn 49 48 50 5 (var_location:SI Periphs (const_int 131072 [0x20000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":146:5 -1
     (nil))
(debug_insn 50 49 51 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 51 50 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 52 51 53 5 (set (reg/f:SI 141)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 54 5 (set (reg:SI 119 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 56 5 (set (reg:SI 120 [ _12 ])
        (ior:SI (reg:SI 119 [ _11 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _11 ])
        (nil)))
(insn 56 54 57 5 (set (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 120 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _12 ])
        (nil)))
(debug_insn 57 56 58 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":146:5 -1
     (nil))
(debug_insn 58 57 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":149:5 -1
     (nil))
(debug_insn 59 58 60 5 (var_location:SI Periphs (const_int 131072 [0x20000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":149:5 -1
     (nil))
(debug_insn 60 59 61 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 61 60 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 63 61 64 5 (set (reg:SI 117 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 66 5 (set (reg:SI 118 [ _10 ])
        (and:SI (reg:SI 117 [ _9 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _9 ])
        (nil)))
(insn 66 64 5 5 (set (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 118 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 118 [ _10 ])
            (nil))))
(insn 5 66 69 5 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 69 5 70 6 4 (nil) [1 uses])
(note 70 69 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":151:8 -1
     (nil))
(insn 72 71 73 6 (set (reg:SI 145)
        (const_int 1073760256 [0x40004800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":151:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":151:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073760256 [0x40004800]))
            (nil))))
(jump_insn 74 73 75 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 97)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":151:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 97)
(note 75 74 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":154:5 -1
     (nil))
(debug_insn 77 76 78 7 (var_location:SI Periphs (const_int 262144 [0x40000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":154:5 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 80 79 81 7 (set (reg/f:SI 146)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 7 (set (reg:SI 123 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 146)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 84 7 (set (reg:SI 124 [ _16 ])
        (ior:SI (reg:SI 123 [ _15 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 84 82 85 7 (set (mem/v:SI (plus:SI (reg/f:SI 146)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 124 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _16 ])
        (nil)))
(debug_insn 85 84 86 7 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":154:5 -1
     (nil))
(debug_insn 86 85 87 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":157:5 -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI Periphs (const_int 262144 [0x40000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":157:5 -1
     (nil))
(debug_insn 88 87 89 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 89 88 91 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 91 89 92 7 (set (reg:SI 121 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 146)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 94 7 (set (reg:SI 122 [ _14 ])
        (and:SI (reg:SI 121 [ _13 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _13 ])
        (nil)))
(insn 94 92 6 7 (set (mem/v:SI (plus:SI (reg/f:SI 146)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 122 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
            (nil))))
(insn 6 94 97 7 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 97 6 98 8 5 (nil) [1 uses])
(note 98 97 99 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":160:8 -1
     (nil))
(insn 100 99 101 8 (set (reg:SI 150)
        (const_int 1073761280 [0x40004c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":160:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":160:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073761280 [0x40004c00]))
            (nil))))
(jump_insn 102 101 103 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 125)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":160:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 125)
(note 103 102 104 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":163:5 -1
     (nil))
(debug_insn 105 104 106 9 (var_location:SI Periphs (const_int 524288 [0x80000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":163:5 -1
     (nil))
(debug_insn 106 105 107 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 107 106 108 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 108 107 109 9 (set (reg/f:SI 151)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 108 110 9 (set (reg:SI 127 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 112 9 (set (reg:SI 128 [ _20 ])
        (ior:SI (reg:SI 127 [ _19 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _19 ])
        (nil)))
(insn 112 110 113 9 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 128 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _20 ])
        (nil)))
(debug_insn 113 112 114 9 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":163:5 -1
     (nil))
(debug_insn 114 113 115 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":166:5 -1
     (nil))
(debug_insn 115 114 116 9 (var_location:SI Periphs (const_int 524288 [0x80000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":166:5 -1
     (nil))
(debug_insn 116 115 117 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 117 116 119 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 119 117 120 9 (set (reg:SI 125 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 122 9 (set (reg:SI 126 [ _18 ])
        (and:SI (reg:SI 125 [ _17 ])
            (const_int -524289 [0xfffffffffff7ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
        (nil)))
(insn 122 120 7 9 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 126 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
            (nil))))
(insn 7 122 125 9 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 125 7 126 10 6 (nil) [1 uses])
(note 126 125 127 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 127 126 128 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":170:8 -1
     (nil))
(insn 128 127 129 10 (set (reg:SI 155)
        (const_int 1073762304 [0x40005000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":170:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":170:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ USARTx ])
            (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                    (const_int 1073762304 [0x40005000]))
                (nil)))))
(jump_insn 130 129 131 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 170)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":170:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 170)
(note 131 130 132 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":173:5 -1
     (nil))
(debug_insn 133 132 134 11 (var_location:SI Periphs (const_int 1048576 [0x100000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":173:5 -1
     (nil))
(debug_insn 134 133 135 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 135 134 136 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 136 135 137 11 (set (reg/f:SI 156)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 137 136 138 11 (set (reg:SI 131 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 138 137 140 11 (set (reg:SI 132 [ _24 ])
        (ior:SI (reg:SI 131 [ _23 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _23 ])
        (nil)))
(insn 140 138 141 11 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 132 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _24 ])
        (nil)))
(debug_insn 141 140 142 11 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":173:5 -1
     (nil))
(debug_insn 142 141 143 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":176:5 -1
     (nil))
(debug_insn 143 142 144 11 (var_location:SI Periphs (const_int 1048576 [0x100000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":176:5 -1
     (nil))
(debug_insn 144 143 145 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 145 144 147 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 147 145 148 11 (set (reg:SI 129 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 150 11 (set (reg:SI 130 [ _22 ])
        (and:SI (reg:SI 129 [ _21 ])
            (const_int -1048577 [0xffffffffffefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _21 ])
        (nil)))
(insn 150 148 8 11 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 130 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 130 [ _22 ])
            (nil))))
(insn 8 150 170 11 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":130:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 13
(code_label 170 8 169 12 7 (nil) [1 uses])
(note 169 170 9 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 9 169 151 12 (set (reg/v:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":181:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 151 9 152 13 3 (nil) [0 uses])
(note 152 151 153 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":176:5 -1
     (nil))
(debug_insn 154 153 155 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":166:5 -1
     (nil))
(debug_insn 155 154 156 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":157:5 -1
     (nil))
(debug_insn 156 155 157 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":149:5 -1
     (nil))
(debug_insn 157 156 158 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":141:5 -1
     (nil))
(debug_insn 158 157 159 13 (var_location:QI status (subreg:QI (reg/v:SI 133 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 159 158 164 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":184:3 -1
     (nil))
(insn 164 159 165 13 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":185:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ <retval> ])
        (nil)))
(insn 165 164 0 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":185:1 -1
     (nil))

;; Function LL_USART_Init (LL_USART_Init, funcdef_no=763, decl_uid=10956, cgraph_uid=767, symbol_order=767)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 25 (    1)


LL_USART_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={12d,13u} r1={6d,2u} r2={6d} r3={6d} r7={1d,24u} r12={10d} r13={1d,29u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={15d,10u} r101={5d} r102={1d,24u} r103={1d,23u} r104={5d} r105={5d} r106={5d} r113={1d,1u,1e} r122={1d,1u} r125={1d,6u} r127={5d,10u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r146={1d,3u,1e} r147={1d,2u} r150={1d,2u} r157={1d,1u} r158={3d,5u,2e} r159={6d,3u} r160={1d,21u,5e} r161={1d,11u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r199={1d,1u} r201={1d,1u} r202={1d,1u} 
;;    total ref usage 757{513d,235u,9e} in 199{194 regular + 5 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445
;;  reg->defs[] map:	0[0,11] 1[12,17] 2[18,23] 3[24,29] 7[30,30] 12[31,40] 13[41,41] 14[42,47] 15[48,52] 16[53,58] 17[59,64] 18[65,70] 19[71,76] 20[77,82] 21[83,88] 22[89,94] 23[95,100] 24[101,106] 25[107,112] 26[113,118] 27[119,124] 28[125,130] 29[131,136] 30[137,142] 31[143,148] 48[149,153] 49[154,158] 50[159,163] 51[164,168] 52[169,173] 53[174,178] 54[179,183] 55[184,188] 56[189,193] 57[194,198] 58[199,203] 59[204,208] 60[209,213] 61[214,218] 62[219,223] 63[224,228] 64[229,233] 65[234,238] 66[239,243] 67[244,248] 68[249,253] 69[254,258] 70[259,263] 71[264,268] 72[269,273] 73[274,278] 74[279,283] 75[284,288] 76[289,293] 77[294,298] 78[299,303] 79[304,308] 80[309,313] 81[314,318] 82[319,323] 83[324,328] 84[329,333] 85[334,338] 86[339,343] 87[344,348] 88[349,353] 89[354,358] 90[359,363] 91[364,368] 92[369,373] 93[374,378] 94[379,383] 95[384,388] 96[389,393] 97[394,398] 98[399,403] 99[404,408] 100[409,423] 101[424,428] 102[429,429] 103[430,430] 104[431,435] 105[436,440] 106[441,445] 113[446,446] 122[447,447] 125[448,448] 127[449,453] 128[454,454] 130[455,455] 132[456,456] 133[457,457] 135[458,458] 136[459,459] 139[460,460] 146[461,461] 147[462,462] 150[463,463] 157[464,464] 158[465,467] 159[468,473] 160[474,474] 161[475,475] 162[476,476] 163[477,477] 164[478,478] 165[479,479] 166[480,480] 167[481,481] 168[482,482] 169[483,483] 170[484,484] 171[485,485] 172[486,486] 173[487,487] 174[488,488] 175[489,489] 176[490,490] 177[491,491] 178[492,492] 179[493,493] 180[494,494] 181[495,495] 182[496,496] 184[497,497] 185[498,498] 186[499,499] 187[500,500] 188[501,501] 189[502,502] 190[503,503] 191[504,504] 192[505,505] 194[506,506] 195[507,507] 196[508,508] 197[509,509] 199[510,510] 201[511,511] 202[512,512] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d11(0){ }d17(1){ }d23(2){ }d29(3){ }d30(7){ }d41(13){ }d47(14){ }d58(16){ }d64(17){ }d70(18){ }d76(19){ }d82(20){ }d88(21){ }d94(22){ }d100(23){ }d106(24){ }d112(25){ }d118(26){ }d124(27){ }d130(28){ }d136(29){ }d142(30){ }d148(31){ }d429(102){ }d430(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[11],1[17],2[23],3[29],7[30],13[41],14[47],16[58],17[64],18[70],19[76],20[82],21[88],22[94],23[100],24[106],25[112],26[118],27[124],28[130],29[136],30[142],31[148],102[429],103[430]
;; rd  kill	(136) 0[0,1,2,3,4,5,6,7,8,9,10,11],1[12,13,14,15,16,17],2[18,19,20,21,22,23],3[24,25,26,27,28,29],7[30],13[41],14[42,43,44,45,46,47],16[53,54,55,56,57,58],17[59,60,61,62,63,64],18[65,66,67,68,69,70],19[71,72,73,74,75,76],20[77,78,79,80,81,82],21[83,84,85,86,87,88],22[89,90,91,92,93,94],23[95,96,97,98,99,100],24[101,102,103,104,105,106],25[107,108,109,110,111,112],26[113,114,115,116,117,118],27[119,120,121,122,123,124],28[125,126,127,128,129,130],29[131,132,133,134,135,136],30[137,138,139,140,141,142],31[143,144,145,146,147,148],102[429],103[430]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[11],1[17],7[30],13[41],102[429],103[430]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 23 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d30(bb 0 insn -1) }u1(13){ d41(bb 0 insn -1) }u2(102){ d429(bb 0 insn -1) }u3(103){ d430(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 128 160 161 162
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 128 160 161 162
;; live  kill	
;; rd  in  	(6) 0[11],1[17],7[30],13[41],102[429],103[430]
;; rd  gen 	(5) 100[423],128[454],160[474],161[475],162[476]
;; rd  kill	(19) 100[409,410,411,412,413,414,415,416,417,418,419,420,421,422,423],128[454],160[474],161[475],162[476]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; rd  out 	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ d30(bb 0 insn -1) }u13(13){ d41(bb 0 insn -1) }u14(102){ d429(bb 0 insn -1) }u15(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  def 	 100 [cc] 113 122 130 132 133 135 163 164 165 166 167 168 169 170 171 172 173 174 175 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 100 [cc] 113 122 130 132 133 135 163 164 165 166 167 168 169 170 171 172 173 174 175 176
;; live  kill	
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(21) 100[422],113[446],122[447],130[455],132[456],133[457],135[458],163[477],164[478],165[479],166[480],167[481],168[482],169[483],170[484],171[485],172[486],173[487],174[488],175[489],176[490]
;; rd  kill	(35) 100[409,410,411,412,413,414,415,416,417,418,419,420,421,422,423],113[446],122[447],130[455],132[456],133[457],135[458],163[477],164[478],165[479],166[480],167[481],168[482],169[483],170[484],171[485],172[486],173[487],174[488],175[489],176[490]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; rd  out 	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 3 )->[4]->( 14 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u54(7){ d30(bb 0 insn -1) }u55(13){ d41(bb 0 insn -1) }u56(102){ d429(bb 0 insn -1) }u57(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 0 [r0] 127
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(2) 0[9],127[453]
;; rd  kill	(23) 0[0,1,2,3,4,5,6,7,8,9,10,11],14[42,43,44,45,46,47],127[449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; rd  out 	(7) 7[30],13[41],102[429],103[430],127[453],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u62(7){ d30(bb 0 insn -1) }u63(13){ d41(bb 0 insn -1) }u64(102){ d429(bb 0 insn -1) }u65(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 100 [cc] 177
;; live  kill	
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(2) 100[420],177[491]
;; rd  kill	(16) 100[409,410,411,412,413,414,415,416,417,418,419,420,421,422,423],177[491]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; rd  out 	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 5 )->[6]->( 14 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u70(7){ d30(bb 0 insn -1) }u71(13){ d41(bb 0 insn -1) }u72(102){ d429(bb 0 insn -1) }u73(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 0 [r0] 127
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(2) 0[7],127[452]
;; rd  kill	(23) 0[0,1,2,3,4,5,6,7,8,9,10,11],14[42,43,44,45,46,47],127[449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; rd  out 	(7) 7[30],13[41],102[429],103[430],127[452],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u78(7){ d30(bb 0 insn -1) }u79(13){ d41(bb 0 insn -1) }u80(102){ d429(bb 0 insn -1) }u81(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 100 [cc] 178
;; live  kill	
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(2) 100[418],178[492]
;; rd  kill	(16) 100[409,410,411,412,413,414,415,416,417,418,419,420,421,422,423],178[492]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; rd  out 	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 7 )->[8]->( 14 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u86(7){ d30(bb 0 insn -1) }u87(13){ d41(bb 0 insn -1) }u88(102){ d429(bb 0 insn -1) }u89(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 0 [r0] 127
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(2) 0[5],127[451]
;; rd  kill	(23) 0[0,1,2,3,4,5,6,7,8,9,10,11],14[42,43,44,45,46,47],127[449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; rd  out 	(7) 7[30],13[41],102[429],103[430],127[451],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u94(7){ d30(bb 0 insn -1) }u95(13){ d41(bb 0 insn -1) }u96(102){ d429(bb 0 insn -1) }u97(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 100 [cc] 179
;; live  kill	
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(2) 100[416],179[493]
;; rd  kill	(16) 100[409,410,411,412,413,414,415,416,417,418,419,420,421,422,423],179[493]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; rd  out 	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 9 )->[10]->( 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u102(7){ d30(bb 0 insn -1) }u103(13){ d41(bb 0 insn -1) }u104(102){ d429(bb 0 insn -1) }u105(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 0 [r0] 127
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(2) 0[3],127[450]
;; rd  kill	(23) 0[0,1,2,3,4,5,6,7,8,9,10,11],14[42,43,44,45,46,47],127[449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; rd  out 	(7) 7[30],13[41],102[429],103[430],127[450],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 9 )->[11]->( 13 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u110(7){ d30(bb 0 insn -1) }u111(13){ d41(bb 0 insn -1) }u112(102){ d429(bb 0 insn -1) }u113(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc] 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 100 [cc] 180
;; live  kill	
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(2) 100[414],180[494]
;; rd  kill	(16) 100[409,410,411,412,413,414,415,416,417,418,419,420,421,422,423],180[494]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; rd  out 	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 11 )->[12]->( 22 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u118(7){ d30(bb 0 insn -1) }u119(13){ d41(bb 0 insn -1) }u120(102){ d429(bb 0 insn -1) }u121(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 158 159
;; live  kill	
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(2) 158[467],159[473]
;; rd  kill	(9) 158[465,466,467],159[468,469,470,471,472,473]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; rd  out 	(7) 7[30],13[41],102[429],103[430],158[467],159[473],160[474]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u123(7){ d30(bb 0 insn -1) }u124(13){ d41(bb 0 insn -1) }u125(102){ d429(bb 0 insn -1) }u126(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 0 [r0] 127
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(2) 0[1],127[449]
;; rd  kill	(23) 0[0,1,2,3,4,5,6,7,8,9,10,11],14[42,43,44,45,46,47],127[449,450,451,452,453]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; rd  out 	(7) 7[30],13[41],102[429],103[430],127[449],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 4 6 8 10 13 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(7){ d30(bb 0 insn -1) }u132(13){ d41(bb 0 insn -1) }u133(102){ d429(bb 0 insn -1) }u134(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(11) 7[30],13[41],102[429],103[430],127[449,450,451,452,453],160[474],161[475]
;; rd  gen 	(1) 100[412]
;; rd  kill	(15) 100[409,410,411,412,413,414,415,416,417,418,419,420,421,422,423]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; rd  out 	(11) 7[30],13[41],102[429],103[430],127[449,450,451,452,453],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 14 16 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u138(7){ d30(bb 0 insn -1) }u139(13){ d41(bb 0 insn -1) }u140(102){ d429(bb 0 insn -1) }u141(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160 161
;; live  gen 	 158 159
;; live  kill	
;; rd  in  	(12) 7[30],13[41],102[429],103[430],125[448],127[449,450,451,452,453],160[474],161[475]
;; rd  gen 	(2) 158[466],159[472]
;; rd  kill	(9) 158[465,466,467],159[468,469,470,471,472,473]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; rd  out 	(7) 7[30],13[41],102[429],103[430],158[466],159[472],160[474]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 14 )->[16]->( 17 15 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u143(7){ d30(bb 0 insn -1) }u144(13){ d41(bb 0 insn -1) }u145(102){ d429(bb 0 insn -1) }u146(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 100 [cc] 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 160 161
;; live  gen 	 100 [cc] 125
;; live  kill	
;; rd  in  	(11) 7[30],13[41],102[429],103[430],127[449,450,451,452,453],160[474],161[475]
;; rd  gen 	(2) 100[411],125[448]
;; rd  kill	(16) 100[409,410,411,412,413,414,415,416,417,418,419,420,421,422,423],125[448]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 160 161
;; rd  out 	(12) 7[30],13[41],102[429],103[430],125[448],127[449,450,451,452,453],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 16 )->[17]->( 21 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u150(7){ d30(bb 0 insn -1) }u151(13){ d41(bb 0 insn -1) }u152(102){ d429(bb 0 insn -1) }u153(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 100 [cc] 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 160 161
;; live  gen 	 100 [cc] 158
;; live  kill	
;; rd  in  	(12) 7[30],13[41],102[429],103[430],125[448],127[449,450,451,452,453],160[474],161[475]
;; rd  gen 	(2) 100[410],158[465]
;; rd  kill	(18) 100[409,410,411,412,413,414,415,416,417,418,419,420,421,422,423],158[465,466,467]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160 161
;; rd  out 	(13) 7[30],13[41],102[429],103[430],125[448],127[449,450,451,452,453],158[465],160[474],161[475]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 17 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u161(7){ d30(bb 0 insn -1) }u162(13){ d41(bb 0 insn -1) }u163(102){ d429(bb 0 insn -1) }u164(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 100 [cc] 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160 161
;; live  gen 	 100 [cc] 181
;; live  kill	
;; rd  in  	(13) 7[30],13[41],102[429],103[430],125[448],127[449,450,451,452,453],158[465],160[474],161[475]
;; rd  gen 	(2) 100[409],181[495]
;; rd  kill	(16) 100[409,410,411,412,413,414,415,416,417,418,419,420,421,422,423],181[495]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; rd  out 	(12) 7[30],13[41],102[429],103[430],125[448],127[449,450,451,452,453],158[465],160[474]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 18 )->[19]->( 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u168(7){ d30(bb 0 insn -1) }u169(13){ d41(bb 0 insn -1) }u170(102){ d429(bb 0 insn -1) }u171(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; lr  def 	 146 147 150 159 182 184 185 186 187 188 189 190 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; live  gen 	 146 147 150 159 182 184 185 186 187 188 189 190 191
;; live  kill	
;; rd  in  	(12) 7[30],13[41],102[429],103[430],125[448],127[449,450,451,452,453],158[465],160[474]
;; rd  gen 	(13) 146[461],147[462],150[463],159[471],182[496],184[497],185[498],186[499],187[500],188[501],189[502],190[503],191[504]
;; rd  kill	(18) 146[461],147[462],150[463],159[468,469,470,471,472,473],182[496],184[497],185[498],186[499],187[500],188[501],189[502],190[503],191[504]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; rd  out 	(7) 7[30],13[41],102[429],103[430],158[465],159[471],160[474]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 18 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u195(7){ d30(bb 0 insn -1) }u196(13){ d41(bb 0 insn -1) }u197(102){ d429(bb 0 insn -1) }u198(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; lr  def 	 157 159 192 194 195 196 197 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127 158 160
;; live  gen 	 157 159 192 194 195 196 197 199
;; live  kill	
;; rd  in  	(12) 7[30],13[41],102[429],103[430],125[448],127[449,450,451,452,453],158[465],160[474]
;; rd  gen 	(8) 157[464],159[470],192[505],194[506],195[507],196[508],197[509],199[510]
;; rd  kill	(13) 157[464],159[468,469,470,471,472,473],192[505],194[506],195[507],196[508],197[509],199[510]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; rd  out 	(7) 7[30],13[41],102[429],103[430],158[465],159[470],160[474]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 17 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u212(7){ d30(bb 0 insn -1) }u213(13){ d41(bb 0 insn -1) }u214(102){ d429(bb 0 insn -1) }u215(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160
;; live  gen 	 159
;; live  kill	
;; rd  in  	(13) 7[30],13[41],102[429],103[430],125[448],127[449,450,451,452,453],158[465],160[474],161[475]
;; rd  gen 	(1) 159[469]
;; rd  kill	(6) 159[468,469,470,471,472,473]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; rd  out 	(7) 7[30],13[41],102[429],103[430],158[465],159[469],160[474]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 12 15 21 19 20 )->[22]->( 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u216(7){ d30(bb 0 insn -1) }u217(13){ d41(bb 0 insn -1) }u218(102){ d429(bb 0 insn -1) }u219(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 160
;; lr  def 	 136 139 201 202
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158 159 160
;; live  gen 	 136 139 201 202
;; live  kill	
;; rd  in  	(13) 7[30],13[41],102[429],103[430],158[465,466,467],159[469,470,471,472,473],160[474]
;; rd  gen 	(4) 136[459],139[460],201[511],202[512]
;; rd  kill	(4) 136[459],139[460],201[511],202[512]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; rd  out 	(9) 7[30],13[41],102[429],103[430],159[469,470,471,472,473]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 2 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u229(7){ d30(bb 0 insn -1) }u230(13){ d41(bb 0 insn -1) }u231(102){ d429(bb 0 insn -1) }u232(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 159
;; live  kill	
;; rd  in  	(6) 7[30],13[41],102[429],103[430],160[474],161[475]
;; rd  gen 	(1) 159[468]
;; rd  kill	(6) 159[468,469,470,471,472,473]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; rd  out 	(5) 7[30],13[41],102[429],103[430],159[468]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 23 22 )->[24]->( 1 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u233(7){ d30(bb 0 insn -1) }u234(13){ d41(bb 0 insn -1) }u235(102){ d429(bb 0 insn -1) }u236(103){ d430(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(10) 7[30],13[41],102[429],103[430],159[468,469,470,471,472,473]
;; rd  gen 	(1) 0[0]
;; rd  kill	(12) 0[0,1,2,3,4,5,6,7,8,9,10,11]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[30],13[41],102[429],103[430]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }
;;   reg 103 { d430(bb 0 insn -1) }

( 24 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u240(0){ d0(bb 24 insn 254) }u241(7){ d30(bb 0 insn -1) }u242(13){ d41(bb 0 insn -1) }u243(102){ d429(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[30],13[41],102[429],103[430]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 24 insn 254) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 13 { d41(bb 0 insn -1) }
;;   reg 102 { d429(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 34 to worklist
  Adding insn 30 to worklist
  Adding insn 76 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 48 to worklist
  Adding insn 37 to worklist
  Adding insn 80 to worklist
  Adding insn 90 to worklist
  Adding insn 94 to worklist
  Adding insn 104 to worklist
  Adding insn 108 to worklist
  Adding insn 118 to worklist
  Adding insn 122 to worklist
  Adding insn 132 to worklist
  Adding insn 141 to worklist
  Adding insn 150 to worklist
  Adding insn 160 to worklist
  Adding insn 179 to worklist
  Adding insn 185 to worklist
  Adding insn 206 to worklist
  Adding insn 220 to worklist
  Adding insn 243 to worklist
  Adding insn 238 to worklist
  Adding insn 255 to worklist
Finished finding needed instructions:
  Adding insn 254 to worklist
Processing use of (reg 159 [ <retval> ]) in insn 254:
  Adding insn 5 to worklist
  Adding insn 6 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 9 to worklist
  Adding insn 10 to worklist
Processing use of (reg 0 r0) in insn 255:
Processing use of (reg 160 [ USARTx ]) in insn 238:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 139 [ _49 ]) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 243:
Processing use of (reg 201) in insn 242:
  Adding insn 239 to worklist
Processing use of (reg 202) in insn 242:
  Adding insn 241 to worklist
Processing use of (reg 158 [ pretmp_93 ]) in insn 241:
  Adding insn 134 to worklist
  Adding insn 152 to worklist
  Adding insn 165 to worklist
Processing use of (reg 161 [ USART_InitStruct ]) in insn 165:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 161 [ USART_InitStruct ]) in insn 152:
Processing use of (reg 161 [ USART_InitStruct ]) in insn 134:
Processing use of (reg 136 [ _46 ]) in insn 239:
Processing use of (reg 157 [ _73 ]) in insn 220:
  Adding insn 219 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 220:
Processing use of (reg 199) in insn 219:
  Adding insn 217 to worklist
Processing use of (reg 125 [ _13 ]) in insn 217:
  Adding insn 157 to worklist
Processing use of (reg 197) in insn 217:
  Adding insn 216 to worklist
Processing use of (reg 194) in insn 216:
  Adding insn 214 to worklist
Processing use of (reg 196) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 125 [ _13 ]) in insn 215:
Processing use of (reg 127 [ periphclk ]) in insn 214:
  Adding insn 81 to worklist
  Adding insn 95 to worklist
  Adding insn 109 to worklist
  Adding insn 123 to worklist
  Adding insn 142 to worklist
Processing use of (reg 195 [ USART_PRESCALER_TAB[_67] ]) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 158 [ pretmp_93 ]) in insn 213:
Processing use of (reg 192) in insn 213:
  Adding insn 212 to worklist
Processing use of (reg 0 r0) in insn 142:
Processing use of (reg 0 r0) in insn 123:
Processing use of (reg 0 r0) in insn 109:
Processing use of (reg 0 r0) in insn 95:
Processing use of (reg 0 r0) in insn 81:
Processing use of (reg 161 [ USART_InitStruct ]) in insn 157:
Processing use of (reg 150 [ brrtemp ]) in insn 206:
  Adding insn 203 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 206:
Processing use of (reg 147 [ brrtemp ]) in insn 203:
  Adding insn 198 to worklist
Processing use of (reg 191) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 190) in insn 202:
  Adding insn 201 to worklist
Processing use of (reg 146 [ _60 ]) in insn 201:
  Adding insn 194 to worklist
Processing use of (reg 125 [ _13 ]) in insn 194:
Processing use of (reg 188) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 186) in insn 193:
  Adding insn 191 to worklist
Processing use of (reg 187) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 125 [ _13 ]) in insn 192:
Processing use of (reg 184) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 127 [ periphclk ]) in insn 190:
Processing use of (reg 185 [ USART_PRESCALER_TAB[_54] ]) in insn 190:
  Adding insn 189 to worklist
Processing use of (reg 158 [ pretmp_93 ]) in insn 189:
Processing use of (reg 182) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 146 [ _60 ]) in insn 198:
Processing use of (reg 189) in insn 198:
  Adding insn 197 to worklist
Processing use of (reg 100 cc) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 181 [ USART_InitStruct_25(D)->OverSampling ]) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 161 [ USART_InitStruct ]) in insn 183:
Processing use of (reg 100 cc) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 158 [ pretmp_93 ]) in insn 178:
Processing use of (reg 100 cc) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 125 [ _13 ]) in insn 159:
Processing use of (reg 100 cc) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 127 [ periphclk ]) in insn 149:
Processing use of (reg 13 sp) in insn 141:
Processing use of (reg 0 r0) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 100 cc) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 131:
Processing use of (reg 180) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 13 sp) in insn 122:
Processing use of (reg 0 r0) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 100 cc) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 117:
Processing use of (reg 179) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 13 sp) in insn 108:
Processing use of (reg 0 r0) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 100 cc) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 103:
Processing use of (reg 178) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 13 sp) in insn 94:
Processing use of (reg 0 r0) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 100 cc) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 89:
Processing use of (reg 177) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 13 sp) in insn 80:
Processing use of (reg 0 r0) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 37:
Processing use of (reg 122 [ _10 ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 48:
Processing use of (reg 168) in insn 47:
  Adding insn 44 to worklist
Processing use of (reg 170) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 113 [ _1 ]) in insn 46:
Processing use of (reg 171) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 166) in insn 44:
  Adding insn 42 to worklist
Processing use of (reg 169 [ USART_InitStruct_25(D)->OverSampling ]) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 161 [ USART_InitStruct ]) in insn 43:
Processing use of (reg 163) in insn 42:
  Adding insn 40 to worklist
Processing use of (reg 167 [ USART_InitStruct_25(D)->TransferDirection ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 161 [ USART_InitStruct ]) in insn 41:
Processing use of (reg 164 [ USART_InitStruct_25(D)->DataWidth ]) in insn 40:
  Adding insn 38 to worklist
Processing use of (reg 165 [ USART_InitStruct_25(D)->Parity ]) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 161 [ USART_InitStruct ]) in insn 39:
Processing use of (reg 161 [ USART_InitStruct ]) in insn 38:
Processing use of (reg 160 [ USARTx ]) in insn 54:
Processing use of (reg 135 [ _45 ]) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 58:
Processing use of (reg 172) in insn 57:
  Adding insn 55 to worklist
Processing use of (reg 173 [ USART_InitStruct_25(D)->StopBits ]) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 161 [ USART_InitStruct ]) in insn 56:
Processing use of (reg 133 [ _43 ]) in insn 55:
Processing use of (reg 160 [ USARTx ]) in insn 66:
Processing use of (reg 132 [ _42 ]) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 70:
Processing use of (reg 174) in insn 69:
  Adding insn 67 to worklist
Processing use of (reg 175 [ USART_InitStruct_25(D)->HardwareFlowControl ]) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 161 [ USART_InitStruct ]) in insn 68:
Processing use of (reg 130 [ _40 ]) in insn 67:
Processing use of (reg 100 cc) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 75:
Processing use of (reg 176) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 160 [ USARTx ]) in insn 30:
Processing use of (reg 100 cc) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 162) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 128 [ _38 ]) in insn 32:
starting the processing of deferred insns
ending the processing of deferred insns


LL_USART_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={12d,13u} r1={6d,2u} r2={6d} r3={6d} r7={1d,24u} r12={10d} r13={1d,29u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={15d,10u} r101={5d} r102={1d,24u} r103={1d,23u} r104={5d} r105={5d} r106={5d} r113={1d,1u,1e} r122={1d,1u} r125={1d,6u} r127={5d,10u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r146={1d,3u,1e} r147={1d,2u} r150={1d,2u} r157={1d,1u} r158={3d,5u,2e} r159={6d,3u} r160={1d,21u,5e} r161={1d,11u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r199={1d,1u} r201={1d,1u} r202={1d,1u} 
;;    total ref usage 757{513d,235u,9e} in 199{194 regular + 5 call} insns.
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 265 2 (set (reg/v/f:SI 160 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":202:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))
(debug_insn 265 2 3 2 (var_location:SI D#3 (reg:SI 1 r1 [ USART_InitStruct ])) -1
     (nil))
(insn 3 265 4 2 (set (reg/v/f:SI 161 [ USART_InitStruct ])
        (reg:SI 1 r1 [ USART_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":202:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_InitStruct ])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":203:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":203:15 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":204:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI periphclk (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":204:12 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":207:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":208:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":209:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":210:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":211:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":212:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":213:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":214:3 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":215:3 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":219:3 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI USARTx (reg/v/f:SI 160 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":219:3 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":653:26 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":655:3 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 128 [ _38 ])
        (mem/v:SI (reg/v/f:SI 160 [ USARTx ]) [1 USARTx_24(D)->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":655:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 30 32 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":219:7 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 162)
        (and:SI (reg:SI 128 [ _38 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":655:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _38 ])
        (nil)))
(insn 33 32 34 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":219:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(jump_insn 34 33 35 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 260)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":219:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 260)
(note 35 34 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 -1
     (nil))
(insn 37 36 38 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 160 [ USARTx ]) [1 USARTx_24(D)->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 3 (set (reg:SI 164 [ USART_InitStruct_25(D)->DataWidth ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 8 [0x8])) [1 USART_InitStruct_25(D)->DataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 3 (set (reg:SI 165 [ USART_InitStruct_25(D)->Parity ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 16 [0x10])) [1 USART_InitStruct_25(D)->Parity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 3 (set (reg:SI 163)
        (ior:SI (reg:SI 164 [ USART_InitStruct_25(D)->DataWidth ])
            (reg:SI 165 [ USART_InitStruct_25(D)->Parity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ USART_InitStruct_25(D)->Parity ])
        (expr_list:REG_DEAD (reg:SI 164 [ USART_InitStruct_25(D)->DataWidth ])
            (nil))))
(insn 41 40 42 3 (set (reg:SI 167 [ USART_InitStruct_25(D)->TransferDirection ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 20 [0x14])) [1 USART_InitStruct_25(D)->TransferDirection+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 3 (set (reg:SI 166)
        (ior:SI (reg:SI 163)
            (reg:SI 167 [ USART_InitStruct_25(D)->TransferDirection ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ USART_InitStruct_25(D)->TransferDirection ])
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))
(insn 43 42 44 3 (set (reg:SI 169 [ USART_InitStruct_25(D)->OverSampling ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 28 [0x1c])) [1 USART_InitStruct_25(D)->OverSampling+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 3 (set (reg:SI 168)
        (ior:SI (reg:SI 166)
            (reg:SI 169 [ USART_InitStruct_25(D)->OverSampling ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ USART_InitStruct_25(D)->OverSampling ])
        (expr_list:REG_DEAD (reg:SI 166)
            (nil))))
(insn 45 44 46 3 (set (reg:SI 171)
        (const_int -268473869 [0xffffffffefff69f3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 3 (set (reg:SI 170)
        (and:SI (reg:SI 113 [ _1 ])
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 113 [ _1 ])
                    (const_int -268473869 [0xffffffffefff69f3]))
                (nil)))))
(insn 47 46 48 3 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 168)
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 168)
            (nil))))
(insn 48 47 49 3 (set (mem/v:SI (reg/v/f:SI 160 [ USARTx ]) [1 USARTx_24(D)->CR1+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":228:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 49 48 50 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":239:5 -1
     (nil))
(debug_insn 50 49 51 3 (var_location:SI USARTx (reg/v/f:SI 160 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":239:5 -1
     (nil))
(debug_insn 51 50 52 3 (var_location:SI StopBits (mem:SI (plus:SI (debug_expr:SI D#3)
            (const_int 12 [0xc])) [1 USART_InitStruct_25(D)->StopBits+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":239:5 -1
     (nil))
(debug_insn 52 51 53 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1299:22 -1
     (nil))
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 -1
     (nil))
(insn 54 53 55 3 (set (reg:SI 133 [ _43 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 4 [0x4])) [1 USARTx_24(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 3 (set (reg:SI 172)
        (and:SI (reg:SI 133 [ _43 ])
            (const_int -12289 [0xffffffffffffcfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _43 ])
        (nil)))
(insn 56 55 57 3 (set (reg:SI 173 [ USART_InitStruct_25(D)->StopBits ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 12 [0xc])) [1 USART_InitStruct_25(D)->StopBits+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 3 (set (reg:SI 135 [ _45 ])
        (ior:SI (reg:SI 172)
            (reg:SI 173 [ USART_InitStruct_25(D)->StopBits ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ USART_InitStruct_25(D)->StopBits ])
        (expr_list:REG_DEAD (reg:SI 172)
            (nil))))
(insn 58 57 59 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 4 [0x4])) [1 USARTx_24(D)->CR2+0 S4 A32])
        (reg:SI 135 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1301:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _45 ])
        (nil)))
(debug_insn 59 58 60 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":239:5 -1
     (nil))
(debug_insn 60 59 61 3 (var_location:SI StopBits (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":239:5 -1
     (nil))
(debug_insn 61 60 62 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":246:5 -1
     (nil))
(debug_insn 62 61 63 3 (var_location:SI USARTx (reg/v/f:SI 160 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":246:5 -1
     (nil))
(debug_insn 63 62 64 3 (var_location:SI HardwareFlowControl (mem:SI (plus:SI (debug_expr:SI D#3)
            (const_int 24 [0x18])) [1 USART_InitStruct_25(D)->HardwareFlowControl+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":246:5 -1
     (nil))
(debug_insn 64 63 65 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1724:22 -1
     (nil))
(debug_insn 65 64 66 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 -1
     (nil))
(insn 66 65 67 3 (set (reg:SI 130 [ _40 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 8 [0x8])) [1 USARTx_24(D)->CR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 3 (set (reg:SI 174)
        (and:SI (reg:SI 130 [ _40 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _40 ])
        (nil)))
(insn 68 67 69 3 (set (reg:SI 175 [ USART_InitStruct_25(D)->HardwareFlowControl ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 24 [0x18])) [1 USART_InitStruct_25(D)->HardwareFlowControl+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 3 (set (reg:SI 132 [ _42 ])
        (ior:SI (reg:SI 174)
            (reg:SI 175 [ USART_InitStruct_25(D)->HardwareFlowControl ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ USART_InitStruct_25(D)->HardwareFlowControl ])
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))
(insn 70 69 71 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 8 [0x8])) [1 USARTx_24(D)->CR3+0 S4 A32])
        (reg:SI 132 [ _42 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1726:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _42 ])
        (nil)))
(debug_insn 71 70 72 3 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":246:5 -1
     (nil))
(debug_insn 72 71 73 3 (var_location:SI HardwareFlowControl (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":246:5 -1
     (nil))
(debug_insn 73 72 74 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":251:5 -1
     (nil))
(insn 74 73 75 3 (set (reg:SI 176)
        (const_int 1073821696 [0x40013800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":251:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ USARTx ])
            (reg:SI 176))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":251:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 160 [ USARTx ])
                (const_int 1073821696 [0x40013800]))
            (nil))))
(jump_insn 76 75 77 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":251:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 85)
(note 77 76 78 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:7 -1
     (nil))
(insn 79 78 80 4 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 80 79 81 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>) [0 LL_RCC_GetUSARTClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 81 80 82 4 (set (reg/v:SI 127 [ periphclk ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 82 81 85 4 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":253:19 -1
     (nil))
      ; pc falls through to BB 14
(code_label 85 82 86 5 18 (nil) [1 uses])
(note 86 85 87 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":255:10 -1
     (nil))
(insn 88 87 89 5 (set (reg:SI 177)
        (const_int 1073759232 [0x40004400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":255:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ USARTx ])
            (reg:SI 177))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":255:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 160 [ USARTx ])
                (const_int 1073759232 [0x40004400]))
            (nil))))
(jump_insn 90 89 91 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":255:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 99)
(note 91 90 92 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:7 -1
     (nil))
(insn 93 92 94 6 (set (reg:SI 0 r0)
        (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 94 93 95 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>) [0 LL_RCC_GetUSARTClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 95 94 96 6 (set (reg/v:SI 127 [ periphclk ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 96 95 99 6 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":257:19 -1
     (nil))
      ; pc falls through to BB 14
(code_label 99 96 100 7 20 (nil) [1 uses])
(note 100 99 101 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 100 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":259:10 -1
     (nil))
(insn 102 101 103 7 (set (reg:SI 178)
        (const_int 1073760256 [0x40004800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":259:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ USARTx ])
            (reg:SI 178))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":259:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 160 [ USARTx ])
                (const_int 1073760256 [0x40004800]))
            (nil))))
(jump_insn 104 103 105 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":259:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 113)
(note 105 104 106 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 107 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:7 -1
     (nil))
(insn 107 106 108 8 (set (reg:SI 0 r0)
        (const_int 48 [0x30])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 108 107 109 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>) [0 LL_RCC_GetUSARTClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_RCC_GetUSARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5500 LL_RCC_GetUSARTClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 109 108 110 8 (set (reg/v:SI 127 [ periphclk ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 110 109 113 8 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":261:19 -1
     (nil))
      ; pc falls through to BB 14
(code_label 113 110 114 9 21 (nil) [1 uses])
(note 114 113 115 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":264:10 -1
     (nil))
(insn 116 115 117 9 (set (reg:SI 179)
        (const_int 1073761280 [0x40004c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":264:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 118 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ USARTx ])
            (reg:SI 179))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":264:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 160 [ USARTx ])
                (const_int 1073761280 [0x40004c00]))
            (nil))))
(jump_insn 118 117 119 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":264:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 127)
(note 119 118 120 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 120 119 121 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:7 -1
     (nil))
(insn 121 120 122 10 (set (reg:SI 0 r0)
        (const_int 192 [0xc0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 122 121 123 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_RCC_GetUARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5600 LL_RCC_GetUARTClockFreq>) [0 LL_RCC_GetUARTClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_RCC_GetUARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5600 LL_RCC_GetUARTClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 123 122 124 10 (set (reg/v:SI 127 [ periphclk ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 124 123 127 10 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":266:19 -1
     (nil))
      ; pc falls through to BB 14
(code_label 127 124 128 11 22 (nil) [1 uses])
(note 128 127 129 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":270:10 -1
     (nil))
(insn 130 129 131 11 (set (reg:SI 180)
        (const_int 1073762304 [0x40005000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":270:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 130 132 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 160 [ USARTx ])
            (reg:SI 180))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":270:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 160 [ USARTx ])
                (const_int 1073762304 [0x40005000]))
            (nil))))
(jump_insn 132 131 133 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":270:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 187153204 (nil)))
 -> 137)
(note 133 132 134 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 134 133 5 12 (set (reg:SI 158 [ pretmp_93 ])
        (mem:SI (reg/v/f:SI 161 [ USART_InitStruct ]) [1 USART_InitStruct_25(D)->PrescalerValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ USART_InitStruct ])
        (nil)))
(insn 5 134 137 12 (set (reg/v:SI 159 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":203:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 137 5 138 13 23 (nil) [1 uses])
(note 138 137 139 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:7 -1
     (nil))
(insn 140 139 141 13 (set (reg:SI 0 r0)
        (const_int 768 [0x300])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:19 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 141 140 142 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_RCC_GetUARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5600 LL_RCC_GetUARTClockFreq>) [0 LL_RCC_GetUARTClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_RCC_GetUARTClockFreq") [flags 0x41]  <function_decl 0000000006ef5600 LL_RCC_GetUARTClockFreq>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 142 141 143 13 (set (reg/v:SI 127 [ periphclk ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 143 142 144 13 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":272:19 -1
     (nil))
(code_label 144 143 145 14 19 (nil) [0 uses])
(note 145 144 146 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 14 (var_location:SI periphclk (reg/v:SI 127 [ periphclk ])) -1
     (nil))
(debug_insn 147 146 148 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":278:5 -1
     (nil))
(debug_insn 148 147 149 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":285:5 -1
     (nil))
(insn 149 148 150 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ periphclk ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":285:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 150 149 158 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 155)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":285:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 155)
(code_label 158 150 151 15 26 (nil) [1 uses])
(note 151 158 152 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 6 15 (set (reg:SI 158 [ pretmp_93 ])
        (mem:SI (reg/v/f:SI 161 [ USART_InitStruct ]) [1 USART_InitStruct_25(D)->PrescalerValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ USART_InitStruct ])
        (nil)))
(insn 6 152 155 15 (set (reg/v:SI 159 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":203:15 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 155 6 156 16 25 (nil) [1 uses])
(note 156 155 157 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 159 16 (set (reg:SI 125 [ _13 ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 4 [0x4])) [1 USART_InitStruct_25(D)->BaudRate+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":286:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 157 160 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ _13 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":286:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 160 159 161 16 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 158)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":286:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 158)
(note 161 160 162 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 162 161 163 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":288:7 -1
     (nil))
(debug_insn 163 162 164 17 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":288:14 -1
     (nil))
(debug_insn 164 163 165 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(insn 165 164 166 17 (set (reg:SI 158 [ pretmp_93 ])
        (mem:SI (reg/v/f:SI 161 [ USART_InitStruct ]) [1 USART_InitStruct_25(D)->PrescalerValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 166 165 167 17 (var_location:SI D#2 (mem:SI (plus:SI (debug_expr:SI D#3)
            (const_int 28 [0x1c])) [1 USART_InitStruct_25(D)->OverSampling+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 167 166 168 17 (var_location:SI USARTx (reg/v/f:SI 160 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 168 167 169 17 (var_location:SI PeriphClk (reg/v:SI 127 [ periphclk ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 169 168 170 17 (var_location:SI PrescalerValue (reg:SI 158 [ pretmp_93 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 170 169 171 17 (var_location:SI OverSampling (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 171 170 172 17 (var_location:SI BaudRate (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 172 171 173 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1875:22 -1
     (nil))
(debug_insn 173 172 174 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1879:3 -1
     (nil))
(debug_insn 174 173 175 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1880:3 -1
     (nil))
(debug_insn 175 174 178 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1882:3 -1
     (nil))
(insn 178 175 179 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 158 [ pretmp_93 ])
            (const_int 11 [0xb]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1882:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 179 178 180 17 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 264)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1882:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 264)
(note 180 179 181 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 181 180 182 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1886:8 -1
     (nil))
(debug_insn 182 181 183 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1890:8 -1
     (nil))
(insn 183 182 184 18 (set (reg:SI 181 [ USART_InitStruct_25(D)->OverSampling ])
        (mem:SI (plus:SI (reg/v/f:SI 161 [ USART_InitStruct ])
                (const_int 28 [0x1c])) [1 USART_InitStruct_25(D)->OverSampling+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1890:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 161 [ USART_InitStruct ])
        (nil)))
(insn 184 183 185 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ USART_InitStruct_25(D)->OverSampling ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1890:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ USART_InitStruct_25(D)->OverSampling ])
        (nil)))
(jump_insn 185 184 186 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 209)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1890:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 209)
(note 186 185 187 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:5 -1
     (nil))
(insn 188 187 189 19 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 189 188 190 19 (set (reg:SI 185 [ USART_PRESCALER_TAB[_54] ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 158 [ pretmp_93 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 182)) [1 USART_PRESCALER_TAB[_54]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 158 [ pretmp_93 ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [1 USART_PRESCALER_TAB[_54]+0 S4 A32])
            (nil))))
(insn 190 189 191 19 (set (reg:SI 184)
        (udiv:SI (reg/v:SI 127 [ periphclk ])
            (reg:SI 185 [ USART_PRESCALER_TAB[_54] ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 185 [ USART_PRESCALER_TAB[_54] ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ periphclk ])
            (nil))))
(insn 191 190 192 19 (set (reg:SI 186)
        (ashift:SI (reg:SI 184)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(insn 192 191 193 19 (set (reg:SI 187)
        (lshiftrt:SI (reg:SI 125 [ _13 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 147 {*arm_shiftsi3}
     (nil))
(insn 193 192 194 19 (set (reg:SI 188)
        (plus:SI (reg:SI 186)
            (reg:SI 187))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg:SI 186)
            (nil))))
(insn 194 193 195 19 (set (reg:SI 146 [ _60 ])
        (udiv:SI (reg:SI 188)
            (reg:SI 125 [ _13 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:27 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(debug_insn 195 194 196 19 (var_location:SI usartdiv (and:SI (reg:SI 146 [ _60 ])
        (const_int 65535 [0xffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1892:14 -1
     (nil))
(debug_insn 196 195 197 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1893:5 -1
     (nil))
(insn 197 196 198 19 (set (reg:SI 189)
        (const_int 65520 [0xfff0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1893:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 198 197 199 19 (set (reg/v:SI 147 [ brrtemp ])
        (and:SI (reg:SI 146 [ _60 ])
            (reg:SI 189))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1893:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189)
        (expr_list:REG_EQUAL (and:SI (reg:SI 146 [ _60 ])
                (const_int 65520 [0xfff0]))
            (nil))))
(debug_insn 199 198 200 19 (var_location:SI brrtemp (reg/v:SI 147 [ brrtemp ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1893:13 -1
     (nil))
(debug_insn 200 199 201 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1894:5 -1
     (nil))
(insn 201 200 202 19 (set (reg:SI 190)
        (lshiftrt:SI (reg:SI 146 [ _60 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1894:16 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 146 [ _60 ])
        (nil)))
(insn 202 201 203 19 (set (reg:SI 191)
        (and:SI (reg:SI 190)
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1894:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(insn 203 202 204 19 (set (reg/v:SI 150 [ brrtemp ])
        (ior:SI (reg:SI 191)
            (reg/v:SI 147 [ brrtemp ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1894:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/v:SI 147 [ brrtemp ])
            (nil))))
(debug_insn 204 203 205 19 (var_location:SI brrtemp (reg/v:SI 150 [ brrtemp ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1894:13 -1
     (nil))
(debug_insn 205 204 206 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1895:5 -1
     (nil))
(insn 206 205 8 19 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 12 [0xc])) [1 USARTx_24(D)->BRR+0 S4 A32])
        (reg/v:SI 150 [ brrtemp ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1895:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ brrtemp ])
        (nil)))
(insn 8 206 209 19 (set (reg/v:SI 159 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":288:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 209 8 210 20 27 (nil) [1 uses])
(note 210 209 211 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 211 210 212 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:5 -1
     (nil))
(insn 212 211 213 20 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 213 212 214 20 (set (reg:SI 195 [ USART_PRESCALER_TAB[_67] ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 158 [ pretmp_93 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 192)) [1 USART_PRESCALER_TAB[_67]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 192)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 158 [ pretmp_93 ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [1 USART_PRESCALER_TAB[_67]+0 S4 A32])
            (nil))))
(insn 214 213 215 20 (set (reg:SI 194)
        (udiv:SI (reg/v:SI 127 [ periphclk ])
            (reg:SI 195 [ USART_PRESCALER_TAB[_67] ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 195 [ USART_PRESCALER_TAB[_67] ])
        (expr_list:REG_DEAD (reg/v:SI 127 [ periphclk ])
            (nil))))
(insn 215 214 216 20 (set (reg:SI 196)
        (lshiftrt:SI (reg:SI 125 [ _13 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 147 {*arm_shiftsi3}
     (nil))
(insn 216 215 217 20 (set (reg:SI 197)
        (plus:SI (reg:SI 194)
            (reg:SI 196))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg:SI 194)
            (nil))))
(insn 217 216 219 20 (set (reg:SI 199)
        (udiv:SI (reg:SI 197)
            (reg:SI 125 [ _13 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:30 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(insn 219 217 220 20 (set (reg:SI 157 [ _73 ])
        (and:SI (reg:SI 199)
            (const_int 65535 [0xffff]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 220 219 7 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 12 [0xc])) [1 USARTx_24(D)->BRR+0 S4 A32])
        (reg:SI 157 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1899:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157 [ _73 ])
        (nil)))
(insn 7 220 264 20 (set (reg/v:SI 159 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":288:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 264 7 263 21 29 (nil) [1 uses])
(note 263 264 9 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 9 263 221 21 (set (reg/v:SI 159 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":288:14 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 221 9 222 22 24 (nil) [0 uses])
(note 222 221 223 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 223 222 224 22 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 224 223 225 22 (var_location:SI PeriphClk (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 225 224 226 22 (var_location:SI PrescalerValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 226 225 227 22 (var_location:SI OverSampling (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 227 226 228 22 (var_location:SI BaudRate (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 228 227 229 22 (var_location:SI brrtemp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":289:7 -1
     (nil))
(debug_insn 229 228 230 22 (var_location:SI periphclk (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 230 229 231 22 (var_location:QI status (subreg:QI (reg/v:SI 159 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 231 230 232 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":296:7 -1
     (nil))
(debug_insn 232 231 233 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 233 232 234 22 (var_location:SI D#1 (mem:SI (debug_expr:SI D#3) [1 USART_InitStruct_25(D)->PrescalerValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 234 233 235 22 (var_location:SI USARTx (reg/v/f:SI 160 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 235 234 236 22 (var_location:SI PrescalerValue (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 236 235 237 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1219:22 -1
     (nil))
(debug_insn 237 236 238 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 -1
     (nil))
(insn 238 237 239 22 (set (reg:SI 136 [ _46 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 44 [0x2c])) [1 USARTx_24(D)->PRESC+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 239 238 241 22 (set (reg:SI 201)
        (and:SI (reg:SI 136 [ _46 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _46 ])
        (nil)))
(insn 241 239 242 22 (set (reg:SI 202)
        (and:SI (reg:SI 158 [ pretmp_93 ])
            (const_int 65535 [0xffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ pretmp_93 ])
        (nil)))
(insn 242 241 243 22 (set (reg:SI 139 [ _49 ])
        (ior:SI (reg:SI 201)
            (reg:SI 202))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 202)
        (expr_list:REG_DEAD (reg:SI 201)
            (nil))))
(insn 243 242 260 22 (set (mem/v:SI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 44 [0x2c])) [1 USARTx_24(D)->PRESC+0 S4 A32])
        (reg:SI 139 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1221:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 160 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 139 [ _49 ])
            (nil))))
      ; pc falls through to BB 24
(code_label 260 243 259 23 28 (nil) [1 uses])
(note 259 260 10 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 10 259 244 23 (set (reg/v:SI 159 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":203:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 244 10 245 24 17 (nil) [0 uses])
(note 245 244 246 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 246 245 247 24 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 247 246 248 24 (var_location:SI PrescalerValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":303:5 -1
     (nil))
(debug_insn 248 247 249 24 (var_location:QI status (subreg:QI (reg/v:SI 159 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 249 248 254 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":307:3 -1
     (nil))
(insn 254 249 255 24 (set (reg/i:SI 0 r0)
        (reg/v:SI 159 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":308:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 159 [ <retval> ])
        (nil)))
(insn 255 254 0 24 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":308:1 -1
     (nil))

;; Function LL_USART_StructInit (LL_USART_StructInit, funcdef_no=764, decl_uid=10958, cgraph_uid=768, symbol_order=768)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_USART_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,8u} r114={1d,6u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 53{29d,24u,0e} in 20{20 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 119[28,28] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 119
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 119
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(4) 113[25],114[26],115[27],119[28]
;; rd  kill	(4) 113[25],114[26],115[27],119[28]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u21(7){ d4(bb 0 insn -1) }u22(13){ d5(bb 0 insn -1) }u23(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ USART_InitStruct ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 114) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ USART_InitStruct ]) in insn 11:
Processing use of (reg 115) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 113 [ USART_InitStruct ]) in insn 14:
Processing use of (reg 114) in insn 14:
Processing use of (reg 113 [ USART_InitStruct ]) in insn 17:
Processing use of (reg 114) in insn 17:
Processing use of (reg 113 [ USART_InitStruct ]) in insn 20:
Processing use of (reg 114) in insn 20:
Processing use of (reg 113 [ USART_InitStruct ]) in insn 23:
Processing use of (reg 119) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 113 [ USART_InitStruct ]) in insn 26:
Processing use of (reg 114) in insn 26:
Processing use of (reg 113 [ USART_InitStruct ]) in insn 29:
Processing use of (reg 114) in insn 29:
starting the processing of deferred insns
ending the processing of deferred insns


LL_USART_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,8u} r114={1d,6u} r115={1d,1u} r119={1d,1u} 
;;    total ref usage 53{29d,24u,0e} in 20{20 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 113 [ USART_InitStruct ])
        (reg:SI 0 r0 [ USART_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":318:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USART_InitStruct ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":320:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":320:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ USART_InitStruct ]) [1 USART_InitStruct_2(D)->PrescalerValue+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":320:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":321:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 115)
        (const_int 9600 [0x2580])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":321:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 4 [0x4])) [1 USART_InitStruct_2(D)->BaudRate+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":321:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":322:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 8 [0x8])) [1 USART_InitStruct_2(D)->DataWidth+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":322:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":323:3 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 12 [0xc])) [1 USART_InitStruct_2(D)->StopBits+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":323:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":324:3 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 16 [0x10])) [1 USART_InitStruct_2(D)->Parity+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":324:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":325:3 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 119)
        (const_int 12 [0xc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":325:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 20 [0x14])) [1 USART_InitStruct_2(D)->TransferDirection+0 S4 A32])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":325:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":326:3 -1
     (nil))
(insn 26 24 27 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 24 [0x18])) [1 USART_InitStruct_2(D)->HardwareFlowControl+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":326:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":327:3 -1
     (nil))
(insn 29 27 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_InitStruct ])
                (const_int 28 [0x1c])) [1 USART_InitStruct_2(D)->OverSampling+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":327:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ USART_InitStruct ])
            (nil))))

;; Function LL_USART_ClockInit (LL_USART_ClockInit, funcdef_no=765, decl_uid=10961, cgraph_uid=769, symbol_order=769)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


LL_USART_ClockInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r122={1d,1u} r123={1d,1u} r125={2d,2u} r126={1d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 90{43d,47u,0e} in 37{37 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,27] 122[28,28] 123[29,29] 125[30,31] 126[32,32] 127[33,33] 128[34,34] 129[35,35] 130[36,36] 131[37,37] 132[38,38] 133[39,39] 134[40,40] 135[41,41] 136[42,42] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 123 126 127 128
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 123 126 127 128
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;; rd  gen 	(5) 100[24],123[29],126[32],127[33],128[34]
;; rd  kill	(5) 100[24],123[29],126[32],127[33],128[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; rd  out 	(7) 7[5],13[6],102[25],103[26],126[32],127[33],128[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d5(bb 0 insn -1) }u12(13){ d6(bb 0 insn -1) }u13(102){ d25(bb 0 insn -1) }u14(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; lr  def 	 113 122 125 129 130 131 132 133 134 135 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128
;; live  gen 	 113 122 125 129 130 131 132 133 134 135 136
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[25],103[26],126[32],127[33],128[34]
;; rd  gen 	(11) 113[27],122[28],125[30],129[35],130[36],131[37],132[38],133[39],134[40],135[41],136[42]
;; rd  kill	(12) 113[27],122[28],125[30,31],129[35],130[36],131[37],132[38],133[39],134[40],135[41],136[42]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; rd  out 	(5) 7[5],13[6],102[25],103[26],125[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(7){ d5(bb 0 insn -1) }u33(13){ d6(bb 0 insn -1) }u34(102){ d25(bb 0 insn -1) }u35(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125
;; live  kill	
;; rd  in  	(7) 7[5],13[6],102[25],103[26],126[32],127[33],128[34]
;; rd  gen 	(1) 125[31]
;; rd  kill	(2) 125[30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; rd  out 	(5) 7[5],13[6],102[25],103[26],125[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(7){ d5(bb 0 insn -1) }u37(13){ d6(bb 0 insn -1) }u38(102){ d25(bb 0 insn -1) }u39(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],125[30,31]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u43(0){ d0(bb 5 insn 47) }u44(7){ d5(bb 0 insn -1) }u45(13){ d6(bb 0 insn -1) }u46(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 47) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 38 to worklist
  Adding insn 28 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
  Adding insn 47 to worklist
Processing use of (reg 125 [ <retval> ]) in insn 47:
  Adding insn 6 to worklist
  Adding insn 5 to worklist
Processing use of (reg 128) in insn 5:
  Adding insn 19 to worklist
Processing use of (reg 123 [ _17 ]) in insn 19:
Processing use of (reg 0 r0) in insn 48:
Processing use of (reg 126 [ USARTx ]) in insn 28:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 122 [ _10 ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 126 [ USARTx ]) in insn 38:
Processing use of (reg 134) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 136) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 113 [ _1 ]) in insn 36:
Processing use of (reg 132) in insn 35:
  Adding insn 33 to worklist
Processing use of (reg 135 [ USART_ClockInitStruct_15(D)->LastBitClockPulse ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 127 [ USART_ClockInitStruct ]) in insn 34:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 129) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 133 [ USART_ClockInitStruct_15(D)->ClockPhase ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 127 [ USART_ClockInitStruct ]) in insn 32:
Processing use of (reg 130 [ USART_ClockInitStruct_15(D)->ClockOutput ]) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 131 [ USART_ClockInitStruct_15(D)->ClockPolarity ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 127 [ USART_ClockInitStruct ]) in insn 30:
Processing use of (reg 127 [ USART_ClockInitStruct ]) in insn 29:
Processing use of (reg 126 [ USARTx ]) in insn 17:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 128) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


LL_USART_ClockInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r122={1d,1u} r123={1d,1u} r125={2d,2u} r126={1d,4u} r127={1d,4u} r128={1d,2u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 90{43d,47u,0e} in 37{37 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 126 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":345:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 127 [ USART_ClockInitStruct ])
        (reg:SI 1 r1 [ USART_ClockInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":345:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_ClockInitStruct ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":346:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":346:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":349:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":350:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":354:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI USARTx (reg/v/f:SI 126 [ USARTx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":354:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":653:26 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":655:3 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 123 [ _17 ])
        (mem/v:SI (reg/v/f:SI 126 [ USARTx ]) [1 USARTx_14(D)->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":655:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 19 2 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":354:7 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 128)
        (and:SI (reg:SI 123 [ _17 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":655:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _17 ])
        (nil)))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":354:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":354:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 53)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":357:5 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":360:5 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":361:5 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":362:5 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 -1
     (nil))
(insn 28 27 29 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ USARTx ])
                (const_int 4 [0x4])) [1 USARTx_14(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 3 (set (reg:SI 130 [ USART_ClockInitStruct_15(D)->ClockOutput ])
        (mem:SI (reg/v/f:SI 127 [ USART_ClockInitStruct ]) [1 USART_ClockInitStruct_15(D)->ClockOutput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 3 (set (reg:SI 131 [ USART_ClockInitStruct_15(D)->ClockPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 127 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [1 USART_ClockInitStruct_15(D)->ClockPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 129)
        (ior:SI (reg:SI 130 [ USART_ClockInitStruct_15(D)->ClockOutput ])
            (reg:SI 131 [ USART_ClockInitStruct_15(D)->ClockPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ USART_ClockInitStruct_15(D)->ClockPolarity ])
        (expr_list:REG_DEAD (reg:SI 130 [ USART_ClockInitStruct_15(D)->ClockOutput ])
            (nil))))
(insn 32 31 33 3 (set (reg:SI 133 [ USART_ClockInitStruct_15(D)->ClockPhase ])
        (mem:SI (plus:SI (reg/v/f:SI 127 [ USART_ClockInitStruct ])
                (const_int 8 [0x8])) [1 USART_ClockInitStruct_15(D)->ClockPhase+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 132)
        (ior:SI (reg:SI 129)
            (reg:SI 133 [ USART_ClockInitStruct_15(D)->ClockPhase ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ USART_ClockInitStruct_15(D)->ClockPhase ])
        (expr_list:REG_DEAD (reg:SI 129)
            (nil))))
(insn 34 33 35 3 (set (reg:SI 135 [ USART_ClockInitStruct_15(D)->LastBitClockPulse ])
        (mem:SI (plus:SI (reg/v/f:SI 127 [ USART_ClockInitStruct ])
                (const_int 12 [0xc])) [1 USART_ClockInitStruct_15(D)->LastBitClockPulse+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ USART_ClockInitStruct ])
        (nil)))
(insn 35 34 36 3 (set (reg:SI 134)
        (ior:SI (reg:SI 132)
            (reg:SI 135 [ USART_ClockInitStruct_15(D)->LastBitClockPulse ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ USART_ClockInitStruct_15(D)->LastBitClockPulse ])
        (expr_list:REG_DEAD (reg:SI 132)
            (nil))))
(insn 36 35 37 3 (set (reg:SI 136)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -3841 [0xfffffffffffff0ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 37 36 38 3 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 134)
            (reg:SI 136))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg:SI 134)
            (nil))))
(insn 38 37 5 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ USARTx ])
                (const_int 4 [0x4])) [1 USARTx_14(D)->CR2+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":371:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(insn 5 38 53 3 (set (reg/v:SI 125 [ <retval> ])
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":346:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 5
(code_label 53 5 52 4 44 (nil) [1 uses])
(note 52 53 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 52 39 4 (set (reg/v:SI 125 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":379:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 39 6 40 5 43 (nil) [0 uses])
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 5 (var_location:QI status (subreg:QI (reg/v:SI 125 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 42 41 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":382:3 -1
     (nil))
(insn 47 42 48 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 125 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":383:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ <retval> ])
        (nil)))
(insn 48 47 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":383:1 -1
     (nil))

;; Function LL_USART_ClockStructInit (LL_USART_ClockStructInit, funcdef_no=766, decl_uid=10963, cgraph_uid=770, symbol_order=770)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_USART_ClockStructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,4u} 
;;    total ref usage 43{27d,16u,0e} in 10{10 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[23],103[24]
;; rd  gen 	(2) 113[25],114[26]
;; rd  kill	(2) 113[25],114[26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(7){ d4(bb 0 insn -1) }u14(13){ d5(bb 0 insn -1) }u15(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
Processing use of (reg 113 [ USART_ClockInitStruct ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 114) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 113 [ USART_ClockInitStruct ]) in insn 11:
Processing use of (reg 114) in insn 11:
Processing use of (reg 113 [ USART_ClockInitStruct ]) in insn 14:
Processing use of (reg 114) in insn 14:
Processing use of (reg 113 [ USART_ClockInitStruct ]) in insn 17:
Processing use of (reg 114) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


LL_USART_ClockStructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,4u} 
;;    total ref usage 43{27d,16u,0e} in 10{10 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 113 [ USART_ClockInitStruct ])
        (reg:SI 0 r0 [ USART_ClockInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":392:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USART_ClockInitStruct ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":394:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":394:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ USART_ClockInitStruct ]) [1 USART_ClockInitStruct_2(D)->ClockOutput+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":394:44 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":395:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [1 USART_ClockInitStruct_2(D)->ClockPolarity+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":395:44 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":397:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_ClockInitStruct ])
                (const_int 8 [0x8])) [1 USART_ClockInitStruct_2(D)->ClockPhase+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":397:44 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":399:3 -1
     (nil))
(insn 17 15 0 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ USART_ClockInitStruct ])
                (const_int 12 [0xc])) [1 USART_ClockInitStruct_2(D)->LastBitClockPulse+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_usart.c":399:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ USART_ClockInitStruct ])
            (nil))))
