// Seed: 2945095197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  assign id_7 = id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd61,
    parameter id_9  = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  `define pp_6 0
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3
  );
  wire id_7;
  wire id_8 = id_5;
  defparam id_9.id_10 = 1'b0;
endmodule
