$date
	Sat Aug 08 20:04:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var reg 1 $ p1 $end
$var reg 1 % p2 $end
$var reg 1 & p3 $end
$var reg 1 ' p4 $end
$var reg 1 ( p5 $end
$var reg 1 ) p6 $end
$var reg 1 * p7 $end
$var reg 1 + p8 $end
$var reg 1 , p9 $end
$scope module a1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 # Y $end
$var wire 1 - n1 $end
$var wire 1 . n2 $end
$var wire 1 / n3 $end
$upscope $end
$scope module a2 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 " Y $end
$upscope $end
$scope module a3 $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 , C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
1-
x,
x+
x*
x)
x(
x'
0&
0%
0$
0#
x"
x!
$end
#1
1#
1.
1&
#2
0#
0.
0&
1%
#3
1#
1.
1/
1&
#4
0#
0.
0/
0-
0&
0%
1$
#5
1&
#6
0&
1%
#7
1#
1/
1&
#9
0"
0)
0(
0'
#10
1"
1)
#11
0"
0)
1(
#12
1"
1)
#13
0"
0)
0(
1'
#14
1)
#15
0)
1(
#16
1"
1)
#18
0!
0,
0+
0*
#19
1!
1,
#20
0!
0,
1+
#21
1!
1,
#22
0!
0,
0+
1*
#23
1,
#24
0,
1+
#25
1!
1,
#27
