{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 15:08:35 2019 " "Info: Processing started: Thu May 09 15:08:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c main " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "main.v" "" { Text "X:/ece152a/lab4/main.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register counter:step1\|countNext\[2\] register counter:step1\|countNext\[2\] 62.89 MHz 15.9 ns Internal " "Info: Clock \"clock\" has Internal fmax of 62.89 MHz between source register \"counter:step1\|countNext\[2\]\" and destination register \"counter:step1\|countNext\[2\]\" (period= 15.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.500 ns + Longest register register " "Info: + Longest register to register delay is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 0.300 ns counter:step1\|countNext\[2\] 1 REG LC1_A1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.300 ns) = 0.300 ns; Loc. = LC1_A1; Fanout = 11; REG Node = 'counter:step1\|countNext\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:step1|countNext[2] } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.400 ns) 5.200 ns decoder:step2\|A~36 2 COMB LC6_A4 1 " "Info: 2: + IC(2.500 ns) + CELL(2.400 ns) = 5.200 ns; Loc. = LC6_A4; Fanout = 1; COMB Node = 'decoder:step2\|A~36'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { counter:step1|countNext[2] decoder:step2|A~36 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/ece152a/lab4/decoder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 7.800 ns counter:step1\|always1~81 3 COMB LC2_A4 3 " "Info: 3: + IC(0.200 ns) + CELL(2.400 ns) = 7.800 ns; Loc. = LC2_A4; Fanout = 3; COMB Node = 'counter:step1\|always1~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { decoder:step2|A~36 counter:step1|always1~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.700 ns) 12.200 ns counter:step1\|countNext\[2\]~883 4 COMB LC7_A1 1 " "Info: 4: + IC(1.700 ns) + CELL(2.700 ns) = 12.200 ns; Loc. = LC7_A1; Fanout = 1; COMB Node = 'counter:step1\|countNext\[2\]~883'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { counter:step1|always1~81 counter:step1|countNext[2]~883 } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.100 ns) 14.500 ns counter:step1\|countNext\[2\] 5 REG LC1_A1 11 " "Info: 5: + IC(0.200 ns) + CELL(2.100 ns) = 14.500 ns; Loc. = LC1_A1; Fanout = 11; REG Node = 'counter:step1\|countNext\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { counter:step1|countNext[2]~883 counter:step1|countNext[2] } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 68.28 % ) " "Info: Total cell delay = 9.900 ns ( 68.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 31.72 % ) " "Info: Total interconnect delay = 4.600 ns ( 31.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { counter:step1|countNext[2] decoder:step2|A~36 counter:step1|always1~81 counter:step1|countNext[2]~883 counter:step1|countNext[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { counter:step1|countNext[2] {} decoder:step2|A~36 {} counter:step1|always1~81 {} counter:step1|countNext[2]~883 {} counter:step1|countNext[2] {} } { 0.000ns 2.500ns 0.200ns 1.700ns 0.200ns } { 0.300ns 2.400ns 2.400ns 2.700ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_35 3 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_35; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab4/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 8.400 ns counter:step1\|countNext\[2\] 2 REG LC1_A1 11 " "Info: 2: + IC(5.100 ns) + CELL(0.000 ns) = 8.400 ns; Loc. = LC1_A1; Fanout = 11; REG Node = 'counter:step1\|countNext\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clock counter:step1|countNext[2] } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 39.29 % ) " "Info: Total cell delay = 3.300 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 60.71 % ) " "Info: Total interconnect delay = 5.100 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock counter:step1|countNext[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out {} counter:step1|countNext[2] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.400 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_35 3 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_35; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab4/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 8.400 ns counter:step1\|countNext\[2\] 2 REG LC1_A1 11 " "Info: 2: + IC(5.100 ns) + CELL(0.000 ns) = 8.400 ns; Loc. = LC1_A1; Fanout = 11; REG Node = 'counter:step1\|countNext\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clock counter:step1|countNext[2] } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 39.29 % ) " "Info: Total cell delay = 3.300 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 60.71 % ) " "Info: Total interconnect delay = 5.100 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock counter:step1|countNext[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out {} counter:step1|countNext[2] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock counter:step1|countNext[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out {} counter:step1|countNext[2] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns + " "Info: + Micro setup delay of destination is 1.100 ns" {  } { { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { counter:step1|countNext[2] decoder:step2|A~36 counter:step1|always1~81 counter:step1|countNext[2]~883 counter:step1|countNext[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { counter:step1|countNext[2] {} decoder:step2|A~36 {} counter:step1|always1~81 {} counter:step1|countNext[2]~883 {} counter:step1|countNext[2] {} } { 0.000ns 2.500ns 0.200ns 1.700ns 0.200ns } { 0.300ns 2.400ns 2.400ns 2.700ns 2.100ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock counter:step1|countNext[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out {} counter:step1|countNext[2] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "counter:step1\|countNext\[1\] max_count\[2\] clock 14.300 ns register " "Info: tsu for register \"counter:step1\|countNext\[1\]\" (data pin = \"max_count\[2\]\", clock pin = \"clock\") is 14.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.600 ns + Longest pin register " "Info: + Longest pin to register delay is 21.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns max_count\[2\] 1 PIN PIN_38 2 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_38; Fanout = 2; PIN Node = 'max_count\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_count[2] } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.700 ns) 10.700 ns counter:step1\|always1~79 2 COMB LC5_A1 1 " "Info: 2: + IC(4.700 ns) + CELL(2.700 ns) = 10.700 ns; Loc. = LC5_A1; Fanout = 1; COMB Node = 'counter:step1\|always1~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { max_count[2] counter:step1|always1~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 13.300 ns counter:step1\|always1~80 3 COMB LC4_A1 1 " "Info: 3: + IC(0.200 ns) + CELL(2.400 ns) = 13.300 ns; Loc. = LC4_A1; Fanout = 1; COMB Node = 'counter:step1\|always1~80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { counter:step1|always1~79 counter:step1|always1~80 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.700 ns) 16.200 ns counter:step1\|countNext\[1\]~880 4 COMB LC3_A1 3 " "Info: 4: + IC(0.200 ns) + CELL(2.700 ns) = 16.200 ns; Loc. = LC3_A1; Fanout = 3; COMB Node = 'counter:step1\|countNext\[1\]~880'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { counter:step1|always1~80 counter:step1|countNext[1]~880 } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 19.100 ns counter:step1\|countNext\[1\]~881 5 COMB LC2_A2 1 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 19.100 ns; Loc. = LC2_A2; Fanout = 1; COMB Node = 'counter:step1\|countNext\[1\]~881'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { counter:step1|countNext[1]~880 counter:step1|countNext[1]~881 } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 21.600 ns counter:step1\|countNext\[1\] 6 REG LC9_A2 12 " "Info: 6: + IC(0.200 ns) + CELL(2.300 ns) = 21.600 ns; Loc. = LC9_A2; Fanout = 12; REG Node = 'counter:step1\|countNext\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { counter:step1|countNext[1]~881 counter:step1|countNext[1] } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.800 ns ( 73.15 % ) " "Info: Total cell delay = 15.800 ns ( 73.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns ( 26.85 % ) " "Info: Total interconnect delay = 5.800 ns ( 26.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.600 ns" { max_count[2] counter:step1|always1~79 counter:step1|always1~80 counter:step1|countNext[1]~880 counter:step1|countNext[1]~881 counter:step1|countNext[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.600 ns" { max_count[2] {} max_count[2]~out {} counter:step1|always1~79 {} counter:step1|always1~80 {} counter:step1|countNext[1]~880 {} counter:step1|countNext[1]~881 {} counter:step1|countNext[1] {} } { 0.000ns 0.000ns 4.700ns 0.200ns 0.200ns 0.500ns 0.200ns } { 0.000ns 3.300ns 2.700ns 2.400ns 2.700ns 2.400ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns + " "Info: + Micro setup delay of destination is 1.100 ns" {  } { { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_35 3 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_35; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab4/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 8.400 ns counter:step1\|countNext\[1\] 2 REG LC9_A2 12 " "Info: 2: + IC(5.100 ns) + CELL(0.000 ns) = 8.400 ns; Loc. = LC9_A2; Fanout = 12; REG Node = 'counter:step1\|countNext\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clock counter:step1|countNext[1] } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 39.29 % ) " "Info: Total cell delay = 3.300 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 60.71 % ) " "Info: Total interconnect delay = 5.100 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock counter:step1|countNext[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out {} counter:step1|countNext[1] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.600 ns" { max_count[2] counter:step1|always1~79 counter:step1|always1~80 counter:step1|countNext[1]~880 counter:step1|countNext[1]~881 counter:step1|countNext[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.600 ns" { max_count[2] {} max_count[2]~out {} counter:step1|always1~79 {} counter:step1|always1~80 {} counter:step1|countNext[1]~880 {} counter:step1|countNext[1]~881 {} counter:step1|countNext[1] {} } { 0.000ns 0.000ns 4.700ns 0.200ns 0.200ns 0.500ns 0.200ns } { 0.000ns 3.300ns 2.700ns 2.400ns 2.700ns 2.400ns 2.300ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock counter:step1|countNext[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out {} counter:step1|countNext[1] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock D counter:step1\|countNext\[0\] 18.100 ns register " "Info: tco from clock \"clock\" to destination pin \"D\" through register \"counter:step1\|countNext\[0\]\" is 18.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.400 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_35 3 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_35; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab4/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 8.400 ns counter:step1\|countNext\[0\] 2 REG LC2_A1 12 " "Info: 2: + IC(5.100 ns) + CELL(0.000 ns) = 8.400 ns; Loc. = LC2_A1; Fanout = 12; REG Node = 'counter:step1\|countNext\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clock counter:step1|countNext[0] } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 39.29 % ) " "Info: Total cell delay = 3.300 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 60.71 % ) " "Info: Total interconnect delay = 5.100 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock counter:step1|countNext[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out {} counter:step1|countNext[0] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.400 ns + Longest register pin " "Info: + Longest register to pin delay is 9.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 0.300 ns counter:step1\|countNext\[0\] 1 REG LC2_A1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.300 ns) = 0.300 ns; Loc. = LC2_A1; Fanout = 12; REG Node = 'counter:step1\|countNext\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:step1|countNext[0] } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.700 ns) 5.600 ns decoder:step2\|D~98 2 COMB LC3_A9 1 " "Info: 2: + IC(2.600 ns) + CELL(2.700 ns) = 5.600 ns; Loc. = LC3_A9; Fanout = 1; COMB Node = 'decoder:step2\|D~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { counter:step1|countNext[0] decoder:step2|D~98 } "NODE_NAME" } } { "decoder.v" "" { Text "X:/ece152a/lab4/decoder.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.300 ns) 9.400 ns D 3 PIN PIN_134 0 " "Info: 3: + IC(1.500 ns) + CELL(2.300 ns) = 9.400 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'D'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { decoder:step2|D~98 D } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab4/main.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.300 ns ( 56.38 % ) " "Info: Total cell delay = 5.300 ns ( 56.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 43.62 % ) " "Info: Total interconnect delay = 4.100 ns ( 43.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { counter:step1|countNext[0] decoder:step2|D~98 D } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { counter:step1|countNext[0] {} decoder:step2|D~98 {} D {} } { 0.000ns 2.600ns 1.500ns } { 0.300ns 2.700ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock counter:step1|countNext[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out {} counter:step1|countNext[0] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { counter:step1|countNext[0] decoder:step2|D~98 D } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { counter:step1|countNext[0] {} decoder:step2|D~98 {} D {} } { 0.000ns 2.600ns 1.500ns } { 0.300ns 2.700ns 2.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter:step1\|countNext\[0\] enable clock -0.300 ns register " "Info: th for register \"counter:step1\|countNext\[0\]\" (data pin = \"enable\", clock pin = \"clock\") is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.400 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_35 3 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_35; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab4/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 8.400 ns counter:step1\|countNext\[0\] 2 REG LC2_A1 12 " "Info: 2: + IC(5.100 ns) + CELL(0.000 ns) = 8.400 ns; Loc. = LC2_A1; Fanout = 12; REG Node = 'counter:step1\|countNext\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clock counter:step1|countNext[0] } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 39.29 % ) " "Info: Total cell delay = 3.300 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 60.71 % ) " "Info: Total interconnect delay = 5.100 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock counter:step1|countNext[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out {} counter:step1|countNext[0] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.800 ns + " "Info: + Micro hold delay of destination is 1.800 ns" {  } { { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns enable 1 PIN PIN_37 4 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_37; Fanout = 4; PIN Node = 'enable'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab4/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.100 ns) 10.500 ns counter:step1\|countNext\[0\] 2 REG LC2_A1 12 " "Info: 2: + IC(5.100 ns) + CELL(2.100 ns) = 10.500 ns; Loc. = LC2_A1; Fanout = 12; REG Node = 'counter:step1\|countNext\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { enable counter:step1|countNext[0] } "NODE_NAME" } } { "counter.v" "" { Text "X:/ece152a/lab4/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.400 ns ( 51.43 % ) " "Info: Total cell delay = 5.400 ns ( 51.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 48.57 % ) " "Info: Total interconnect delay = 5.100 ns ( 48.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { enable counter:step1|countNext[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { enable {} enable~out {} counter:step1|countNext[0] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { clock counter:step1|countNext[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.400 ns" { clock {} clock~out {} counter:step1|countNext[0] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { enable counter:step1|countNext[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { enable {} enable~out {} counter:step1|countNext[0] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.300ns 2.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 15:08:36 2019 " "Info: Processing ended: Thu May 09 15:08:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
