/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Mar 31 15:03:12 2016
 *                 Full Compile MD5 Checksum  c4047ee397223298a92cb5ed9f7003ae
 *                     (minus title and desc)
 *                 MD5 Checksum               3a2da73040e5919d5073d624063d2523
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     899
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_DS_A_01_EQ_H__
#define BCHP_DS_A_01_EQ_H__

/***************************************************************************
 *DS_A_01_EQ - Downstream Equalizer Registers
 ***************************************************************************/
#define BCHP_DS_A_01_EQ_CFL_CTL                  0x02222800 /* [RW] Carrier Frequency Loop Control Register */
#define BCHP_DS_A_01_EQ_CFL_INT                  0x02222804 /* [RW] Carrier Frequency Loop Integrator Register */
#define BCHP_DS_A_01_EQ_FFE_CTL1                 0x02222808 /* [RW] FFE Control Register1 */
#define BCHP_DS_A_01_EQ_FFE_CTL2                 0x0222280c /* [RW] FFE Control Register2 */
#define BCHP_DS_A_01_EQ_DFE_CTL1                 0x02222890 /* [RW] DFE Control Register1 */
#define BCHP_DS_A_01_EQ_DFE_CTL2                 0x02222894 /* [RW] DFE Control Register1 */
#define BCHP_DS_A_01_EQ_CWC1_CTL                 0x02222928 /* [RW] CWC1 Control Register */
#define BCHP_DS_A_01_EQ_CWC1_COEFFS              0x0222292c /* [RW] CWC1 Phase/Frequency Loop Coefficient Control Register */
#define BCHP_DS_A_01_EQ_CWC1_FCW                 0x02222930 /* [RW] CWC1 Phase/Frequency Loop Frequency Control Word Register */
#define BCHP_DS_A_01_EQ_CWC1_INT                 0x02222934 /* [RW] CWC1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_A_01_EQ_CWC1_EQ_COEFFS           0x02222938 /* [RW] CWC1 EQ Real and Imaginary Coefficient Register */
#define BCHP_DS_A_01_EQ_CWC2_CTL                 0x0222293c /* [RW] CWC2 Control Register */
#define BCHP_DS_A_01_EQ_CWC2_COEFFS              0x02222940 /* [RW] CWC2 Phase/Frequency Loop Coefficient Control Register */
#define BCHP_DS_A_01_EQ_CWC2_FCW                 0x02222944 /* [RW] CWC2 Phase/Frequency Loop Frequency Control Word Register */
#define BCHP_DS_A_01_EQ_CWC2_INT                 0x02222948 /* [RW] CWC2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_A_01_EQ_CWC2_EQ_COEFFS           0x0222294c /* [RW] CWC2 EQ Real and Imaginary Coefficient Register */
#define BCHP_DS_A_01_EQ_CWC3_CTL                 0x02222950 /* [RW] CWC3 Control Register */
#define BCHP_DS_A_01_EQ_CWC3_COEFFS              0x02222954 /* [RW] CWC3 Phase/Frequency Loop Coefficient Control Register */
#define BCHP_DS_A_01_EQ_CWC3_FCW                 0x02222958 /* [RW] CWC3 Phase/Frequency Loop Frequency Control Word Register */
#define BCHP_DS_A_01_EQ_CWC3_INT                 0x0222295c /* [RW] CWC3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_A_01_EQ_CWC3_EQ_COEFFS           0x02222960 /* [RW] CWC3 EQ Real and Imaginary Coefficient Register */
#define BCHP_DS_A_01_EQ_CWC4_CTL                 0x02222964 /* [RW] CWC4 Control Register */
#define BCHP_DS_A_01_EQ_CWC4_COEFFS              0x02222968 /* [RW] CWC4 Phase/Frequency Loop Coefficient Control Register */
#define BCHP_DS_A_01_EQ_CWC4_FCW                 0x0222296c /* [RW] CWC4 Phase/Frequency Loop Frequency Control Word Register */
#define BCHP_DS_A_01_EQ_CWC4_INT                 0x02222970 /* [RW] CWC4 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_A_01_EQ_CWC4_EQ_COEFFS           0x02222974 /* [RW] CWC4 EQ Real and Imaginary Coefficient Register */
#define BCHP_DS_A_01_EQ_HUMAGC_CTL               0x02222978 /* [RW] HUMAGC Control Register */
#define BCHP_DS_A_01_EQ_HUMAGC_FN                0x0222297c /* [RW] HUMAGC FN Register */
#define BCHP_DS_A_01_EQ_HUMAGC_GACC              0x02222980 /* [RW] HUMAGC Gain Accumulator Register */
#define BCHP_DS_A_01_EQ_CPL_CTL                  0x02222984 /* [RW] Carrier Phase Loop Control Register */
#define BCHP_DS_A_01_EQ_CPL_COEFFS               0x02222988 /* [RW] Carrier Phase Loop Coefficient Register */
#define BCHP_DS_A_01_EQ_CPL_THRESH               0x0222298c /* [RW] Carrier Phase Loop Threshold Register */
#define BCHP_DS_A_01_EQ_CPL_INT                  0x02222990 /* [RW] Carrier Phase Loop Integrator Register */
#define BCHP_DS_A_01_EQ_CPL_PA                   0x02222994 /* [RW] Carrier Phase Loop Phase Accumulator */
#define BCHP_DS_A_01_EQ_SLC_CTL                  0x02222998 /* [RW] Slicer Control Register */
#define BCHP_DS_A_01_EQ_SLC_MOD                  0x0222299c /* [RW] External CMA and RCA Modulus Register */
#define BCHP_DS_A_01_EQ_SLC_THRESH_1             0x022229a0 /* [RW] Burst Noise Carrier Threshold and EQ Register */
#define BCHP_DS_A_01_EQ_SLC_THRESH_2             0x022229a4 /* [RW] Burst Noise SNR register */
#define BCHP_DS_A_01_EQ_SLC_SOFT                 0x022229a8 /* [RW] Slicer Soft Decision Register */
#define BCHP_DS_A_01_EQ_SNR_CTL1                 0x022229ac /* [RW] Slicer SNR Control 1 */
#define BCHP_DS_A_01_EQ_SNR_CTL2                 0x022229b0 /* [RW] Slicer SNR Control 2 */
#define BCHP_DS_A_01_EQ_SNR_ERR_INT              0x022229b4 /* [RW] SNR Error Integrator */
#define BCHP_DS_A_01_EQ_SNRAVG_ERR_INT           0x022229b8 /* [RW] SNRAVG Error Integrator */
#define BCHP_DS_A_01_EQ_BND_CTL                  0x022229bc /* [RW] BND Control Register */
#define BCHP_DS_A_01_EQ_BND_THRESH               0x022229c0 /* [RW] BND Threshold Register */
#define BCHP_DS_A_01_EQ_FFT_DATA_CTL             0x022229c4 /* [RW] FFT DATA Control Register */
#define BCHP_DS_A_01_EQ_SW_SPARE1                0x022229c8 /* [RW] Reserved for software use */
#define BCHP_DS_A_01_EQ_SW_SPARE2                0x022229cc /* [RW] Reserved for software use */

/***************************************************************************
 *FFE_COEFFS_%i - FFE Coefficient Register
 ***************************************************************************/
#define BCHP_DS_A_01_EQ_FFE_COEFFS_i_ARRAY_BASE                    0x02222810
#define BCHP_DS_A_01_EQ_FFE_COEFFS_i_ARRAY_START                   0
#define BCHP_DS_A_01_EQ_FFE_COEFFS_i_ARRAY_END                     31
#define BCHP_DS_A_01_EQ_FFE_COEFFS_i_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *FFE_COEFFS_%i - FFE Coefficient Register
 ***************************************************************************/
/* DS_A_01_EQ :: FFE_COEFFS_i :: IMSB [31:16] */
#define BCHP_DS_A_01_EQ_FFE_COEFFS_i_IMSB_MASK                     0xffff0000
#define BCHP_DS_A_01_EQ_FFE_COEFFS_i_IMSB_SHIFT                    16
#define BCHP_DS_A_01_EQ_FFE_COEFFS_i_IMSB_DEFAULT                  0x00000000

/* DS_A_01_EQ :: FFE_COEFFS_i :: QMSB [15:00] */
#define BCHP_DS_A_01_EQ_FFE_COEFFS_i_QMSB_MASK                     0x0000ffff
#define BCHP_DS_A_01_EQ_FFE_COEFFS_i_QMSB_SHIFT                    0
#define BCHP_DS_A_01_EQ_FFE_COEFFS_i_QMSB_DEFAULT                  0x00000000


/***************************************************************************
 *DFE_COEFFS_%i - DFE Coefficient Register
 ***************************************************************************/
#define BCHP_DS_A_01_EQ_DFE_COEFFS_i_ARRAY_BASE                    0x02222898
#define BCHP_DS_A_01_EQ_DFE_COEFFS_i_ARRAY_START                   0
#define BCHP_DS_A_01_EQ_DFE_COEFFS_i_ARRAY_END                     35
#define BCHP_DS_A_01_EQ_DFE_COEFFS_i_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *DFE_COEFFS_%i - DFE Coefficient Register
 ***************************************************************************/
/* DS_A_01_EQ :: DFE_COEFFS_i :: IMSB [31:16] */
#define BCHP_DS_A_01_EQ_DFE_COEFFS_i_IMSB_MASK                     0xffff0000
#define BCHP_DS_A_01_EQ_DFE_COEFFS_i_IMSB_SHIFT                    16
#define BCHP_DS_A_01_EQ_DFE_COEFFS_i_IMSB_DEFAULT                  0x00000000

/* DS_A_01_EQ :: DFE_COEFFS_i :: QMSB [15:00] */
#define BCHP_DS_A_01_EQ_DFE_COEFFS_i_QMSB_MASK                     0x0000ffff
#define BCHP_DS_A_01_EQ_DFE_COEFFS_i_QMSB_SHIFT                    0
#define BCHP_DS_A_01_EQ_DFE_COEFFS_i_QMSB_DEFAULT                  0x00000000


/***************************************************************************
 *HIST_%i - History Register
 ***************************************************************************/
#define BCHP_DS_A_01_EQ_HIST_i_ARRAY_BASE                          0x022229d0
#define BCHP_DS_A_01_EQ_HIST_i_ARRAY_START                         0
#define BCHP_DS_A_01_EQ_HIST_i_ARRAY_END                           123
#define BCHP_DS_A_01_EQ_HIST_i_ARRAY_ELEMENT_SIZE                  32

/***************************************************************************
 *HIST_%i - History Register
 ***************************************************************************/
/* DS_A_01_EQ :: HIST_i :: DATA [31:00] */
#define BCHP_DS_A_01_EQ_HIST_i_DATA_MASK                           0xffffffff
#define BCHP_DS_A_01_EQ_HIST_i_DATA_SHIFT                          0
#define BCHP_DS_A_01_EQ_HIST_i_DATA_DEFAULT                        0x00000000


#endif /* #ifndef BCHP_DS_A_01_EQ_H__ */

/* End of File */
