$date
	Wed Apr 30 10:49:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux8to1_tb $end
$var wire 1 ! data_out $end
$var reg 8 " data_in [7:0] $end
$var reg 3 # sel [2:0] $end
$var integer 32 $ count [31:0] $end
$scope module uut $end
$var wire 8 % data_in [7:0] $end
$var wire 3 & sel [2:0] $end
$var wire 1 ! data_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b10011101 %
b0 $
b0 #
b10011101 "
1!
$end
#10000
0!
b1 #
b1 &
b1 $
#20000
1!
b10 #
b10 &
b10 $
#30000
b11 #
b11 &
b11 $
#40000
b100 #
b100 &
b100 $
#50000
0!
b101 #
b101 &
b101 $
#60000
b110 #
b110 &
b110 $
#70000
1!
b111 #
b111 &
b111 $
#80000
b0 #
b0 &
b1000 $
