Analysis & Synthesis report for mips
Wed Aug 18 18:35:47 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Board:b0|SingleClockMIPS:SCM0|IF:IF0
 14. Parameter Settings for User Entity Instance: Board:b0|SingleClockMIPS:SCM0|ID:ID0
 15. Parameter Settings for User Entity Instance: Board:b0|SingleClockMIPS:SCM0|EX:EX0
 16. Parameter Settings for User Entity Instance: Board:b0|SingleClockMIPS:SCM0|DM:DM0
 17. Parameter Settings for Inferred Entity Instance: Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_mult:Mult0
 18. Parameter Settings for Inferred Entity Instance: Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_divide:Div0
 19. lpm_mult Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "Board:b0|SEG7DEC:s5"
 21. Port Connectivity Checks: "Board:b0|SEG7DEC:s4"
 22. Port Connectivity Checks: "Board:b0|SEG7DEC:s3"
 23. Port Connectivity Checks: "Board:b0|SEG7DEC:s2"
 24. Port Connectivity Checks: "Board:b0|SEG7DEC:s1"
 25. Port Connectivity Checks: "Board:b0|SEG7DEC:s0"
 26. Port Connectivity Checks: "Board:b0|SingleClockMIPS:SCM0|LCD:LCD0"
 27. Port Connectivity Checks: "Board:b0|SingleClockMIPS:SCM0"
 28. Port Connectivity Checks: "Board:b0|BTN_IN:B0"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 18 18:35:47 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; mips                                        ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 8,746                                       ;
;     Total combinational functions  ; 5,698                                       ;
;     Dedicated logic registers      ; 3,259                                       ;
; Total registers                    ; 3259                                        ;
; Total pins                         ; 185                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+----------------------+--------------------+
; Option                                                           ; Setting              ; Default Value      ;
+------------------------------------------------------------------+----------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES     ;                    ;
; Top-level entity name                                            ; DE10_LITE_Golden_Top ; mips               ;
; Family name                                                      ; MAX 10               ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 5                    ;                    ;
; Use smart compilation                                            ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                      ; Off                  ; Off                ;
; Restructure Multiplexers                                         ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                ;
; Preserve fewer node names                                        ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable             ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                 ; Auto               ;
; Safe State Machine                                               ; Off                  ; Off                ;
; Extract Verilog State Machines                                   ; On                   ; On                 ;
; Extract VHDL State Machines                                      ; On                   ; On                 ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                 ;
; Parallel Synthesis                                               ; On                   ; On                 ;
; DSP Block Balancing                                              ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                               ; On                   ; On                 ;
; Power-Up Don't Care                                              ; On                   ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                ;
; Remove Duplicate Registers                                       ; On                   ; On                 ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                ;
; Ignore SOFT Buffers                                              ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                ;
; Optimization Technique                                           ; Balanced             ; Balanced           ;
; Carry Chain Length                                               ; 70                   ; 70                 ;
; Auto Carry Chains                                                ; On                   ; On                 ;
; Auto Open-Drain Pins                                             ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                ;
; Auto ROM Replacement                                             ; On                   ; On                 ;
; Auto RAM Replacement                                             ; On                   ; On                 ;
; Auto DSP Block Replacement                                       ; On                   ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                   ; On                 ;
; Strict RAM Replacement                                           ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                ;
; Auto RAM Block Balancing                                         ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                ;
; Auto Resource Sharing                                            ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                ;
; Timing-Driven Synthesis                                          ; On                   ; On                 ;
; Report Parameter Settings                                        ; On                   ; On                 ;
; Report Source Assignments                                        ; On                   ; On                 ;
; Report Connectivity Checks                                       ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                ;
; Synchronization Register Chain Length                            ; 2                    ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                ;
; Clock MUX Protection                                             ; On                   ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                ;
; Block Design Naming                                              ; Auto                 ; Auto               ;
; SDC constraint protection                                        ; Off                  ; Off                ;
; Synthesis Effort                                                 ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                 ;
+------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 5           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 5           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; BTN_IN.v                         ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/BTN_IN.v                                ;         ;
; ex.v                             ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/ex.v                                    ;         ;
; dm.v                             ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/dm.v                                    ;         ;
; id.v                             ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/id.v                                    ;         ;
; if.v                             ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/if.v                                    ;         ;
; SingleCycleMIPS.v                ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/SingleCycleMIPS.v                       ;         ;
; SEG7DEC.v                        ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/SEG7DEC.v                               ;         ;
; leds.v                           ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/leds.v                                  ;         ;
; lcd.v                            ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/lcd.v                                   ;         ;
; board.v                          ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/board.v                                 ;         ;
; DE10_LITE_Golden_Top.v           ; yes             ; User Verilog HDL File        ; /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v                  ;         ;
; common_param.vh                  ; yes             ; Auto-Found Unspecified File  ; /home/noda/workspace/modelsim/mips/quartus/common_param.vh                         ;         ;
; IMems/IMem63_1.txt               ; yes             ; Auto-Found File              ; /home/noda/workspace/modelsim/mips/quartus/IMems/IMem63_1.txt                      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/noda/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /home/noda/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/noda/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/noda/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/noda/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/noda/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_tns.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/noda/workspace/modelsim/mips/quartus/db/mult_tns.tdf                         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/noda/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/noda/intelFPGA_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/noda/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_7vl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/noda/workspace/modelsim/mips/quartus/db/lpm_divide_7vl.tdf                   ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/noda/workspace/modelsim/mips/quartus/db/sign_div_unsign_9nh.tdf              ;         ;
; db/alt_u_div_ske.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/noda/workspace/modelsim/mips/quartus/db/alt_u_div_ske.tdf                    ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/noda/workspace/modelsim/mips/quartus/db/add_sub_t3c.tdf                      ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/noda/workspace/modelsim/mips/quartus/db/add_sub_u3c.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 8,746               ;
;                                             ;                     ;
; Total combinational functions               ; 5698                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 4095                ;
;     -- 3 input functions                    ; 1229                ;
;     -- <=2 input functions                  ; 374                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 4865                ;
;     -- arithmetic mode                      ; 833                 ;
;                                             ;                     ;
; Total registers                             ; 3259                ;
;     -- Dedicated logic registers            ; 3259                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 185                 ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 8                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 3259                ;
; Total fan-out                               ; 31127               ;
; Average fan-out                             ; 3.31                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                              ; Entity Name          ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |DE10_LITE_Golden_Top                           ; 5698 (0)            ; 3259 (0)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 185  ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                                                                                                            ; DE10_LITE_Golden_Top ; work         ;
;    |Board:b0|                                   ; 5698 (0)            ; 3259 (0)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0                                                                                                                                                   ; Board                ; work         ;
;       |BTN_IN:B0|                               ; 35 (35)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|BTN_IN:B0                                                                                                                                         ; BTN_IN               ; work         ;
;       |LEDS:l0|                                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|LEDS:l0                                                                                                                                           ; LEDS                 ; work         ;
;       |SEG7DEC:s0|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SEG7DEC:s0                                                                                                                                        ; SEG7DEC              ; work         ;
;       |SEG7DEC:s1|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SEG7DEC:s1                                                                                                                                        ; SEG7DEC              ; work         ;
;       |SEG7DEC:s2|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SEG7DEC:s2                                                                                                                                        ; SEG7DEC              ; work         ;
;       |SEG7DEC:s3|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SEG7DEC:s3                                                                                                                                        ; SEG7DEC              ; work         ;
;       |SEG7DEC:s4|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SEG7DEC:s4                                                                                                                                        ; SEG7DEC              ; work         ;
;       |SEG7DEC:s5|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SEG7DEC:s5                                                                                                                                        ; SEG7DEC              ; work         ;
;       |SingleClockMIPS:SCM0|                    ; 5613 (0)            ; 3232 (0)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0                                                                                                                              ; SingleClockMIPS      ; work         ;
;          |DM:DM0|                               ; 104 (104)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|DM:DM0                                                                                                                       ; DM                   ; work         ;
;          |EX:EX0|                               ; 2493 (1319)         ; 64 (64)                   ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0                                                                                                                       ; EX                   ; work         ;
;             |lpm_divide:Div0|                   ; 1095 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_divide:Div0                                                                                                       ; lpm_divide           ; work         ;
;                |lpm_divide_7vl:auto_generated|  ; 1095 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_divide:Div0|lpm_divide_7vl:auto_generated                                                                         ; lpm_divide_7vl       ; work         ;
;                   |sign_div_unsign_9nh:divider| ; 1095 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh  ; work         ;
;                      |alt_u_div_ske:divider|    ; 1095 (1094)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider                       ; alt_u_div_ske        ; work         ;
;                         |add_sub_u3c:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c          ; work         ;
;             |lpm_mult:Mult0|                    ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_mult:Mult0                                                                                                        ; lpm_mult             ; work         ;
;                |mult_tns:auto_generated|        ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_mult:Mult0|mult_tns:auto_generated                                                                                ; mult_tns             ; work         ;
;          |ID:ID0|                               ; 1397 (1397)         ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0                                                                                                                       ; ID                   ; work         ;
;          |IF:IF0|                               ; 1564 (1564)         ; 2080 (2080)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|IF:IF0                                                                                                                       ; IF                   ; work         ;
;          |LCD:LCD0|                             ; 55 (55)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|LCD:LCD0                                                                                                                     ; LCD                  ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Board:b0|BTN_IN:B0|ff1[2]             ; Stuck at GND due to stuck port data_in ;
; Board:b0|BTN_IN:B0|ff2[2]             ; Stuck at GND due to stuck port data_in ;
; Board:b0|BTN_IN:B0|BOUT[2]            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                   ;
+---------------------------+---------------------------+-------------------------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register                ;
+---------------------------+---------------------------+-------------------------------------------------------+
; Board:b0|BTN_IN:B0|ff1[2] ; Stuck at GND              ; Board:b0|BTN_IN:B0|ff2[2], Board:b0|BTN_IN:B0|BOUT[2] ;
;                           ; due to stuck port data_in ;                                                       ;
+---------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3259  ;
; Number of registers using Synchronous Clear  ; 85    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3236  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[0][17]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[1][16]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[2][27]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[3][13]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[4][19]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[5][8]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[6][7]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[7][13]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[8][0]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[9][14]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[10][5]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[11][11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[12][21] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[13][8]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[14][4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[15][0]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[16][30] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[17][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[18][27] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[19][12] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[20][19] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[21][21] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[22][25] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[23][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[24][22] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[25][17] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[26][18] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[27][14] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[28][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[29][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[30][29] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|RegFile[31][17] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|DM:DM0|DMem[0][16]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|DM:DM0|DMem[1][17]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|BTN_IN:B0|ff1[0]                            ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|BTN_IN:B0|cnt[14]                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|IF:IF0|PC[1]           ;
; 33:1               ; 32 bits   ; 704 LEs       ; 64 LEs               ; 640 LEs                ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|lo[26]          ;
; 33:1               ; 32 bits   ; 704 LEs       ; 64 LEs               ; 640 LEs                ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|hi[19]          ;
; 65:1               ; 30 bits   ; 1290 LEs      ; 90 LEs               ; 1200 LEs               ; Yes        ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|IF:IF0|PC[2]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|Wadr[4]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|DM:DM0|Wdata[0]        ;
; 32:1               ; 14 bits   ; 294 LEs       ; 42 LEs               ; 252 LEs                ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|LCD:LCD0|Selector28    ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|LCD:LCD0|Selector31    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|Mux37           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|ID:ID0|Mux1            ;
; 108:1              ; 8 bits    ; 576 LEs       ; 120 LEs              ; 456 LEs                ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|Result[17]      ;
; 108:1              ; 8 bits    ; 576 LEs       ; 128 LEs              ; 448 LEs                ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|Result[11]      ;
; 110:1              ; 4 bits    ; 292 LEs       ; 72 LEs               ; 220 LEs                ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|Result[24]      ;
; 110:1              ; 4 bits    ; 292 LEs       ; 72 LEs               ; 220 LEs                ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|Result[4]       ;
; 112:1              ; 2 bits    ; 148 LEs       ; 38 LEs               ; 110 LEs                ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|Result[28]      ;
; 112:1              ; 2 bits    ; 148 LEs       ; 38 LEs               ; 110 LEs                ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|Result[2]       ;
; 114:1              ; 2 bits    ; 152 LEs       ; 38 LEs               ; 114 LEs                ; No         ; |DE10_LITE_Golden_Top|Board:b0|SingleClockMIPS:SCM0|EX:EX0|Result[30]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Board:b0|SingleClockMIPS:SCM0|IF:IF0 ;
+----------------+--------+---------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                    ;
+----------------+--------+---------------------------------------------------------+
; WIDTH          ; 32     ; Signed Integer                                          ;
; IMEM_SIZE      ; 64     ; Signed Integer                                          ;
; REGFILE_SIZE   ; 32     ; Signed Integer                                          ;
; DMEM_SIZE      ; 1024   ; Signed Integer                                          ;
; R_FORM         ; 000000 ; Unsigned Binary                                         ;
; LW             ; 100011 ; Unsigned Binary                                         ;
; SW             ; 101011 ; Unsigned Binary                                         ;
; ADD            ; 100000 ; Unsigned Binary                                         ;
; ADDU           ; 100001 ; Unsigned Binary                                         ;
; SUB            ; 100010 ; Unsigned Binary                                         ;
; SUBU           ; 100011 ; Unsigned Binary                                         ;
; AND            ; 100100 ; Unsigned Binary                                         ;
; OR             ; 100101 ; Unsigned Binary                                         ;
; XOR            ; 100110 ; Unsigned Binary                                         ;
; NOR            ; 100111 ; Unsigned Binary                                         ;
; SLT            ; 101010 ; Unsigned Binary                                         ;
; SLTU           ; 101011 ; Unsigned Binary                                         ;
; ADDI           ; 001000 ; Unsigned Binary                                         ;
; ADDIU          ; 001001 ; Unsigned Binary                                         ;
; SLTI           ; 001010 ; Unsigned Binary                                         ;
; SLTIU          ; 001011 ; Unsigned Binary                                         ;
; ANDI           ; 001100 ; Unsigned Binary                                         ;
; ORI            ; 001101 ; Unsigned Binary                                         ;
; XORI           ; 001110 ; Unsigned Binary                                         ;
; SLL            ; 000000 ; Unsigned Binary                                         ;
; SRL            ; 000010 ; Unsigned Binary                                         ;
; SRA            ; 000011 ; Unsigned Binary                                         ;
; SLLV           ; 000100 ; Unsigned Binary                                         ;
; SRLV           ; 000110 ; Unsigned Binary                                         ;
; SRAV           ; 000111 ; Unsigned Binary                                         ;
; MFHI           ; 010000 ; Unsigned Binary                                         ;
; MTHI           ; 010001 ; Unsigned Binary                                         ;
; MFLO           ; 010010 ; Unsigned Binary                                         ;
; MTLO           ; 010011 ; Unsigned Binary                                         ;
; MULT           ; 011000 ; Unsigned Binary                                         ;
; MULTU          ; 011001 ; Unsigned Binary                                         ;
; DIV            ; 011010 ; Unsigned Binary                                         ;
; DIVU           ; 011011 ; Unsigned Binary                                         ;
; JR             ; 001000 ; Unsigned Binary                                         ;
; JALR           ; 001001 ; Unsigned Binary                                         ;
; BLTZ           ; 000001 ; Unsigned Binary                                         ;
; BGEZ           ; 000001 ; Unsigned Binary                                         ;
; J              ; 000010 ; Unsigned Binary                                         ;
; JAL            ; 000011 ; Unsigned Binary                                         ;
; BEQ            ; 000100 ; Unsigned Binary                                         ;
; BNE            ; 000101 ; Unsigned Binary                                         ;
; BLEZ           ; 000110 ; Unsigned Binary                                         ;
; BGTZ           ; 000111 ; Unsigned Binary                                         ;
; BLTZ_r         ; 00000  ; Unsigned Binary                                         ;
; BGEZ_r         ; 00001  ; Unsigned Binary                                         ;
+----------------+--------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Board:b0|SingleClockMIPS:SCM0|ID:ID0 ;
+----------------+--------+---------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                    ;
+----------------+--------+---------------------------------------------------------+
; WIDTH          ; 32     ; Signed Integer                                          ;
; IMEM_SIZE      ; 64     ; Signed Integer                                          ;
; REGFILE_SIZE   ; 32     ; Signed Integer                                          ;
; DMEM_SIZE      ; 1024   ; Signed Integer                                          ;
; R_FORM         ; 000000 ; Unsigned Binary                                         ;
; LW             ; 100011 ; Unsigned Binary                                         ;
; SW             ; 101011 ; Unsigned Binary                                         ;
; ADD            ; 100000 ; Unsigned Binary                                         ;
; ADDU           ; 100001 ; Unsigned Binary                                         ;
; SUB            ; 100010 ; Unsigned Binary                                         ;
; SUBU           ; 100011 ; Unsigned Binary                                         ;
; AND            ; 100100 ; Unsigned Binary                                         ;
; OR             ; 100101 ; Unsigned Binary                                         ;
; XOR            ; 100110 ; Unsigned Binary                                         ;
; NOR            ; 100111 ; Unsigned Binary                                         ;
; SLT            ; 101010 ; Unsigned Binary                                         ;
; SLTU           ; 101011 ; Unsigned Binary                                         ;
; ADDI           ; 001000 ; Unsigned Binary                                         ;
; ADDIU          ; 001001 ; Unsigned Binary                                         ;
; SLTI           ; 001010 ; Unsigned Binary                                         ;
; SLTIU          ; 001011 ; Unsigned Binary                                         ;
; ANDI           ; 001100 ; Unsigned Binary                                         ;
; ORI            ; 001101 ; Unsigned Binary                                         ;
; XORI           ; 001110 ; Unsigned Binary                                         ;
; SLL            ; 000000 ; Unsigned Binary                                         ;
; SRL            ; 000010 ; Unsigned Binary                                         ;
; SRA            ; 000011 ; Unsigned Binary                                         ;
; SLLV           ; 000100 ; Unsigned Binary                                         ;
; SRLV           ; 000110 ; Unsigned Binary                                         ;
; SRAV           ; 000111 ; Unsigned Binary                                         ;
; MFHI           ; 010000 ; Unsigned Binary                                         ;
; MTHI           ; 010001 ; Unsigned Binary                                         ;
; MFLO           ; 010010 ; Unsigned Binary                                         ;
; MTLO           ; 010011 ; Unsigned Binary                                         ;
; MULT           ; 011000 ; Unsigned Binary                                         ;
; MULTU          ; 011001 ; Unsigned Binary                                         ;
; DIV            ; 011010 ; Unsigned Binary                                         ;
; DIVU           ; 011011 ; Unsigned Binary                                         ;
; JR             ; 001000 ; Unsigned Binary                                         ;
; JALR           ; 001001 ; Unsigned Binary                                         ;
; BLTZ           ; 000001 ; Unsigned Binary                                         ;
; BGEZ           ; 000001 ; Unsigned Binary                                         ;
; J              ; 000010 ; Unsigned Binary                                         ;
; JAL            ; 000011 ; Unsigned Binary                                         ;
; BEQ            ; 000100 ; Unsigned Binary                                         ;
; BNE            ; 000101 ; Unsigned Binary                                         ;
; BLEZ           ; 000110 ; Unsigned Binary                                         ;
; BGTZ           ; 000111 ; Unsigned Binary                                         ;
; BLTZ_r         ; 00000  ; Unsigned Binary                                         ;
; BGEZ_r         ; 00001  ; Unsigned Binary                                         ;
+----------------+--------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Board:b0|SingleClockMIPS:SCM0|EX:EX0 ;
+----------------+--------+---------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                    ;
+----------------+--------+---------------------------------------------------------+
; WIDTH          ; 32     ; Signed Integer                                          ;
; IMEM_SIZE      ; 64     ; Signed Integer                                          ;
; REGFILE_SIZE   ; 32     ; Signed Integer                                          ;
; DMEM_SIZE      ; 1024   ; Signed Integer                                          ;
; R_FORM         ; 000000 ; Unsigned Binary                                         ;
; LW             ; 100011 ; Unsigned Binary                                         ;
; SW             ; 101011 ; Unsigned Binary                                         ;
; ADD            ; 100000 ; Unsigned Binary                                         ;
; ADDU           ; 100001 ; Unsigned Binary                                         ;
; SUB            ; 100010 ; Unsigned Binary                                         ;
; SUBU           ; 100011 ; Unsigned Binary                                         ;
; AND            ; 100100 ; Unsigned Binary                                         ;
; OR             ; 100101 ; Unsigned Binary                                         ;
; XOR            ; 100110 ; Unsigned Binary                                         ;
; NOR            ; 100111 ; Unsigned Binary                                         ;
; SLT            ; 101010 ; Unsigned Binary                                         ;
; SLTU           ; 101011 ; Unsigned Binary                                         ;
; ADDI           ; 001000 ; Unsigned Binary                                         ;
; ADDIU          ; 001001 ; Unsigned Binary                                         ;
; SLTI           ; 001010 ; Unsigned Binary                                         ;
; SLTIU          ; 001011 ; Unsigned Binary                                         ;
; ANDI           ; 001100 ; Unsigned Binary                                         ;
; ORI            ; 001101 ; Unsigned Binary                                         ;
; XORI           ; 001110 ; Unsigned Binary                                         ;
; SLL            ; 000000 ; Unsigned Binary                                         ;
; SRL            ; 000010 ; Unsigned Binary                                         ;
; SRA            ; 000011 ; Unsigned Binary                                         ;
; SLLV           ; 000100 ; Unsigned Binary                                         ;
; SRLV           ; 000110 ; Unsigned Binary                                         ;
; SRAV           ; 000111 ; Unsigned Binary                                         ;
; MFHI           ; 010000 ; Unsigned Binary                                         ;
; MTHI           ; 010001 ; Unsigned Binary                                         ;
; MFLO           ; 010010 ; Unsigned Binary                                         ;
; MTLO           ; 010011 ; Unsigned Binary                                         ;
; MULT           ; 011000 ; Unsigned Binary                                         ;
; MULTU          ; 011001 ; Unsigned Binary                                         ;
; DIV            ; 011010 ; Unsigned Binary                                         ;
; DIVU           ; 011011 ; Unsigned Binary                                         ;
; JR             ; 001000 ; Unsigned Binary                                         ;
; JALR           ; 001001 ; Unsigned Binary                                         ;
; BLTZ           ; 000001 ; Unsigned Binary                                         ;
; BGEZ           ; 000001 ; Unsigned Binary                                         ;
; J              ; 000010 ; Unsigned Binary                                         ;
; JAL            ; 000011 ; Unsigned Binary                                         ;
; BEQ            ; 000100 ; Unsigned Binary                                         ;
; BNE            ; 000101 ; Unsigned Binary                                         ;
; BLEZ           ; 000110 ; Unsigned Binary                                         ;
; BGTZ           ; 000111 ; Unsigned Binary                                         ;
; BLTZ_r         ; 00000  ; Unsigned Binary                                         ;
; BGEZ_r         ; 00001  ; Unsigned Binary                                         ;
+----------------+--------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Board:b0|SingleClockMIPS:SCM0|DM:DM0 ;
+----------------+--------+---------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                    ;
+----------------+--------+---------------------------------------------------------+
; WIDTH          ; 32     ; Signed Integer                                          ;
; IMEM_SIZE      ; 64     ; Signed Integer                                          ;
; REGFILE_SIZE   ; 32     ; Signed Integer                                          ;
; DMEM_SIZE      ; 1024   ; Signed Integer                                          ;
; R_FORM         ; 000000 ; Unsigned Binary                                         ;
; LW             ; 100011 ; Unsigned Binary                                         ;
; SW             ; 101011 ; Unsigned Binary                                         ;
; ADD            ; 100000 ; Unsigned Binary                                         ;
; ADDU           ; 100001 ; Unsigned Binary                                         ;
; SUB            ; 100010 ; Unsigned Binary                                         ;
; SUBU           ; 100011 ; Unsigned Binary                                         ;
; AND            ; 100100 ; Unsigned Binary                                         ;
; OR             ; 100101 ; Unsigned Binary                                         ;
; XOR            ; 100110 ; Unsigned Binary                                         ;
; NOR            ; 100111 ; Unsigned Binary                                         ;
; SLT            ; 101010 ; Unsigned Binary                                         ;
; SLTU           ; 101011 ; Unsigned Binary                                         ;
; ADDI           ; 001000 ; Unsigned Binary                                         ;
; ADDIU          ; 001001 ; Unsigned Binary                                         ;
; SLTI           ; 001010 ; Unsigned Binary                                         ;
; SLTIU          ; 001011 ; Unsigned Binary                                         ;
; ANDI           ; 001100 ; Unsigned Binary                                         ;
; ORI            ; 001101 ; Unsigned Binary                                         ;
; XORI           ; 001110 ; Unsigned Binary                                         ;
; SLL            ; 000000 ; Unsigned Binary                                         ;
; SRL            ; 000010 ; Unsigned Binary                                         ;
; SRA            ; 000011 ; Unsigned Binary                                         ;
; SLLV           ; 000100 ; Unsigned Binary                                         ;
; SRLV           ; 000110 ; Unsigned Binary                                         ;
; SRAV           ; 000111 ; Unsigned Binary                                         ;
; MFHI           ; 010000 ; Unsigned Binary                                         ;
; MTHI           ; 010001 ; Unsigned Binary                                         ;
; MFLO           ; 010010 ; Unsigned Binary                                         ;
; MTLO           ; 010011 ; Unsigned Binary                                         ;
; MULT           ; 011000 ; Unsigned Binary                                         ;
; MULTU          ; 011001 ; Unsigned Binary                                         ;
; DIV            ; 011010 ; Unsigned Binary                                         ;
; DIVU           ; 011011 ; Unsigned Binary                                         ;
; JR             ; 001000 ; Unsigned Binary                                         ;
; JALR           ; 001001 ; Unsigned Binary                                         ;
; BLTZ           ; 000001 ; Unsigned Binary                                         ;
; BGEZ           ; 000001 ; Unsigned Binary                                         ;
; J              ; 000010 ; Unsigned Binary                                         ;
; JAL            ; 000011 ; Unsigned Binary                                         ;
; BEQ            ; 000100 ; Unsigned Binary                                         ;
; BNE            ; 000101 ; Unsigned Binary                                         ;
; BLEZ           ; 000110 ; Unsigned Binary                                         ;
; BGTZ           ; 000111 ; Unsigned Binary                                         ;
; BLTZ_r         ; 00000  ; Unsigned Binary                                         ;
; BGEZ_r         ; 00001  ; Unsigned Binary                                         ;
+----------------+--------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                     ;
+------------------------------------------------+----------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                  ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                  ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                  ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                  ;
; LATENCY                                        ; 0        ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                  ;
; USE_EAB                                        ; OFF      ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                  ;
+------------------------------------------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                     ;
; LPM_WIDTHD             ; 32             ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_7vl ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                              ;
+---------------------------------------+-----------------------------------------------------+
; Name                                  ; Value                                               ;
+---------------------------------------+-----------------------------------------------------+
; Number of entity instances            ; 1                                                   ;
; Entity Instance                       ; Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                  ;
;     -- LPM_WIDTHB                     ; 32                                                  ;
;     -- LPM_WIDTHP                     ; 64                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                  ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
+---------------------------------------+-----------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Board:b0|SEG7DEC:s5" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; DOT  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Board:b0|SEG7DEC:s4" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; DOT  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Board:b0|SEG7DEC:s3" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; DOT  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Board:b0|SEG7DEC:s2" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; DOT  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Board:b0|SEG7DEC:s1" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; DOT  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Board:b0|SEG7DEC:s0" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; DOT  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Board:b0|SingleClockMIPS:SCM0|LCD:LCD0"                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; RST  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Board:b0|SingleClockMIPS:SCM0"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; PC[31..8]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Board:b0|BTN_IN:B0" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; nBIN[2] ; Input ; Info     ; Stuck at GND      ;
+---------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 185                         ;
; cycloneiii_ff         ; 3259                        ;
;     ENA               ; 3142                        ;
;     ENA SCLR          ; 30                          ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 23                          ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 5707                        ;
;     arith             ; 833                         ;
;         2 data inputs ; 90                          ;
;         3 data inputs ; 743                         ;
;     normal            ; 4874                        ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 225                         ;
;         3 data inputs ; 486                         ;
;         4 data inputs ; 4095                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 132.50                      ;
; Average LUT depth     ; 72.07                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Aug 18 18:35:22 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips
Info (20032): Parallel compilation is enabled and will use up to 5 processors
Info (12021): Found 1 design units, including 1 entities, in source file BTN_IN.v
    Info (12023): Found entity 1: BTN_IN File: /home/noda/workspace/modelsim/mips/quartus/BTN_IN.v Line: 4
Info (12021): Found 3 design units, including 3 entities, in source file ex.v
    Info (12023): Found entity 1: EX File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 1
    Info (12023): Found entity 2: EX_ File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 124
    Info (12023): Found entity 3: EX2 File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 222
Info (12021): Found 1 design units, including 1 entities, in source file dm.v
    Info (12023): Found entity 1: DM File: /home/noda/workspace/modelsim/mips/quartus/dm.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file id.v
    Info (12023): Found entity 1: ID File: /home/noda/workspace/modelsim/mips/quartus/id.v Line: 1
    Info (12023): Found entity 2: ID_ File: /home/noda/workspace/modelsim/mips/quartus/id.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file if.v
    Info (12023): Found entity 1: IF File: /home/noda/workspace/modelsim/mips/quartus/if.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SingleCycleMIPS.v
    Info (12023): Found entity 1: SingleClockMIPS File: /home/noda/workspace/modelsim/mips/quartus/SingleCycleMIPS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SEG7DEC.v
    Info (12023): Found entity 1: SEG7DEC File: /home/noda/workspace/modelsim/mips/quartus/SEG7DEC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file leds.v
    Info (12023): Found entity 1: LEDS File: /home/noda/workspace/modelsim/mips/quartus/leds.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: LCD File: /home/noda/workspace/modelsim/mips/quartus/lcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file board.v
    Info (12023): Found entity 1: Board File: /home/noda/workspace/modelsim/mips/quartus/board.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at dm.v(17): created implicit net for "Adr" File: /home/noda/workspace/modelsim/mips/quartus/dm.v Line: 17
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE10_LITE_Golden_Top.v(46) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
Warning (10034): Output port "DRAM_BA" at DE10_LITE_Golden_Top.v(47) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 47
Warning (10034): Output port "LEDR[9..5]" at DE10_LITE_Golden_Top.v(86) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 86
Warning (10034): Output port "VGA_B" at DE10_LITE_Golden_Top.v(96) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 96
Warning (10034): Output port "VGA_G" at DE10_LITE_Golden_Top.v(97) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 97
Warning (10034): Output port "VGA_R" at DE10_LITE_Golden_Top.v(99) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 99
Warning (10034): Output port "DRAM_CAS_N" at DE10_LITE_Golden_Top.v(48) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 48
Warning (10034): Output port "DRAM_CKE" at DE10_LITE_Golden_Top.v(49) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 49
Warning (10034): Output port "DRAM_CLK" at DE10_LITE_Golden_Top.v(50) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 50
Warning (10034): Output port "DRAM_CS_N" at DE10_LITE_Golden_Top.v(51) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 51
Warning (10034): Output port "DRAM_LDQM" at DE10_LITE_Golden_Top.v(53) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 53
Warning (10034): Output port "DRAM_RAS_N" at DE10_LITE_Golden_Top.v(54) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 54
Warning (10034): Output port "DRAM_UDQM" at DE10_LITE_Golden_Top.v(55) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 55
Warning (10034): Output port "DRAM_WE_N" at DE10_LITE_Golden_Top.v(56) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 56
Warning (10034): Output port "VGA_HS" at DE10_LITE_Golden_Top.v(98) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 98
Warning (10034): Output port "VGA_VS" at DE10_LITE_Golden_Top.v(100) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 100
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_Golden_Top.v(105) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 105
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_Golden_Top.v(107) has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 107
Info (12128): Elaborating entity "Board" for hierarchy "Board:b0" File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 136
Info (12128): Elaborating entity "BTN_IN" for hierarchy "Board:b0|BTN_IN:B0" File: /home/noda/workspace/modelsim/mips/quartus/board.v Line: 13
Info (12128): Elaborating entity "SingleClockMIPS" for hierarchy "Board:b0|SingleClockMIPS:SCM0" File: /home/noda/workspace/modelsim/mips/quartus/board.v Line: 16
Info (12128): Elaborating entity "IF" for hierarchy "Board:b0|SingleClockMIPS:SCM0|IF:IF0" File: /home/noda/workspace/modelsim/mips/quartus/SingleCycleMIPS.v Line: 19
Warning (10850): Verilog HDL warning at if.v(12): number of words (64) in memory file does not match the number of elements in the address range [0:15] File: /home/noda/workspace/modelsim/mips/quartus/if.v Line: 12
Info (12128): Elaborating entity "ID" for hierarchy "Board:b0|SingleClockMIPS:SCM0|ID:ID0" File: /home/noda/workspace/modelsim/mips/quartus/SingleCycleMIPS.v Line: 27
Info (12128): Elaborating entity "EX" for hierarchy "Board:b0|SingleClockMIPS:SCM0|EX:EX0" File: /home/noda/workspace/modelsim/mips/quartus/SingleCycleMIPS.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at ex.v(9): object "lo" assigned a value but never read File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 9
Warning (10036): Verilog HDL or VHDL warning at ex.v(9): object "hi" assigned a value but never read File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 9
Info (12128): Elaborating entity "DM" for hierarchy "Board:b0|SingleClockMIPS:SCM0|DM:DM0" File: /home/noda/workspace/modelsim/mips/quartus/SingleCycleMIPS.v Line: 45
Warning (10230): Verilog HDL assignment warning at dm.v(17): truncated value with size 32 to match size of target (1) File: /home/noda/workspace/modelsim/mips/quartus/dm.v Line: 17
Warning (10027): Verilog HDL or VHDL warning at the dm.v(35): index expression is not wide enough to address all of the elements in the array File: /home/noda/workspace/modelsim/mips/quartus/dm.v Line: 35
Info (12128): Elaborating entity "LCD" for hierarchy "Board:b0|SingleClockMIPS:SCM0|LCD:LCD0" File: /home/noda/workspace/modelsim/mips/quartus/SingleCycleMIPS.v Line: 55
Info (12128): Elaborating entity "LEDS" for hierarchy "Board:b0|LEDS:l0" File: /home/noda/workspace/modelsim/mips/quartus/board.v Line: 18
Info (10264): Verilog HDL Case Statement information at leds.v(5): all case item expressions in this case statement are onehot File: /home/noda/workspace/modelsim/mips/quartus/leds.v Line: 5
Info (12128): Elaborating entity "SEG7DEC" for hierarchy "Board:b0|SEG7DEC:s0" File: /home/noda/workspace/modelsim/mips/quartus/board.v Line: 20
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/noda/workspace/modelsim/mips/quartus/db/mips.ram0_IF_931.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "Board:b0|SingleClockMIPS:SCM0|IF:IF0|IMem" is uninferred because MIF is not supported for the selected family File: /home/noda/workspace/modelsim/mips/quartus/if.v Line: 9
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/noda/workspace/modelsim/mips/quartus/db/mips.ram0_IF_931.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Board:b0|SingleClockMIPS:SCM0|EX:EX0|Mult0" File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Board:b0|SingleClockMIPS:SCM0|EX:EX0|Div0" File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 28
Info (12130): Elaborated megafunction instantiation "Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_mult:Mult0" File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 26
Info (12133): Instantiated megafunction "Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_mult:Mult0" with the following parameter: File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 26
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: /home/noda/workspace/modelsim/mips/quartus/db/mult_tns.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_divide:Div0" File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 28
Info (12133): Instantiated megafunction "Board:b0|SingleClockMIPS:SCM0|EX:EX0|lpm_divide:Div0" with the following parameter: File: /home/noda/workspace/modelsim/mips/quartus/ex.v Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf
    Info (12023): Found entity 1: lpm_divide_7vl File: /home/noda/workspace/modelsim/mips/quartus/db/lpm_divide_7vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/noda/workspace/modelsim/mips/quartus/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: /home/noda/workspace/modelsim/mips/quartus/db/alt_u_div_ske.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/noda/workspace/modelsim/mips/quartus/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/noda/workspace/modelsim/mips/quartus/db/add_sub_u3c.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 108
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 115
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 122
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 48
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 49
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 50
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 51
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 53
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 54
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 55
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 56
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 98
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 100
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 105
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 107
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/noda/workspace/modelsim/mips/quartus/output_files/mips.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 33
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 106
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: /home/noda/workspace/modelsim/mips/quartus/DE10_LITE_Golden_Top.v Line: 106
Info (21057): Implemented 9035 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 8842 logic cells
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 158 warnings
    Info: Peak virtual memory: 478 megabytes
    Info: Processing ended: Wed Aug 18 18:35:47 2021
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/noda/workspace/modelsim/mips/quartus/output_files/mips.map.smsg.


