# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../../sim/apb_if.sv" \
"../../../../../../src/top.sv" \
"../../../../../../src/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
