{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617267221270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617267221271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  1 14:53:41 2021 " "Processing started: Thu Apr  1 14:53:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617267221271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617267221271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_pc -c four_bit_pc " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_pc -c four_bit_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617267221271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617267221430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617267221430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_pc " "Found entity 1: four_bit_pc" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617267230159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617267230159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_pc " "Elaborating entity \"four_bit_pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617267230201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(81) " "Verilog HDL assignment warning at four_bit_pc.v(81): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230203 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(82) " "Verilog HDL assignment warning at four_bit_pc.v(82): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230203 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(95) " "Verilog HDL assignment warning at four_bit_pc.v(95): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230203 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(96) " "Verilog HDL assignment warning at four_bit_pc.v(96): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230204 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(113) " "Verilog HDL assignment warning at four_bit_pc.v(113): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230204 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(114) " "Verilog HDL assignment warning at four_bit_pc.v(114): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230204 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 four_bit_pc.v(161) " "Verilog HDL assignment warning at four_bit_pc.v(161): truncated value with size 32 to match size of target (4)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230204 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 four_bit_pc.v(193) " "Verilog HDL assignment warning at four_bit_pc.v(193): truncated value with size 32 to match size of target (4)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230205 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(194) " "Verilog HDL assignment warning at four_bit_pc.v(194): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230205 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(195) " "Verilog HDL assignment warning at four_bit_pc.v(195): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230205 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 four_bit_pc.v(206) " "Verilog HDL assignment warning at four_bit_pc.v(206): truncated value with size 32 to match size of target (4)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230205 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(208) " "Verilog HDL assignment warning at four_bit_pc.v(208): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230205 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(209) " "Verilog HDL assignment warning at four_bit_pc.v(209): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230206 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 four_bit_pc.v(223) " "Verilog HDL assignment warning at four_bit_pc.v(223): truncated value with size 32 to match size of target (4)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230206 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 four_bit_pc.v(232) " "Verilog HDL assignment warning at four_bit_pc.v(232): truncated value with size 32 to match size of target (4)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230206 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(245) " "Verilog HDL assignment warning at four_bit_pc.v(245): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230207 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(246) " "Verilog HDL assignment warning at four_bit_pc.v(246): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230208 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(258) " "Verilog HDL assignment warning at four_bit_pc.v(258): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230208 "|four_bit_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 four_bit_pc.v(259) " "Verilog HDL assignment warning at four_bit_pc.v(259): truncated value with size 32 to match size of target (1)" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617267230208 "|four_bit_pc"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[1\] GND " "Pin \"Addr\[1\]\" is stuck at GND" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617267230771 "|four_bit_pc|Addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SF GND " "Pin \"SF\" is stuck at GND" {  } { { "four_bit_pc.v" "" { Text "/home/sakib/workingDir/_study/L4T1/Microprocessor/new/four_bit_pc/four_bit_pc.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617267230771 "|four_bit_pc|SF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617267230771 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617267230867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617267231475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617267231475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617267231508 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617267231508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617267231508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617267231508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617267231514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  1 14:53:51 2021 " "Processing ended: Thu Apr  1 14:53:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617267231514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617267231514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617267231514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617267231514 ""}
