
.//main.elf:     file format elf32-sparc


Disassembly of section .text:

40000000 <_start>:
40000000:	40 00 00 9a 	call  40000268 <clear_stack_pointers>
40000004:	01 00 00 00 	nop 

40000008 <CORTOS_SET_PSR>:
40000008:	21 00 00 04 	sethi  %hi(0x1000), %l0
4000000c:	a0 14 20 e0 	or  %l0, 0xe0, %l0	! 10e0 <__DYNAMIC+0x10e0>
40000010:	81 88 00 10 	mov  %l0, %psr

40000014 <COROTS_WIMSET>:
40000014:	a0 10 20 01 	mov  1, %l0
40000018:	81 94 20 00 	mov  %l0, %wim
4000001c:	21 10 00 28 	sethi  %hi(0x4000a000), %l0
40000020:	a0 14 20 00 	mov  %l0, %l0	! 4000a000 <trap_table_base>
40000024:	81 9c 20 00 	mov  %l0, %tbr

40000028 <CORTOS_READ_CORE_THREAD_ID>:
40000028:	a3 47 40 00 	rd  %asr29, %l1

4000002c <CORTOS_SETUP_THREADS>:
4000002c:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000030:	80 a4 40 12 	cmp  %l1, %l2
40000034:	12 80 00 89 	bne  40000258 <CORTOS_HALT_ERROR>
40000038:	01 00 00 00 	nop 
4000003c:	1d 10 00 c7 	sethi  %hi(0x40031c00), %sp
40000040:	9c 13 a3 a0 	or  %sp, 0x3a0, %sp	! 40031fa0 <ajit_global_interrupt_handlers+0x20d48>
40000044:	bc 10 00 00 	mov  %g0, %fp
40000048:	05 10 00 41 	sethi  %hi(0x40010400), %g2
4000004c:	84 10 a0 f8 	or  %g2, 0xf8, %g2	! 400104f8 <INIT_BY_00_DONE>
40000050:	c4 00 80 00 	ld  [ %g2 ], %g2
40000054:	86 10 20 00 	clr  %g3
40000058:	c6 20 80 00 	st  %g3, [ %g2 ]
4000005c:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40000060:	84 10 a0 f4 	or  %g2, 0xf4, %g2	! 400104f4 <PT_FLAG>
40000064:	c4 00 80 00 	ld  [ %g2 ], %g2
40000068:	86 10 20 00 	clr  %g3
4000006c:	c6 20 80 00 	st  %g3, [ %g2 ]
40000070:	40 00 00 53 	call  400001bc <__cortos_init_region_to_zero>
40000074:	01 00 00 00 	nop 
40000078:	40 00 1e e2 	call  40007c00 <page_table_setup>
4000007c:	01 00 00 00 	nop 
40000080:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40000084:	ac 15 a0 f4 	or  %l6, 0xf4, %l6	! 400104f4 <PT_FLAG>
40000088:	ec 05 80 00 	ld  [ %l6 ], %l6
4000008c:	ae 10 20 01 	mov  1, %l7
40000090:	ee 25 80 00 	st  %l7, [ %l6 ]
40000094:	40 00 20 98 	call  400082f4 <set_context_table_pointer>
40000098:	01 00 00 00 	nop 
4000009c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
400000a0:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
400000a4:	40 00 00 a4 	call  40000334 <cortos_init_locks>
400000a8:	01 00 00 00 	nop 
400000ac:	40 00 0c 23 	call  40003138 <__cortos_bpool>
400000b0:	01 00 00 00 	nop 
400000b4:	40 00 0c 46 	call  400031cc <__cortos_bpool_ncram>
400000b8:	01 00 00 00 	nop 
400000bc:	40 00 02 08 	call  400008dc <cortos_init_hw_traps>
400000c0:	01 00 00 00 	nop 
400000c4:	40 00 02 09 	call  400008e8 <cortos_init_sw_traps>
400000c8:	01 00 00 00 	nop 
400000cc:	40 00 01 2c 	call  4000057c <__cortos_enable_serial>
400000d0:	01 00 00 00 	nop 
400000d4:	40 00 00 e5 	call  40000468 <cortos_init_printing>
400000d8:	01 00 00 00 	nop 
400000dc:	40 00 01 c2 	call  400007e4 <cortos_init_logging>
400000e0:	01 00 00 00 	nop 
400000e4:	05 10 00 41 	sethi  %hi(0x40010400), %g2
400000e8:	84 10 a0 f8 	or  %g2, 0xf8, %g2	! 400104f8 <INIT_BY_00_DONE>
400000ec:	c4 00 80 00 	ld  [ %g2 ], %g2
400000f0:	86 10 20 01 	mov  1, %g3
400000f4:	c6 20 80 00 	st  %g3, [ %g2 ]
400000f8:	a3 47 40 00 	rd  %asr29, %l1
400000fc:	10 80 00 15 	b  40000150 <CORTOS_START_THREADS>
40000100:	01 00 00 00 	nop 

40000104 <AFTER_PTABLE_SETUP>:
40000104:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40000108:	ac 15 a0 f4 	or  %l6, 0xf4, %l6	! 400104f4 <PT_FLAG>
4000010c:	ec 05 80 00 	ld  [ %l6 ], %l6
40000110:	ee 05 80 00 	ld  [ %l6 ], %l7
40000114:	b0 10 20 01 	mov  1, %i0
40000118:	80 a6 00 17 	cmp  %i0, %l7
4000011c:	12 bf ff fa 	bne  40000104 <AFTER_PTABLE_SETUP>
40000120:	01 00 00 00 	nop 
40000124:	40 00 20 74 	call  400082f4 <set_context_table_pointer>
40000128:	01 00 00 00 	nop 
4000012c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000130:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
40000134:	10 80 00 07 	b  40000150 <CORTOS_START_THREADS>
40000138:	01 00 00 00 	nop 

4000013c <WAIT_UNTIL_MMU_IS_ENABLED>:
4000013c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000140:	d0 80 00 80 	lda  [ %g0 ] #ASI_N, %o0
40000144:	90 8a 20 01 	andcc  %o0, 1, %o0
40000148:	02 bf ff fd 	be  4000013c <WAIT_UNTIL_MMU_IS_ENABLED>
4000014c:	01 00 00 00 	nop 

40000150 <CORTOS_START_THREADS>:
40000150:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000154:	80 a4 40 12 	cmp  %l1, %l2
40000158:	12 80 00 40 	bne  40000258 <CORTOS_HALT_ERROR>
4000015c:	01 00 00 00 	nop 
40000160:	40 00 2b a8 	call  4000b000 <main>
40000164:	01 00 00 00 	nop 

40000168 <START_THREAD_0_0_LOOP>:
40000168:	10 80 00 3e 	b  40000260 <CORTOS_HALT_OKAY>
4000016c:	01 00 00 00 	nop 

40000170 <__cortos_clear_stack_pointers>:
40000170:	81 90 00 00 	mov  %g0, %wim
40000174:	9c 10 00 00 	mov  %g0, %sp
40000178:	81 e0 00 00 	save 
4000017c:	9c 10 00 00 	mov  %g0, %sp
40000180:	81 e0 00 00 	save 
40000184:	9c 10 00 00 	mov  %g0, %sp
40000188:	81 e0 00 00 	save 
4000018c:	9c 10 00 00 	mov  %g0, %sp
40000190:	81 e0 00 00 	save 
40000194:	9c 10 00 00 	mov  %g0, %sp
40000198:	81 e0 00 00 	save 
4000019c:	9c 10 00 00 	mov  %g0, %sp
400001a0:	81 e0 00 00 	save 
400001a4:	9c 10 00 00 	mov  %g0, %sp
400001a8:	81 e0 00 00 	save 
400001ac:	9c 10 00 00 	mov  %g0, %sp
400001b0:	81 e0 00 00 	save 
400001b4:	81 c3 e0 08 	retl 
400001b8:	01 00 00 00 	nop 

400001bc <__cortos_init_region_to_zero>:
400001bc:	21 10 00 44 	sethi  %hi(0x40011000), %l0
400001c0:	a0 14 20 00 	mov  %l0, %l0	! 40011000 <printingLockAddr>
400001c4:	25 10 00 48 	sethi  %hi(0x40012000), %l2
400001c8:	a4 14 a0 00 	mov  %l2, %l2	! 40012000 <ajit_global_interrupt_handlers+0xda8>
400001cc:	a4 24 a0 04 	sub  %l2, 4, %l2

400001d0 <_cortos_zero_init_area_BssSection>:
400001d0:	c0 2c 00 00 	clrb  [ %l0 ]
400001d4:	80 a4 00 12 	cmp  %l0, %l2
400001d8:	12 bf ff fe 	bne  400001d0 <_cortos_zero_init_area_BssSection>
400001dc:	a0 04 20 01 	inc  %l0
400001e0:	21 10 00 48 	sethi  %hi(0x40012000), %l0
400001e4:	a0 14 20 00 	mov  %l0, %l0	! 40012000 <ajit_global_interrupt_handlers+0xda8>
400001e8:	25 10 00 4c 	sethi  %hi(0x40013000), %l2
400001ec:	a4 14 a0 00 	mov  %l2, %l2	! 40013000 <ajit_global_interrupt_handlers+0x1da8>
400001f0:	a4 24 a0 04 	sub  %l2, 4, %l2

400001f4 <_cortos_zero_init_area_CacheableLocks>:
400001f4:	c0 2c 00 00 	clrb  [ %l0 ]
400001f8:	80 a4 00 12 	cmp  %l0, %l2
400001fc:	12 bf ff fe 	bne  400001f4 <_cortos_zero_init_area_CacheableLocks>
40000200:	a0 04 20 01 	inc  %l0
40000204:	21 10 00 4c 	sethi  %hi(0x40013000), %l0
40000208:	a0 14 20 00 	mov  %l0, %l0	! 40013000 <ajit_global_interrupt_handlers+0x1da8>
4000020c:	25 10 00 50 	sethi  %hi(0x40014000), %l2
40000210:	a4 14 a0 00 	mov  %l2, %l2	! 40014000 <ajit_global_interrupt_handlers+0x2da8>
40000214:	a4 24 a0 04 	sub  %l2, 4, %l2

40000218 <_cortos_zero_init_area_NonCacheableLocks>:
40000218:	c0 2c 00 00 	clrb  [ %l0 ]
4000021c:	80 a4 00 12 	cmp  %l0, %l2
40000220:	12 bf ff fe 	bne  40000218 <_cortos_zero_init_area_NonCacheableLocks>
40000224:	a0 04 20 01 	inc  %l0
40000228:	81 c3 e0 08 	retl 
4000022c:	01 00 00 00 	nop 

40000230 <__cortos_wait_for_init_by_00>:
40000230:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40000234:	ac 15 a0 f8 	or  %l6, 0xf8, %l6	! 400104f8 <INIT_BY_00_DONE>
40000238:	ec 05 80 00 	ld  [ %l6 ], %l6

4000023c <_CORTOS_WAIT_FOR_INIT_BY_00>:
4000023c:	ee 05 80 00 	ld  [ %l6 ], %l7
40000240:	b0 10 20 01 	mov  1, %i0
40000244:	80 a6 00 17 	cmp  %i0, %l7
40000248:	12 bf ff fd 	bne  4000023c <_CORTOS_WAIT_FOR_INIT_BY_00>
4000024c:	01 00 00 00 	nop 
40000250:	81 c3 e0 08 	retl 
40000254:	01 00 00 00 	nop 

40000258 <CORTOS_HALT_ERROR>:
40000258:	a1 80 20 01 	mov  1, %asr16
4000025c:	91 d0 20 00 	ta  0

40000260 <CORTOS_HALT_OKAY>:
40000260:	a1 80 20 00 	mov  %g0, %asr16
40000264:	91 d0 20 00 	ta  0

40000268 <clear_stack_pointers>:
40000268:	81 90 00 00 	mov  %g0, %wim
4000026c:	9c 10 00 00 	mov  %g0, %sp
40000270:	81 e0 00 00 	save 
40000274:	9c 10 00 00 	mov  %g0, %sp
40000278:	81 e0 00 00 	save 
4000027c:	9c 10 00 00 	mov  %g0, %sp
40000280:	81 e0 00 00 	save 
40000284:	9c 10 00 00 	mov  %g0, %sp
40000288:	81 e0 00 00 	save 
4000028c:	9c 10 00 00 	mov  %g0, %sp
40000290:	81 e0 00 00 	save 
40000294:	9c 10 00 00 	mov  %g0, %sp
40000298:	81 e0 00 00 	save 
4000029c:	9c 10 00 00 	mov  %g0, %sp
400002a0:	81 e0 00 00 	save 
400002a4:	9c 10 00 00 	mov  %g0, %sp
400002a8:	81 e0 00 00 	save 
400002ac:	81 c3 e0 08 	retl 
400002b0:	01 00 00 00 	nop 

400002b4 <cortos_lock_acquire_buzy>:
400002b4:	9d e3 bf a0 	save  %sp, -96, %sp

400002b8 <wait_for_lock>:
400002b8:	e2 0e 00 00 	ldub  [ %i0 ], %l1
400002bc:	80 94 40 00 	tst  %l1
400002c0:	12 bf ff fe 	bne  400002b8 <wait_for_lock>
400002c4:	01 00 00 00 	nop 

400002c8 <try_to_lock>:
400002c8:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
400002cc:	80 94 40 00 	tst  %l1
400002d0:	02 80 00 03 	be  400002dc <out>
400002d4:	01 00 00 00 	nop 
400002d8:	30 bf ff f8 	b,a   400002b8 <wait_for_lock>

400002dc <out>:
400002dc:	b0 10 20 01 	mov  1, %i0	! 1 <__DYNAMIC+0x1>
400002e0:	81 e8 00 00 	restore 
400002e4:	81 c3 e0 08 	retl 
400002e8:	01 00 00 00 	nop 

400002ec <cortos_lock_acquire>:
400002ec:	9d e3 bf a0 	save  %sp, -96, %sp

400002f0 <try_to_lock_once>:
400002f0:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
400002f4:	80 94 40 00 	tst  %l1
400002f8:	02 80 00 03 	be  40000304 <lock_acquired>
400002fc:	01 00 00 00 	nop 
40000300:	30 80 00 03 	b,a   4000030c <lock_not_acquired>

40000304 <lock_acquired>:
40000304:	10 80 00 03 	b  40000310 <exit_cortos_lock_acquire>
40000308:	b0 10 20 01 	mov  1, %i0

4000030c <lock_not_acquired>:
4000030c:	b0 10 00 00 	mov  %g0, %i0

40000310 <exit_cortos_lock_acquire>:
40000310:	81 e8 00 00 	restore 
40000314:	81 c3 e0 08 	retl 
40000318:	01 00 00 00 	nop 

4000031c <cortos_lock_release>:
4000031c:	9d e3 bf a0 	save  %sp, -96, %sp
40000320:	81 43 c0 00 	stbar 
40000324:	c0 2e 00 00 	clrb  [ %i0 ]
40000328:	81 e8 00 00 	restore 
4000032c:	81 c3 e0 08 	retl 
40000330:	01 00 00 00 	nop 

40000334 <cortos_init_locks>:
40000334:	84 10 20 01 	mov  1, %g2	! 1 <__DYNAMIC+0x1>
40000338:	03 10 00 44 	sethi  %hi(0x40011000), %g1
4000033c:	c4 28 60 18 	stb  %g2, [ %g1 + 0x18 ]	! 40011018 <allocatedLocksNc>
40000340:	05 10 00 4c 	sethi  %hi(0x40013000), %g2
40000344:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000348:	81 c3 e0 08 	retl 
4000034c:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]	! 40011010 <cortos_reservedLockAddr>

40000350 <cortos_reserveLock>:
40000350:	9d e3 bf a0 	save  %sp, -96, %sp
40000354:	80 a6 20 00 	cmp  %i0, 0
40000358:	22 80 00 1b 	be,a   400003c4 <cortos_reserveLock+0x74>
4000035c:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000360:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000364:	39 10 00 44 	sethi  %hi(0x40011000), %i4
40000368:	f0 00 61 00 	ld  [ %g1 + 0x100 ], %i0
4000036c:	b8 17 20 18 	or  %i4, 0x18, %i4
40000370:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000374:	7f ff ff d0 	call  400002b4 <cortos_lock_acquire_buzy>
40000378:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0	! 40011010 <cortos_reservedLockAddr>
4000037c:	82 10 00 1c 	mov  %i4, %g1
40000380:	10 80 00 06 	b  40000398 <cortos_reserveLock+0x48>
40000384:	84 10 20 00 	clr  %g2
40000388:	84 00 a0 01 	inc  %g2
4000038c:	80 a0 a1 00 	cmp  %g2, 0x100
40000390:	02 80 00 11 	be  400003d4 <cortos_reserveLock+0x84>
40000394:	82 00 60 01 	inc  %g1
40000398:	c6 48 40 00 	ldsb  [ %g1 ], %g3
4000039c:	80 a0 e0 00 	cmp  %g3, 0
400003a0:	12 bf ff fa 	bne  40000388 <cortos_reserveLock+0x38>
400003a4:	b8 10 00 02 	mov  %g2, %i4
400003a8:	86 10 20 01 	mov  1, %g3
400003ac:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0
400003b0:	c6 28 40 00 	stb  %g3, [ %g1 ]
400003b4:	7f ff ff da 	call  4000031c <cortos_lock_release>
400003b8:	b0 06 00 1c 	add  %i0, %i4, %i0
400003bc:	81 c7 e0 08 	ret 
400003c0:	81 e8 00 00 	restore 
400003c4:	39 10 00 44 	sethi  %hi(0x40011000), %i4
400003c8:	f0 00 61 04 	ld  [ %g1 + 0x104 ], %i0
400003cc:	10 bf ff e9 	b  40000370 <cortos_reserveLock+0x20>
400003d0:	b8 17 21 18 	or  %i4, 0x118, %i4
400003d4:	b8 10 21 00 	mov  0x100, %i4
400003d8:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0
400003dc:	7f ff ff d0 	call  4000031c <cortos_lock_release>
400003e0:	b0 06 00 1c 	add  %i0, %i4, %i0
400003e4:	81 c7 e0 08 	ret 
400003e8:	81 e8 00 00 	restore 

400003ec <cortos_freeLock>:
400003ec:	9d e3 bf a0 	save  %sp, -96, %sp
400003f0:	3b 10 00 41 	sethi  %hi(0x40010400), %i5
400003f4:	c2 07 61 04 	ld  [ %i5 + 0x104 ], %g1	! 40010504 <lockStartAddr>
400003f8:	80 a0 40 18 	cmp  %g1, %i0
400003fc:	18 80 00 05 	bgu  40000410 <cortos_freeLock+0x24>
40000400:	82 00 61 00 	add  %g1, 0x100, %g1
40000404:	80 a6 00 01 	cmp  %i0, %g1
40000408:	0a 80 00 0e 	bcs  40000440 <cortos_freeLock+0x54>
4000040c:	39 10 00 44 	sethi  %hi(0x40011000), %i4
40000410:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000414:	7f ff ff a8 	call  400002b4 <cortos_lock_acquire_buzy>
40000418:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0	! 40011010 <cortos_reservedLockAddr>
4000041c:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000420:	05 10 00 44 	sethi  %hi(0x40011000), %g2
40000424:	c2 00 61 00 	ld  [ %g1 + 0x100 ], %g1
40000428:	84 10 a0 18 	or  %g2, 0x18, %g2
4000042c:	82 26 00 01 	sub  %i0, %g1, %g1
40000430:	f0 07 60 10 	ld  [ %i5 + 0x10 ], %i0
40000434:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
40000438:	7f ff ff b9 	call  4000031c <cortos_lock_release>
4000043c:	81 e8 00 00 	restore 
40000440:	7f ff ff 9d 	call  400002b4 <cortos_lock_acquire_buzy>
40000444:	d0 07 20 10 	ld  [ %i4 + 0x10 ], %o0
40000448:	c2 07 61 04 	ld  [ %i5 + 0x104 ], %g1
4000044c:	05 10 00 44 	sethi  %hi(0x40011000), %g2
40000450:	82 26 00 01 	sub  %i0, %g1, %g1
40000454:	84 10 a1 18 	or  %g2, 0x118, %g2
40000458:	f0 07 20 10 	ld  [ %i4 + 0x10 ], %i0
4000045c:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
40000460:	7f ff ff af 	call  4000031c <cortos_lock_release>
40000464:	81 e8 00 00 	restore 

40000468 <cortos_init_printing>:
40000468:	84 10 20 01 	mov  1, %g2
4000046c:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000470:	82 10 60 18 	or  %g1, 0x18, %g1	! 40011018 <allocatedLocksNc>
40000474:	c4 28 60 05 	stb  %g2, [ %g1 + 5 ]
40000478:	05 10 00 4c 	sethi  %hi(0x40013000), %g2
4000047c:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000480:	84 10 a0 05 	or  %g2, 5, %g2
40000484:	81 c3 e0 08 	retl 
40000488:	c4 20 60 00 	st  %g2, [ %g1 ]

4000048c <cortos_get_clock_time>:
4000048c:	82 13 c0 00 	mov  %o7, %g1
40000490:	40 00 0c c1 	call  40003794 <__ajit_get_clock_time>
40000494:	9e 10 40 00 	mov  %g1, %o7

40000498 <cortos_sleep>:
40000498:	9d e3 bf a0 	save  %sp, -96, %sp
4000049c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400004a0:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400004a4:	40 00 0c c6 	call  400037bc <__ajit_sleep__>
400004a8:	01 00 00 00 	nop 
400004ac:	81 e8 00 00 	restore 
400004b0:	81 c3 e0 08 	retl 
400004b4:	01 00 00 00 	nop 

400004b8 <cortos_get_thread_id>:
400004b8:	9d e3 bf a0 	save  %sp, -96, %sp
400004bc:	a3 47 40 00 	rd  %asr29, %l1
400004c0:	82 10 00 11 	mov  %l1, %g1
400004c4:	b1 30 60 07 	srl  %g1, 7, %i0
400004c8:	b0 0e 21 fe 	and  %i0, 0x1fe, %i0
400004cc:	82 06 00 01 	add  %i0, %g1, %g1
400004d0:	b1 28 60 18 	sll  %g1, 0x18, %i0
400004d4:	b1 3e 20 18 	sra  %i0, 0x18, %i0
400004d8:	81 c7 e0 08 	ret 
400004dc:	81 e8 00 00 	restore 

400004e0 <cortos_IsNcRamAddr>:
400004e0:	03 38 00 00 	sethi  %hi(0xe0000000), %g1
400004e4:	90 02 00 01 	add  %o0, %g1, %o0
400004e8:	05 07 ff ff 	sethi  %hi(0x1ffffc00), %g2
400004ec:	84 10 a3 ff 	or  %g2, 0x3ff, %g2	! 1fffffff <__DYNAMIC+0x1fffffff>
400004f0:	80 a0 80 08 	cmp  %g2, %o0
400004f4:	81 c3 e0 08 	retl 
400004f8:	90 60 3f ff 	subx  %g0, -1, %o0

400004fc <cortos_printf>:
400004fc:	9d e3 bb 98 	save  %sp, -1128, %sp
40000500:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40000504:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40000508:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000050c:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40000510:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40000514:	39 10 00 44 	sethi  %hi(0x40011000), %i4
40000518:	7f ff ff 67 	call  400002b4 <cortos_lock_acquire_buzy>
4000051c:	d0 07 20 00 	ld  [ %i4 ], %o0
40000520:	94 07 a0 48 	add  %fp, 0x48, %o2
40000524:	92 10 00 18 	mov  %i0, %o1
40000528:	ba 07 bc 00 	add  %fp, -1024, %i5
4000052c:	d4 27 bb fc 	st  %o2, [ %fp + -1028 ]
40000530:	40 00 09 90 	call  40002b70 <vsprintf_>
40000534:	90 10 00 1d 	mov  %i5, %o0
40000538:	d0 0f bc 00 	ldub  [ %fp + -1024 ], %o0
4000053c:	91 2a 20 18 	sll  %o0, 0x18, %o0
40000540:	80 a2 20 00 	cmp  %o0, 0
40000544:	02 80 00 0a 	be  4000056c <cortos_printf+0x70>
40000548:	b0 10 20 00 	clr  %i0
4000054c:	40 00 09 4b 	call  40002a78 <uart_send_char>
40000550:	91 3a 20 18 	sra  %o0, 0x18, %o0
40000554:	b0 06 20 01 	inc  %i0
40000558:	d0 0f 40 18 	ldub  [ %i5 + %i0 ], %o0
4000055c:	91 2a 20 18 	sll  %o0, 0x18, %o0
40000560:	80 a2 20 00 	cmp  %o0, 0
40000564:	12 bf ff fa 	bne  4000054c <cortos_printf+0x50>
40000568:	01 00 00 00 	nop 
4000056c:	7f ff ff 6c 	call  4000031c <cortos_lock_release>
40000570:	d0 07 20 00 	ld  [ %i4 ], %o0
40000574:	81 c7 e0 08 	ret 
40000578:	81 e8 00 00 	restore 

4000057c <__cortos_enable_serial>:
4000057c:	90 10 20 03 	mov  3, %o0
40000580:	82 13 c0 00 	mov  %o7, %g1
40000584:	40 00 0d 47 	call  40003aa0 <__ajit_write_serial_control_register_via_bypass__>
40000588:	9e 10 40 00 	mov  %g1, %o7

4000058c <__cortos_enable_serial_interrupt>:
4000058c:	90 10 20 07 	mov  7, %o0
40000590:	82 13 c0 00 	mov  %o7, %g1
40000594:	40 00 0d 43 	call  40003aa0 <__ajit_write_serial_control_register_via_bypass__>
40000598:	9e 10 40 00 	mov  %g1, %o7

4000059c <bget_ncram>:
4000059c:	83 3a 20 1f 	sra  %o0, 0x1f, %g1
400005a0:	83 30 60 1c 	srl  %g1, 0x1c, %g1
400005a4:	84 02 00 01 	add  %o0, %g1, %g2
400005a8:	84 08 a0 0f 	and  %g2, 0xf, %g2
400005ac:	82 20 80 01 	sub  %g2, %g1, %g1
400005b0:	90 00 40 08 	add  %g1, %o0, %o0
400005b4:	80 a2 20 0f 	cmp  %o0, 0xf
400005b8:	08 80 00 23 	bleu  40000644 <bget_ncram+0xa8>
400005bc:	86 10 20 18 	mov  0x18, %g3
400005c0:	88 02 20 0f 	add  %o0, 0xf, %g4
400005c4:	88 09 3f f0 	and  %g4, -16, %g4
400005c8:	88 01 20 08 	add  %g4, 8, %g4
400005cc:	86 10 00 04 	mov  %g4, %g3
400005d0:	05 10 00 41 	sethi  %hi(0x40010400), %g2
400005d4:	84 10 a1 08 	or  %g2, 0x108, %g2	! 40010508 <freelist_ncram>
400005d8:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
400005dc:	80 a2 00 02 	cmp  %o0, %g2
400005e0:	32 80 00 08 	bne,a   40000600 <bget_ncram+0x64>
400005e4:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
400005e8:	81 c3 e0 08 	retl 
400005ec:	90 10 20 00 	clr  %o0
400005f0:	80 a2 00 02 	cmp  %o0, %g2
400005f4:	02 80 00 12 	be  4000063c <bget_ncram+0xa0>
400005f8:	01 00 00 00 	nop 
400005fc:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40000600:	80 a0 40 03 	cmp  %g1, %g3
40000604:	26 bf ff fb 	bl,a   400005f0 <bget_ncram+0x54>
40000608:	d0 02 20 08 	ld  [ %o0 + 8 ], %o0
4000060c:	84 20 40 03 	sub  %g1, %g3, %g2
40000610:	80 a0 a0 18 	cmp  %g2, 0x18
40000614:	28 80 00 0e 	bleu,a   4000064c <bget_ncram+0xb0>
40000618:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
4000061c:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000620:	c4 22 00 02 	st  %g2, [ %o0 + %g2 ]
40000624:	86 20 00 03 	neg  %g3
40000628:	90 02 00 02 	add  %o0, %g2, %o0
4000062c:	c0 22 00 04 	clr  [ %o0 + %g4 ]
40000630:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40000634:	81 c3 e0 08 	retl 
40000638:	90 02 20 08 	add  %o0, 8, %o0
4000063c:	81 c3 e0 08 	retl 
40000640:	90 10 20 00 	clr  %o0
40000644:	10 bf ff e3 	b  400005d0 <bget_ncram+0x34>
40000648:	88 10 20 18 	mov  0x18, %g4
4000064c:	c4 02 20 0c 	ld  [ %o0 + 0xc ], %g2
40000650:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
40000654:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40000658:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
4000065c:	c0 22 00 01 	clr  [ %o0 + %g1 ]
40000660:	84 20 00 01 	neg  %g1, %g2
40000664:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000668:	90 02 20 08 	add  %o0, 8, %o0
4000066c:	81 c3 e0 08 	retl 
40000670:	01 00 00 00 	nop 

40000674 <bpool_ncram>:
40000674:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000678:	82 10 61 08 	or  %g1, 0x108, %g1	! 40010508 <freelist_ncram>
4000067c:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40000680:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
40000684:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40000688:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
4000068c:	c0 22 00 00 	clr  [ %o0 ]
40000690:	c2 02 20 0c 	ld  [ %o0 + 0xc ], %g1
40000694:	92 0a 7f f0 	and  %o1, -16, %o1
40000698:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
4000069c:	92 02 7f f8 	add  %o1, -8, %o1
400006a0:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
400006a4:	82 02 00 09 	add  %o0, %o1, %g1
400006a8:	05 20 00 00 	sethi  %hi(0x80000000), %g2
400006ac:	d2 22 00 09 	st  %o1, [ %o0 + %o1 ]
400006b0:	81 c3 e0 08 	retl 
400006b4:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

400006b8 <brel_ncram>:
400006b8:	c2 02 3f f8 	ld  [ %o0 + -8 ], %g1
400006bc:	80 a0 60 00 	cmp  %g1, 0
400006c0:	02 80 00 16 	be  40000718 <brel_ncram+0x60>
400006c4:	84 02 3f f8 	add  %o0, -8, %g2
400006c8:	84 20 80 01 	sub  %g2, %g1, %g2
400006cc:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
400006d0:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
400006d4:	82 20 c0 01 	sub  %g3, %g1, %g1
400006d8:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
400006dc:	86 00 80 01 	add  %g2, %g1, %g3
400006e0:	c8 00 e0 04 	ld  [ %g3 + 4 ], %g4
400006e4:	80 a1 20 00 	cmp  %g4, 0
400006e8:	04 80 00 0a 	ble  40000710 <brel_ncram+0x58>
400006ec:	01 00 00 00 	nop 
400006f0:	da 00 e0 0c 	ld  [ %g3 + 0xc ], %o5
400006f4:	82 00 40 04 	add  %g1, %g4, %g1
400006f8:	d8 00 e0 08 	ld  [ %g3 + 8 ], %o4
400006fc:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000700:	d8 23 60 08 	st  %o4, [ %o5 + 8 ]
40000704:	c8 00 e0 08 	ld  [ %g3 + 8 ], %g4
40000708:	86 00 80 01 	add  %g2, %g1, %g3
4000070c:	da 21 20 0c 	st  %o5, [ %g4 + 0xc ]
40000710:	81 c3 e0 08 	retl 
40000714:	c2 20 c0 00 	st  %g1, [ %g3 ]
40000718:	07 10 00 41 	sethi  %hi(0x40010400), %g3
4000071c:	86 10 e1 08 	or  %g3, 0x108, %g3	! 40010508 <freelist_ncram>
40000720:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
40000724:	c6 22 00 00 	st  %g3, [ %o0 ]
40000728:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
4000072c:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40000730:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40000734:	c6 02 20 04 	ld  [ %o0 + 4 ], %g3
40000738:	82 20 00 01 	neg  %g1
4000073c:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
40000740:	10 bf ff e7 	b  400006dc <brel_ncram+0x24>
40000744:	c2 22 3f fc 	st  %g1, [ %o0 + -4 ]

40000748 <ajit_initialize_sw_trap_handlers_to_null>:
40000748:	03 10 00 44 	sethi  %hi(0x40011000), %g1
4000074c:	82 10 62 18 	or  %g1, 0x218, %g1	! 40011218 <ajit_global_sw_trap_handlers>
40000750:	84 00 60 40 	add  %g1, 0x40, %g2
40000754:	c0 20 40 00 	clr  [ %g1 ]
40000758:	82 00 60 04 	add  %g1, 4, %g1
4000075c:	80 a0 40 02 	cmp  %g1, %g2
40000760:	32 bf ff fe 	bne,a   40000758 <ajit_initialize_sw_trap_handlers_to_null+0x10>
40000764:	c0 20 40 00 	clr  [ %g1 ]
40000768:	81 c3 e0 08 	retl 
4000076c:	01 00 00 00 	nop 

40000770 <ajit_set_sw_trap_handler>:
40000770:	80 a2 20 0f 	cmp  %o0, 0xf
40000774:	18 80 00 05 	bgu  40000788 <ajit_set_sw_trap_handler+0x18>
40000778:	91 2a 20 02 	sll  %o0, 2, %o0
4000077c:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000780:	82 10 62 18 	or  %g1, 0x218, %g1	! 40011218 <ajit_global_sw_trap_handlers>
40000784:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]
40000788:	81 c3 e0 08 	retl 
4000078c:	01 00 00 00 	nop 

40000790 <ajit_generic_sw_trap_handler>:
40000790:	9d e3 bf a0 	save  %sp, -96, %sp
40000794:	b1 36 20 04 	srl  %i0, 4, %i0
40000798:	82 0e 20 ff 	and  %i0, 0xff, %g1
4000079c:	82 00 7f 80 	add  %g1, -128, %g1
400007a0:	80 a0 60 0f 	cmp  %g1, 0xf
400007a4:	18 80 00 0d 	bgu  400007d8 <ajit_generic_sw_trap_handler+0x48>
400007a8:	83 28 60 02 	sll  %g1, 2, %g1
400007ac:	05 10 00 44 	sethi  %hi(0x40011000), %g2
400007b0:	84 10 a2 18 	or  %g2, 0x218, %g2	! 40011218 <ajit_global_sw_trap_handlers>
400007b4:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
400007b8:	80 a0 60 00 	cmp  %g1, 0
400007bc:	02 80 00 07 	be  400007d8 <ajit_generic_sw_trap_handler+0x48>
400007c0:	90 10 00 19 	mov  %i1, %o0
400007c4:	92 10 00 1a 	mov  %i2, %o1
400007c8:	9f c0 40 00 	call  %g1
400007cc:	94 10 00 1b 	mov  %i3, %o2
400007d0:	81 c7 e0 08 	ret 
400007d4:	81 e8 00 00 	restore 
400007d8:	91 d0 20 00 	ta  0
400007dc:	81 c7 e0 08 	ret 
400007e0:	81 e8 00 00 	restore 

400007e4 <cortos_init_logging>:
400007e4:	84 10 20 01 	mov  1, %g2
400007e8:	03 10 00 44 	sethi  %hi(0x40011000), %g1
400007ec:	82 10 60 18 	or  %g1, 0x18, %g1	! 40011018 <allocatedLocksNc>
400007f0:	c4 28 60 04 	stb  %g2, [ %g1 + 4 ]
400007f4:	05 10 00 4c 	sethi  %hi(0x40013000), %g2
400007f8:	03 10 00 44 	sethi  %hi(0x40011000), %g1
400007fc:	84 10 a0 04 	or  %g2, 4, %g2
40000800:	81 c3 e0 08 	retl 
40000804:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

40000808 <__cortos_log_printf>:
40000808:	9d e3 bb 80 	save  %sp, -1152, %sp
4000080c:	21 10 00 44 	sethi  %hi(0x40011000), %l0
40000810:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40000814:	7f ff fe a8 	call  400002b4 <cortos_lock_acquire_buzy>
40000818:	d0 04 20 04 	ld  [ %l0 + 4 ], %o0
4000081c:	7f ff ff 1c 	call  4000048c <cortos_get_clock_time>
40000820:	01 00 00 00 	nop 
40000824:	a3 47 40 00 	rd  %asr29, %l1
40000828:	82 10 00 11 	mov  %l1, %g1
4000082c:	d0 3f bb f0 	std  %o0, [ %fp + -1040 ]
40000830:	96 08 60 ff 	and  %g1, 0xff, %o3
40000834:	95 30 60 08 	srl  %g1, 8, %o2
40000838:	c2 07 bb f0 	ld  [ %fp + -1040 ], %g1
4000083c:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40000840:	c2 07 bb f4 	ld  [ %fp + -1036 ], %g1
40000844:	92 10 00 18 	mov  %i0, %o1
40000848:	c2 23 a0 64 	st  %g1, [ %sp + 0x64 ]
4000084c:	98 10 00 19 	mov  %i1, %o4
40000850:	9a 10 00 1b 	mov  %i3, %o5
40000854:	94 0a a0 ff 	and  %o2, 0xff, %o2
40000858:	f4 23 a0 5c 	st  %i2, [ %sp + 0x5c ]
4000085c:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40000860:	40 00 08 d9 	call  40002bc4 <printf_>
40000864:	90 12 21 90 	or  %o0, 0x190, %o0	! 40010190 <__clz_tab+0x100>
40000868:	94 07 a0 58 	add  %fp, 0x58, %o2
4000086c:	b0 10 00 08 	mov  %o0, %i0
40000870:	d4 27 bb fc 	st  %o2, [ %fp + -1028 ]
40000874:	ba 07 bc 00 	add  %fp, -1024, %i5
40000878:	92 10 00 1c 	mov  %i4, %o1
4000087c:	40 00 08 bd 	call  40002b70 <vsprintf_>
40000880:	90 10 00 1d 	mov  %i5, %o0
40000884:	c2 0f bc 00 	ldub  [ %fp + -1024 ], %g1
40000888:	91 28 60 18 	sll  %g1, 0x18, %o0
4000088c:	80 a2 20 00 	cmp  %o0, 0
40000890:	22 80 00 0c 	be,a   400008c0 <__cortos_log_printf+0xb8>
40000894:	11 10 00 41 	sethi  %hi(0x40010400), %o0
40000898:	ba 27 40 18 	sub  %i5, %i0, %i5
4000089c:	40 00 08 77 	call  40002a78 <uart_send_char>
400008a0:	91 3a 20 18 	sra  %o0, 0x18, %o0
400008a4:	b0 06 20 01 	inc  %i0
400008a8:	c2 0f 40 18 	ldub  [ %i5 + %i0 ], %g1
400008ac:	91 28 60 18 	sll  %g1, 0x18, %o0
400008b0:	80 a2 20 00 	cmp  %o0, 0
400008b4:	12 bf ff fa 	bne  4000089c <__cortos_log_printf+0x94>
400008b8:	01 00 00 00 	nop 
400008bc:	11 10 00 41 	sethi  %hi(0x40010400), %o0
400008c0:	40 00 08 c1 	call  40002bc4 <printf_>
400008c4:	90 12 20 98 	or  %o0, 0x98, %o0	! 40010498 <__clz_tab+0x408>
400008c8:	b0 02 00 18 	add  %o0, %i0, %i0
400008cc:	7f ff fe 94 	call  4000031c <cortos_lock_release>
400008d0:	d0 04 20 04 	ld  [ %l0 + 4 ], %o0
400008d4:	81 c7 e0 08 	ret 
400008d8:	81 e8 00 00 	restore 

400008dc <cortos_init_hw_traps>:
400008dc:	82 13 c0 00 	mov  %o7, %g1
400008e0:	40 00 09 97 	call  40002f3c <ajit_initialize_interrupt_handlers_to_null>
400008e4:	9e 10 40 00 	mov  %g1, %o7

400008e8 <cortos_init_sw_traps>:
400008e8:	82 13 c0 00 	mov  %o7, %g1
400008ec:	7f ff ff 97 	call  40000748 <ajit_initialize_sw_trap_handlers_to_null>
400008f0:	9e 10 40 00 	mov  %g1, %o7
400008f4:	40 00 22 78 	call  400092d4 <window_underflow_trap_handler+0x270>
400008f8:	40 00 20 c0 	call  40008bf8 <PAGE_TABLE_BASE+0x7f8>
400008fc:	40 00 20 c0 	call  40008bfc <PAGE_TABLE_BASE+0x7fc>
40000900:	40 00 20 c0 	call  40008c00 <PAGE_TABLE_BASE+0x800>
40000904:	40 00 20 c0 	call  40008c04 <PAGE_TABLE_BASE+0x804>
40000908:	40 00 20 c0 	call  40008c08 <PAGE_TABLE_BASE+0x808>
4000090c:	40 00 20 c0 	call  40008c0c <PAGE_TABLE_BASE+0x80c>
40000910:	40 00 20 c0 	call  40008c10 <PAGE_TABLE_BASE+0x810>
40000914:	40 00 20 c0 	call  40008c14 <PAGE_TABLE_BASE+0x814>
40000918:	40 00 20 c0 	call  40008c18 <PAGE_TABLE_BASE+0x818>
4000091c:	40 00 20 c0 	call  40008c1c <PAGE_TABLE_BASE+0x81c>
40000920:	40 00 20 c0 	call  40008c20 <PAGE_TABLE_BASE+0x820>
40000924:	40 00 20 c0 	call  40008c24 <PAGE_TABLE_BASE+0x824>
40000928:	40 00 20 c0 	call  40008c28 <PAGE_TABLE_BASE+0x828>
4000092c:	40 00 20 c0 	call  40008c2c <PAGE_TABLE_BASE+0x82c>
40000930:	40 00 20 c0 	call  40008c30 <PAGE_TABLE_BASE+0x830>
40000934:	40 00 20 c0 	call  40008c34 <PAGE_TABLE_BASE+0x834>
40000938:	40 00 20 c0 	call  40008c38 <PAGE_TABLE_BASE+0x838>
4000093c:	40 00 20 c0 	call  40008c3c <PAGE_TABLE_BASE+0x83c>
40000940:	40 00 20 c0 	call  40008c40 <PAGE_TABLE_BASE+0x840>
40000944:	40 00 20 c0 	call  40008c44 <PAGE_TABLE_BASE+0x844>
40000948:	40 00 20 c0 	call  40008c48 <PAGE_TABLE_BASE+0x848>
4000094c:	40 00 20 c0 	call  40008c4c <PAGE_TABLE_BASE+0x84c>
40000950:	40 00 20 c0 	call  40008c50 <PAGE_TABLE_BASE+0x850>
40000954:	40 00 20 c0 	call  40008c54 <PAGE_TABLE_BASE+0x854>
40000958:	40 00 20 c0 	call  40008c58 <PAGE_TABLE_BASE+0x858>
4000095c:	40 00 20 c0 	call  40008c5c <PAGE_TABLE_BASE+0x85c>
40000960:	40 00 20 c0 	call  40008c60 <PAGE_TABLE_BASE+0x860>
40000964:	40 00 20 c0 	call  40008c64 <PAGE_TABLE_BASE+0x864>
40000968:	40 00 20 c0 	call  40008c68 <PAGE_TABLE_BASE+0x868>
4000096c:	40 00 20 c0 	call  40008c6c <PAGE_TABLE_BASE+0x86c>
40000970:	40 00 20 c0 	call  40008c70 <PAGE_TABLE_BASE+0x870>
40000974:	40 00 26 2c 	call  4000a224 <HW_trap_0x22+0x4>
40000978:	40 00 25 dc 	call  4000a0e8 <HW_trap_0x0e+0x8>
4000097c:	40 00 26 2c 	call  4000a22c <HW_trap_0x22+0xc>
40000980:	40 00 20 c0 	call  40008c80 <PAGE_TABLE_BASE+0x880>
40000984:	40 00 20 c0 	call  40008c84 <PAGE_TABLE_BASE+0x884>
40000988:	40 00 20 c0 	call  40008c88 <PAGE_TABLE_BASE+0x888>
4000098c:	40 00 20 c0 	call  40008c8c <PAGE_TABLE_BASE+0x88c>
40000990:	40 00 20 c0 	call  40008c90 <PAGE_TABLE_BASE+0x890>
40000994:	40 00 20 c0 	call  40008c94 <PAGE_TABLE_BASE+0x894>
40000998:	40 00 20 c0 	call  40008c98 <PAGE_TABLE_BASE+0x898>
4000099c:	40 00 20 c0 	call  40008c9c <PAGE_TABLE_BASE+0x89c>
400009a0:	40 00 20 c0 	call  40008ca0 <PAGE_TABLE_BASE+0x8a0>
400009a4:	40 00 20 c0 	call  40008ca4 <PAGE_TABLE_BASE+0x8a4>
400009a8:	40 00 20 c0 	call  40008ca8 <PAGE_TABLE_BASE+0x8a8>
400009ac:	40 00 20 c0 	call  40008cac <PAGE_TABLE_BASE+0x8ac>
400009b0:	40 00 20 c0 	call  40008cb0 <PAGE_TABLE_BASE+0x8b0>
400009b4:	40 00 20 c0 	call  40008cb4 <PAGE_TABLE_BASE+0x8b4>
400009b8:	40 00 20 c0 	call  40008cb8 <PAGE_TABLE_BASE+0x8b8>
400009bc:	40 00 20 c0 	call  40008cbc <PAGE_TABLE_BASE+0x8bc>
400009c0:	40 00 23 bc 	call  400098b0 <window_underflow_trap_handler+0x84c>
400009c4:	40 00 20 c0 	call  40008cc4 <PAGE_TABLE_BASE+0x8c4>
400009c8:	40 00 20 c0 	call  40008cc8 <PAGE_TABLE_BASE+0x8c8>
400009cc:	40 00 20 c0 	call  40008ccc <PAGE_TABLE_BASE+0x8cc>
400009d0:	40 00 20 c0 	call  40008cd0 <PAGE_TABLE_BASE+0x8d0>
400009d4:	40 00 20 c0 	call  40008cd4 <PAGE_TABLE_BASE+0x8d4>
400009d8:	40 00 20 c0 	call  40008cd8 <PAGE_TABLE_BASE+0x8d8>
400009dc:	40 00 20 c0 	call  40008cdc <PAGE_TABLE_BASE+0x8dc>
400009e0:	40 00 20 c0 	call  40008ce0 <PAGE_TABLE_BASE+0x8e0>
400009e4:	40 00 20 c0 	call  40008ce4 <PAGE_TABLE_BASE+0x8e4>
400009e8:	40 00 23 bc 	call  400098d8 <window_underflow_trap_handler+0x874>
400009ec:	40 00 23 14 	call  4000963c <window_underflow_trap_handler+0x5d8>
400009f0:	40 00 23 bc 	call  400098e0 <window_underflow_trap_handler+0x87c>
400009f4:	40 00 26 2c 	call  4000a2a4 <HW_trap_0x2a+0x4>
400009f8:	40 00 25 dc 	call  4000a168 <HW_trap_0x16+0x8>
400009fc:	40 00 26 2c 	call  4000a2ac <HW_trap_0x2a+0xc>
40000a00:	40 00 20 c0 	call  40008d00 <PAGE_TABLE_BASE+0x900>
40000a04:	40 00 23 bc 	call  400098f4 <window_underflow_trap_handler+0x890>
40000a08:	40 00 20 c0 	call  40008d08 <PAGE_TABLE_BASE+0x908>
40000a0c:	40 00 20 c0 	call  40008d0c <PAGE_TABLE_BASE+0x90c>
40000a10:	40 00 20 c0 	call  40008d10 <PAGE_TABLE_BASE+0x910>
40000a14:	40 00 20 c0 	call  40008d14 <PAGE_TABLE_BASE+0x914>
40000a18:	40 00 22 e8 	call  400095b8 <window_underflow_trap_handler+0x554>
40000a1c:	40 00 23 bc 	call  4000990c <window_underflow_trap_handler+0x8a8>
40000a20:	40 00 22 b4 	call  400094f0 <window_underflow_trap_handler+0x48c>
40000a24:	40 00 20 c0 	call  40008d24 <PAGE_TABLE_BASE+0x924>
40000a28:	40 00 20 c0 	call  40008d28 <PAGE_TABLE_BASE+0x928>
40000a2c:	40 00 24 9c 	call  40009c9c <window_underflow_trap_handler+0xc38>
40000a30:	40 00 20 c0 	call  40008d30 <PAGE_TABLE_BASE+0x930>
40000a34:	40 00 23 bc 	call  40009924 <window_underflow_trap_handler+0x8c0>
40000a38:	40 00 20 c0 	call  40008d38 <PAGE_TABLE_BASE+0x938>
40000a3c:	40 00 20 c0 	call  40008d3c <PAGE_TABLE_BASE+0x93c>
40000a40:	40 00 23 bc 	call  40009930 <window_underflow_trap_handler+0x8cc>
40000a44:	40 00 21 44 	call  40008f54 <PAGE_TABLE_BASE+0xb54>
40000a48:	40 00 20 14 	call  40008a98 <PAGE_TABLE_BASE+0x698>
40000a4c:	40 00 20 14 	call  40008a9c <PAGE_TABLE_BASE+0x69c>
40000a50:	40 00 21 38 	call  40008f30 <PAGE_TABLE_BASE+0xb30>
40000a54:	40 00 20 14 	call  40008aa4 <PAGE_TABLE_BASE+0x6a4>
40000a58:	40 00 20 14 	call  40008aa8 <PAGE_TABLE_BASE+0x6a8>
40000a5c:	40 00 20 14 	call  40008aac <PAGE_TABLE_BASE+0x6ac>
40000a60:	40 00 20 14 	call  40008ab0 <PAGE_TABLE_BASE+0x6b0>
40000a64:	40 00 20 14 	call  40008ab4 <PAGE_TABLE_BASE+0x6b4>
40000a68:	40 00 20 14 	call  40008ab8 <PAGE_TABLE_BASE+0x6b8>
40000a6c:	40 00 20 14 	call  40008abc <PAGE_TABLE_BASE+0x6bc>
40000a70:	40 00 21 2c 	call  40008f20 <PAGE_TABLE_BASE+0xb20>
40000a74:	40 00 20 14 	call  40008ac4 <PAGE_TABLE_BASE+0x6c4>
40000a78:	40 00 21 20 	call  40008ef8 <PAGE_TABLE_BASE+0xaf8>
40000a7c:	40 00 20 14 	call  40008acc <PAGE_TABLE_BASE+0x6cc>
40000a80:	40 00 20 14 	call  40008ad0 <PAGE_TABLE_BASE+0x6d0>
40000a84:	40 00 21 14 	call  40008ed4 <PAGE_TABLE_BASE+0xad4>
40000a88:	40 00 22 5c 	call  400093f8 <window_underflow_trap_handler+0x394>
40000a8c:	40 00 20 ac 	call  40008d3c <PAGE_TABLE_BASE+0x93c>
40000a90:	40 00 22 4c 	call  400093c0 <window_underflow_trap_handler+0x35c>
40000a94:	40 00 20 ac 	call  40008d44 <PAGE_TABLE_BASE+0x944>
40000a98:	40 00 22 2c 	call  40009348 <window_underflow_trap_handler+0x2e4>
40000a9c:	40 00 20 ac 	call  40008d4c <PAGE_TABLE_BASE+0x94c>
40000aa0:	40 00 20 ac 	call  40008d50 <PAGE_TABLE_BASE+0x950>
40000aa4:	40 00 20 ac 	call  40008d54 <PAGE_TABLE_BASE+0x954>
40000aa8:	40 00 20 ac 	call  40008d58 <PAGE_TABLE_BASE+0x958>
40000aac:	40 00 20 ac 	call  40008d5c <PAGE_TABLE_BASE+0x95c>
40000ab0:	40 00 20 ac 	call  40008d60 <PAGE_TABLE_BASE+0x960>
40000ab4:	40 00 20 ac 	call  40008d64 <PAGE_TABLE_BASE+0x964>
40000ab8:	40 00 20 a0 	call  40008d38 <PAGE_TABLE_BASE+0x938>
40000abc:	40 00 20 ac 	call  40008d6c <PAGE_TABLE_BASE+0x96c>
40000ac0:	40 00 20 ac 	call  40008d70 <PAGE_TABLE_BASE+0x970>
40000ac4:	40 00 20 ac 	call  40008d74 <PAGE_TABLE_BASE+0x974>
40000ac8:	40 00 20 ac 	call  40008d78 <PAGE_TABLE_BASE+0x978>
40000acc:	40 00 20 ac 	call  40008d7c <PAGE_TABLE_BASE+0x97c>
40000ad0:	40 00 20 a0 	call  40008d50 <PAGE_TABLE_BASE+0x950>

40000ad4 <get_components>:
40000ad4:	9d e3 bf 80 	save  %sp, -128, %sp
40000ad8:	84 10 00 18 	mov  %i0, %g2
40000adc:	86 10 00 19 	mov  %i1, %g3
40000ae0:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
40000ae4:	a5 36 20 1f 	srl  %i0, 0x1f, %l2
40000ae8:	80 8c a0 ff 	btst  0xff, %l2
40000aec:	02 80 00 05 	be  40000b00 <get_components+0x2c>
40000af0:	f6 07 a0 40 	ld  [ %fp + 0x40 ], %i3
40000af4:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40000af8:	91 a0 00 a8 	fnegs  %f8, %f8
40000afc:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40000b00:	40 00 15 c3 	call  4000620c <__fixdfdi>
40000b04:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
40000b08:	83 2e a0 03 	sll  %i2, 3, %g1
40000b0c:	05 10 00 40 	sethi  %hi(0x40010000), %g2
40000b10:	84 10 a0 00 	mov  %g2, %g2	! 40010000 <powers_of_10>
40000b14:	d5 18 80 01 	ldd  [ %g2 + %g1 ], %f10
40000b18:	a0 10 00 08 	mov  %o0, %l0
40000b1c:	a2 10 00 09 	mov  %o1, %l1
40000b20:	40 00 16 19 	call  40006384 <__floatdidf>
40000b24:	d5 3f bf f0 	std  %f10, [ %fp + -16 ]
40000b28:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40000b2c:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
40000b30:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40000b34:	91 a0 09 4a 	fmuld  %f0, %f10, %f8
40000b38:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
40000b3c:	d1 3f bf e8 	std  %f8, [ %fp + -24 ]
40000b40:	40 00 15 b3 	call  4000620c <__fixdfdi>
40000b44:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
40000b48:	b8 10 00 08 	mov  %o0, %i4
40000b4c:	40 00 16 0e 	call  40006384 <__floatdidf>
40000b50:	ba 10 00 09 	mov  %o1, %i5
40000b54:	33 10 00 40 	sethi  %hi(0x40010000), %i1
40000b58:	d1 1f bf e8 	ldd  [ %fp + -24 ], %f8
40000b5c:	d5 1e 61 c0 	ldd  [ %i1 + 0x1c0 ], %f10
40000b60:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40000b64:	81 a8 0a ca 	fcmped  %f0, %f10
40000b68:	01 00 00 00 	nop 
40000b6c:	1d 80 00 29 	fbule  40000c10 <get_components+0x13c>
40000b70:	01 00 00 00 	nop 
40000b74:	86 87 60 01 	addcc  %i5, 1, %g3
40000b78:	84 47 20 00 	addx  %i4, 0, %g2
40000b7c:	ba 10 00 03 	mov  %g3, %i5
40000b80:	b8 10 00 02 	mov  %g2, %i4
40000b84:	90 10 00 02 	mov  %g2, %o0
40000b88:	40 00 15 ff 	call  40006384 <__floatdidf>
40000b8c:	92 10 00 03 	mov  %g3, %o1
40000b90:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40000b94:	81 aa 0a c0 	fcmped  %f8, %f0
40000b98:	01 00 00 00 	nop 
40000b9c:	1b 80 00 29 	fble  40000c40 <get_components+0x16c>
40000ba0:	86 84 60 01 	addcc  %l1, 1, %g3
40000ba4:	80 a6 a0 00 	cmp  %i2, 0
40000ba8:	12 80 00 15 	bne  40000bfc <get_components+0x128>
40000bac:	90 10 00 10 	mov  %l0, %o0
40000bb0:	40 00 15 f5 	call  40006384 <__floatdidf>
40000bb4:	92 10 00 11 	mov  %l1, %o1
40000bb8:	d1 1e 61 c0 	ldd  [ %i1 + 0x1c0 ], %f8
40000bbc:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
40000bc0:	81 a2 88 c0 	fsubd  %f10, %f0, %f0
40000bc4:	81 a8 0a c8 	fcmped  %f0, %f8
40000bc8:	01 00 00 00 	nop 
40000bcc:	19 80 00 05 	fbuge  40000be0 <get_components+0x10c>
40000bd0:	01 00 00 00 	nop 
40000bd4:	01 00 00 00 	nop 
40000bd8:	1d 80 00 09 	fbule  40000bfc <get_components+0x128>
40000bdc:	01 00 00 00 	nop 
40000be0:	84 0c 20 00 	and  %l0, 0, %g2
40000be4:	86 0c 60 01 	and  %l1, 1, %g3
40000be8:	84 10 80 03 	or  %g2, %g3, %g2
40000bec:	80 a0 00 02 	cmp  %g0, %g2
40000bf0:	82 40 20 00 	addx  %g0, 0, %g1
40000bf4:	a2 84 40 01 	addcc  %l1, %g1, %l1
40000bf8:	a0 44 20 00 	addx  %l0, 0, %l0
40000bfc:	e0 3e c0 00 	std  %l0, [ %i3 ]
40000c00:	f8 3e e0 08 	std  %i4, [ %i3 + 8 ]
40000c04:	e4 2e e0 10 	stb  %l2, [ %i3 + 0x10 ]
40000c08:	81 c7 e0 0c 	jmp  %i7 + 0xc
40000c0c:	91 e8 00 1b 	restore  %g0, %i3, %o0
40000c10:	81 a8 0a 4a 	fcmpd  %f0, %f10
40000c14:	01 00 00 00 	nop 
40000c18:	03 bf ff e4 	fbne  40000ba8 <get_components+0xd4>
40000c1c:	80 a6 a0 00 	cmp  %i2, 0
40000c20:	80 97 00 1d 	orcc  %i4, %i5, %g0
40000c24:	12 80 00 0d 	bne  40000c58 <get_components+0x184>
40000c28:	84 0f 20 00 	and  %i4, 0, %g2
40000c2c:	86 87 60 01 	addcc  %i5, 1, %g3
40000c30:	84 47 20 00 	addx  %i4, 0, %g2
40000c34:	ba 10 00 03 	mov  %g3, %i5
40000c38:	10 bf ff db 	b  40000ba4 <get_components+0xd0>
40000c3c:	b8 10 00 02 	mov  %g2, %i4
40000c40:	b8 10 20 00 	clr  %i4
40000c44:	84 44 20 00 	addx  %l0, 0, %g2
40000c48:	a2 10 00 03 	mov  %g3, %l1
40000c4c:	a0 10 00 02 	mov  %g2, %l0
40000c50:	10 bf ff d5 	b  40000ba4 <get_components+0xd0>
40000c54:	ba 10 20 00 	clr  %i5
40000c58:	86 0f 60 01 	and  %i5, 1, %g3
40000c5c:	80 90 80 03 	orcc  %g2, %g3, %g0
40000c60:	22 bf ff d2 	be,a   40000ba8 <get_components+0xd4>
40000c64:	80 a6 a0 00 	cmp  %i2, 0
40000c68:	10 bf ff f2 	b  40000c30 <get_components+0x15c>
40000c6c:	86 87 60 01 	addcc  %i5, 1, %g3

40000c70 <putchar_wrapper>:
40000c70:	9d e3 bf a0 	save  %sp, -96, %sp
40000c74:	40 00 0c e6 	call  4000400c <__ajit_serial_putchar_via_bypass__>
40000c78:	90 10 00 18 	mov  %i0, %o0
40000c7c:	80 a2 20 00 	cmp  %o0, 0
40000c80:	02 bf ff fd 	be  40000c74 <putchar_wrapper+0x4>
40000c84:	01 00 00 00 	nop 
40000c88:	40 00 0b 8b 	call  40003ab4 <__ajit_read_serial_control_register_via_bypass__>
40000c8c:	01 00 00 00 	nop 
40000c90:	90 0a 20 09 	and  %o0, 9, %o0
40000c94:	80 a2 20 09 	cmp  %o0, 9
40000c98:	02 bf ff fc 	be  40000c88 <putchar_wrapper+0x18>
40000c9c:	01 00 00 00 	nop 
40000ca0:	81 c7 e0 08 	ret 
40000ca4:	81 e8 00 00 	restore 

40000ca8 <out_rev_>:
40000ca8:	9d e3 bf a0 	save  %sp, -96, %sp
40000cac:	80 8f 20 03 	btst  3, %i4
40000cb0:	12 80 00 1e 	bne  40000d28 <out_rev_+0x80>
40000cb4:	e0 06 20 0c 	ld  [ %i0 + 0xc ], %l0
40000cb8:	80 a6 80 1b 	cmp  %i2, %i3
40000cbc:	1a 80 00 1c 	bcc  40000d2c <out_rev_+0x84>
40000cc0:	80 a6 a0 00 	cmp  %i2, 0
40000cc4:	ba 06 a0 01 	add  %i2, 1, %i5
40000cc8:	82 10 00 10 	mov  %l0, %g1
40000ccc:	10 80 00 09 	b  40000cf0 <out_rev_+0x48>
40000cd0:	a2 10 20 20 	mov  0x20, %l1
40000cd4:	9f c0 80 00 	call  %g2
40000cd8:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40000cdc:	80 a7 40 1b 	cmp  %i5, %i3
40000ce0:	02 80 00 13 	be  40000d2c <out_rev_+0x84>
40000ce4:	80 a6 a0 00 	cmp  %i2, 0
40000ce8:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40000cec:	ba 07 60 01 	inc  %i5
40000cf0:	84 00 60 01 	add  %g1, 1, %g2
40000cf4:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40000cf8:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40000cfc:	80 a0 80 01 	cmp  %g2, %g1
40000d00:	08 bf ff f8 	bleu  40000ce0 <out_rev_+0x38>
40000d04:	80 a7 40 1b 	cmp  %i5, %i3
40000d08:	c4 06 00 00 	ld  [ %i0 ], %g2
40000d0c:	80 a0 a0 00 	cmp  %g2, 0
40000d10:	12 bf ff f1 	bne  40000cd4 <out_rev_+0x2c>
40000d14:	90 10 20 20 	mov  0x20, %o0
40000d18:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40000d1c:	80 a7 40 1b 	cmp  %i5, %i3
40000d20:	12 bf ff f2 	bne  40000ce8 <out_rev_+0x40>
40000d24:	e2 28 80 01 	stb  %l1, [ %g2 + %g1 ]
40000d28:	80 a6 a0 00 	cmp  %i2, 0
40000d2c:	02 80 00 17 	be  40000d88 <out_rev_+0xe0>
40000d30:	80 8f 20 02 	btst  2, %i4
40000d34:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40000d38:	b4 06 bf ff 	add  %i2, -1, %i2
40000d3c:	84 00 60 01 	add  %g1, 1, %g2
40000d40:	d0 0e 40 1a 	ldub  [ %i1 + %i2 ], %o0
40000d44:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40000d48:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40000d4c:	80 a0 40 02 	cmp  %g1, %g2
40000d50:	1a bf ff f7 	bcc  40000d2c <out_rev_+0x84>
40000d54:	80 a6 a0 00 	cmp  %i2, 0
40000d58:	c4 06 00 00 	ld  [ %i0 ], %g2
40000d5c:	80 a0 a0 00 	cmp  %g2, 0
40000d60:	22 80 00 1f 	be,a   40000ddc <out_rev_+0x134>
40000d64:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40000d68:	91 2a 20 18 	sll  %o0, 0x18, %o0
40000d6c:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40000d70:	9f c0 80 00 	call  %g2
40000d74:	91 3a 20 18 	sra  %o0, 0x18, %o0
40000d78:	80 a6 a0 00 	cmp  %i2, 0
40000d7c:	32 bf ff ef 	bne,a   40000d38 <out_rev_+0x90>
40000d80:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40000d84:	80 8f 20 02 	btst  2, %i4
40000d88:	02 80 00 1b 	be  40000df4 <out_rev_+0x14c>
40000d8c:	ba 10 20 20 	mov  0x20, %i5
40000d90:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40000d94:	86 20 40 10 	sub  %g1, %l0, %g3
40000d98:	80 a6 c0 03 	cmp  %i3, %g3
40000d9c:	08 80 00 16 	bleu  40000df4 <out_rev_+0x14c>
40000da0:	84 00 60 01 	add  %g1, 1, %g2
40000da4:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40000da8:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40000dac:	80 a0 c0 01 	cmp  %g3, %g1
40000db0:	28 80 00 0d 	bleu,a   40000de4 <out_rev_+0x13c>
40000db4:	82 10 00 02 	mov  %g2, %g1
40000db8:	c4 06 00 00 	ld  [ %i0 ], %g2
40000dbc:	80 a0 a0 00 	cmp  %g2, 0
40000dc0:	22 80 00 0f 	be,a   40000dfc <out_rev_+0x154>
40000dc4:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40000dc8:	90 10 20 20 	mov  0x20, %o0
40000dcc:	9f c0 80 00 	call  %g2
40000dd0:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40000dd4:	10 bf ff f0 	b  40000d94 <out_rev_+0xec>
40000dd8:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40000ddc:	10 bf ff d3 	b  40000d28 <out_rev_+0x80>
40000de0:	d0 28 80 01 	stb  %o0, [ %g2 + %g1 ]
40000de4:	86 20 40 10 	sub  %g1, %l0, %g3
40000de8:	80 a6 c0 03 	cmp  %i3, %g3
40000dec:	18 bf ff ee 	bgu  40000da4 <out_rev_+0xfc>
40000df0:	84 00 60 01 	add  %g1, 1, %g2
40000df4:	81 c7 e0 08 	ret 
40000df8:	81 e8 00 00 	restore 
40000dfc:	10 bf ff e5 	b  40000d90 <out_rev_+0xe8>
40000e00:	fa 28 80 01 	stb  %i5, [ %g2 + %g1 ]

40000e04 <print_integer>:
40000e04:	9d e3 bf 80 	save  %sp, -128, %sp
40000e08:	e6 07 a0 5c 	ld  [ %fp + 0x5c ], %l3
40000e0c:	80 96 40 1a 	orcc  %i1, %i2, %g0
40000e10:	12 80 00 4f 	bne  40000f4c <print_integer+0x148>
40000e14:	e4 07 a0 60 	ld  [ %fp + 0x60 ], %l2
40000e18:	80 8c a8 00 	btst  0x800, %l2
40000e1c:	02 80 00 a8 	be  400010bc <print_integer+0x2b8>
40000e20:	80 a7 20 10 	cmp  %i4, 0x10
40000e24:	22 80 00 c2 	be,a   4000112c <print_integer+0x328>
40000e28:	a4 0c bf ef 	and  %l2, -17, %l2
40000e2c:	82 10 20 01 	mov  1, %g1
40000e30:	a0 10 20 00 	clr  %l0
40000e34:	a2 07 bf e0 	add  %fp, -32, %l1
40000e38:	80 8c a0 02 	btst  2, %l2
40000e3c:	12 80 00 05 	bne  40000e50 <print_integer+0x4c>
40000e40:	94 10 00 10 	mov  %l0, %o2
40000e44:	80 a4 e0 00 	cmp  %l3, 0
40000e48:	12 80 00 76 	bne  40001020 <print_integer+0x21c>
40000e4c:	80 8c a0 01 	btst  1, %l2
40000e50:	80 a2 80 1d 	cmp  %o2, %i5
40000e54:	1a 80 00 0d 	bcc  40000e88 <print_integer+0x84>
40000e58:	80 88 60 ff 	btst  0xff, %g1
40000e5c:	12 80 00 06 	bne  40000e74 <print_integer+0x70>
40000e60:	84 10 20 30 	mov  0x30, %g2
40000e64:	10 80 00 0a 	b  40000e8c <print_integer+0x88>
40000e68:	80 a4 00 0a 	cmp  %l0, %o2
40000e6c:	1a 80 00 08 	bcc  40000e8c <print_integer+0x88>
40000e70:	80 a4 00 0a 	cmp  %l0, %o2
40000e74:	c4 2c 40 0a 	stb  %g2, [ %l1 + %o2 ]
40000e78:	94 02 a0 01 	inc  %o2
40000e7c:	80 a2 a0 1f 	cmp  %o2, 0x1f
40000e80:	08 bf ff fb 	bleu  40000e6c <print_integer+0x68>
40000e84:	80 a2 80 1d 	cmp  %o2, %i5
40000e88:	80 a4 00 0a 	cmp  %l0, %o2
40000e8c:	1a 80 00 05 	bcc  40000ea0 <print_integer+0x9c>
40000e90:	84 40 20 00 	addx  %g0, 0, %g2
40000e94:	80 a7 20 08 	cmp  %i4, 8
40000e98:	22 80 00 02 	be,a   40000ea0 <print_integer+0x9c>
40000e9c:	a4 0c bf ef 	and  %l2, -17, %l2
40000ea0:	03 00 00 08 	sethi  %hi(0x2000), %g1
40000ea4:	82 10 60 10 	or  %g1, 0x10, %g1	! 2010 <__DYNAMIC+0x2010>
40000ea8:	80 8c 80 01 	btst  %l2, %g1
40000eac:	02 80 00 16 	be  40000f04 <print_integer+0x100>
40000eb0:	80 a2 a0 1f 	cmp  %o2, 0x1f
40000eb4:	80 8c a8 00 	btst  0x800, %l2
40000eb8:	02 80 00 4a 	be  40000fe0 <print_integer+0x1dc>
40000ebc:	80 a2 a0 00 	cmp  %o2, 0
40000ec0:	80 a7 20 10 	cmp  %i4, 0x10
40000ec4:	02 80 00 90 	be  40001104 <print_integer+0x300>
40000ec8:	80 a2 a0 1f 	cmp  %o2, 0x1f
40000ecc:	18 80 00 07 	bgu  40000ee8 <print_integer+0xe4>
40000ed0:	80 a7 20 02 	cmp  %i4, 2
40000ed4:	12 80 00 05 	bne  40000ee8 <print_integer+0xe4>
40000ed8:	82 07 80 0a 	add  %fp, %o2, %g1
40000edc:	84 10 20 62 	mov  0x62, %g2
40000ee0:	94 02 a0 01 	inc  %o2
40000ee4:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40000ee8:	80 a2 a0 1f 	cmp  %o2, 0x1f
40000eec:	18 80 00 11 	bgu  40000f30 <print_integer+0x12c>
40000ef0:	82 07 80 0a 	add  %fp, %o2, %g1
40000ef4:	84 10 20 30 	mov  0x30, %g2
40000ef8:	94 02 a0 01 	inc  %o2
40000efc:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40000f00:	80 a2 a0 1f 	cmp  %o2, 0x1f
40000f04:	18 80 00 0b 	bgu  40000f30 <print_integer+0x12c>
40000f08:	80 a6 e0 00 	cmp  %i3, 0
40000f0c:	12 80 00 61 	bne  40001090 <print_integer+0x28c>
40000f10:	80 8c a0 04 	btst  4, %l2
40000f14:	12 80 00 71 	bne  400010d8 <print_integer+0x2d4>
40000f18:	80 8c a0 08 	btst  8, %l2
40000f1c:	02 80 00 05 	be  40000f30 <print_integer+0x12c>
40000f20:	82 07 80 0a 	add  %fp, %o2, %g1
40000f24:	84 10 20 20 	mov  0x20, %g2
40000f28:	94 02 a0 01 	inc  %o2
40000f2c:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40000f30:	90 10 00 18 	mov  %i0, %o0
40000f34:	92 10 00 11 	mov  %l1, %o1
40000f38:	96 10 00 13 	mov  %l3, %o3
40000f3c:	7f ff ff 5b 	call  40000ca8 <out_rev_>
40000f40:	98 10 00 12 	mov  %l2, %o4
40000f44:	81 c7 e0 08 	ret 
40000f48:	81 e8 00 00 	restore 
40000f4c:	82 0c a0 20 	and  %l2, 0x20, %g1
40000f50:	a0 10 20 00 	clr  %l0
40000f54:	80 a0 00 01 	cmp  %g0, %g1
40000f58:	a2 07 bf e0 	add  %fp, -32, %l1
40000f5c:	a8 40 3f ff 	addx  %g0, -1, %l4
40000f60:	a8 0d 20 20 	and  %l4, 0x20, %l4
40000f64:	10 80 00 12 	b  40000fac <print_integer+0x1a8>
40000f68:	a8 05 20 41 	add  %l4, 0x41, %l4
40000f6c:	d2 2c 40 10 	stb  %o1, [ %l1 + %l0 ]
40000f70:	90 10 00 19 	mov  %i1, %o0
40000f74:	92 10 00 1a 	mov  %i2, %o1
40000f78:	94 10 20 00 	clr  %o2
40000f7c:	40 00 16 f0 	call  40006b3c <__udivdi3>
40000f80:	96 10 00 1c 	mov  %i4, %o3
40000f84:	a0 04 20 01 	inc  %l0
40000f88:	80 a4 20 20 	cmp  %l0, 0x20
40000f8c:	b2 10 00 08 	mov  %o0, %i1
40000f90:	82 40 20 00 	addx  %g0, 0, %g1
40000f94:	80 88 60 ff 	btst  0xff, %g1
40000f98:	02 bf ff a8 	be  40000e38 <print_integer+0x34>
40000f9c:	b4 10 00 09 	mov  %o1, %i2
40000fa0:	80 96 40 09 	orcc  %i1, %o1, %g0
40000fa4:	02 bf ff a6 	be  40000e3c <print_integer+0x38>
40000fa8:	80 8c a0 02 	btst  2, %l2
40000fac:	90 10 00 19 	mov  %i1, %o0
40000fb0:	92 10 00 1a 	mov  %i2, %o1
40000fb4:	94 10 20 00 	clr  %o2
40000fb8:	40 00 17 ae 	call  40006e70 <__umoddi3>
40000fbc:	96 10 00 1c 	mov  %i4, %o3
40000fc0:	83 2a 60 18 	sll  %o1, 0x18, %g1
40000fc4:	83 38 60 18 	sra  %g1, 0x18, %g1
40000fc8:	80 a0 60 09 	cmp  %g1, 9
40000fcc:	24 bf ff e8 	ble,a   40000f6c <print_integer+0x168>
40000fd0:	92 02 60 30 	add  %o1, 0x30, %o1
40000fd4:	92 02 7f f6 	add  %o1, -10, %o1
40000fd8:	10 bf ff e5 	b  40000f6c <print_integer+0x168>
40000fdc:	92 02 40 14 	add  %o1, %l4, %o1
40000fe0:	02 bf ff b9 	be  40000ec4 <print_integer+0xc0>
40000fe4:	80 a7 20 10 	cmp  %i4, 0x10
40000fe8:	80 a2 80 13 	cmp  %o2, %l3
40000fec:	02 80 00 06 	be  40001004 <print_integer+0x200>
40000ff0:	80 a0 a0 00 	cmp  %g2, 0
40000ff4:	80 a7 40 0a 	cmp  %i5, %o2
40000ff8:	12 bf ff b3 	bne  40000ec4 <print_integer+0xc0>
40000ffc:	80 a7 20 10 	cmp  %i4, 0x10
40001000:	80 a0 a0 00 	cmp  %g2, 0
40001004:	02 80 00 55 	be  40001158 <print_integer+0x354>
40001008:	80 a7 20 02 	cmp  %i4, 2
4000100c:	82 82 bf ff 	addcc  %o2, -1, %g1
40001010:	12 80 00 58 	bne  40001170 <print_integer+0x36c>
40001014:	80 a7 20 02 	cmp  %i4, 2
40001018:	10 bf ff aa 	b  40000ec0 <print_integer+0xbc>
4000101c:	94 10 20 00 	clr  %o2
40001020:	02 bf ff 8d 	be  40000e54 <print_integer+0x50>
40001024:	80 a2 80 1d 	cmp  %o2, %i5
40001028:	80 a6 e0 00 	cmp  %i3, 0
4000102c:	32 80 00 05 	bne,a   40001040 <print_integer+0x23c>
40001030:	a6 04 ff ff 	add  %l3, -1, %l3
40001034:	80 8c a0 0c 	btst  0xc, %l2
40001038:	32 80 00 02 	bne,a   40001040 <print_integer+0x23c>
4000103c:	a6 04 ff ff 	add  %l3, -1, %l3
40001040:	80 a4 00 13 	cmp  %l0, %l3
40001044:	1a 80 00 55 	bcc  40001198 <print_integer+0x394>
40001048:	80 88 60 ff 	btst  0xff, %g1
4000104c:	02 80 00 53 	be  40001198 <print_integer+0x394>
40001050:	84 10 20 30 	mov  0x30, %g2
40001054:	82 07 80 10 	add  %fp, %l0, %g1
40001058:	94 04 20 01 	add  %l0, 1, %o2
4000105c:	10 80 00 06 	b  40001074 <print_integer+0x270>
40001060:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001064:	1a bf ff 7c 	bcc  40000e54 <print_integer+0x50>
40001068:	80 a2 80 1d 	cmp  %o2, %i5
4000106c:	c4 2c 40 0a 	stb  %g2, [ %l1 + %o2 ]
40001070:	94 02 a0 01 	inc  %o2
40001074:	80 a2 a0 20 	cmp  %o2, 0x20
40001078:	82 40 20 00 	addx  %g0, 0, %g1
4000107c:	80 88 60 ff 	btst  0xff, %g1
40001080:	32 bf ff f9 	bne,a   40001064 <print_integer+0x260>
40001084:	80 a2 80 13 	cmp  %o2, %l3
40001088:	10 bf ff 73 	b  40000e54 <print_integer+0x50>
4000108c:	80 a2 80 1d 	cmp  %o2, %i5
40001090:	82 07 80 0a 	add  %fp, %o2, %g1
40001094:	84 10 20 2d 	mov  0x2d, %g2
40001098:	94 02 a0 01 	inc  %o2
4000109c:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
400010a0:	90 10 00 18 	mov  %i0, %o0
400010a4:	92 10 00 11 	mov  %l1, %o1
400010a8:	96 10 00 13 	mov  %l3, %o3
400010ac:	7f ff fe ff 	call  40000ca8 <out_rev_>
400010b0:	98 10 00 12 	mov  %l2, %o4
400010b4:	81 c7 e0 08 	ret 
400010b8:	81 e8 00 00 	restore 
400010bc:	82 10 20 30 	mov  0x30, %g1
400010c0:	a4 0c bf ef 	and  %l2, -17, %l2
400010c4:	c2 2f bf e0 	stb  %g1, [ %fp + -32 ]
400010c8:	a0 10 20 01 	mov  1, %l0
400010cc:	82 10 20 01 	mov  1, %g1
400010d0:	10 bf ff 5a 	b  40000e38 <print_integer+0x34>
400010d4:	a2 07 bf e0 	add  %fp, -32, %l1
400010d8:	82 07 80 0a 	add  %fp, %o2, %g1
400010dc:	84 10 20 2b 	mov  0x2b, %g2
400010e0:	94 02 a0 01 	inc  %o2
400010e4:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
400010e8:	90 10 00 18 	mov  %i0, %o0
400010ec:	92 10 00 11 	mov  %l1, %o1
400010f0:	96 10 00 13 	mov  %l3, %o3
400010f4:	7f ff fe ed 	call  40000ca8 <out_rev_>
400010f8:	98 10 00 12 	mov  %l2, %o4
400010fc:	81 c7 e0 08 	ret 
40001100:	81 e8 00 00 	restore 
40001104:	80 8c a0 20 	btst  0x20, %l2
40001108:	12 80 00 0d 	bne  4000113c <print_integer+0x338>
4000110c:	80 a2 a0 1f 	cmp  %o2, 0x1f
40001110:	18 bf ff 89 	bgu  40000f34 <print_integer+0x130>
40001114:	90 10 00 18 	mov  %i0, %o0
40001118:	82 07 80 0a 	add  %fp, %o2, %g1
4000111c:	84 10 20 78 	mov  0x78, %g2
40001120:	94 02 a0 01 	inc  %o2
40001124:	10 bf ff 71 	b  40000ee8 <print_integer+0xe4>
40001128:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
4000112c:	82 10 20 01 	mov  1, %g1
40001130:	a0 10 20 00 	clr  %l0
40001134:	10 bf ff 41 	b  40000e38 <print_integer+0x34>
40001138:	a2 07 bf e0 	add  %fp, -32, %l1
4000113c:	18 bf ff 7e 	bgu  40000f34 <print_integer+0x130>
40001140:	90 10 00 18 	mov  %i0, %o0
40001144:	82 07 80 0a 	add  %fp, %o2, %g1
40001148:	84 10 20 58 	mov  0x58, %g2
4000114c:	94 02 a0 01 	inc  %o2
40001150:	10 bf ff 66 	b  40000ee8 <print_integer+0xe4>
40001154:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001158:	02 bf ff 5b 	be  40000ec4 <print_integer+0xc0>
4000115c:	80 a7 20 10 	cmp  %i4, 0x10
40001160:	02 bf ff 59 	be  40000ec4 <print_integer+0xc0>
40001164:	82 10 00 0a 	mov  %o2, %g1
40001168:	10 bf ff 60 	b  40000ee8 <print_integer+0xe4>
4000116c:	94 10 00 01 	mov  %g1, %o2
40001170:	02 80 00 06 	be  40001188 <print_integer+0x384>
40001174:	80 a4 00 01 	cmp  %l0, %g1
40001178:	80 a7 20 10 	cmp  %i4, 0x10
4000117c:	32 bf ff 5b 	bne,a   40000ee8 <print_integer+0xe4>
40001180:	94 10 00 01 	mov  %g1, %o2
40001184:	80 a4 00 01 	cmp  %l0, %g1
40001188:	0a bf ff 4e 	bcs  40000ec0 <print_integer+0xbc>
4000118c:	94 02 bf fe 	add  %o2, -2, %o2
40001190:	10 bf ff 4c 	b  40000ec0 <print_integer+0xbc>
40001194:	94 10 00 01 	mov  %g1, %o2
40001198:	10 bf ff 2e 	b  40000e50 <print_integer+0x4c>
4000119c:	94 10 00 10 	mov  %l0, %o2

400011a0 <print_broken_up_decimal.isra.4>:
400011a0:	9d e3 bf a0 	save  %sp, -96, %sp
400011a4:	e0 07 a0 5c 	ld  [ %fp + 0x5c ], %l0
400011a8:	a2 10 00 1a 	mov  %i2, %l1
400011ac:	a6 10 00 1b 	mov  %i3, %l3
400011b0:	a8 10 00 1c 	mov  %i4, %l4
400011b4:	f6 07 a0 60 	ld  [ %fp + 0x60 ], %i3
400011b8:	f8 07 a0 64 	ld  [ %fp + 0x64 ], %i4
400011bc:	e4 07 a0 68 	ld  [ %fp + 0x68 ], %l2
400011c0:	80 a4 20 00 	cmp  %l0, 0
400011c4:	02 80 00 73 	be  40001390 <print_broken_up_decimal.isra.4+0x1f0>
400011c8:	f4 07 a0 6c 	ld  [ %fp + 0x6c ], %i2
400011cc:	03 00 00 04 	sethi  %hi(0x1000), %g1
400011d0:	84 10 60 10 	or  %g1, 0x10, %g2	! 1010 <__DYNAMIC+0x1010>
400011d4:	84 0f 00 02 	and  %i4, %g2, %g2
400011d8:	80 a0 80 01 	cmp  %g2, %g1
400011dc:	02 80 00 90 	be  4000141c <print_broken_up_decimal.isra.4+0x27c>
400011e0:	80 a4 60 00 	cmp  %l1, 0
400011e4:	80 a6 a0 1f 	cmp  %i2, 0x1f
400011e8:	18 80 00 57 	bgu  40001344 <print_broken_up_decimal.isra.4+0x1a4>
400011ec:	94 10 20 00 	clr  %o2
400011f0:	96 10 20 0a 	mov  0xa, %o3
400011f4:	90 10 00 11 	mov  %l1, %o0
400011f8:	40 00 15 61 	call  4000677c <__moddi3>
400011fc:	92 10 00 13 	mov  %l3, %o1
40001200:	92 02 60 30 	add  %o1, 0x30, %o1
40001204:	90 10 00 11 	mov  %l1, %o0
40001208:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
4000120c:	94 10 20 00 	clr  %o2
40001210:	96 10 20 0a 	mov  0xa, %o3
40001214:	10 80 00 0f 	b  40001250 <print_broken_up_decimal.isra.4+0xb0>
40001218:	92 10 00 13 	mov  %l3, %o1
4000121c:	90 10 00 13 	mov  %l3, %o0
40001220:	94 10 20 00 	clr  %o2
40001224:	80 a6 a0 20 	cmp  %i2, 0x20
40001228:	02 80 00 47 	be  40001344 <print_broken_up_decimal.isra.4+0x1a4>
4000122c:	96 10 20 0a 	mov  0xa, %o3
40001230:	40 00 15 53 	call  4000677c <__moddi3>
40001234:	01 00 00 00 	nop 
40001238:	92 02 60 30 	add  %o1, 0x30, %o1
4000123c:	90 10 00 13 	mov  %l3, %o0
40001240:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
40001244:	94 10 20 00 	clr  %o2
40001248:	96 10 20 0a 	mov  0xa, %o3
4000124c:	92 10 00 11 	mov  %l1, %o1
40001250:	40 00 14 62 	call  400063d8 <__divdi3>
40001254:	a0 04 3f ff 	add  %l0, -1, %l0
40001258:	a6 10 00 08 	mov  %o0, %l3
4000125c:	a2 10 00 09 	mov  %o1, %l1
40001260:	80 94 c0 09 	orcc  %l3, %o1, %g0
40001264:	12 bf ff ee 	bne  4000121c <print_broken_up_decimal.isra.4+0x7c>
40001268:	b4 06 a0 01 	inc  %i2
4000126c:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001270:	18 80 00 0e 	bgu  400012a8 <print_broken_up_decimal.isra.4+0x108>
40001274:	80 a4 20 00 	cmp  %l0, 0
40001278:	02 80 00 0c 	be  400012a8 <print_broken_up_decimal.isra.4+0x108>
4000127c:	82 10 20 30 	mov  0x30, %g1
40001280:	10 80 00 06 	b  40001298 <print_broken_up_decimal.isra.4+0xf8>
40001284:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001288:	80 a4 20 00 	cmp  %l0, 0
4000128c:	02 80 00 08 	be  400012ac <print_broken_up_decimal.isra.4+0x10c>
40001290:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001294:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001298:	b4 06 a0 01 	inc  %i2
4000129c:	80 a6 a0 1f 	cmp  %i2, 0x1f
400012a0:	08 bf ff fa 	bleu  40001288 <print_broken_up_decimal.isra.4+0xe8>
400012a4:	a0 04 3f ff 	add  %l0, -1, %l0
400012a8:	80 a6 a0 1f 	cmp  %i2, 0x1f
400012ac:	18 80 00 27 	bgu  40001348 <print_broken_up_decimal.isra.4+0x1a8>
400012b0:	82 0f 20 03 	and  %i4, 3, %g1
400012b4:	82 10 20 2e 	mov  0x2e, %g1
400012b8:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400012bc:	b4 06 a0 01 	inc  %i2
400012c0:	80 a6 a0 1f 	cmp  %i2, 0x1f
400012c4:	18 80 00 20 	bgu  40001344 <print_broken_up_decimal.isra.4+0x1a4>
400012c8:	94 10 20 00 	clr  %o2
400012cc:	96 10 20 0a 	mov  0xa, %o3
400012d0:	90 10 00 18 	mov  %i0, %o0
400012d4:	40 00 15 2a 	call  4000677c <__moddi3>
400012d8:	92 10 00 19 	mov  %i1, %o1
400012dc:	94 10 20 00 	clr  %o2
400012e0:	82 02 60 30 	add  %o1, 0x30, %g1
400012e4:	96 10 20 0a 	mov  0xa, %o3
400012e8:	90 10 00 18 	mov  %i0, %o0
400012ec:	92 10 00 19 	mov  %i1, %o1
400012f0:	10 80 00 0f 	b  4000132c <print_broken_up_decimal.isra.4+0x18c>
400012f4:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400012f8:	90 10 00 11 	mov  %l1, %o0
400012fc:	94 10 20 00 	clr  %o2
40001300:	80 a6 a0 20 	cmp  %i2, 0x20
40001304:	02 80 00 10 	be  40001344 <print_broken_up_decimal.isra.4+0x1a4>
40001308:	96 10 20 0a 	mov  0xa, %o3
4000130c:	40 00 15 1c 	call  4000677c <__moddi3>
40001310:	01 00 00 00 	nop 
40001314:	92 02 60 30 	add  %o1, 0x30, %o1
40001318:	90 10 00 11 	mov  %l1, %o0
4000131c:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
40001320:	94 10 20 00 	clr  %o2
40001324:	96 10 20 0a 	mov  0xa, %o3
40001328:	92 10 00 10 	mov  %l0, %o1
4000132c:	40 00 14 2b 	call  400063d8 <__divdi3>
40001330:	b4 06 a0 01 	inc  %i2
40001334:	a2 10 00 08 	mov  %o0, %l1
40001338:	80 94 40 09 	orcc  %l1, %o1, %g0
4000133c:	12 bf ff ef 	bne  400012f8 <print_broken_up_decimal.isra.4+0x158>
40001340:	a0 10 00 09 	mov  %o1, %l0
40001344:	82 0f 20 03 	and  %i4, 3, %g1
40001348:	80 a0 60 01 	cmp  %g1, 1
4000134c:	02 80 00 1d 	be  400013c0 <print_broken_up_decimal.isra.4+0x220>
40001350:	80 a6 e0 00 	cmp  %i3, 0
40001354:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001358:	18 80 00 0b 	bgu  40001384 <print_broken_up_decimal.isra.4+0x1e4>
4000135c:	80 a5 20 00 	cmp  %l4, 0
40001360:	12 80 00 13 	bne  400013ac <print_broken_up_decimal.isra.4+0x20c>
40001364:	82 10 20 2d 	mov  0x2d, %g1
40001368:	80 8f 20 04 	btst  4, %i4
4000136c:	12 80 00 4d 	bne  400014a0 <print_broken_up_decimal.isra.4+0x300>
40001370:	80 8f 20 08 	btst  8, %i4
40001374:	02 80 00 04 	be  40001384 <print_broken_up_decimal.isra.4+0x1e4>
40001378:	82 10 20 20 	mov  0x20, %g1
4000137c:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001380:	b4 06 a0 01 	inc  %i2
40001384:	b0 10 00 1d 	mov  %i5, %i0
40001388:	7f ff fe 48 	call  40000ca8 <out_rev_>
4000138c:	93 e8 00 12 	restore  %g0, %l2, %o1
40001390:	80 8f 20 10 	btst  0x10, %i4
40001394:	02 bf ff cc 	be  400012c4 <print_broken_up_decimal.isra.4+0x124>
40001398:	80 a6 a0 1f 	cmp  %i2, 0x1f
4000139c:	28 bf ff c7 	bleu,a   400012b8 <print_broken_up_decimal.isra.4+0x118>
400013a0:	82 10 20 2e 	mov  0x2e, %g1
400013a4:	10 bf ff e9 	b  40001348 <print_broken_up_decimal.isra.4+0x1a8>
400013a8:	82 0f 20 03 	and  %i4, 3, %g1
400013ac:	b0 10 00 1d 	mov  %i5, %i0
400013b0:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400013b4:	b2 10 00 12 	mov  %l2, %i1
400013b8:	7f ff fe 3c 	call  40000ca8 <out_rev_>
400013bc:	95 ee a0 01 	restore  %i2, 1, %o2
400013c0:	02 bf ff e6 	be  40001358 <print_broken_up_decimal.isra.4+0x1b8>
400013c4:	80 a6 a0 1f 	cmp  %i2, 0x1f
400013c8:	80 a5 20 00 	cmp  %l4, 0
400013cc:	32 80 00 05 	bne,a   400013e0 <print_broken_up_decimal.isra.4+0x240>
400013d0:	b6 06 ff ff 	add  %i3, -1, %i3
400013d4:	80 8f 20 0c 	btst  0xc, %i4
400013d8:	32 80 00 02 	bne,a   400013e0 <print_broken_up_decimal.isra.4+0x240>
400013dc:	b6 06 ff ff 	add  %i3, -1, %i3
400013e0:	80 a6 80 1b 	cmp  %i2, %i3
400013e4:	1a bf ff dc 	bcc  40001354 <print_broken_up_decimal.isra.4+0x1b4>
400013e8:	80 a6 a0 1f 	cmp  %i2, 0x1f
400013ec:	18 bf ff db 	bgu  40001358 <print_broken_up_decimal.isra.4+0x1b8>
400013f0:	82 10 20 30 	mov  0x30, %g1
400013f4:	10 80 00 05 	b  40001408 <print_broken_up_decimal.isra.4+0x268>
400013f8:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400013fc:	1a bf ff d7 	bcc  40001358 <print_broken_up_decimal.isra.4+0x1b8>
40001400:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001404:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001408:	b4 06 a0 01 	inc  %i2
4000140c:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001410:	28 bf ff fb 	bleu,a   400013fc <print_broken_up_decimal.isra.4+0x25c>
40001414:	80 a6 80 1b 	cmp  %i2, %i3
40001418:	30 bf ff d0 	b,a   40001358 <print_broken_up_decimal.isra.4+0x1b8>
4000141c:	04 80 00 27 	ble  400014b8 <print_broken_up_decimal.isra.4+0x318>
40001420:	80 a4 60 00 	cmp  %l1, 0
40001424:	90 10 00 11 	mov  %l1, %o0
40001428:	92 10 00 13 	mov  %l3, %o1
4000142c:	94 10 20 00 	clr  %o2
40001430:	40 00 14 d3 	call  4000677c <__moddi3>
40001434:	96 10 20 0a 	mov  0xa, %o3
40001438:	80 92 00 09 	orcc  %o0, %o1, %g0
4000143c:	12 bf ff 6b 	bne  400011e8 <print_broken_up_decimal.isra.4+0x48>
40001440:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001444:	94 10 20 00 	clr  %o2
40001448:	96 10 20 0a 	mov  0xa, %o3
4000144c:	90 10 00 11 	mov  %l1, %o0
40001450:	40 00 13 e2 	call  400063d8 <__divdi3>
40001454:	92 10 00 13 	mov  %l3, %o1
40001458:	94 10 20 00 	clr  %o2
4000145c:	a2 10 00 08 	mov  %o0, %l1
40001460:	a6 10 00 09 	mov  %o1, %l3
40001464:	96 10 20 0a 	mov  0xa, %o3
40001468:	40 00 14 c5 	call  4000677c <__moddi3>
4000146c:	a0 04 3f ff 	add  %l0, -1, %l0
40001470:	80 92 00 09 	orcc  %o0, %o1, %g0
40001474:	02 bf ff f5 	be  40001448 <print_broken_up_decimal.isra.4+0x2a8>
40001478:	94 10 20 00 	clr  %o2
4000147c:	80 a4 60 00 	cmp  %l1, 0
40001480:	14 bf ff 5a 	bg  400011e8 <print_broken_up_decimal.isra.4+0x48>
40001484:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001488:	80 a4 60 00 	cmp  %l1, 0
4000148c:	12 bf ff 8d 	bne  400012c0 <print_broken_up_decimal.isra.4+0x120>
40001490:	80 a4 e0 00 	cmp  %l3, 0
40001494:	12 bf ff 55 	bne  400011e8 <print_broken_up_decimal.isra.4+0x48>
40001498:	80 a6 a0 1f 	cmp  %i2, 0x1f
4000149c:	30 bf ff 8a 	b,a   400012c4 <print_broken_up_decimal.isra.4+0x124>
400014a0:	82 10 20 2b 	mov  0x2b, %g1
400014a4:	b0 10 00 1d 	mov  %i5, %i0
400014a8:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400014ac:	b2 10 00 12 	mov  %l2, %i1
400014b0:	7f ff fd fe 	call  40000ca8 <out_rev_>
400014b4:	95 ee a0 01 	restore  %i2, 1, %o2
400014b8:	12 bf ff 82 	bne  400012c0 <print_broken_up_decimal.isra.4+0x120>
400014bc:	80 a4 e0 00 	cmp  %l3, 0
400014c0:	12 bf ff da 	bne  40001428 <print_broken_up_decimal.isra.4+0x288>
400014c4:	90 10 00 11 	mov  %l1, %o0
400014c8:	10 bf ff 7f 	b  400012c4 <print_broken_up_decimal.isra.4+0x124>
400014cc:	80 a6 a0 1f 	cmp  %i2, 0x1f

400014d0 <print_exponential_number>:
400014d0:	9d e3 bf 40 	save  %sp, -192, %sp
400014d4:	84 10 00 19 	mov  %i1, %g2
400014d8:	86 10 00 1a 	mov  %i2, %g3
400014dc:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
400014e0:	ad 36 60 1f 	srl  %i1, 0x1f, %l6
400014e4:	a8 10 00 1b 	mov  %i3, %l4
400014e8:	82 8d a0 ff 	andcc  %l6, 0xff, %g1
400014ec:	02 80 00 03 	be  400014f8 <print_exponential_number+0x28>
400014f0:	d1 1f bf c8 	ldd  [ %fp + -56 ], %f8
400014f4:	91 a0 00 a8 	fnegs  %f8, %f8
400014f8:	09 10 00 40 	sethi  %hi(0x40010000), %g4
400014fc:	d5 19 21 d0 	ldd  [ %g4 + 0x1d0 ], %f10	! 400101d0 <__clz_tab+0x140>
40001500:	81 aa 0a 4a 	fcmpd  %f8, %f10
40001504:	01 00 00 00 	nop 
40001508:	33 80 00 e8 	fbe,a   400018a8 <print_exponential_number+0x3d8>
4000150c:	88 10 20 01 	mov  1, %g4	! 1 <__DYNAMIC+0x1>
40001510:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
40001514:	19 00 03 ff 	sethi  %hi(0xffc00), %o4
40001518:	f4 1f bf c0 	ldd  [ %fp + -64 ], %i2
4000151c:	98 13 23 ff 	or  %o4, 0x3ff, %o4
40001520:	05 0f fc 00 	sethi  %hi(0x3ff00000), %g2
40001524:	98 0e 80 0c 	and  %i2, %o4, %o4
40001528:	84 13 00 02 	or  %o4, %g2, %g2
4000152c:	1b 3f ff ff 	sethi  %hi(0xfffffc00), %o5
40001530:	86 10 20 00 	clr  %g3
40001534:	9a 13 63 ff 	or  %o5, 0x3ff, %o5
40001538:	9a 0e c0 0d 	and  %i3, %o5, %o5
4000153c:	86 13 40 03 	or  %o5, %g3, %g3
40001540:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
40001544:	05 10 00 40 	sethi  %hi(0x40010000), %g2
40001548:	e1 1f bf c8 	ldd  [ %fp + -56 ], %f16
4000154c:	37 10 00 40 	sethi  %hi(0x40010000), %i3
40001550:	dd 1e e1 d8 	ldd  [ %i3 + 0x1d8 ], %f14	! 400101d8 <__clz_tab+0x148>
40001554:	99 a4 08 ce 	fsubd  %f16, %f14, %f12
40001558:	e1 18 a1 e0 	ldd  [ %g2 + 0x1e0 ], %f16
4000155c:	05 10 00 40 	sethi  %hi(0x40010000), %g2
40001560:	e5 18 a1 e8 	ldd  [ %g2 + 0x1e8 ], %f18	! 400101e8 <__clz_tab+0x158>
40001564:	9d a3 09 4c 	fmuld  %f12, %f12, %f14
40001568:	a1 a3 09 50 	fmuld  %f12, %f16, %f16
4000156c:	05 10 00 40 	sethi  %hi(0x40010000), %g2
40001570:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40001574:	37 10 00 40 	sethi  %hi(0x40010000), %i3
40001578:	e5 18 a1 f0 	ldd  [ %g2 + 0x1f0 ], %f18
4000157c:	a5 a3 89 52 	fmuld  %f14, %f18, %f18
40001580:	87 36 a0 14 	srl  %i2, 0x14, %g3
40001584:	a1 a4 08 d2 	fsubd  %f16, %f18, %f16
40001588:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
4000158c:	e5 1e e1 f8 	ldd  [ %i3 + 0x1f8 ], %f18
40001590:	b6 00 fc 01 	add  %g3, -1023, %i3
40001594:	f6 27 bf bc 	st  %i3, [ %fp + -68 ]
40001598:	99 a3 09 4e 	fmuld  %f12, %f14, %f12
4000159c:	05 10 00 40 	sethi  %hi(0x40010000), %g2
400015a0:	99 a3 09 52 	fmuld  %f12, %f18, %f12
400015a4:	dd 18 a2 00 	ldd  [ %g2 + 0x200 ], %f14
400015a8:	99 a4 08 4c 	faddd  %f16, %f12, %f12
400015ac:	e1 07 bf bc 	ld  [ %fp + -68 ], %f16
400015b0:	a1 a0 19 10 	fitod  %f16, %f16
400015b4:	a1 a4 09 4e 	fmuld  %f16, %f14, %f16
400015b8:	99 a3 08 50 	faddd  %f12, %f16, %f12
400015bc:	81 ab 0a ca 	fcmped  %f12, %f10
400015c0:	01 00 00 00 	nop 
400015c4:	07 80 01 49 	fbul  40001ae8 <print_exponential_number+0x618>
400015c8:	01 00 00 00 	nop 
400015cc:	95 a0 1a 4c 	fdtoi  %f12, %f10
400015d0:	d5 27 bf bc 	st  %f10, [ %fp + -68 ]
400015d4:	ea 07 bf bc 	ld  [ %fp + -68 ], %l5
400015d8:	80 a5 7e cc 	cmp  %l5, -308
400015dc:	02 80 01 b6 	be  40001cb4 <print_exponential_number+0x7e4>
400015e0:	05 10 00 40 	sethi  %hi(0x40010000), %g2
400015e4:	ea 27 bf bc 	st  %l5, [ %fp + -68 ]
400015e8:	e1 07 bf bc 	ld  [ %fp + -68 ], %f16
400015ec:	d9 18 a2 08 	ldd  [ %g2 + 0x208 ], %f12
400015f0:	9d a0 19 10 	fitod  %f16, %f14
400015f4:	d5 19 21 d0 	ldd  [ %g4 + 0x1d0 ], %f10
400015f8:	99 a3 89 4c 	fmuld  %f14, %f12, %f12
400015fc:	05 10 00 40 	sethi  %hi(0x40010000), %g2
40001600:	e1 18 a1 c0 	ldd  [ %g2 + 0x1c0 ], %f16	! 400101c0 <__clz_tab+0x130>
40001604:	99 a3 08 50 	faddd  %f12, %f16, %f12
40001608:	81 ab 0a ca 	fcmped  %f12, %f10
4000160c:	01 00 00 00 	nop 
40001610:	07 80 01 9d 	fbul  40001c84 <print_exponential_number+0x7b4>
40001614:	01 00 00 00 	nop 
40001618:	a3 a0 1a 4c 	fdtoi  %f12, %f17
4000161c:	e3 27 bf bc 	st  %f17, [ %fp + -68 ]
40001620:	a1 a0 19 11 	fitod  %f17, %f16
40001624:	c4 07 bf bc 	ld  [ %fp + -68 ], %g2
40001628:	07 10 00 40 	sethi  %hi(0x40010000), %g3
4000162c:	d5 18 e2 10 	ldd  [ %g3 + 0x210 ], %f10	! 40010210 <__clz_tab+0x180>
40001630:	09 10 00 40 	sethi  %hi(0x40010000), %g4
40001634:	9d a3 89 4a 	fmuld  %f14, %f10, %f14
40001638:	07 10 00 40 	sethi  %hi(0x40010000), %g3
4000163c:	d5 18 e2 18 	ldd  [ %g3 + 0x218 ], %f10	! 40010218 <__clz_tab+0x188>
40001640:	a1 a4 09 4a 	fmuld  %f16, %f10, %f16
40001644:	95 a3 88 d0 	fsubd  %f14, %f16, %f10
40001648:	e1 19 22 20 	ldd  [ %g4 + 0x220 ], %f16
4000164c:	09 10 00 40 	sethi  %hi(0x40010000), %g4
40001650:	99 a2 89 4a 	fmuld  %f10, %f10, %f12
40001654:	9d a2 88 4a 	faddd  %f10, %f10, %f14
40001658:	95 a4 08 ca 	fsubd  %f16, %f10, %f10
4000165c:	e1 19 22 28 	ldd  [ %g4 + 0x228 ], %f16
40001660:	09 10 00 40 	sethi  %hi(0x40010000), %g4
40001664:	e5 19 22 30 	ldd  [ %g4 + 0x230 ], %f18	! 40010230 <__clz_tab+0x1a0>
40001668:	a1 a3 09 d0 	fdivd  %f12, %f16, %f16
4000166c:	09 10 00 40 	sethi  %hi(0x40010000), %g4
40001670:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40001674:	e5 19 22 38 	ldd  [ %g4 + 0x238 ], %f18
40001678:	a1 a3 09 d0 	fdivd  %f12, %f16, %f16
4000167c:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40001680:	9a 80 a3 ff 	addcc  %g2, 0x3ff, %o5
40001684:	99 a3 09 d0 	fdivd  %f12, %f16, %f12
40001688:	85 2b 60 14 	sll  %o5, 0x14, %g2
4000168c:	86 10 20 00 	clr  %g3
40001690:	95 a2 88 4c 	faddd  %f10, %f12, %f10
40001694:	09 10 00 40 	sethi  %hi(0x40010000), %g4
40001698:	95 a3 89 ca 	fdivd  %f14, %f10, %f10
4000169c:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
400016a0:	dd 19 22 40 	ldd  [ %g4 + 0x240 ], %f14
400016a4:	e1 1f bf c8 	ldd  [ %fp + -56 ], %f16
400016a8:	95 a2 88 4e 	faddd  %f10, %f14, %f10
400016ac:	95 a2 89 50 	fmuld  %f10, %f16, %f10
400016b0:	81 aa 0a ca 	fcmped  %f8, %f10
400016b4:	01 00 00 00 	nop 
400016b8:	19 80 00 06 	fbuge  400016d0 <print_exponential_number+0x200>
400016bc:	01 00 00 00 	nop 
400016c0:	05 10 00 40 	sethi  %hi(0x40010000), %g2
400016c4:	aa 05 7f ff 	add  %l5, -1, %l5
400016c8:	d9 18 a2 30 	ldd  [ %g2 + 0x230 ], %f12
400016cc:	95 a2 89 cc 	fdivd  %f10, %f12, %f10
400016d0:	84 05 60 11 	add  %l5, 0x11, %g2
400016d4:	80 a0 a0 22 	cmp  %g2, 0x22
400016d8:	18 80 01 00 	bgu  40001ad8 <print_exponential_number+0x608>
400016dc:	99 a0 00 2a 	fmovs  %f10, %f12
400016e0:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
400016e4:	80 a0 00 15 	cmp  %g0, %l5
400016e8:	86 18 80 15 	xor  %g2, %l5, %g3
400016ec:	84 20 c0 02 	sub  %g3, %g2, %g2
400016f0:	85 28 a0 03 	sll  %g2, 3, %g2
400016f4:	88 60 3f ff 	subx  %g0, -1, %g4
400016f8:	37 10 00 40 	sethi  %hi(0x40010000), %i3
400016fc:	b6 16 e0 00 	mov  %i3, %i3	! 40010000 <powers_of_10>
40001700:	d9 1e c0 02 	ldd  [ %i3 + %g2 ], %f12
40001704:	05 00 00 04 	sethi  %hi(0x1000), %g2
40001708:	80 8f 40 02 	btst  %i5, %g2
4000170c:	12 80 00 6d 	bne  400018c0 <print_exponential_number+0x3f0>
40001710:	87 35 60 1f 	srl  %l5, 0x1f, %g3
40001714:	b2 10 20 00 	clr  %i1
40001718:	80 89 20 ff 	btst  0xff, %g4
4000171c:	02 80 00 cf 	be  40001a58 <print_exponential_number+0x588>
40001720:	80 a0 60 00 	cmp  %g1, 0
40001724:	32 80 00 8d 	bne,a   40001958 <print_exponential_number+0x488>
40001728:	91 a0 00 a8 	fnegs  %f8, %f8
4000172c:	82 07 bf e8 	add  %fp, -24, %g1
40001730:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40001734:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001738:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
4000173c:	94 10 00 14 	mov  %l4, %o2
40001740:	7f ff fc e5 	call  40000ad4 <get_components>
40001744:	01 00 00 00 	nop 
40001748:	00 00 00 18 	unimp  0x18
4000174c:	80 a6 60 00 	cmp  %i1, 0
40001750:	f4 1f bf e8 	ldd  [ %fp + -24 ], %i2
40001754:	e2 07 bf f0 	ld  [ %fp + -16 ], %l1
40001758:	e0 07 bf f4 	ld  [ %fp + -12 ], %l0
4000175c:	02 80 00 8d 	be  40001990 <print_exponential_number+0x4c0>
40001760:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
40001764:	03 00 00 04 	sethi  %hi(0x1000), %g1
40001768:	80 8f 40 01 	btst  %i5, %g1
4000176c:	12 80 00 a2 	bne  400019f4 <print_exponential_number+0x524>
40001770:	80 a5 7f ff 	cmp  %l5, -1
40001774:	90 10 00 1a 	mov  %i2, %o0
40001778:	96 10 00 10 	mov  %l0, %o3
4000177c:	94 10 00 11 	mov  %l1, %o2
40001780:	b4 0f 60 02 	and  %i5, 2, %i2
40001784:	92 10 00 1b 	mov  %i3, %o1
40001788:	a0 10 20 00 	clr  %l0
4000178c:	80 a7 00 10 	cmp  %i4, %l0
40001790:	18 80 00 70 	bgu  40001950 <print_exponential_number+0x480>
40001794:	82 10 20 00 	clr  %g1
40001798:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
4000179c:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
400017a0:	c2 23 a0 68 	st  %g1, [ %sp + 0x68 ]
400017a4:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
400017a8:	f6 06 20 0c 	ld  [ %i0 + 0xc ], %i3
400017ac:	e8 23 a0 5c 	st  %l4, [ %sp + 0x5c ]
400017b0:	fa 23 a0 64 	st  %i5, [ %sp + 0x64 ]
400017b4:	c2 23 a0 6c 	st  %g1, [ %sp + 0x6c ]
400017b8:	98 0d a0 ff 	and  %l6, 0xff, %o4
400017bc:	7f ff fe 79 	call  400011a0 <print_broken_up_decimal.isra.4>
400017c0:	9a 10 00 18 	mov  %i0, %o5
400017c4:	80 a6 60 00 	cmp  %i1, 0
400017c8:	12 80 00 5d 	bne  4000193c <print_exponential_number+0x46c>
400017cc:	ba 0f 60 20 	and  %i5, 0x20, %i5
400017d0:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
400017d4:	82 00 a0 01 	add  %g2, 1, %g1
400017d8:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400017dc:	c2 26 20 0c 	st  %g1, [ %i0 + 0xc ]
400017e0:	80 a0 00 1d 	cmp  %g0, %i5
400017e4:	82 40 3f ff 	addx  %g0, -1, %g1
400017e8:	82 08 60 20 	and  %g1, 0x20, %g1
400017ec:	80 a0 80 03 	cmp  %g2, %g3
400017f0:	86 00 60 45 	add  %g1, 0x45, %g3
400017f4:	1a 80 00 09 	bcc  40001818 <print_exponential_number+0x348>
400017f8:	82 10 00 03 	mov  %g3, %g1
400017fc:	c8 06 00 00 	ld  [ %i0 ], %g4
40001800:	80 a1 20 00 	cmp  %g4, 0
40001804:	02 80 01 18 	be  40001c64 <print_exponential_number+0x794>
40001808:	91 28 60 18 	sll  %g1, 0x18, %o0
4000180c:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40001810:	9f c1 00 00 	call  %g4
40001814:	91 3a 20 18 	sra  %o0, 0x18, %o0
40001818:	86 10 00 15 	mov  %l5, %g3
4000181c:	80 a5 60 00 	cmp  %l5, 0
40001820:	04 80 00 bb 	ble  40001b0c <print_exponential_number+0x63c>
40001824:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
40001828:	82 10 20 05 	mov  5, %g1
4000182c:	a0 04 3f ff 	add  %l0, -1, %l0
40001830:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40001834:	e0 23 a0 5c 	st  %l0, [ %sp + 0x5c ]
40001838:	90 10 00 18 	mov  %i0, %o0
4000183c:	92 10 00 02 	mov  %g2, %o1
40001840:	94 10 00 03 	mov  %g3, %o2
40001844:	97 35 60 1f 	srl  %l5, 0x1f, %o3
40001848:	98 10 20 0a 	mov  0xa, %o4
4000184c:	7f ff fd 6e 	call  40000e04 <print_integer>
40001850:	9a 10 20 00 	clr  %o5
40001854:	80 a6 a0 00 	cmp  %i2, 0
40001858:	02 80 00 39 	be  4000193c <print_exponential_number+0x46c>
4000185c:	ba 10 20 20 	mov  0x20, %i5
40001860:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40001864:	86 20 40 1b 	sub  %g1, %i3, %g3
40001868:	80 a7 00 03 	cmp  %i4, %g3
4000186c:	08 80 00 34 	bleu  4000193c <print_exponential_number+0x46c>
40001870:	84 00 60 01 	add  %g1, 1, %g2
40001874:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40001878:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
4000187c:	80 a0 c0 01 	cmp  %g3, %g1
40001880:	28 80 00 2b 	bleu,a   4000192c <print_exponential_number+0x45c>
40001884:	82 10 00 02 	mov  %g2, %g1
40001888:	c4 06 00 00 	ld  [ %i0 ], %g2
4000188c:	80 a0 a0 00 	cmp  %g2, 0
40001890:	02 80 00 2d 	be  40001944 <print_exponential_number+0x474>
40001894:	90 10 20 20 	mov  0x20, %o0
40001898:	9f c0 80 00 	call  %g2
4000189c:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400018a0:	10 bf ff f1 	b  40001864 <print_exponential_number+0x394>
400018a4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400018a8:	86 10 20 00 	clr  %g3
400018ac:	aa 10 20 00 	clr  %l5
400018b0:	05 00 00 04 	sethi  %hi(0x1000), %g2
400018b4:	80 8f 40 02 	btst  %i5, %g2
400018b8:	02 bf ff 98 	be  40001718 <print_exponential_number+0x248>
400018bc:	b2 10 20 00 	clr  %i1
400018c0:	80 a5 20 00 	cmp  %l4, 0
400018c4:	12 80 00 04 	bne  400018d4 <print_exponential_number+0x404>
400018c8:	84 10 00 14 	mov  %l4, %g2
400018cc:	84 10 20 00 	clr  %g2
400018d0:	a8 10 20 01 	mov  1, %l4
400018d4:	80 a5 40 14 	cmp  %l5, %l4
400018d8:	16 80 00 41 	bge  400019dc <print_exponential_number+0x50c>
400018dc:	b2 10 20 01 	mov  1, %i1
400018e0:	80 a5 7f fc 	cmp  %l5, -4
400018e4:	06 80 00 54 	bl  40001a34 <print_exponential_number+0x564>
400018e8:	b6 10 20 01 	mov  1, %i3
400018ec:	b2 0e 40 1b 	and  %i1, %i3, %i1
400018f0:	b2 8e 60 ff 	andcc  %i1, 0xff, %i1
400018f4:	02 80 00 03 	be  40001900 <print_exponential_number+0x430>
400018f8:	84 00 bf ff 	add  %g2, -1, %g2
400018fc:	84 20 80 15 	sub  %g2, %l5, %g2
40001900:	a8 38 00 02 	xnor  %g0, %g2, %l4
40001904:	ba 17 68 00 	or  %i5, 0x800, %i5
40001908:	a9 3d 20 1f 	sra  %l4, 0x1f, %l4
4000190c:	80 a6 60 00 	cmp  %i1, 0
40001910:	02 bf ff 82 	be  40001718 <print_exponential_number+0x248>
40001914:	a8 08 80 14 	and  %g2, %l4, %l4
40001918:	80 a0 60 00 	cmp  %g1, 0
4000191c:	02 bf ff 85 	be  40001730 <print_exponential_number+0x260>
40001920:	82 07 bf e8 	add  %fp, -24, %g1
40001924:	10 80 00 0e 	b  4000195c <print_exponential_number+0x48c>
40001928:	91 a0 00 a8 	fnegs  %f8, %f8
4000192c:	86 20 40 1b 	sub  %g1, %i3, %g3
40001930:	80 a7 00 03 	cmp  %i4, %g3
40001934:	18 bf ff d0 	bgu  40001874 <print_exponential_number+0x3a4>
40001938:	84 00 60 01 	add  %g1, 1, %g2
4000193c:	81 c7 e0 08 	ret 
40001940:	81 e8 00 00 	restore 
40001944:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40001948:	10 bf ff c6 	b  40001860 <print_exponential_number+0x390>
4000194c:	fa 28 80 01 	stb  %i5, [ %g2 + %g1 ]
40001950:	10 bf ff 92 	b  40001798 <print_exponential_number+0x2c8>
40001954:	82 27 00 10 	sub  %i4, %l0, %g1
40001958:	82 07 bf e8 	add  %fp, -24, %g1
4000195c:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40001960:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001964:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001968:	94 10 00 14 	mov  %l4, %o2
4000196c:	7f ff fc 5a 	call  40000ad4 <get_components>
40001970:	01 00 00 00 	nop 
40001974:	00 00 00 18 	unimp  0x18
40001978:	80 a6 60 00 	cmp  %i1, 0
4000197c:	f4 1f bf e8 	ldd  [ %fp + -24 ], %i2
40001980:	e2 07 bf f0 	ld  [ %fp + -16 ], %l1
40001984:	e0 07 bf f4 	ld  [ %fp + -12 ], %l0
40001988:	12 bf ff 77 	bne  40001764 <print_exponential_number+0x294>
4000198c:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
40001990:	90 10 00 1a 	mov  %i2, %o0
40001994:	94 10 00 11 	mov  %l1, %o2
40001998:	92 10 00 1b 	mov  %i3, %o1
4000199c:	80 a2 20 00 	cmp  %o0, 0
400019a0:	14 80 00 48 	bg  40001ac0 <print_exponential_number+0x5f0>
400019a4:	96 10 00 10 	mov  %l0, %o3
400019a8:	80 a2 20 00 	cmp  %o0, 0
400019ac:	02 80 00 aa 	be  40001c54 <print_exponential_number+0x784>
400019b0:	80 a2 60 09 	cmp  %o1, 9
400019b4:	82 05 60 63 	add  %l5, 0x63, %g1
400019b8:	80 a0 60 c6 	cmp  %g1, 0xc6
400019bc:	18 80 00 03 	bgu  400019c8 <print_exponential_number+0x4f8>
400019c0:	a0 10 20 05 	mov  5, %l0
400019c4:	a0 10 20 04 	mov  4, %l0
400019c8:	b4 8f 60 02 	andcc  %i5, 2, %i2
400019cc:	12 bf ff 73 	bne  40001798 <print_exponential_number+0x2c8>
400019d0:	82 10 20 00 	clr  %g1
400019d4:	10 bf ff 6f 	b  40001790 <print_exponential_number+0x2c0>
400019d8:	80 a7 00 10 	cmp  %i4, %l0
400019dc:	b2 10 20 00 	clr  %i1
400019e0:	80 a5 7f fc 	cmp  %l5, -4
400019e4:	16 bf ff c2 	bge  400018ec <print_exponential_number+0x41c>
400019e8:	b6 10 20 01 	mov  1, %i3
400019ec:	10 80 00 13 	b  40001a38 <print_exponential_number+0x568>
400019f0:	b6 10 20 00 	clr  %i3
400019f4:	06 bf ff 60 	bl  40001774 <print_exponential_number+0x2a4>
400019f8:	90 10 00 1a 	mov  %i2, %o0
400019fc:	40 00 12 62 	call  40006384 <__floatdidf>
40001a00:	92 10 00 1b 	mov  %i3, %o1
40001a04:	a4 05 60 01 	add  %l5, 1, %l2
40001a08:	05 10 00 40 	sethi  %hi(0x40010000), %g2
40001a0c:	83 2c a0 03 	sll  %l2, 3, %g1
40001a10:	84 10 a0 00 	mov  %g2, %g2
40001a14:	d1 18 80 01 	ldd  [ %g2 + %g1 ], %f8
40001a18:	81 a8 0a 48 	fcmpd  %f0, %f8
40001a1c:	01 00 00 00 	nop 
40001a20:	03 bf ff 56 	fbne  40001778 <print_exponential_number+0x2a8>
40001a24:	90 10 00 1a 	mov  %i2, %o0
40001a28:	a8 05 3f ff 	add  %l4, -1, %l4
40001a2c:	10 bf ff 53 	b  40001778 <print_exponential_number+0x2a8>
40001a30:	aa 10 00 12 	mov  %l2, %l5
40001a34:	b6 10 20 00 	clr  %i3
40001a38:	b2 0e 40 1b 	and  %i1, %i3, %i1
40001a3c:	b2 8e 60 ff 	andcc  %i1, 0xff, %i1
40001a40:	02 bf ff b0 	be  40001900 <print_exponential_number+0x430>
40001a44:	84 00 bf ff 	add  %g2, -1, %g2
40001a48:	10 bf ff ae 	b  40001900 <print_exponential_number+0x430>
40001a4c:	84 20 80 15 	sub  %g2, %l5, %g2
40001a50:	81 c7 e0 08 	ret 
40001a54:	81 e8 00 00 	restore 
40001a58:	b6 88 e0 ff 	andcc  %g3, 0xff, %i3
40001a5c:	02 80 00 3d 	be  40001b50 <print_exponential_number+0x680>
40001a60:	84 25 00 15 	sub  %l4, %l5, %g2
40001a64:	80 a0 a1 32 	cmp  %g2, 0x132
40001a68:	04 80 00 3d 	ble  40001b5c <print_exponential_number+0x68c>
40001a6c:	95 a2 09 4c 	fmuld  %f8, %f12, %f10
40001a70:	80 a0 60 00 	cmp  %g1, 0
40001a74:	32 80 00 02 	bne,a   40001a7c <print_exponential_number+0x5ac>
40001a78:	95 a0 00 aa 	fnegs  %f10, %f10
40001a7c:	82 07 bf e8 	add  %fp, -24, %g1
40001a80:	d5 3f bf c8 	std  %f10, [ %fp + -56 ]
40001a84:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001a88:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001a8c:	94 10 00 14 	mov  %l4, %o2
40001a90:	7f ff fc 11 	call  40000ad4 <get_components>
40001a94:	01 00 00 00 	nop 
40001a98:	00 00 00 18 	unimp  0x18
40001a9c:	e0 1f bf e8 	ldd  [ %fp + -24 ], %l0
40001aa0:	f4 1f bf f0 	ldd  [ %fp + -16 ], %i2
40001aa4:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
40001aa8:	90 10 00 10 	mov  %l0, %o0
40001aac:	92 10 00 11 	mov  %l1, %o1
40001ab0:	94 10 00 1a 	mov  %i2, %o2
40001ab4:	80 a2 20 00 	cmp  %o0, 0
40001ab8:	04 bf ff bd 	ble  400019ac <print_exponential_number+0x4dc>
40001abc:	96 10 00 1b 	mov  %i3, %o3
40001ac0:	aa 05 60 01 	inc  %l5
40001ac4:	94 10 20 00 	clr  %o2
40001ac8:	96 10 20 00 	clr  %o3
40001acc:	90 10 20 00 	clr  %o0
40001ad0:	10 bf ff b9 	b  400019b4 <print_exponential_number+0x4e4>
40001ad4:	92 10 20 01 	mov  1, %o1
40001ad8:	9b a0 00 2b 	fmovs  %f11, %f13
40001adc:	88 10 20 00 	clr  %g4
40001ae0:	10 bf ff 74 	b  400018b0 <print_exponential_number+0x3e0>
40001ae4:	86 10 20 00 	clr  %g3
40001ae8:	97 a0 1a 4c 	fdtoi  %f12, %f11
40001aec:	d7 27 bf bc 	st  %f11, [ %fp + -68 ]
40001af0:	95 a0 19 0b 	fitod  %f11, %f10
40001af4:	81 ab 0a 4a 	fcmpd  %f12, %f10
40001af8:	01 00 00 00 	nop 
40001afc:	13 bf fe b7 	fbe  400015d8 <print_exponential_number+0x108>
40001b00:	ea 07 bf bc 	ld  [ %fp + -68 ], %l5
40001b04:	10 bf fe b5 	b  400015d8 <print_exponential_number+0x108>
40001b08:	aa 05 7f ff 	add  %l5, -1, %l5
40001b0c:	86 a0 00 15 	subcc  %g0, %l5, %g3
40001b10:	82 10 20 05 	mov  5, %g1
40001b14:	84 60 00 02 	subx  %g0, %g2, %g2
40001b18:	a0 04 3f ff 	add  %l0, -1, %l0
40001b1c:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40001b20:	e0 23 a0 5c 	st  %l0, [ %sp + 0x5c ]
40001b24:	90 10 00 18 	mov  %i0, %o0
40001b28:	92 10 00 02 	mov  %g2, %o1
40001b2c:	94 10 00 03 	mov  %g3, %o2
40001b30:	97 35 60 1f 	srl  %l5, 0x1f, %o3
40001b34:	98 10 20 0a 	mov  0xa, %o4
40001b38:	7f ff fc b3 	call  40000e04 <print_integer>
40001b3c:	9a 10 20 00 	clr  %o5
40001b40:	80 a6 a0 00 	cmp  %i2, 0
40001b44:	12 bf ff 47 	bne  40001860 <print_exponential_number+0x390>
40001b48:	ba 10 20 20 	mov  0x20, %i5
40001b4c:	30 bf ff c1 	b,a   40001a50 <print_exponential_number+0x580>
40001b50:	80 a0 a1 32 	cmp  %g2, 0x132
40001b54:	14 bf ff c7 	bg  40001a70 <print_exponential_number+0x5a0>
40001b58:	95 a2 09 cc 	fdivd  %f8, %f12, %f10
40001b5c:	d5 3f bf c8 	std  %f10, [ %fp + -56 ]
40001b60:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40001b64:	d9 3f bf d0 	std  %f12, [ %fp + -48 ]
40001b68:	40 00 11 a9 	call  4000620c <__fixdfdi>
40001b6c:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001b70:	a0 10 00 08 	mov  %o0, %l0
40001b74:	40 00 12 04 	call  40006384 <__floatdidf>
40001b78:	a2 10 00 09 	mov  %o1, %l1
40001b7c:	80 a6 e0 00 	cmp  %i3, 0
40001b80:	d1 1f bf d8 	ldd  [ %fp + -40 ], %f8
40001b84:	02 80 00 4f 	be  40001cc0 <print_exponential_number+0x7f0>
40001b88:	d9 1f bf d0 	ldd  [ %fp + -48 ], %f12
40001b8c:	81 a0 09 cc 	fdivd  %f0, %f12, %f0
40001b90:	83 2d 20 03 	sll  %l4, 3, %g1
40001b94:	05 10 00 40 	sethi  %hi(0x40010000), %g2
40001b98:	91 a2 08 c0 	fsubd  %f8, %f0, %f8
40001b9c:	84 10 a0 00 	mov  %g2, %g2
40001ba0:	d5 18 80 01 	ldd  [ %g2 + %g1 ], %f10
40001ba4:	d5 3f bf e0 	std  %f10, [ %fp + -32 ]
40001ba8:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
40001bac:	91 a2 09 4c 	fmuld  %f8, %f12, %f8
40001bb0:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40001bb4:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40001bb8:	40 00 11 95 	call  4000620c <__fixdfdi>
40001bbc:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001bc0:	a4 10 00 08 	mov  %o0, %l2
40001bc4:	40 00 11 f0 	call  40006384 <__floatdidf>
40001bc8:	a6 10 00 09 	mov  %o1, %l3
40001bcc:	d1 1f bf d8 	ldd  [ %fp + -40 ], %f8
40001bd0:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40001bd4:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40001bd8:	84 10 20 00 	clr  %g2
40001bdc:	d1 18 61 c0 	ldd  [ %g1 + 0x1c0 ], %f8
40001be0:	81 a8 0a c8 	fcmped  %f0, %f8
40001be4:	01 00 00 00 	nop 
40001be8:	17 80 00 05 	fbge  40001bfc <print_exponential_number+0x72c>
40001bec:	86 10 20 01 	mov  1, %g3	! 1 <__DYNAMIC+0x1>
40001bf0:	84 10 20 00 	clr  %g2
40001bf4:	86 10 20 00 	clr  %g3
40001bf8:	d1 18 61 c0 	ldd  [ %g1 + 0x1c0 ], %f8
40001bfc:	b6 84 c0 03 	addcc  %l3, %g3, %i3
40001c00:	81 a8 0a 48 	fcmpd  %f0, %f8
40001c04:	01 00 00 00 	nop 
40001c08:	03 80 00 04 	fbne  40001c18 <print_exponential_number+0x748>
40001c0c:	b4 44 80 02 	addx  %l2, %g2, %i2
40001c10:	b4 0e bf ff 	and  %i2, -1, %i2
40001c14:	b6 0e ff fe 	and  %i3, -2, %i3
40001c18:	90 10 00 1a 	mov  %i2, %o0
40001c1c:	40 00 11 da 	call  40006384 <__floatdidf>
40001c20:	92 10 00 1b 	mov  %i3, %o1
40001c24:	d9 1f bf e0 	ldd  [ %fp + -32 ], %f12
40001c28:	81 a8 0a cc 	fcmped  %f0, %f12
40001c2c:	01 00 00 00 	nop 
40001c30:	07 bf ff 9e 	fbul  40001aa8 <print_exponential_number+0x5d8>
40001c34:	01 00 00 00 	nop 
40001c38:	86 84 60 01 	addcc  %l1, 1, %g3
40001c3c:	b4 10 20 00 	clr  %i2
40001c40:	84 44 20 00 	addx  %l0, 0, %g2
40001c44:	a2 10 00 03 	mov  %g3, %l1
40001c48:	a0 10 00 02 	mov  %g2, %l0
40001c4c:	10 bf ff 97 	b  40001aa8 <print_exponential_number+0x5d8>
40001c50:	b6 10 20 00 	clr  %i3
40001c54:	08 bf ff 59 	bleu  400019b8 <print_exponential_number+0x4e8>
40001c58:	82 05 60 63 	add  %l5, 0x63, %g1
40001c5c:	10 bf ff 9a 	b  40001ac4 <print_exponential_number+0x5f4>
40001c60:	aa 05 60 01 	inc  %l5
40001c64:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40001c68:	c6 28 40 02 	stb  %g3, [ %g1 + %g2 ]
40001c6c:	80 a5 60 00 	cmp  %l5, 0
40001c70:	86 10 00 15 	mov  %l5, %g3
40001c74:	14 bf fe ed 	bg  40001828 <print_exponential_number+0x358>
40001c78:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
40001c7c:	10 bf ff a5 	b  40001b10 <print_exponential_number+0x640>
40001c80:	86 a0 00 15 	subcc  %g0, %l5, %g3
40001c84:	97 a0 1a 4c 	fdtoi  %f12, %f11
40001c88:	d7 27 bf bc 	st  %f11, [ %fp + -68 ]
40001c8c:	a1 a0 19 0b 	fitod  %f11, %f16
40001c90:	81 ab 0a 50 	fcmpd  %f12, %f16
40001c94:	01 00 00 00 	nop 
40001c98:	13 bf fe 64 	fbe  40001628 <print_exponential_number+0x158>
40001c9c:	c4 07 bf bc 	ld  [ %fp + -68 ], %g2
40001ca0:	84 00 bf ff 	add  %g2, -1, %g2
40001ca4:	c4 27 bf bc 	st  %g2, [ %fp + -68 ]
40001ca8:	d9 07 bf bc 	ld  [ %fp + -68 ], %f12
40001cac:	10 bf fe 5f 	b  40001628 <print_exponential_number+0x158>
40001cb0:	a1 a0 19 0c 	fitod  %f12, %f16
40001cb4:	05 10 00 40 	sethi  %hi(0x40010000), %g2
40001cb8:	10 bf fe 7e 	b  400016b0 <print_exponential_number+0x1e0>
40001cbc:	d5 18 a1 c8 	ldd  [ %g2 + 0x1c8 ], %f10	! 400101c8 <__clz_tab+0x138>
40001cc0:	83 2d 20 03 	sll  %l4, 3, %g1
40001cc4:	05 10 00 40 	sethi  %hi(0x40010000), %g2
40001cc8:	d9 27 bf bc 	st  %f12, [ %fp + -68 ]
40001ccc:	84 10 a0 00 	mov  %g2, %g2
40001cd0:	e1 18 80 01 	ldd  [ %g2 + %g1 ], %f16
40001cd4:	c2 07 bf bc 	ld  [ %fp + -68 ], %g1
40001cd8:	e1 3f bf e0 	std  %f16, [ %fp + -32 ]
40001cdc:	b7 30 60 14 	srl  %g1, 0x14, %i3
40001ce0:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
40001ce4:	b6 0e e7 ff 	and  %i3, 0x7ff, %i3
40001ce8:	87 30 60 14 	srl  %g1, 0x14, %g3
40001cec:	82 06 fc 01 	add  %i3, -1023, %g1
40001cf0:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
40001cf4:	89 38 60 1f 	sra  %g1, 0x1f, %g4
40001cf8:	84 00 fc 01 	add  %g3, -1023, %g2
40001cfc:	81 a3 09 40 	fmuld  %f12, %f0, %f0
40001d00:	86 19 00 01 	xor  %g4, %g1, %g3
40001d04:	83 38 a0 1f 	sra  %g2, 0x1f, %g1
40001d08:	88 20 c0 04 	sub  %g3, %g4, %g4
40001d0c:	84 18 40 02 	xor  %g1, %g2, %g2
40001d10:	82 20 80 01 	sub  %g2, %g1, %g1
40001d14:	80 a1 00 01 	cmp  %g4, %g1
40001d18:	04 80 00 05 	ble  40001d2c <print_exponential_number+0x85c>
40001d1c:	91 a2 08 c0 	fsubd  %f8, %f0, %f8
40001d20:	99 a3 09 d0 	fdivd  %f12, %f16, %f12
40001d24:	10 bf ff a3 	b  40001bb0 <print_exponential_number+0x6e0>
40001d28:	91 a2 09 cc 	fdivd  %f8, %f12, %f8
40001d2c:	d5 1f bf e0 	ldd  [ %fp + -32 ], %f10
40001d30:	10 bf ff 9f 	b  40001bac <print_exponential_number+0x6dc>
40001d34:	99 a2 89 cc 	fdivd  %f10, %f12, %f12

40001d38 <print_floating_point>:
40001d38:	9d e3 bf 48 	save  %sp, -184, %sp
40001d3c:	f2 27 bf c0 	st  %i1, [ %fp + -64 ]
40001d40:	f4 27 bf c4 	st  %i2, [ %fp + -60 ]
40001d44:	d1 1f bf c0 	ldd  [ %fp + -64 ], %f8
40001d48:	81 aa 0a 48 	fcmpd  %f8, %f8
40001d4c:	01 00 00 00 	nop 
40001d50:	03 80 00 40 	fbne  40001e50 <print_floating_point+0x118>
40001d54:	c6 0f a0 5f 	ldub  [ %fp + 0x5f ], %g3
40001d58:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40001d5c:	d5 18 62 48 	ldd  [ %g1 + 0x248 ], %f10	! 40010248 <__clz_tab+0x1b8>
40001d60:	81 aa 0a ca 	fcmped  %f8, %f10
40001d64:	01 00 00 00 	nop 
40001d68:	09 80 00 43 	fbl  40001e74 <print_floating_point+0x13c>
40001d6c:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40001d70:	d5 18 62 50 	ldd  [ %g1 + 0x250 ], %f10	! 40010250 <__clz_tab+0x1c0>
40001d74:	81 aa 0a ca 	fcmped  %f8, %f10
40001d78:	01 00 00 00 	nop 
40001d7c:	1d 80 00 0e 	fbule  40001db4 <print_floating_point+0x7c>
40001d80:	01 00 00 00 	nop 
40001d84:	80 8f 60 04 	btst  4, %i5
40001d88:	12 80 00 52 	bne  40001ed0 <print_floating_point+0x198>
40001d8c:	94 10 20 04 	mov  4, %o2
40001d90:	94 10 20 03 	mov  3, %o2
40001d94:	13 10 00 40 	sethi  %hi(0x40010000), %o1
40001d98:	90 10 00 18 	mov  %i0, %o0
40001d9c:	92 12 62 70 	or  %o1, 0x270, %o1
40001da0:	96 10 00 1c 	mov  %i4, %o3
40001da4:	7f ff fb c1 	call  40000ca8 <out_rev_>
40001da8:	98 10 00 1d 	mov  %i5, %o4
40001dac:	81 c7 e0 08 	ret 
40001db0:	81 e8 00 00 	restore 
40001db4:	80 a0 e0 00 	cmp  %g3, 0
40001db8:	02 80 00 38 	be  40001e98 <print_floating_point+0x160>
40001dbc:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40001dc0:	80 8f 68 00 	btst  0x800, %i5
40001dc4:	02 80 00 4b 	be  40001ef0 <print_floating_point+0x1b8>
40001dc8:	b4 10 20 00 	clr  %i2
40001dcc:	80 a6 e0 11 	cmp  %i3, 0x11
40001dd0:	08 80 00 10 	bleu  40001e10 <print_floating_point+0xd8>
40001dd4:	b2 07 bf e0 	add  %fp, -32, %i1
40001dd8:	10 80 00 09 	b  40001dfc <print_floating_point+0xc4>
40001ddc:	84 10 20 30 	mov  0x30, %g2
40001de0:	80 a6 e0 11 	cmp  %i3, 0x11
40001de4:	18 80 00 03 	bgu  40001df0 <print_floating_point+0xb8>
40001de8:	82 10 20 01 	mov  1, %g1
40001dec:	82 10 20 00 	clr  %g1
40001df0:	80 88 60 ff 	btst  0xff, %g1
40001df4:	02 80 00 08 	be  40001e14 <print_floating_point+0xdc>
40001df8:	80 a0 e0 00 	cmp  %g3, 0
40001dfc:	c4 2e 40 1a 	stb  %g2, [ %i1 + %i2 ]
40001e00:	b4 06 a0 01 	inc  %i2
40001e04:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001e08:	08 bf ff f6 	bleu  40001de0 <print_floating_point+0xa8>
40001e0c:	b6 06 ff ff 	add  %i3, -1, %i3
40001e10:	80 a0 e0 00 	cmp  %g3, 0
40001e14:	02 80 00 3a 	be  40001efc <print_floating_point+0x1c4>
40001e18:	82 07 bf c8 	add  %fp, -56, %g1
40001e1c:	f2 23 a0 5c 	st  %i1, [ %sp + 0x5c ]
40001e20:	f4 23 a0 60 	st  %i2, [ %sp + 0x60 ]
40001e24:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
40001e28:	c4 1f bf c0 	ldd  [ %fp + -64 ], %g2
40001e2c:	90 10 00 18 	mov  %i0, %o0
40001e30:	92 10 00 02 	mov  %g2, %o1
40001e34:	94 10 00 03 	mov  %g3, %o2
40001e38:	96 10 00 1b 	mov  %i3, %o3
40001e3c:	98 10 00 1c 	mov  %i4, %o4
40001e40:	7f ff fd a4 	call  400014d0 <print_exponential_number>
40001e44:	9a 10 00 1d 	mov  %i5, %o5
40001e48:	81 c7 e0 08 	ret 
40001e4c:	81 e8 00 00 	restore 
40001e50:	90 10 00 18 	mov  %i0, %o0
40001e54:	13 10 00 40 	sethi  %hi(0x40010000), %o1
40001e58:	94 10 20 03 	mov  3, %o2
40001e5c:	92 12 62 78 	or  %o1, 0x278, %o1
40001e60:	96 10 00 1c 	mov  %i4, %o3
40001e64:	7f ff fb 91 	call  40000ca8 <out_rev_>
40001e68:	98 10 00 1d 	mov  %i5, %o4
40001e6c:	81 c7 e0 08 	ret 
40001e70:	81 e8 00 00 	restore 
40001e74:	90 10 00 18 	mov  %i0, %o0
40001e78:	13 10 00 40 	sethi  %hi(0x40010000), %o1
40001e7c:	94 10 20 04 	mov  4, %o2
40001e80:	92 12 62 80 	or  %o1, 0x280, %o1
40001e84:	96 10 00 1c 	mov  %i4, %o3
40001e88:	7f ff fb 88 	call  40000ca8 <out_rev_>
40001e8c:	98 10 00 1d 	mov  %i5, %o4
40001e90:	81 c7 e0 08 	ret 
40001e94:	81 e8 00 00 	restore 
40001e98:	d5 18 62 58 	ldd  [ %g1 + 0x258 ], %f10
40001e9c:	81 aa 0a ca 	fcmped  %f8, %f10
40001ea0:	01 00 00 00 	nop 
40001ea4:	0d 80 00 07 	fbg  40001ec0 <print_floating_point+0x188>
40001ea8:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40001eac:	d5 18 62 60 	ldd  [ %g1 + 0x260 ], %f10	! 40010260 <__clz_tab+0x1d0>
40001eb0:	81 aa 0a ca 	fcmped  %f8, %f10
40001eb4:	01 00 00 00 	nop 
40001eb8:	19 bf ff c2 	fbuge  40001dc0 <print_floating_point+0x88>
40001ebc:	01 00 00 00 	nop 
40001ec0:	82 07 bf e0 	add  %fp, -32, %g1
40001ec4:	c0 23 a0 60 	clr  [ %sp + 0x60 ]
40001ec8:	10 bf ff d7 	b  40001e24 <print_floating_point+0xec>
40001ecc:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40001ed0:	13 10 00 40 	sethi  %hi(0x40010000), %o1
40001ed4:	90 10 00 18 	mov  %i0, %o0
40001ed8:	92 12 62 68 	or  %o1, 0x268, %o1
40001edc:	96 10 00 1c 	mov  %i4, %o3
40001ee0:	7f ff fb 72 	call  40000ca8 <out_rev_>
40001ee4:	98 10 00 1d 	mov  %i5, %o4
40001ee8:	81 c7 e0 08 	ret 
40001eec:	81 e8 00 00 	restore 
40001ef0:	b6 10 20 06 	mov  6, %i3
40001ef4:	10 bf ff c7 	b  40001e10 <print_floating_point+0xd8>
40001ef8:	b2 07 bf e0 	add  %fp, -32, %i1
40001efc:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
40001f00:	94 10 00 1b 	mov  %i3, %o2
40001f04:	d0 1f bf c0 	ldd  [ %fp + -64 ], %o0
40001f08:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001f0c:	7f ff fa f2 	call  40000ad4 <get_components>
40001f10:	01 00 00 00 	nop 
40001f14:	00 00 00 18 	unimp  0x18
40001f18:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001f1c:	d8 0f bf d8 	ldub  [ %fp + -40 ], %o4
40001f20:	f6 23 a0 5c 	st  %i3, [ %sp + 0x5c ]
40001f24:	f8 23 a0 60 	st  %i4, [ %sp + 0x60 ]
40001f28:	fa 23 a0 64 	st  %i5, [ %sp + 0x64 ]
40001f2c:	f2 23 a0 68 	st  %i1, [ %sp + 0x68 ]
40001f30:	f4 23 a0 6c 	st  %i2, [ %sp + 0x6c ]
40001f34:	d4 1f bf d0 	ldd  [ %fp + -48 ], %o2
40001f38:	7f ff fc 9a 	call  400011a0 <print_broken_up_decimal.isra.4>
40001f3c:	9a 10 00 18 	mov  %i0, %o5
40001f40:	81 c7 e0 08 	ret 
40001f44:	81 e8 00 00 	restore 

40001f48 <_vsnprintf>:
40001f48:	9d e3 bf 48 	save  %sp, -184, %sp
40001f4c:	25 00 00 08 	sethi  %hi(0x2000), %l2
40001f50:	27 10 00 40 	sethi  %hi(0x40010000), %l3
40001f54:	29 1f ff ff 	sethi  %hi(0x7ffffc00), %l4
40001f58:	2d 10 00 40 	sethi  %hi(0x40010000), %l6
40001f5c:	2b 00 00 3f 	sethi  %hi(0xfc00), %l5
40001f60:	a4 14 a0 01 	or  %l2, 1, %l2
40001f64:	a6 14 e2 90 	or  %l3, 0x290, %l3
40001f68:	a8 15 23 ff 	or  %l4, 0x3ff, %l4
40001f6c:	ac 15 a2 88 	or  %l6, 0x288, %l6
40001f70:	aa 15 63 ff 	or  %l5, 0x3ff, %l5
40001f74:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40001f78:	80 a2 20 00 	cmp  %o0, 0
40001f7c:	02 80 00 17 	be  40001fd8 <_vsnprintf+0x90>
40001f80:	c6 0e 40 00 	ldub  [ %i1 ], %g3
40001f84:	80 a2 20 25 	cmp  %o0, 0x25
40001f88:	22 80 00 1b 	be,a   40001ff4 <_vsnprintf+0xac>
40001f8c:	b2 06 60 02 	add  %i1, 2, %i1
40001f90:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40001f94:	84 00 60 01 	add  %g1, 1, %g2
40001f98:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40001f9c:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40001fa0:	80 a0 40 02 	cmp  %g1, %g2
40001fa4:	3a 80 00 09 	bcc,a   40001fc8 <_vsnprintf+0x80>
40001fa8:	b2 06 60 01 	inc  %i1
40001fac:	c4 06 00 00 	ld  [ %i0 ], %g2
40001fb0:	80 a0 a0 00 	cmp  %g2, 0
40001fb4:	22 80 00 67 	be,a   40002150 <_vsnprintf+0x208>
40001fb8:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40001fbc:	9f c0 80 00 	call  %g2
40001fc0:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40001fc4:	b2 06 60 01 	inc  %i1
40001fc8:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40001fcc:	80 a2 20 00 	cmp  %o0, 0
40001fd0:	12 bf ff ed 	bne  40001f84 <_vsnprintf+0x3c>
40001fd4:	c6 0e 40 00 	ldub  [ %i1 ], %g3
40001fd8:	c2 06 00 00 	ld  [ %i0 ], %g1
40001fdc:	80 a0 60 00 	cmp  %g1, 0
40001fe0:	22 80 01 ca 	be,a   40002708 <_vsnprintf+0x7c0>
40001fe4:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
40001fe8:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40001fec:	81 c7 e0 08 	ret 
40001ff0:	81 e8 00 00 	restore 
40001ff4:	b6 10 20 00 	clr  %i3
40001ff8:	09 10 00 02 	sethi  %hi(0x40000800), %g4
40001ffc:	c2 0e 7f ff 	ldub  [ %i1 + -1 ], %g1
40002000:	84 00 7f e0 	add  %g1, -32, %g2
40002004:	84 08 a0 ff 	and  %g2, 0xff, %g2
40002008:	80 a0 a0 10 	cmp  %g2, 0x10
4000200c:	08 80 00 3d 	bleu  40002100 <_vsnprintf+0x1b8>
40002010:	ba 06 7f ff 	add  %i1, -1, %i5
40002014:	84 00 7f d0 	add  %g1, -48, %g2
40002018:	84 08 a0 ff 	and  %g2, 0xff, %g2
4000201c:	80 a0 a0 09 	cmp  %g2, 9
40002020:	18 80 00 4f 	bgu  4000215c <_vsnprintf+0x214>
40002024:	86 10 00 1d 	mov  %i5, %g3
40002028:	b8 10 20 00 	clr  %i4
4000202c:	84 07 00 1c 	add  %i4, %i4, %g2
40002030:	83 28 60 18 	sll  %g1, 0x18, %g1
40002034:	83 38 60 18 	sra  %g1, 0x18, %g1
40002038:	b9 2f 20 03 	sll  %i4, 3, %i4
4000203c:	ba 07 60 01 	inc  %i5
40002040:	b8 00 80 1c 	add  %g2, %i4, %i4
40002044:	b8 07 00 01 	add  %i4, %g1, %i4
40002048:	c2 0f 40 00 	ldub  [ %i5 ], %g1
4000204c:	84 00 7f d0 	add  %g1, -48, %g2
40002050:	84 08 a0 ff 	and  %g2, 0xff, %g2
40002054:	80 a0 a0 09 	cmp  %g2, 9
40002058:	08 bf ff f5 	bleu  4000202c <_vsnprintf+0xe4>
4000205c:	b8 07 3f d0 	add  %i4, -48, %i4
40002060:	85 28 60 18 	sll  %g1, 0x18, %g2
40002064:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002068:	80 a0 a0 2e 	cmp  %g2, 0x2e
4000206c:	02 80 00 4d 	be  400021a0 <_vsnprintf+0x258>
40002070:	a0 10 20 00 	clr  %l0
40002074:	84 00 7f 98 	add  %g1, -104, %g2
40002078:	84 08 a0 ff 	and  %g2, 0xff, %g2
4000207c:	80 a0 a0 12 	cmp  %g2, 0x12
40002080:	38 80 00 0c 	bgu,a   400020b0 <_vsnprintf+0x168>
40002084:	84 00 7f db 	add  %g1, -37, %g2
40002088:	85 28 a0 02 	sll  %g2, 2, %g2
4000208c:	07 10 00 02 	sethi  %hi(0x40000800), %g3
40002090:	86 10 e2 88 	or  %g3, 0x288, %g3	! 40000a88 <cortos_init_sw_traps+0x1a0>
40002094:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
40002098:	81 c0 80 00 	jmp  %g2
4000209c:	01 00 00 00 	nop 
400020a0:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
400020a4:	b6 16 e2 00 	or  %i3, 0x200, %i3
400020a8:	ba 07 60 01 	inc  %i5
400020ac:	84 00 7f db 	add  %g1, -37, %g2
400020b0:	84 08 a0 ff 	and  %g2, 0xff, %g2
400020b4:	80 a0 a0 53 	cmp  %g2, 0x53
400020b8:	08 80 00 35 	bleu  4000218c <_vsnprintf+0x244>
400020bc:	85 28 a0 02 	sll  %g2, 2, %g2
400020c0:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
400020c4:	86 00 a0 01 	add  %g2, 1, %g3
400020c8:	c6 26 20 0c 	st  %g3, [ %i0 + 0xc ]
400020cc:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400020d0:	80 a0 80 03 	cmp  %g2, %g3
400020d4:	1a bf ff a8 	bcc  40001f74 <_vsnprintf+0x2c>
400020d8:	b2 07 60 01 	add  %i5, 1, %i1
400020dc:	c6 06 00 00 	ld  [ %i0 ], %g3
400020e0:	80 a0 e0 00 	cmp  %g3, 0
400020e4:	02 80 01 fe 	be  400028dc <_vsnprintf+0x994>
400020e8:	91 28 60 18 	sll  %g1, 0x18, %o0
400020ec:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400020f0:	9f c0 c0 00 	call  %g3
400020f4:	91 3a 20 18 	sra  %o0, 0x18, %o0
400020f8:	10 bf ff 9f 	b  40001f74 <_vsnprintf+0x2c>
400020fc:	b2 07 60 01 	add  %i5, 1, %i1
40002100:	86 11 22 44 	or  %g4, 0x244, %g3
40002104:	85 28 a0 02 	sll  %g2, 2, %g2
40002108:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
4000210c:	81 c0 80 00 	jmp  %g2
40002110:	01 00 00 00 	nop 
40002114:	b6 16 e0 01 	or  %i3, 1, %i3
40002118:	10 bf ff b9 	b  40001ffc <_vsnprintf+0xb4>
4000211c:	b2 06 60 01 	inc  %i1
40002120:	b6 16 e0 02 	or  %i3, 2, %i3
40002124:	10 bf ff b6 	b  40001ffc <_vsnprintf+0xb4>
40002128:	b2 06 60 01 	inc  %i1
4000212c:	b6 16 e0 04 	or  %i3, 4, %i3
40002130:	10 bf ff b3 	b  40001ffc <_vsnprintf+0xb4>
40002134:	b2 06 60 01 	inc  %i1
40002138:	b6 16 e0 10 	or  %i3, 0x10, %i3
4000213c:	10 bf ff b0 	b  40001ffc <_vsnprintf+0xb4>
40002140:	b2 06 60 01 	inc  %i1
40002144:	b6 16 e0 08 	or  %i3, 8, %i3
40002148:	10 bf ff ad 	b  40001ffc <_vsnprintf+0xb4>
4000214c:	b2 06 60 01 	inc  %i1
40002150:	b2 06 60 01 	inc  %i1
40002154:	10 bf ff 9d 	b  40001fc8 <_vsnprintf+0x80>
40002158:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
4000215c:	85 28 60 18 	sll  %g1, 0x18, %g2
40002160:	89 38 a0 18 	sra  %g2, 0x18, %g4
40002164:	80 a1 20 2a 	cmp  %g4, 0x2a
40002168:	12 bf ff bf 	bne  40002064 <_vsnprintf+0x11c>
4000216c:	b8 10 20 00 	clr  %i4
40002170:	f8 06 80 00 	ld  [ %i2 ], %i4
40002174:	80 a7 20 00 	cmp  %i4, 0
40002178:	06 80 01 99 	bl  400027dc <_vsnprintf+0x894>
4000217c:	b4 06 a0 04 	add  %i2, 4, %i2
40002180:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
40002184:	10 bf ff b7 	b  40002060 <_vsnprintf+0x118>
40002188:	ba 07 60 01 	inc  %i5
4000218c:	07 10 00 02 	sethi  %hi(0x40000800), %g3
40002190:	86 10 e0 f4 	or  %g3, 0xf4, %g3	! 400008f4 <cortos_init_sw_traps+0xc>
40002194:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
40002198:	81 c0 80 00 	jmp  %g2
4000219c:	01 00 00 00 	nop 
400021a0:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
400021a4:	b6 16 e8 00 	or  %i3, 0x800, %i3
400021a8:	86 00 7f d0 	add  %g1, -48, %g3
400021ac:	86 08 e0 ff 	and  %g3, 0xff, %g3
400021b0:	80 a0 e0 09 	cmp  %g3, 9
400021b4:	18 80 00 11 	bgu  400021f8 <_vsnprintf+0x2b0>
400021b8:	84 07 60 01 	add  %i5, 1, %g2
400021bc:	86 04 00 10 	add  %l0, %l0, %g3
400021c0:	83 28 60 18 	sll  %g1, 0x18, %g1
400021c4:	83 38 60 18 	sra  %g1, 0x18, %g1
400021c8:	a1 2c 20 03 	sll  %l0, 3, %l0
400021cc:	84 00 a0 01 	inc  %g2
400021d0:	a0 00 c0 10 	add  %g3, %l0, %l0
400021d4:	a0 04 00 01 	add  %l0, %g1, %l0
400021d8:	c2 08 80 00 	ldub  [ %g2 ], %g1
400021dc:	86 00 7f d0 	add  %g1, -48, %g3
400021e0:	86 08 e0 ff 	and  %g3, 0xff, %g3
400021e4:	80 a0 e0 09 	cmp  %g3, 9
400021e8:	08 bf ff f5 	bleu  400021bc <_vsnprintf+0x274>
400021ec:	a0 04 3f d0 	add  %l0, -48, %l0
400021f0:	10 bf ff a1 	b  40002074 <_vsnprintf+0x12c>
400021f4:	ba 10 00 02 	mov  %g2, %i5
400021f8:	87 28 60 18 	sll  %g1, 0x18, %g3
400021fc:	87 38 e0 18 	sra  %g3, 0x18, %g3
40002200:	80 a0 e0 2a 	cmp  %g3, 0x2a
40002204:	32 bf ff 9c 	bne,a   40002074 <_vsnprintf+0x12c>
40002208:	ba 10 00 02 	mov  %g2, %i5
4000220c:	c4 06 80 00 	ld  [ %i2 ], %g2
40002210:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
40002214:	a0 38 00 02 	xnor  %g0, %g2, %l0
40002218:	b4 06 a0 04 	add  %i2, 4, %i2
4000221c:	a1 3c 20 1f 	sra  %l0, 0x1f, %l0
40002220:	ba 07 60 02 	add  %i5, 2, %i5
40002224:	10 bf ff 94 	b  40002074 <_vsnprintf+0x12c>
40002228:	a0 08 80 10 	and  %g2, %l0, %l0
4000222c:	c4 4f 60 01 	ldsb  [ %i5 + 1 ], %g2
40002230:	80 a0 a0 6c 	cmp  %g2, 0x6c
40002234:	12 bf ff 9c 	bne  400020a4 <_vsnprintf+0x15c>
40002238:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
4000223c:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
40002240:	b6 16 e6 00 	or  %i3, 0x600, %i3
40002244:	10 bf ff 9a 	b  400020ac <_vsnprintf+0x164>
40002248:	ba 07 60 02 	add  %i5, 2, %i5
4000224c:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
40002250:	b6 16 e4 00 	or  %i3, 0x400, %i3
40002254:	10 bf ff 96 	b  400020ac <_vsnprintf+0x164>
40002258:	ba 07 60 01 	inc  %i5
4000225c:	c4 4f 60 01 	ldsb  [ %i5 + 1 ], %g2
40002260:	80 a0 a0 68 	cmp  %g2, 0x68
40002264:	02 80 01 88 	be  40002884 <_vsnprintf+0x93c>
40002268:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
4000226c:	b6 16 e0 80 	or  %i3, 0x80, %i3
40002270:	10 bf ff 8f 	b  400020ac <_vsnprintf+0x164>
40002274:	ba 07 60 01 	inc  %i5
40002278:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
4000227c:	84 00 60 01 	add  %g1, 1, %g2
40002280:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002284:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002288:	80 a0 40 02 	cmp  %g1, %g2
4000228c:	1a bf ff 3a 	bcc  40001f74 <_vsnprintf+0x2c>
40002290:	b2 07 60 01 	add  %i5, 1, %i1
40002294:	c4 06 00 00 	ld  [ %i0 ], %g2
40002298:	80 a0 a0 00 	cmp  %g2, 0
4000229c:	02 80 01 89 	be  400028c0 <_vsnprintf+0x978>
400022a0:	90 10 20 25 	mov  0x25, %o0
400022a4:	9f c0 80 00 	call  %g2
400022a8:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400022ac:	10 bf ff 33 	b  40001f78 <_vsnprintf+0x30>
400022b0:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400022b4:	d4 06 80 00 	ld  [ %i2 ], %o2
400022b8:	98 16 c0 12 	or  %i3, %l2, %o4
400022bc:	80 a2 a0 00 	cmp  %o2, 0
400022c0:	12 80 01 3b 	bne  400027ac <_vsnprintf+0x864>
400022c4:	b4 06 a0 04 	add  %i2, 4, %i2
400022c8:	90 10 00 18 	mov  %i0, %o0
400022cc:	92 10 00 13 	mov  %l3, %o1
400022d0:	94 10 20 05 	mov  5, %o2
400022d4:	96 10 20 0a 	mov  0xa, %o3
400022d8:	7f ff fa 74 	call  40000ca8 <out_rev_>
400022dc:	b2 07 60 01 	add  %i5, 1, %i1
400022e0:	10 bf ff 26 	b  40001f78 <_vsnprintf+0x30>
400022e4:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400022e8:	c2 06 80 00 	ld  [ %i2 ], %g1
400022ec:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
400022f0:	80 8e e0 40 	btst  0x40, %i3
400022f4:	12 80 01 18 	bne  40002754 <_vsnprintf+0x80c>
400022f8:	b4 06 a0 04 	add  %i2, 4, %i2
400022fc:	80 8e e0 80 	btst  0x80, %i3
40002300:	02 80 01 65 	be  40002894 <_vsnprintf+0x94c>
40002304:	80 8e e2 00 	btst  0x200, %i3
40002308:	c4 30 40 00 	sth  %g2, [ %g1 ]
4000230c:	10 bf ff 1a 	b  40001f74 <_vsnprintf+0x2c>
40002310:	b2 07 60 01 	add  %i5, 1, %i1
40002314:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002318:	b6 8e e0 02 	andcc  %i3, 2, %i3
4000231c:	02 80 01 11 	be  40002760 <_vsnprintf+0x818>
40002320:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002324:	b2 10 20 01 	mov  1, %i1
40002328:	c8 06 80 00 	ld  [ %i2 ], %g4
4000232c:	84 00 60 01 	add  %g1, 1, %g2
40002330:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002334:	80 a0 40 03 	cmp  %g1, %g3
40002338:	1a 80 00 0a 	bcc  40002360 <_vsnprintf+0x418>
4000233c:	b4 06 a0 04 	add  %i2, 4, %i2
40002340:	c4 06 00 00 	ld  [ %i0 ], %g2
40002344:	80 a0 a0 00 	cmp  %g2, 0
40002348:	22 80 01 63 	be,a   400028d4 <_vsnprintf+0x98c>
4000234c:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002350:	91 29 20 18 	sll  %g4, 0x18, %o0
40002354:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002358:	9f c0 80 00 	call  %g2
4000235c:	91 3a 20 18 	sra  %o0, 0x18, %o0
40002360:	80 a6 e0 00 	cmp  %i3, 0
40002364:	22 bf ff 04 	be,a   40001f74 <_vsnprintf+0x2c>
40002368:	b2 07 60 01 	add  %i5, 1, %i1
4000236c:	b6 10 20 20 	mov  0x20, %i3
40002370:	80 a7 00 19 	cmp  %i4, %i1
40002374:	28 bf ff 00 	bleu,a   40001f74 <_vsnprintf+0x2c>
40002378:	b2 07 60 01 	add  %i5, 1, %i1
4000237c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002380:	84 00 60 01 	add  %g1, 1, %g2
40002384:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002388:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
4000238c:	80 a0 40 02 	cmp  %g1, %g2
40002390:	3a bf ff f8 	bcc,a   40002370 <_vsnprintf+0x428>
40002394:	b2 06 60 01 	inc  %i1
40002398:	c4 06 00 00 	ld  [ %i0 ], %g2
4000239c:	80 a0 a0 00 	cmp  %g2, 0
400023a0:	22 80 01 1d 	be,a   40002814 <_vsnprintf+0x8cc>
400023a4:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400023a8:	90 10 20 20 	mov  0x20, %o0
400023ac:	9f c0 80 00 	call  %g2
400023b0:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400023b4:	10 bf ff ef 	b  40002370 <_vsnprintf+0x428>
400023b8:	b2 06 60 01 	inc  %i1
400023bc:	85 28 60 18 	sll  %g1, 0x18, %g2
400023c0:	87 38 a0 18 	sra  %g2, 0x18, %g3
400023c4:	80 a0 e0 69 	cmp  %g3, 0x69
400023c8:	12 80 00 df 	bne  40002744 <_vsnprintf+0x7fc>
400023cc:	80 a0 e0 64 	cmp  %g3, 0x64
400023d0:	07 00 00 10 	sethi  %hi(0x4000), %g3
400023d4:	b6 16 c0 03 	or  %i3, %g3, %i3
400023d8:	82 08 7f df 	and  %g1, -33, %g1
400023dc:	83 28 60 18 	sll  %g1, 0x18, %g1
400023e0:	83 38 60 18 	sra  %g1, 0x18, %g1
400023e4:	80 a0 60 58 	cmp  %g1, 0x58
400023e8:	22 80 00 0b 	be,a   40002414 <_vsnprintf+0x4cc>
400023ec:	a2 10 20 10 	mov  0x10, %l1
400023f0:	83 38 a0 18 	sra  %g2, 0x18, %g1
400023f4:	80 a0 60 6f 	cmp  %g1, 0x6f
400023f8:	02 80 00 0b 	be  40002424 <_vsnprintf+0x4dc>
400023fc:	a2 10 20 08 	mov  8, %l1
40002400:	80 a0 60 62 	cmp  %g1, 0x62
40002404:	02 80 00 08 	be  40002424 <_vsnprintf+0x4dc>
40002408:	a2 10 20 02 	mov  2, %l1
4000240c:	b6 0e ff ef 	and  %i3, -17, %i3
40002410:	a2 10 20 0a 	mov  0xa, %l1
40002414:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002418:	80 a0 a0 58 	cmp  %g2, 0x58
4000241c:	22 80 00 02 	be,a   40002424 <_vsnprintf+0x4dc>
40002420:	b6 16 e0 20 	or  %i3, 0x20, %i3
40002424:	80 8e e8 00 	btst  0x800, %i3
40002428:	02 80 00 03 	be  40002434 <_vsnprintf+0x4ec>
4000242c:	b2 07 60 01 	add  %i5, 1, %i1
40002430:	b6 0e ff fe 	and  %i3, -2, %i3
40002434:	03 00 00 10 	sethi  %hi(0x4000), %g1
40002438:	80 8e c0 01 	btst  %i3, %g1
4000243c:	02 80 00 fc 	be  4000282c <_vsnprintf+0x8e4>
40002440:	80 8e e4 00 	btst  0x400, %i3
40002444:	12 80 01 5d 	bne  400029b8 <_vsnprintf+0xa70>
40002448:	80 8e e2 00 	btst  0x200, %i3
4000244c:	02 80 01 28 	be  400028ec <_vsnprintf+0x9a4>
40002450:	80 8e e0 40 	btst  0x40, %i3
40002454:	d6 06 80 00 	ld  [ %i2 ], %o3
40002458:	80 a2 e0 00 	cmp  %o3, 0
4000245c:	04 80 01 3f 	ble  40002958 <_vsnprintf+0xa10>
40002460:	b4 06 a0 04 	add  %i2, 4, %i2
40002464:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
40002468:	d6 27 bf cc 	st  %o3, [ %fp + -52 ]
4000246c:	c2 27 bf c8 	st  %g1, [ %fp + -56 ]
40002470:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002474:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
40002478:	90 10 00 18 	mov  %i0, %o0
4000247c:	d2 07 bf c8 	ld  [ %fp + -56 ], %o1
40002480:	d4 07 bf cc 	ld  [ %fp + -52 ], %o2
40002484:	97 32 e0 1f 	srl  %o3, 0x1f, %o3
40002488:	98 0c 60 1a 	and  %l1, 0x1a, %o4
4000248c:	7f ff fa 5e 	call  40000e04 <print_integer>
40002490:	9a 10 00 10 	mov  %l0, %o5
40002494:	10 bf fe b9 	b  40001f78 <_vsnprintf+0x30>
40002498:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
4000249c:	f2 06 80 00 	ld  [ %i2 ], %i1
400024a0:	80 a6 60 00 	cmp  %i1, 0
400024a4:	02 80 01 62 	be  40002a2c <_vsnprintf+0xae4>
400024a8:	b4 06 a0 04 	add  %i2, 4, %i2
400024ac:	82 94 20 00 	orcc  %l0, 0, %g1
400024b0:	22 80 00 02 	be,a   400024b8 <_vsnprintf+0x570>
400024b4:	82 10 00 14 	mov  %l4, %g1
400024b8:	c4 0e 40 00 	ldub  [ %i1 ], %g2
400024bc:	91 28 a0 18 	sll  %g2, 0x18, %o0
400024c0:	80 a2 20 00 	cmp  %o0, 0
400024c4:	22 80 00 0c 	be,a   400024f4 <_vsnprintf+0x5ac>
400024c8:	a2 10 20 00 	clr  %l1
400024cc:	10 80 00 04 	b  400024dc <_vsnprintf+0x594>
400024d0:	a2 10 00 19 	mov  %i1, %l1
400024d4:	22 80 00 08 	be,a   400024f4 <_vsnprintf+0x5ac>
400024d8:	a2 24 40 19 	sub  %l1, %i1, %l1
400024dc:	a2 04 60 01 	inc  %l1
400024e0:	c6 4c 40 00 	ldsb  [ %l1 ], %g3
400024e4:	80 a0 e0 00 	cmp  %g3, 0
400024e8:	32 bf ff fb 	bne,a   400024d4 <_vsnprintf+0x58c>
400024ec:	82 80 7f ff 	addcc  %g1, -1, %g1
400024f0:	a2 24 40 19 	sub  %l1, %i1, %l1
400024f4:	ae 8e e8 00 	andcc  %i3, 0x800, %l7
400024f8:	22 80 00 06 	be,a   40002510 <_vsnprintf+0x5c8>
400024fc:	b6 8e e0 02 	andcc  %i3, 2, %i3
40002500:	80 a4 40 10 	cmp  %l1, %l0
40002504:	38 80 00 02 	bgu,a   4000250c <_vsnprintf+0x5c4>
40002508:	a2 10 00 10 	mov  %l0, %l1
4000250c:	b6 8e e0 02 	andcc  %i3, 2, %i3
40002510:	12 80 00 63 	bne  4000269c <_vsnprintf+0x754>
40002514:	f6 27 bf dc 	st  %i3, [ %fp + -36 ]
40002518:	80 a7 00 11 	cmp  %i4, %l1
4000251c:	08 80 00 13 	bleu  40002568 <_vsnprintf+0x620>
40002520:	b6 04 60 01 	add  %l1, 1, %i3
40002524:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002528:	84 00 60 01 	add  %g1, 1, %g2
4000252c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002530:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002534:	80 a0 40 02 	cmp  %g1, %g2
40002538:	1a 80 00 09 	bcc  4000255c <_vsnprintf+0x614>
4000253c:	a2 10 00 1b 	mov  %i3, %l1
40002540:	c4 06 00 00 	ld  [ %i0 ], %g2
40002544:	80 a0 a0 00 	cmp  %g2, 0
40002548:	02 80 00 6b 	be  400026f4 <_vsnprintf+0x7ac>
4000254c:	90 10 20 20 	mov  0x20, %o0
40002550:	9f c0 80 00 	call  %g2
40002554:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002558:	a2 10 00 1b 	mov  %i3, %l1
4000255c:	80 a7 00 11 	cmp  %i4, %l1
40002560:	18 bf ff f1 	bgu  40002524 <_vsnprintf+0x5dc>
40002564:	b6 04 60 01 	add  %l1, 1, %i3
40002568:	c4 0e 40 00 	ldub  [ %i1 ], %g2
4000256c:	91 28 a0 18 	sll  %g2, 0x18, %o0
40002570:	80 a2 20 00 	cmp  %o0, 0
40002574:	12 80 00 4d 	bne  400026a8 <_vsnprintf+0x760>
40002578:	a2 10 00 1b 	mov  %i3, %l1
4000257c:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
40002580:	80 a3 20 00 	cmp  %o4, 0
40002584:	22 bf fe 7c 	be,a   40001f74 <_vsnprintf+0x2c>
40002588:	b2 07 60 01 	add  %i5, 1, %i1
4000258c:	b6 10 20 20 	mov  0x20, %i3
40002590:	80 a7 00 11 	cmp  %i4, %l1
40002594:	28 bf fe 78 	bleu,a   40001f74 <_vsnprintf+0x2c>
40002598:	b2 07 60 01 	add  %i5, 1, %i1
4000259c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400025a0:	84 00 60 01 	add  %g1, 1, %g2
400025a4:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
400025a8:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
400025ac:	80 a0 40 02 	cmp  %g1, %g2
400025b0:	3a bf ff f8 	bcc,a   40002590 <_vsnprintf+0x648>
400025b4:	a2 04 60 01 	inc  %l1
400025b8:	c4 06 00 00 	ld  [ %i0 ], %g2
400025bc:	80 a0 a0 00 	cmp  %g2, 0
400025c0:	22 80 00 98 	be,a   40002820 <_vsnprintf+0x8d8>
400025c4:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400025c8:	90 10 20 20 	mov  0x20, %o0
400025cc:	9f c0 80 00 	call  %g2
400025d0:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400025d4:	10 bf ff ef 	b  40002590 <_vsnprintf+0x648>
400025d8:	a2 04 60 01 	inc  %l1
400025dc:	83 28 60 18 	sll  %g1, 0x18, %g1
400025e0:	83 38 60 18 	sra  %g1, 0x18, %g1
400025e4:	80 a0 60 46 	cmp  %g1, 0x46
400025e8:	22 80 00 02 	be,a   400025f0 <_vsnprintf+0x6a8>
400025ec:	b6 16 e0 20 	or  %i3, 0x20, %i3
400025f0:	92 10 00 1a 	mov  %i2, %o1
400025f4:	94 10 20 08 	mov  8, %o2
400025f8:	40 00 0a e8 	call  40005198 <__GI_memcpy>
400025fc:	90 07 bf f0 	add  %fp, -16, %o0
40002600:	90 10 00 18 	mov  %i0, %o0
40002604:	c0 23 a0 5c 	clr  [ %sp + 0x5c ]
40002608:	d2 07 bf f0 	ld  [ %fp + -16 ], %o1
4000260c:	d4 07 bf f4 	ld  [ %fp + -12 ], %o2
40002610:	96 10 00 10 	mov  %l0, %o3
40002614:	98 10 00 1c 	mov  %i4, %o4
40002618:	9a 10 00 1b 	mov  %i3, %o5
4000261c:	7f ff fd c7 	call  40001d38 <print_floating_point>
40002620:	b4 06 a0 08 	add  %i2, 8, %i2
40002624:	10 bf fe 54 	b  40001f74 <_vsnprintf+0x2c>
40002628:	b2 07 60 01 	add  %i5, 1, %i1
4000262c:	84 08 7f df 	and  %g1, -33, %g2
40002630:	85 28 a0 18 	sll  %g2, 0x18, %g2
40002634:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002638:	80 a0 a0 47 	cmp  %g2, 0x47
4000263c:	12 80 00 04 	bne  4000264c <_vsnprintf+0x704>
40002640:	82 08 7f fd 	and  %g1, -3, %g1
40002644:	05 00 00 04 	sethi  %hi(0x1000), %g2
40002648:	b6 16 c0 02 	or  %i3, %g2, %i3
4000264c:	83 28 60 18 	sll  %g1, 0x18, %g1
40002650:	83 38 60 18 	sra  %g1, 0x18, %g1
40002654:	80 a0 60 45 	cmp  %g1, 0x45
40002658:	22 80 00 02 	be,a   40002660 <_vsnprintf+0x718>
4000265c:	b6 16 e0 20 	or  %i3, 0x20, %i3
40002660:	92 10 00 1a 	mov  %i2, %o1
40002664:	94 10 20 08 	mov  8, %o2
40002668:	40 00 0a cc 	call  40005198 <__GI_memcpy>
4000266c:	90 07 bf f8 	add  %fp, -8, %o0
40002670:	82 10 20 01 	mov  1, %g1
40002674:	90 10 00 18 	mov  %i0, %o0
40002678:	d2 07 bf f8 	ld  [ %fp + -8 ], %o1
4000267c:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
40002680:	10 bf ff e4 	b  40002610 <_vsnprintf+0x6c8>
40002684:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40002688:	9f c0 c0 00 	call  %g3
4000268c:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002690:	c4 0e 40 00 	ldub  [ %i1 ], %g2
40002694:	a0 04 3f ff 	add  %l0, -1, %l0
40002698:	91 28 a0 18 	sll  %g2, 0x18, %o0
4000269c:	80 a2 20 00 	cmp  %o0, 0
400026a0:	02 bf ff b8 	be  40002580 <_vsnprintf+0x638>
400026a4:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
400026a8:	80 a5 e0 00 	cmp  %l7, 0
400026ac:	02 80 00 04 	be  400026bc <_vsnprintf+0x774>
400026b0:	80 a4 20 00 	cmp  %l0, 0
400026b4:	02 bf ff b3 	be  40002580 <_vsnprintf+0x638>
400026b8:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
400026bc:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400026c0:	86 00 60 01 	add  %g1, 1, %g3
400026c4:	c6 26 20 0c 	st  %g3, [ %i0 + 0xc ]
400026c8:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400026cc:	80 a0 40 03 	cmp  %g1, %g3
400026d0:	1a bf ff f0 	bcc  40002690 <_vsnprintf+0x748>
400026d4:	b2 06 60 01 	inc  %i1
400026d8:	c6 06 00 00 	ld  [ %i0 ], %g3
400026dc:	80 a0 e0 00 	cmp  %g3, 0
400026e0:	12 bf ff ea 	bne  40002688 <_vsnprintf+0x740>
400026e4:	91 3a 20 18 	sra  %o0, 0x18, %o0
400026e8:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
400026ec:	10 bf ff e9 	b  40002690 <_vsnprintf+0x748>
400026f0:	c4 28 c0 01 	stb  %g2, [ %g3 + %g1 ]
400026f4:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400026f8:	86 10 20 20 	mov  0x20, %g3
400026fc:	a2 10 00 1b 	mov  %i3, %l1
40002700:	10 bf ff 97 	b  4000255c <_vsnprintf+0x614>
40002704:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
40002708:	80 a0 60 00 	cmp  %g1, 0
4000270c:	22 bf fe 38 	be,a   40001fec <_vsnprintf+0xa4>
40002710:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40002714:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
40002718:	80 a0 e0 00 	cmp  %g3, 0
4000271c:	22 bf fe 34 	be,a   40001fec <_vsnprintf+0xa4>
40002720:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40002724:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
40002728:	80 a0 40 02 	cmp  %g1, %g2
4000272c:	28 80 00 02 	bleu,a   40002734 <_vsnprintf+0x7ec>
40002730:	84 00 7f ff 	add  %g1, -1, %g2
40002734:	c0 28 c0 02 	clrb  [ %g3 + %g2 ]
40002738:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
4000273c:	81 c7 e0 08 	ret 
40002740:	81 e8 00 00 	restore 
40002744:	32 bf ff 26 	bne,a   400023dc <_vsnprintf+0x494>
40002748:	82 08 7f df 	and  %g1, -33, %g1
4000274c:	10 bf ff 22 	b  400023d4 <_vsnprintf+0x48c>
40002750:	07 00 00 10 	sethi  %hi(0x4000), %g3
40002754:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002758:	10 bf fe 07 	b  40001f74 <_vsnprintf+0x2c>
4000275c:	b2 07 60 01 	add  %i5, 1, %i1
40002760:	84 10 20 01 	mov  1, %g2
40002764:	a0 10 20 20 	mov  0x20, %l0
40002768:	80 a7 00 02 	cmp  %i4, %g2
4000276c:	08 bf fe ef 	bleu  40002328 <_vsnprintf+0x3e0>
40002770:	b2 00 a0 01 	add  %g2, 1, %i1
40002774:	84 00 60 01 	add  %g1, 1, %g2
40002778:	80 a0 c0 01 	cmp  %g3, %g1
4000277c:	08 80 00 1d 	bleu  400027f0 <_vsnprintf+0x8a8>
40002780:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002784:	c4 06 00 00 	ld  [ %i0 ], %g2
40002788:	80 a0 a0 00 	cmp  %g2, 0
4000278c:	02 80 00 1c 	be  400027fc <_vsnprintf+0x8b4>
40002790:	90 10 20 20 	mov  0x20, %o0
40002794:	9f c0 80 00 	call  %g2
40002798:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
4000279c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400027a0:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400027a4:	10 bf ff f1 	b  40002768 <_vsnprintf+0x820>
400027a8:	84 10 00 19 	mov  %i1, %g2
400027ac:	82 10 20 0a 	mov  0xa, %g1
400027b0:	d8 23 a0 60 	st  %o4, [ %sp + 0x60 ]
400027b4:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
400027b8:	90 10 00 18 	mov  %i0, %o0
400027bc:	92 10 20 00 	clr  %o1
400027c0:	96 10 20 00 	clr  %o3
400027c4:	98 10 20 10 	mov  0x10, %o4
400027c8:	9a 10 00 10 	mov  %l0, %o5
400027cc:	7f ff f9 8e 	call  40000e04 <print_integer>
400027d0:	b2 07 60 01 	add  %i5, 1, %i1
400027d4:	10 bf fd e9 	b  40001f78 <_vsnprintf+0x30>
400027d8:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400027dc:	b6 16 e0 02 	or  %i3, 2, %i3
400027e0:	b8 20 00 1c 	neg  %i4
400027e4:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
400027e8:	10 bf fe 1e 	b  40002060 <_vsnprintf+0x118>
400027ec:	ba 07 60 01 	inc  %i5
400027f0:	82 10 00 02 	mov  %g2, %g1
400027f4:	10 bf ff dd 	b  40002768 <_vsnprintf+0x820>
400027f8:	84 10 00 19 	mov  %i1, %g2
400027fc:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002800:	e0 28 80 01 	stb  %l0, [ %g2 + %g1 ]
40002804:	84 10 00 19 	mov  %i1, %g2
40002808:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
4000280c:	10 bf ff d7 	b  40002768 <_vsnprintf+0x820>
40002810:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002814:	b2 06 60 01 	inc  %i1
40002818:	10 bf fe d6 	b  40002370 <_vsnprintf+0x428>
4000281c:	f6 28 80 01 	stb  %i3, [ %g2 + %g1 ]
40002820:	a2 04 60 01 	inc  %l1
40002824:	10 bf ff 5b 	b  40002590 <_vsnprintf+0x648>
40002828:	f6 28 80 01 	stb  %i3, [ %g2 + %g1 ]
4000282c:	12 80 00 53 	bne  40002978 <_vsnprintf+0xa30>
40002830:	ba 0e ff f3 	and  %i3, -13, %i5
40002834:	80 8e e2 00 	btst  0x200, %i3
40002838:	12 80 00 79 	bne  40002a1c <_vsnprintf+0xad4>
4000283c:	80 8e e0 40 	btst  0x40, %i3
40002840:	32 80 00 42 	bne,a   40002948 <_vsnprintf+0xa00>
40002844:	d4 0e a0 03 	ldub  [ %i2 + 3 ], %o2
40002848:	d4 06 80 00 	ld  [ %i2 ], %o2
4000284c:	80 8e e0 80 	btst  0x80, %i3
40002850:	02 80 00 03 	be  4000285c <_vsnprintf+0x914>
40002854:	b4 06 a0 04 	add  %i2, 4, %i2
40002858:	94 0a 80 15 	and  %o2, %l5, %o2
4000285c:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002860:	fa 23 a0 60 	st  %i5, [ %sp + 0x60 ]
40002864:	90 10 00 18 	mov  %i0, %o0
40002868:	92 10 20 00 	clr  %o1
4000286c:	96 10 20 00 	clr  %o3
40002870:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002874:	7f ff f9 64 	call  40000e04 <print_integer>
40002878:	9a 10 00 10 	mov  %l0, %o5
4000287c:	10 bf fd bf 	b  40001f78 <_vsnprintf+0x30>
40002880:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002884:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
40002888:	b6 16 e0 c0 	or  %i3, 0xc0, %i3
4000288c:	10 bf fe 08 	b  400020ac <_vsnprintf+0x164>
40002890:	ba 07 60 02 	add  %i5, 2, %i5
40002894:	32 80 00 09 	bne,a   400028b8 <_vsnprintf+0x970>
40002898:	c4 20 40 00 	st  %g2, [ %g1 ]
4000289c:	80 8e e4 00 	btst  0x400, %i3
400028a0:	22 80 00 06 	be,a   400028b8 <_vsnprintf+0x970>
400028a4:	c4 20 40 00 	st  %g2, [ %g1 ]
400028a8:	c0 20 40 00 	clr  [ %g1 ]
400028ac:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
400028b0:	10 bf fd b1 	b  40001f74 <_vsnprintf+0x2c>
400028b4:	b2 07 60 01 	add  %i5, 1, %i1
400028b8:	10 bf fd af 	b  40001f74 <_vsnprintf+0x2c>
400028bc:	b2 07 60 01 	add  %i5, 1, %i1
400028c0:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400028c4:	86 10 20 25 	mov  0x25, %g3
400028c8:	b2 07 60 01 	add  %i5, 1, %i1
400028cc:	10 bf fd aa 	b  40001f74 <_vsnprintf+0x2c>
400028d0:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
400028d4:	10 bf fe a3 	b  40002360 <_vsnprintf+0x418>
400028d8:	c8 28 80 01 	stb  %g4, [ %g2 + %g1 ]
400028dc:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
400028e0:	b2 07 60 01 	add  %i5, 1, %i1
400028e4:	10 bf fd a4 	b  40001f74 <_vsnprintf+0x2c>
400028e8:	c2 28 c0 02 	stb  %g1, [ %g3 + %g2 ]
400028ec:	32 80 00 19 	bne,a   40002950 <_vsnprintf+0xa08>
400028f0:	d6 4e a0 03 	ldsb  [ %i2 + 3 ], %o3
400028f4:	80 8e e0 80 	btst  0x80, %i3
400028f8:	22 80 00 5e 	be,a   40002a70 <_vsnprintf+0xb28>
400028fc:	d6 06 80 00 	ld  [ %i2 ], %o3
40002900:	d6 56 a0 02 	ldsh  [ %i2 + 2 ], %o3
40002904:	b4 06 a0 04 	add  %i2, 4, %i2
40002908:	80 a2 e0 00 	cmp  %o3, 0
4000290c:	04 80 00 51 	ble  40002a50 <_vsnprintf+0xb08>
40002910:	99 3a e0 1f 	sra  %o3, 0x1f, %o4
40002914:	d6 27 bf c4 	st  %o3, [ %fp + -60 ]
40002918:	d8 27 bf c0 	st  %o4, [ %fp + -64 ]
4000291c:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002920:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
40002924:	90 10 00 18 	mov  %i0, %o0
40002928:	d2 07 bf c0 	ld  [ %fp + -64 ], %o1
4000292c:	d4 07 bf c4 	ld  [ %fp + -60 ], %o2
40002930:	97 32 e0 1f 	srl  %o3, 0x1f, %o3
40002934:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002938:	7f ff f9 33 	call  40000e04 <print_integer>
4000293c:	9a 10 00 10 	mov  %l0, %o5
40002940:	10 bf fd 8e 	b  40001f78 <_vsnprintf+0x30>
40002944:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002948:	10 bf ff c5 	b  4000285c <_vsnprintf+0x914>
4000294c:	b4 06 a0 04 	add  %i2, 4, %i2
40002950:	10 bf ff ee 	b  40002908 <_vsnprintf+0x9c0>
40002954:	b4 06 a0 04 	add  %i2, 4, %i2
40002958:	87 3a e0 1f 	sra  %o3, 0x1f, %g3
4000295c:	d6 27 bf bc 	st  %o3, [ %fp + -68 ]
40002960:	c6 27 bf b8 	st  %g3, [ %fp + -72 ]
40002964:	c4 1f bf b8 	ldd  [ %fp + -72 ], %g2
40002968:	86 a0 00 03 	subcc  %g0, %g3, %g3
4000296c:	84 60 00 02 	subx  %g0, %g2, %g2
40002970:	10 bf fe c0 	b  40002470 <_vsnprintf+0x528>
40002974:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
40002978:	92 10 00 1a 	mov  %i2, %o1
4000297c:	90 07 bf e8 	add  %fp, -24, %o0
40002980:	40 00 0a 06 	call  40005198 <__GI_memcpy>
40002984:	94 10 20 08 	mov  8, %o2
40002988:	b4 06 a0 08 	add  %i2, 8, %i2
4000298c:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002990:	fa 23 a0 60 	st  %i5, [ %sp + 0x60 ]
40002994:	90 10 00 18 	mov  %i0, %o0
40002998:	d2 07 bf e8 	ld  [ %fp + -24 ], %o1
4000299c:	d4 07 bf ec 	ld  [ %fp + -20 ], %o2
400029a0:	96 10 20 00 	clr  %o3
400029a4:	98 0c 60 1a 	and  %l1, 0x1a, %o4
400029a8:	7f ff f9 17 	call  40000e04 <print_integer>
400029ac:	9a 10 00 10 	mov  %l0, %o5
400029b0:	10 bf fd 72 	b  40001f78 <_vsnprintf+0x30>
400029b4:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400029b8:	92 10 00 1a 	mov  %i2, %o1
400029bc:	90 07 bf e0 	add  %fp, -32, %o0
400029c0:	40 00 09 f6 	call  40005198 <__GI_memcpy>
400029c4:	94 10 20 08 	mov  8, %o2
400029c8:	c4 1f bf e0 	ldd  [ %fp + -32 ], %g2
400029cc:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
400029d0:	83 38 a0 1f 	sra  %g2, 0x1f, %g1
400029d4:	97 30 a0 1f 	srl  %g2, 0x1f, %o3
400029d8:	c2 27 bf d4 	st  %g1, [ %fp + -44 ]
400029dc:	c2 27 bf d0 	st  %g1, [ %fp + -48 ]
400029e0:	d8 1f bf d0 	ldd  [ %fp + -48 ], %o4
400029e4:	b8 1b 00 02 	xor  %o4, %g2, %i4
400029e8:	ba 1b 40 03 	xor  %o5, %g3, %i5
400029ec:	86 a7 40 0d 	subcc  %i5, %o5, %g3
400029f0:	84 67 00 0c 	subx  %i4, %o4, %g2
400029f4:	b4 06 a0 08 	add  %i2, 8, %i2
400029f8:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
400029fc:	90 10 00 18 	mov  %i0, %o0
40002a00:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002a04:	92 10 00 02 	mov  %g2, %o1
40002a08:	94 10 00 03 	mov  %g3, %o2
40002a0c:	7f ff f8 fe 	call  40000e04 <print_integer>
40002a10:	9a 10 00 10 	mov  %l0, %o5
40002a14:	10 bf fd 59 	b  40001f78 <_vsnprintf+0x30>
40002a18:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002a1c:	d4 06 80 00 	ld  [ %i2 ], %o2
40002a20:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002a24:	10 bf ff 8f 	b  40002860 <_vsnprintf+0x918>
40002a28:	b4 06 a0 04 	add  %i2, 4, %i2
40002a2c:	90 10 00 18 	mov  %i0, %o0
40002a30:	92 10 00 16 	mov  %l6, %o1
40002a34:	94 10 20 06 	mov  6, %o2
40002a38:	96 10 00 1c 	mov  %i4, %o3
40002a3c:	98 10 00 1b 	mov  %i3, %o4
40002a40:	7f ff f8 9a 	call  40000ca8 <out_rev_>
40002a44:	b2 07 60 01 	add  %i5, 1, %i1
40002a48:	10 bf fd 4c 	b  40001f78 <_vsnprintf+0x30>
40002a4c:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002a50:	d6 27 bf b4 	st  %o3, [ %fp + -76 ]
40002a54:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
40002a58:	c2 27 bf b0 	st  %g1, [ %fp + -80 ]
40002a5c:	c4 1f bf b0 	ldd  [ %fp + -80 ], %g2
40002a60:	86 a0 00 03 	subcc  %g0, %g3, %g3
40002a64:	84 60 00 02 	subx  %g0, %g2, %g2
40002a68:	10 bf ff ad 	b  4000291c <_vsnprintf+0x9d4>
40002a6c:	c4 3f bf c0 	std  %g2, [ %fp + -64 ]
40002a70:	10 bf ff a6 	b  40002908 <_vsnprintf+0x9c0>
40002a74:	b4 06 a0 04 	add  %i2, 4, %i2

40002a78 <uart_send_char>:
40002a78:	9d e3 bf a0 	save  %sp, -96, %sp
40002a7c:	40 00 05 64 	call  4000400c <__ajit_serial_putchar_via_bypass__>
40002a80:	90 10 00 18 	mov  %i0, %o0
40002a84:	80 a2 20 00 	cmp  %o0, 0
40002a88:	02 bf ff fd 	be  40002a7c <uart_send_char+0x4>
40002a8c:	01 00 00 00 	nop 
40002a90:	40 00 04 09 	call  40003ab4 <__ajit_read_serial_control_register_via_bypass__>
40002a94:	01 00 00 00 	nop 
40002a98:	90 0a 20 09 	and  %o0, 9, %o0
40002a9c:	80 a2 20 09 	cmp  %o0, 9
40002aa0:	02 bf ff fc 	be  40002a90 <uart_send_char+0x18>
40002aa4:	01 00 00 00 	nop 
40002aa8:	81 c7 e0 08 	ret 
40002aac:	81 e8 00 00 	restore 

40002ab0 <vprintf_>:
40002ab0:	9d e3 bf 88 	save  %sp, -120, %sp
40002ab4:	03 10 00 03 	sethi  %hi(0x40000c00), %g1
40002ab8:	82 10 60 70 	or  %g1, 0x70, %g1	! 40000c70 <putchar_wrapper>
40002abc:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40002ac0:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40002ac4:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_interrupt_handlers+0x3ffeeda7>
40002ac8:	92 10 00 18 	mov  %i0, %o1
40002acc:	c0 27 bf f0 	clr  [ %fp + -16 ]
40002ad0:	c0 27 bf f4 	clr  [ %fp + -12 ]
40002ad4:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002ad8:	90 07 bf ec 	add  %fp, -20, %o0
40002adc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002ae0:	7f ff fd 1a 	call  40001f48 <_vsnprintf>
40002ae4:	94 10 00 19 	mov  %i1, %o2
40002ae8:	81 c7 e0 08 	ret 
40002aec:	91 e8 00 08 	restore  %g0, %o0, %o0

40002af0 <vsnprintf_>:
40002af0:	9d e3 bf 88 	save  %sp, -120, %sp
40002af4:	80 a6 60 00 	cmp  %i1, 0
40002af8:	06 80 00 0f 	bl  40002b34 <vsnprintf_+0x44>
40002afc:	80 a0 00 18 	cmp  %g0, %i0
40002b00:	82 60 20 00 	subx  %g0, 0, %g1
40002b04:	f0 27 bf f4 	st  %i0, [ %fp + -12 ]
40002b08:	b2 0e 40 01 	and  %i1, %g1, %i1
40002b0c:	c0 27 bf ec 	clr  [ %fp + -20 ]
40002b10:	c0 27 bf f0 	clr  [ %fp + -16 ]
40002b14:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002b18:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40002b1c:	90 07 bf ec 	add  %fp, -20, %o0
40002b20:	92 10 00 1a 	mov  %i2, %o1
40002b24:	7f ff fd 09 	call  40001f48 <_vsnprintf>
40002b28:	94 10 00 1b 	mov  %i3, %o2
40002b2c:	81 c7 e0 08 	ret 
40002b30:	91 e8 00 08 	restore  %g0, %o0, %o0
40002b34:	82 60 20 00 	subx  %g0, 0, %g1
40002b38:	f0 27 bf f4 	st  %i0, [ %fp + -12 ]
40002b3c:	c0 27 bf ec 	clr  [ %fp + -20 ]
40002b40:	c0 27 bf f0 	clr  [ %fp + -16 ]
40002b44:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002b48:	90 07 bf ec 	add  %fp, -20, %o0
40002b4c:	92 10 00 1a 	mov  %i2, %o1
40002b50:	94 10 00 1b 	mov  %i3, %o2
40002b54:	33 1f ff ff 	sethi  %hi(0x7ffffc00), %i1
40002b58:	b2 16 63 ff 	or  %i1, 0x3ff, %i1	! 7fffffff <ajit_global_interrupt_handlers+0x3ffeeda7>
40002b5c:	b2 0e 40 01 	and  %i1, %g1, %i1
40002b60:	7f ff fc fa 	call  40001f48 <_vsnprintf>
40002b64:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40002b68:	81 c7 e0 08 	ret 
40002b6c:	91 e8 00 08 	restore  %g0, %o0, %o0

40002b70 <vsprintf_>:
40002b70:	96 10 00 0a 	mov  %o2, %o3
40002b74:	94 10 00 09 	mov  %o1, %o2
40002b78:	13 1f ff ff 	sethi  %hi(0x7ffffc00), %o1
40002b7c:	92 12 63 ff 	or  %o1, 0x3ff, %o1	! 7fffffff <ajit_global_interrupt_handlers+0x3ffeeda7>
40002b80:	82 13 c0 00 	mov  %o7, %g1
40002b84:	7f ff ff db 	call  40002af0 <vsnprintf_>
40002b88:	9e 10 40 00 	mov  %g1, %o7

40002b8c <vfctprintf>:
40002b8c:	9d e3 bf 88 	save  %sp, -120, %sp
40002b90:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40002b94:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_interrupt_handlers+0x3ffeeda7>
40002b98:	f0 27 bf ec 	st  %i0, [ %fp + -20 ]
40002b9c:	f2 27 bf f0 	st  %i1, [ %fp + -16 ]
40002ba0:	c0 27 bf f4 	clr  [ %fp + -12 ]
40002ba4:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002ba8:	90 07 bf ec 	add  %fp, -20, %o0
40002bac:	92 10 00 1a 	mov  %i2, %o1
40002bb0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002bb4:	7f ff fc e5 	call  40001f48 <_vsnprintf>
40002bb8:	94 10 00 1b 	mov  %i3, %o2
40002bbc:	81 c7 e0 08 	ret 
40002bc0:	91 e8 00 08 	restore  %g0, %o0, %o0

40002bc4 <printf_>:
40002bc4:	9d e3 bf 98 	save  %sp, -104, %sp
40002bc8:	92 07 a0 48 	add  %fp, 0x48, %o1
40002bcc:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40002bd0:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40002bd4:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002bd8:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002bdc:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002be0:	d2 27 bf fc 	st  %o1, [ %fp + -4 ]
40002be4:	7f ff ff b3 	call  40002ab0 <vprintf_>
40002be8:	90 10 00 18 	mov  %i0, %o0
40002bec:	81 c7 e0 08 	ret 
40002bf0:	91 e8 00 08 	restore  %g0, %o0, %o0

40002bf4 <sprintf_>:
40002bf4:	9d e3 bf 98 	save  %sp, -104, %sp
40002bf8:	94 07 a0 4c 	add  %fp, 0x4c, %o2
40002bfc:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40002c00:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002c04:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002c08:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002c0c:	d4 27 bf fc 	st  %o2, [ %fp + -4 ]
40002c10:	90 10 00 18 	mov  %i0, %o0
40002c14:	7f ff ff d7 	call  40002b70 <vsprintf_>
40002c18:	92 10 00 19 	mov  %i1, %o1
40002c1c:	81 c7 e0 08 	ret 
40002c20:	91 e8 00 08 	restore  %g0, %o0, %o0

40002c24 <snprintf_>:
40002c24:	9d e3 bf 98 	save  %sp, -104, %sp
40002c28:	96 07 a0 50 	add  %fp, 0x50, %o3
40002c2c:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002c30:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002c34:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002c38:	d6 27 bf fc 	st  %o3, [ %fp + -4 ]
40002c3c:	90 10 00 18 	mov  %i0, %o0
40002c40:	92 10 00 19 	mov  %i1, %o1
40002c44:	7f ff ff ab 	call  40002af0 <vsnprintf_>
40002c48:	94 10 00 1a 	mov  %i2, %o2
40002c4c:	81 c7 e0 08 	ret 
40002c50:	91 e8 00 08 	restore  %g0, %o0, %o0

40002c54 <fctprintf>:
40002c54:	9d e3 bf 98 	save  %sp, -104, %sp
40002c58:	96 07 a0 50 	add  %fp, 0x50, %o3
40002c5c:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002c60:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002c64:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002c68:	d6 27 bf fc 	st  %o3, [ %fp + -4 ]
40002c6c:	90 10 00 18 	mov  %i0, %o0
40002c70:	92 10 00 19 	mov  %i1, %o1
40002c74:	7f ff ff c6 	call  40002b8c <vfctprintf>
40002c78:	94 10 00 1a 	mov  %i2, %o2
40002c7c:	81 c7 e0 08 	ret 
40002c80:	91 e8 00 08 	restore  %g0, %o0, %o0

40002c84 <cortos_reserveQueue>:
40002c84:	9d e3 bf a0 	save  %sp, -96, %sp
40002c88:	90 5e 40 18 	smul  %i1, %i0, %o0
40002c8c:	80 a6 a0 00 	cmp  %i2, 0
40002c90:	02 80 00 17 	be  40002cec <cortos_reserveQueue+0x68>
40002c94:	90 02 20 30 	add  %o0, 0x30, %o0
40002c98:	40 00 01 5f 	call  40003214 <cortos_bget_ncram>
40002c9c:	01 00 00 00 	nop 
40002ca0:	b8 10 00 08 	mov  %o0, %i4
40002ca4:	80 a7 20 00 	cmp  %i4, 0
40002ca8:	02 80 00 15 	be  40002cfc <cortos_reserveQueue+0x78>
40002cac:	84 10 20 10 	mov  0x10, %g2
40002cb0:	82 0f 20 0f 	and  %i4, 0xf, %g1
40002cb4:	82 20 80 01 	sub  %g2, %g1, %g1
40002cb8:	90 10 20 01 	mov  1, %o0
40002cbc:	ba 07 00 01 	add  %i4, %g1, %i5
40002cc0:	c0 27 00 01 	clr  [ %i4 + %g1 ]
40002cc4:	c0 27 60 04 	clr  [ %i5 + 4 ]
40002cc8:	c0 27 60 08 	clr  [ %i5 + 8 ]
40002ccc:	f0 27 60 10 	st  %i0, [ %i5 + 0x10 ]
40002cd0:	7f ff f5 a0 	call  40000350 <cortos_reserveLock>
40002cd4:	f2 27 60 0c 	st  %i1, [ %i5 + 0xc ]
40002cd8:	f8 27 60 18 	st  %i4, [ %i5 + 0x18 ]
40002cdc:	d0 27 60 14 	st  %o0, [ %i5 + 0x14 ]
40002ce0:	c0 27 60 1c 	clr  [ %i5 + 0x1c ]
40002ce4:	81 c7 e0 08 	ret 
40002ce8:	91 e8 00 1d 	restore  %g0, %i5, %o0
40002cec:	40 00 01 24 	call  4000317c <cortos_bget>
40002cf0:	01 00 00 00 	nop 
40002cf4:	10 bf ff ec 	b  40002ca4 <cortos_reserveQueue+0x20>
40002cf8:	b8 10 00 08 	mov  %o0, %i4
40002cfc:	10 bf ff fa 	b  40002ce4 <cortos_reserveQueue+0x60>
40002d00:	ba 10 20 00 	clr  %i5

40002d04 <cortos_freeQueue>:
40002d04:	9d e3 bf a0 	save  %sp, -96, %sp
40002d08:	7f ff f5 b9 	call  400003ec <cortos_freeLock>
40002d0c:	d0 06 20 14 	ld  [ %i0 + 0x14 ], %o0
40002d10:	7f ff f5 f4 	call  400004e0 <cortos_IsNcRamAddr>
40002d14:	90 10 00 18 	mov  %i0, %o0
40002d18:	80 8a 20 ff 	btst  0xff, %o0
40002d1c:	12 80 00 04 	bne  40002d2c <cortos_freeQueue+0x28>
40002d20:	f0 06 20 18 	ld  [ %i0 + 0x18 ], %i0
40002d24:	40 00 01 21 	call  400031a8 <cortos_brel>
40002d28:	81 e8 00 00 	restore 
40002d2c:	40 00 01 45 	call  40003240 <cortos_brel_ncram>
40002d30:	81 e8 00 00 	restore 

40002d34 <cortos_writeMessages>:
40002d34:	9d e3 bf a0 	save  %sp, -96, %sp
40002d38:	c2 06 20 1c 	ld  [ %i0 + 0x1c ], %g1
40002d3c:	80 88 60 01 	btst  1, %g1
40002d40:	02 80 00 35 	be  40002e14 <cortos_writeMessages+0xe0>
40002d44:	01 00 00 00 	nop 
40002d48:	c2 06 00 00 	ld  [ %i0 ], %g1
40002d4c:	80 a0 60 00 	cmp  %g1, 0
40002d50:	12 80 00 2e 	bne  40002e08 <cortos_writeMessages+0xd4>
40002d54:	ba 10 20 00 	clr  %i5
40002d58:	f8 06 20 08 	ld  [ %i0 + 8 ], %i4
40002d5c:	de 06 20 0c 	ld  [ %i0 + 0xc ], %o7
40002d60:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002d64:	80 a6 a0 00 	cmp  %i2, 0
40002d68:	02 80 00 20 	be  40002de8 <cortos_writeMessages+0xb4>
40002d6c:	9a 06 20 20 	add  %i0, 0x20, %o5
40002d70:	80 a3 c0 1d 	cmp  %o7, %i5
40002d74:	08 80 00 30 	bleu  40002e34 <cortos_writeMessages+0x100>
40002d78:	b6 10 00 1a 	mov  %i2, %i3
40002d7c:	88 5f 00 03 	smul  %i4, %g3, %g4
40002d80:	82 10 20 00 	clr  %g1
40002d84:	80 a0 e0 00 	cmp  %g3, 0
40002d88:	02 80 00 08 	be  40002da8 <cortos_writeMessages+0x74>
40002d8c:	88 03 40 04 	add  %o5, %g4, %g4
40002d90:	c4 0e 40 01 	ldub  [ %i1 + %g1 ], %g2
40002d94:	c4 29 00 01 	stb  %g2, [ %g4 + %g1 ]
40002d98:	82 00 60 01 	inc  %g1
40002d9c:	80 a0 40 03 	cmp  %g1, %g3
40002da0:	32 bf ff fd 	bne,a   40002d94 <cortos_writeMessages+0x60>
40002da4:	c4 0e 40 01 	ldub  [ %i1 + %g1 ], %g2
40002da8:	b8 07 20 01 	inc  %i4
40002dac:	ba 07 60 01 	inc  %i5
40002db0:	81 80 20 00 	mov  %g0, %y
40002db4:	01 00 00 00 	nop 
40002db8:	01 00 00 00 	nop 
40002dbc:	01 00 00 00 	nop 
40002dc0:	82 77 00 0f 	udiv  %i4, %o7, %g1
40002dc4:	b6 86 ff ff 	addcc  %i3, -1, %i3
40002dc8:	82 58 40 0f 	smul  %g1, %o7, %g1
40002dcc:	02 80 00 07 	be  40002de8 <cortos_writeMessages+0xb4>
40002dd0:	b8 27 00 01 	sub  %i4, %g1, %i4
40002dd4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002dd8:	80 a0 40 1d 	cmp  %g1, %i5
40002ddc:	18 bf ff e8 	bgu  40002d7c <cortos_writeMessages+0x48>
40002de0:	b2 06 40 03 	add  %i1, %g3, %i1
40002de4:	b4 26 80 1b 	sub  %i2, %i3, %i2
40002de8:	f8 26 20 08 	st  %i4, [ %i0 + 8 ]
40002dec:	fa 26 00 00 	st  %i5, [ %i0 ]
40002df0:	c2 06 20 1c 	ld  [ %i0 + 0x1c ], %g1
40002df4:	80 88 60 01 	btst  1, %g1
40002df8:	22 80 00 0b 	be,a   40002e24 <cortos_writeMessages+0xf0>
40002dfc:	d0 06 20 14 	ld  [ %i0 + 0x14 ], %o0
40002e00:	81 c7 e0 08 	ret 
40002e04:	91 e8 00 1a 	restore  %g0, %i2, %o0
40002e08:	b4 10 20 00 	clr  %i2
40002e0c:	81 c7 e0 08 	ret 
40002e10:	91 e8 00 1a 	restore  %g0, %i2, %o0
40002e14:	7f ff f5 28 	call  400002b4 <cortos_lock_acquire_buzy>
40002e18:	d0 06 20 14 	ld  [ %i0 + 0x14 ], %o0
40002e1c:	10 bf ff cf 	b  40002d58 <cortos_writeMessages+0x24>
40002e20:	fa 06 00 00 	ld  [ %i0 ], %i5
40002e24:	7f ff f5 3e 	call  4000031c <cortos_lock_release>
40002e28:	b0 10 00 1a 	mov  %i2, %i0
40002e2c:	81 c7 e0 08 	ret 
40002e30:	81 e8 00 00 	restore 
40002e34:	10 bf ff ed 	b  40002de8 <cortos_writeMessages+0xb4>
40002e38:	b4 10 20 00 	clr  %i2

40002e3c <cortos_readMessages>:
40002e3c:	9d e3 bf a0 	save  %sp, -96, %sp
40002e40:	c2 06 20 1c 	ld  [ %i0 + 0x1c ], %g1
40002e44:	80 88 60 01 	btst  1, %g1
40002e48:	02 80 00 33 	be  40002f14 <cortos_readMessages+0xd8>
40002e4c:	01 00 00 00 	nop 
40002e50:	fa 06 00 00 	ld  [ %i0 ], %i5
40002e54:	80 a7 60 00 	cmp  %i5, 0
40002e58:	02 80 00 2d 	be  40002f0c <cortos_readMessages+0xd0>
40002e5c:	b6 10 20 00 	clr  %i3
40002e60:	f8 06 20 04 	ld  [ %i0 + 4 ], %i4
40002e64:	de 06 20 0c 	ld  [ %i0 + 0xc ], %o7
40002e68:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002e6c:	80 a7 60 00 	cmp  %i5, 0
40002e70:	02 80 00 31 	be  40002f34 <cortos_readMessages+0xf8>
40002e74:	9a 06 20 20 	add  %i0, 0x20, %o5
40002e78:	80 a6 a0 00 	cmp  %i2, 0
40002e7c:	02 80 00 1e 	be  40002ef4 <cortos_readMessages+0xb8>
40002e80:	b6 10 20 00 	clr  %i3
40002e84:	b6 10 00 1a 	mov  %i2, %i3
40002e88:	88 5f 00 03 	smul  %i4, %g3, %g4
40002e8c:	82 10 20 00 	clr  %g1
40002e90:	80 a0 e0 00 	cmp  %g3, 0
40002e94:	02 80 00 08 	be  40002eb4 <cortos_readMessages+0x78>
40002e98:	88 03 40 04 	add  %o5, %g4, %g4
40002e9c:	c4 09 00 01 	ldub  [ %g4 + %g1 ], %g2
40002ea0:	c4 2e 40 01 	stb  %g2, [ %i1 + %g1 ]
40002ea4:	82 00 60 01 	inc  %g1
40002ea8:	80 a0 40 03 	cmp  %g1, %g3
40002eac:	32 bf ff fd 	bne,a   40002ea0 <cortos_readMessages+0x64>
40002eb0:	c4 09 00 01 	ldub  [ %g4 + %g1 ], %g2
40002eb4:	b8 07 20 01 	inc  %i4
40002eb8:	b6 06 ff ff 	add  %i3, -1, %i3
40002ebc:	81 80 20 00 	mov  %g0, %y
40002ec0:	01 00 00 00 	nop 
40002ec4:	01 00 00 00 	nop 
40002ec8:	01 00 00 00 	nop 
40002ecc:	82 77 00 0f 	udiv  %i4, %o7, %g1
40002ed0:	b2 06 40 03 	add  %i1, %g3, %i1
40002ed4:	82 58 40 0f 	smul  %g1, %o7, %g1
40002ed8:	ba 87 7f ff 	addcc  %i5, -1, %i5
40002edc:	02 80 00 05 	be  40002ef0 <cortos_readMessages+0xb4>
40002ee0:	b8 27 00 01 	sub  %i4, %g1, %i4
40002ee4:	80 a6 e0 00 	cmp  %i3, 0
40002ee8:	32 bf ff e9 	bne,a   40002e8c <cortos_readMessages+0x50>
40002eec:	88 5f 00 03 	smul  %i4, %g3, %g4
40002ef0:	b6 26 80 1b 	sub  %i2, %i3, %i3
40002ef4:	f8 26 20 04 	st  %i4, [ %i0 + 4 ]
40002ef8:	fa 26 00 00 	st  %i5, [ %i0 ]
40002efc:	c2 06 20 1c 	ld  [ %i0 + 0x1c ], %g1
40002f00:	80 88 60 01 	btst  1, %g1
40002f04:	22 80 00 08 	be,a   40002f24 <cortos_readMessages+0xe8>
40002f08:	d0 06 20 14 	ld  [ %i0 + 0x14 ], %o0
40002f0c:	81 c7 e0 08 	ret 
40002f10:	91 e8 00 1b 	restore  %g0, %i3, %o0
40002f14:	7f ff f4 e8 	call  400002b4 <cortos_lock_acquire_buzy>
40002f18:	d0 06 20 14 	ld  [ %i0 + 0x14 ], %o0
40002f1c:	10 bf ff d1 	b  40002e60 <cortos_readMessages+0x24>
40002f20:	fa 06 00 00 	ld  [ %i0 ], %i5
40002f24:	7f ff f4 fe 	call  4000031c <cortos_lock_release>
40002f28:	b0 10 00 1b 	mov  %i3, %i0
40002f2c:	81 c7 e0 08 	ret 
40002f30:	81 e8 00 00 	restore 
40002f34:	10 bf ff f0 	b  40002ef4 <cortos_readMessages+0xb8>
40002f38:	b6 10 20 00 	clr  %i3

40002f3c <ajit_initialize_interrupt_handlers_to_null>:
40002f3c:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40002f40:	82 10 62 58 	or  %g1, 0x258, %g1	! 40011258 <ajit_global_interrupt_handlers>
40002f44:	84 00 60 40 	add  %g1, 0x40, %g2
40002f48:	c0 20 40 00 	clr  [ %g1 ]
40002f4c:	82 00 60 04 	add  %g1, 4, %g1
40002f50:	80 a0 40 02 	cmp  %g1, %g2
40002f54:	32 bf ff fe 	bne,a   40002f4c <ajit_initialize_interrupt_handlers_to_null+0x10>
40002f58:	c0 20 40 00 	clr  [ %g1 ]
40002f5c:	81 c3 e0 08 	retl 
40002f60:	01 00 00 00 	nop 

40002f64 <ajit_set_interrupt_handler>:
40002f64:	80 a2 20 0f 	cmp  %o0, 0xf
40002f68:	18 80 00 05 	bgu  40002f7c <ajit_set_interrupt_handler+0x18>
40002f6c:	91 2a 20 02 	sll  %o0, 2, %o0
40002f70:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40002f74:	82 10 62 58 	or  %g1, 0x258, %g1	! 40011258 <ajit_global_interrupt_handlers>
40002f78:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]
40002f7c:	81 c3 e0 08 	retl 
40002f80:	01 00 00 00 	nop 

40002f84 <readInterruptControlRegister>:
40002f84:	90 02 00 08 	add  %o0, %o0, %o0
40002f88:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40002f8c:	92 02 00 09 	add  %o0, %o1, %o1
40002f90:	91 2a 60 02 	sll  %o1, 2, %o0
40002f94:	90 02 00 01 	add  %o0, %g1, %o0
40002f98:	82 13 c0 00 	mov  %o7, %g1
40002f9c:	40 00 02 a6 	call  40003a34 <__ajit_load_word_mmu_bypass__>
40002fa0:	9e 10 40 00 	mov  %g1, %o7

40002fa4 <writeInterruptControlRegister>:
40002fa4:	90 02 00 08 	add  %o0, %o0, %o0
40002fa8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40002fac:	92 02 00 09 	add  %o0, %o1, %o1
40002fb0:	90 10 00 0a 	mov  %o2, %o0
40002fb4:	93 2a 60 02 	sll  %o1, 2, %o1
40002fb8:	92 02 40 01 	add  %o1, %g1, %o1
40002fbc:	82 13 c0 00 	mov  %o7, %g1
40002fc0:	40 00 02 25 	call  40003854 <__ajit_store_word_mmu_bypass__>
40002fc4:	9e 10 40 00 	mov  %g1, %o7

40002fc8 <enableInterruptController>:
40002fc8:	9d e3 bf a0 	save  %sp, -96, %sp
40002fcc:	90 10 00 18 	mov  %i0, %o0
40002fd0:	7f ff ff ed 	call  40002f84 <readInterruptControlRegister>
40002fd4:	92 10 00 19 	mov  %i1, %o1
40002fd8:	b4 12 20 01 	or  %o0, 1, %i2
40002fdc:	7f ff ff f2 	call  40002fa4 <writeInterruptControlRegister>
40002fe0:	81 e8 00 00 	restore 

40002fe4 <disableInterruptController>:
40002fe4:	9d e3 bf a0 	save  %sp, -96, %sp
40002fe8:	90 10 00 18 	mov  %i0, %o0
40002fec:	7f ff ff e6 	call  40002f84 <readInterruptControlRegister>
40002ff0:	92 10 00 19 	mov  %i1, %o1
40002ff4:	b4 0a 3f fe 	and  %o0, -2, %i2
40002ff8:	7f ff ff eb 	call  40002fa4 <writeInterruptControlRegister>
40002ffc:	81 e8 00 00 	restore 

40003000 <ajit_generic_interrupt_handler>:
40003000:	9d e3 bf 98 	save  %sp, -104, %sp
40003004:	90 07 bf fe 	add  %fp, -2, %o0
40003008:	40 00 01 d8 	call  40003768 <ajit_get_core_and_thread_id>
4000300c:	92 07 bf ff 	add  %fp, -1, %o1
40003010:	d0 0f bf fe 	ldub  [ %fp + -2 ], %o0
40003014:	7f ff ff f4 	call  40002fe4 <disableInterruptController>
40003018:	d2 0f bf ff 	ldub  [ %fp + -1 ], %o1
4000301c:	b1 36 20 04 	srl  %i0, 4, %i0
40003020:	b0 0e 20 ff 	and  %i0, 0xff, %i0
40003024:	82 06 3f ef 	add  %i0, -17, %g1
40003028:	80 a0 60 0e 	cmp  %g1, 0xe
4000302c:	18 80 00 11 	bgu  40003070 <ajit_generic_interrupt_handler+0x70>
40003030:	d0 0f bf fe 	ldub  [ %fp + -2 ], %o0
40003034:	b0 06 3f f0 	add  %i0, -16, %i0
40003038:	03 10 00 44 	sethi  %hi(0x40011000), %g1
4000303c:	b1 2e 20 02 	sll  %i0, 2, %i0
40003040:	82 10 62 58 	or  %g1, 0x258, %g1
40003044:	c2 00 40 18 	ld  [ %g1 + %i0 ], %g1
40003048:	80 a0 60 00 	cmp  %g1, 0
4000304c:	02 80 00 09 	be  40003070 <ajit_generic_interrupt_handler+0x70>
40003050:	01 00 00 00 	nop 
40003054:	9f c0 40 00 	call  %g1
40003058:	01 00 00 00 	nop 
4000305c:	d0 0f bf fe 	ldub  [ %fp + -2 ], %o0
40003060:	7f ff ff da 	call  40002fc8 <enableInterruptController>
40003064:	d2 0f bf ff 	ldub  [ %fp + -1 ], %o1
40003068:	81 c7 e0 08 	ret 
4000306c:	81 e8 00 00 	restore 
40003070:	7f ff ff d6 	call  40002fc8 <enableInterruptController>
40003074:	d2 0f bf ff 	ldub  [ %fp + -1 ], %o1
40003078:	91 d0 20 00 	ta  0
4000307c:	81 c7 e0 08 	ret 
40003080:	81 e8 00 00 	restore 

40003084 <enableInterrupt>:
40003084:	9d e3 bf a0 	save  %sp, -96, %sp
40003088:	90 10 00 18 	mov  %i0, %o0
4000308c:	7f ff ff be 	call  40002f84 <readInterruptControlRegister>
40003090:	92 10 00 19 	mov  %i1, %o1
40003094:	82 10 20 01 	mov  1, %g1
40003098:	b5 28 40 1a 	sll  %g1, %i2, %i2
4000309c:	b4 12 00 1a 	or  %o0, %i2, %i2
400030a0:	7f ff ff c1 	call  40002fa4 <writeInterruptControlRegister>
400030a4:	81 e8 00 00 	restore 

400030a8 <enableAllInterrupts>:
400030a8:	9d e3 bf a0 	save  %sp, -96, %sp
400030ac:	35 00 00 3f 	sethi  %hi(0xfc00), %i2
400030b0:	90 10 00 18 	mov  %i0, %o0
400030b4:	92 10 00 19 	mov  %i1, %o1
400030b8:	7f ff ff b3 	call  40002f84 <readInterruptControlRegister>
400030bc:	b4 16 a3 fe 	or  %i2, 0x3fe, %i2
400030c0:	b4 12 00 1a 	or  %o0, %i2, %i2
400030c4:	7f ff ff b8 	call  40002fa4 <writeInterruptControlRegister>
400030c8:	81 e8 00 00 	restore 

400030cc <enableInterruptControllerAndAllInterrupts>:
400030cc:	15 00 00 3f 	sethi  %hi(0xfc00), %o2
400030d0:	94 12 a3 ff 	or  %o2, 0x3ff, %o2	! ffff <__DYNAMIC+0xffff>
400030d4:	82 13 c0 00 	mov  %o7, %g1
400030d8:	7f ff ff b3 	call  40002fa4 <writeInterruptControlRegister>
400030dc:	9e 10 40 00 	mov  %g1, %o7

400030e0 <setInterruptMask>:
400030e0:	9d e3 bf a0 	save  %sp, -96, %sp
400030e4:	90 10 00 18 	mov  %i0, %o0
400030e8:	7f ff ff a7 	call  40002f84 <readInterruptControlRegister>
400030ec:	92 10 00 19 	mov  %i1, %o1
400030f0:	03 3f ff c0 	sethi  %hi(0xffff0000), %g1
400030f4:	05 00 00 3f 	sethi  %hi(0xfc00), %g2
400030f8:	82 10 60 01 	or  %g1, 1, %g1
400030fc:	84 10 a3 fe 	or  %g2, 0x3fe, %g2
40003100:	90 0a 00 01 	and  %o0, %g1, %o0
40003104:	b4 0e 80 02 	and  %i2, %g2, %i2
40003108:	b4 12 00 1a 	or  %o0, %i2, %i2
4000310c:	7f ff ff a6 	call  40002fa4 <writeInterruptControlRegister>
40003110:	81 e8 00 00 	restore 

40003114 <disableInterrupt>:
40003114:	9d e3 bf a0 	save  %sp, -96, %sp
40003118:	90 10 00 18 	mov  %i0, %o0
4000311c:	7f ff ff 9a 	call  40002f84 <readInterruptControlRegister>
40003120:	92 10 00 19 	mov  %i1, %o1
40003124:	82 10 20 01 	mov  1, %g1
40003128:	b5 28 40 1a 	sll  %g1, %i2, %i2
4000312c:	b4 2a 00 1a 	andn  %o0, %i2, %i2
40003130:	7f ff ff 9d 	call  40002fa4 <writeInterruptControlRegister>
40003134:	81 e8 00 00 	restore 

40003138 <__cortos_bpool>:
40003138:	9d e3 bf a0 	save  %sp, -96, %sp
4000313c:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40003140:	c2 07 60 0c 	ld  [ %i5 + 0xc ], %g1	! 4001100c <bgetLockAddr>
40003144:	80 a0 60 00 	cmp  %g1, 0
40003148:	12 80 00 0b 	bne  40003174 <__cortos_bpool+0x3c>
4000314c:	11 10 00 50 	sethi  %hi(0x40014000), %o0
40003150:	40 00 00 75 	call  40003324 <bpool>
40003154:	13 00 00 64 	sethi  %hi(0x19000), %o1
40003158:	03 10 00 44 	sethi  %hi(0x40011000), %g1
4000315c:	82 10 60 18 	or  %g1, 0x18, %g1	! 40011018 <allocatedLocksNc>
40003160:	84 10 20 01 	mov  1, %g2
40003164:	c4 28 60 02 	stb  %g2, [ %g1 + 2 ]
40003168:	03 10 00 4c 	sethi  %hi(0x40013000), %g1
4000316c:	82 10 60 02 	or  %g1, 2, %g1	! 40013002 <ajit_global_interrupt_handlers+0x1daa>
40003170:	c2 27 60 0c 	st  %g1, [ %i5 + 0xc ]
40003174:	81 c7 e0 08 	ret 
40003178:	81 e8 00 00 	restore 

4000317c <cortos_bget>:
4000317c:	9d e3 bf a0 	save  %sp, -96, %sp
40003180:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40003184:	7f ff f4 4c 	call  400002b4 <cortos_lock_acquire_buzy>
40003188:	d0 07 60 0c 	ld  [ %i5 + 0xc ], %o0	! 4001100c <bgetLockAddr>
4000318c:	40 00 00 36 	call  40003264 <bget>
40003190:	90 10 00 18 	mov  %i0, %o0
40003194:	b0 10 00 08 	mov  %o0, %i0
40003198:	7f ff f4 61 	call  4000031c <cortos_lock_release>
4000319c:	d0 07 60 0c 	ld  [ %i5 + 0xc ], %o0
400031a0:	81 c7 e0 08 	ret 
400031a4:	81 e8 00 00 	restore 

400031a8 <cortos_brel>:
400031a8:	9d e3 bf a0 	save  %sp, -96, %sp
400031ac:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
400031b0:	7f ff f4 41 	call  400002b4 <cortos_lock_acquire_buzy>
400031b4:	d0 07 60 0c 	ld  [ %i5 + 0xc ], %o0	! 4001100c <bgetLockAddr>
400031b8:	40 00 00 6c 	call  40003368 <brel>
400031bc:	90 10 00 18 	mov  %i0, %o0
400031c0:	f0 07 60 0c 	ld  [ %i5 + 0xc ], %i0
400031c4:	7f ff f4 56 	call  4000031c <cortos_lock_release>
400031c8:	81 e8 00 00 	restore 

400031cc <__cortos_bpool_ncram>:
400031cc:	9d e3 bf a0 	save  %sp, -96, %sp
400031d0:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
400031d4:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1	! 40011008 <bgetNcramLockAddr>
400031d8:	80 a0 60 00 	cmp  %g1, 0
400031dc:	12 80 00 0c 	bne  4000320c <__cortos_bpool_ncram+0x40>
400031e0:	11 08 00 00 	sethi  %hi(0x20000000), %o0
400031e4:	13 07 ff ff 	sethi  %hi(0x1ffffc00), %o1
400031e8:	7f ff f5 23 	call  40000674 <bpool_ncram>
400031ec:	92 12 63 ff 	or  %o1, 0x3ff, %o1	! 1fffffff <__DYNAMIC+0x1fffffff>
400031f0:	03 10 00 44 	sethi  %hi(0x40011000), %g1
400031f4:	82 10 60 18 	or  %g1, 0x18, %g1	! 40011018 <allocatedLocksNc>
400031f8:	84 10 20 01 	mov  1, %g2
400031fc:	c4 28 60 03 	stb  %g2, [ %g1 + 3 ]
40003200:	03 10 00 4c 	sethi  %hi(0x40013000), %g1
40003204:	82 10 60 03 	or  %g1, 3, %g1	! 40013003 <ajit_global_interrupt_handlers+0x1dab>
40003208:	c2 27 60 08 	st  %g1, [ %i5 + 8 ]
4000320c:	81 c7 e0 08 	ret 
40003210:	81 e8 00 00 	restore 

40003214 <cortos_bget_ncram>:
40003214:	9d e3 bf a0 	save  %sp, -96, %sp
40003218:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
4000321c:	7f ff f4 26 	call  400002b4 <cortos_lock_acquire_buzy>
40003220:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0	! 40011008 <bgetNcramLockAddr>
40003224:	7f ff f4 de 	call  4000059c <bget_ncram>
40003228:	90 10 00 18 	mov  %i0, %o0
4000322c:	b0 10 00 08 	mov  %o0, %i0
40003230:	7f ff f4 3b 	call  4000031c <cortos_lock_release>
40003234:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0
40003238:	81 c7 e0 08 	ret 
4000323c:	81 e8 00 00 	restore 

40003240 <cortos_brel_ncram>:
40003240:	9d e3 bf a0 	save  %sp, -96, %sp
40003244:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40003248:	7f ff f4 1b 	call  400002b4 <cortos_lock_acquire_buzy>
4000324c:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0	! 40011008 <bgetNcramLockAddr>
40003250:	7f ff f5 1a 	call  400006b8 <brel_ncram>
40003254:	90 10 00 18 	mov  %i0, %o0
40003258:	f0 07 60 08 	ld  [ %i5 + 8 ], %i0
4000325c:	7f ff f4 30 	call  4000031c <cortos_lock_release>
40003260:	81 e8 00 00 	restore 

40003264 <bget>:
40003264:	80 a2 20 07 	cmp  %o0, 7
40003268:	08 80 00 23 	bleu  400032f4 <bget+0x90>
4000326c:	86 10 20 10 	mov  0x10, %g3
40003270:	88 02 20 07 	add  %o0, 7, %g4
40003274:	88 09 3f f8 	and  %g4, -8, %g4
40003278:	88 01 20 08 	add  %g4, 8, %g4
4000327c:	86 10 00 04 	mov  %g4, %g3
40003280:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40003284:	84 10 a1 18 	or  %g2, 0x118, %g2	! 40010518 <freelist>
40003288:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
4000328c:	80 a2 00 02 	cmp  %o0, %g2
40003290:	32 80 00 08 	bne,a   400032b0 <bget+0x4c>
40003294:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40003298:	81 c3 e0 08 	retl 
4000329c:	90 10 20 00 	clr  %o0
400032a0:	80 a2 00 02 	cmp  %o0, %g2
400032a4:	02 80 00 12 	be  400032ec <bget+0x88>
400032a8:	01 00 00 00 	nop 
400032ac:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
400032b0:	80 a0 40 03 	cmp  %g1, %g3
400032b4:	26 bf ff fb 	bl,a   400032a0 <bget+0x3c>
400032b8:	d0 02 20 08 	ld  [ %o0 + 8 ], %o0
400032bc:	84 20 40 03 	sub  %g1, %g3, %g2
400032c0:	80 a0 a0 10 	cmp  %g2, 0x10
400032c4:	28 80 00 0e 	bleu,a   400032fc <bget+0x98>
400032c8:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
400032cc:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
400032d0:	c4 22 00 02 	st  %g2, [ %o0 + %g2 ]
400032d4:	86 20 00 03 	neg  %g3
400032d8:	90 02 00 02 	add  %o0, %g2, %o0
400032dc:	c0 22 00 04 	clr  [ %o0 + %g4 ]
400032e0:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
400032e4:	81 c3 e0 08 	retl 
400032e8:	90 02 20 08 	add  %o0, 8, %o0
400032ec:	81 c3 e0 08 	retl 
400032f0:	90 10 20 00 	clr  %o0
400032f4:	10 bf ff e3 	b  40003280 <bget+0x1c>
400032f8:	88 10 20 10 	mov  0x10, %g4
400032fc:	c4 02 20 0c 	ld  [ %o0 + 0xc ], %g2
40003300:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
40003304:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40003308:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
4000330c:	c0 22 00 01 	clr  [ %o0 + %g1 ]
40003310:	84 20 00 01 	neg  %g1, %g2
40003314:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40003318:	90 02 20 08 	add  %o0, 8, %o0
4000331c:	81 c3 e0 08 	retl 
40003320:	01 00 00 00 	nop 

40003324 <bpool>:
40003324:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40003328:	82 10 61 18 	or  %g1, 0x118, %g1	! 40010518 <freelist>
4000332c:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40003330:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
40003334:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40003338:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
4000333c:	c0 22 00 00 	clr  [ %o0 ]
40003340:	c2 02 20 0c 	ld  [ %o0 + 0xc ], %g1
40003344:	92 0a 7f f8 	and  %o1, -8, %o1
40003348:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
4000334c:	92 02 7f f8 	add  %o1, -8, %o1
40003350:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
40003354:	82 02 00 09 	add  %o0, %o1, %g1
40003358:	05 20 00 00 	sethi  %hi(0x80000000), %g2
4000335c:	d2 22 00 09 	st  %o1, [ %o0 + %o1 ]
40003360:	81 c3 e0 08 	retl 
40003364:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

40003368 <brel>:
40003368:	c2 02 3f f8 	ld  [ %o0 + -8 ], %g1
4000336c:	80 a0 60 00 	cmp  %g1, 0
40003370:	02 80 00 16 	be  400033c8 <brel+0x60>
40003374:	84 02 3f f8 	add  %o0, -8, %g2
40003378:	84 20 80 01 	sub  %g2, %g1, %g2
4000337c:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40003380:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
40003384:	82 20 c0 01 	sub  %g3, %g1, %g1
40003388:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
4000338c:	86 00 80 01 	add  %g2, %g1, %g3
40003390:	c8 00 e0 04 	ld  [ %g3 + 4 ], %g4
40003394:	80 a1 20 00 	cmp  %g4, 0
40003398:	04 80 00 0a 	ble  400033c0 <brel+0x58>
4000339c:	01 00 00 00 	nop 
400033a0:	da 00 e0 0c 	ld  [ %g3 + 0xc ], %o5
400033a4:	82 00 40 04 	add  %g1, %g4, %g1
400033a8:	d8 00 e0 08 	ld  [ %g3 + 8 ], %o4
400033ac:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
400033b0:	d8 23 60 08 	st  %o4, [ %o5 + 8 ]
400033b4:	c8 00 e0 08 	ld  [ %g3 + 8 ], %g4
400033b8:	86 00 80 01 	add  %g2, %g1, %g3
400033bc:	da 21 20 0c 	st  %o5, [ %g4 + 0xc ]
400033c0:	81 c3 e0 08 	retl 
400033c4:	c2 20 c0 00 	st  %g1, [ %g3 ]
400033c8:	07 10 00 41 	sethi  %hi(0x40010400), %g3
400033cc:	86 10 e1 18 	or  %g3, 0x118, %g3	! 40010518 <freelist>
400033d0:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
400033d4:	c6 22 00 00 	st  %g3, [ %o0 ]
400033d8:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
400033dc:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
400033e0:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
400033e4:	c6 02 20 04 	ld  [ %o0 + 4 ], %g3
400033e8:	82 20 00 01 	neg  %g1
400033ec:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
400033f0:	10 bf ff e7 	b  4000338c <brel+0x24>
400033f4:	c2 22 3f fc 	st  %g1, [ %o0 + -4 ]
400033f8:	40 00 38 70 	call  400115b8 <ajit_global_interrupt_handlers+0x360>
400033fc:	40 00 38 a8 	call  4001169c <ajit_global_interrupt_handlers+0x444>
40003400:	40 00 38 b4 	call  400116d0 <ajit_global_interrupt_handlers+0x478>
40003404:	40 00 38 c0 	call  40011704 <ajit_global_interrupt_handlers+0x4ac>
40003408:	40 00 38 cc 	call  40011738 <ajit_global_interrupt_handlers+0x4e0>
4000340c:	40 00 38 d8 	call  4001176c <ajit_global_interrupt_handlers+0x514>
40003410:	40 00 38 e4 	call  400117a0 <ajit_global_interrupt_handlers+0x548>
40003414:	40 00 38 f0 	call  400117d4 <ajit_global_interrupt_handlers+0x57c>
40003418:	40 00 38 fc 	call  40011808 <ajit_global_interrupt_handlers+0x5b0>
4000341c:	40 00 39 08 	call  4001183c <ajit_global_interrupt_handlers+0x5e4>
40003420:	40 00 39 14 	call  40011870 <ajit_global_interrupt_handlers+0x618>
40003424:	40 00 39 20 	call  400118a4 <ajit_global_interrupt_handlers+0x64c>
40003428:	40 00 39 2c 	call  400118d8 <ajit_global_interrupt_handlers+0x680>
4000342c:	40 00 39 38 	call  4001190c <ajit_global_interrupt_handlers+0x6b4>
40003430:	40 00 38 90 	call  40011670 <ajit_global_interrupt_handlers+0x418>
40003434:	40 00 38 9c 	call  400116a4 <ajit_global_interrupt_handlers+0x44c>
40003438:	40 00 39 54 	call  40011988 <ajit_global_interrupt_handlers+0x730>
4000343c:	40 00 39 8c 	call  40011a6c <ajit_global_interrupt_handlers+0x814>
40003440:	40 00 39 98 	call  40011aa0 <ajit_global_interrupt_handlers+0x848>
40003444:	40 00 39 a4 	call  40011ad4 <ajit_global_interrupt_handlers+0x87c>
40003448:	40 00 39 b0 	call  40011b08 <ajit_global_interrupt_handlers+0x8b0>
4000344c:	40 00 39 bc 	call  40011b3c <ajit_global_interrupt_handlers+0x8e4>
40003450:	40 00 39 c8 	call  40011b70 <ajit_global_interrupt_handlers+0x918>
40003454:	40 00 39 d4 	call  40011ba4 <ajit_global_interrupt_handlers+0x94c>
40003458:	40 00 39 e0 	call  40011bd8 <ajit_global_interrupt_handlers+0x980>
4000345c:	40 00 39 ec 	call  40011c0c <ajit_global_interrupt_handlers+0x9b4>
40003460:	40 00 39 f8 	call  40011c40 <ajit_global_interrupt_handlers+0x9e8>
40003464:	40 00 3a 04 	call  40011c74 <ajit_global_interrupt_handlers+0xa1c>
40003468:	40 00 3a 10 	call  40011ca8 <ajit_global_interrupt_handlers+0xa50>
4000346c:	40 00 3a 1c 	call  40011cdc <ajit_global_interrupt_handlers+0xa84>
40003470:	40 00 39 74 	call  40011a40 <ajit_global_interrupt_handlers+0x7e8>
40003474:	40 00 39 80 	call  40011a74 <ajit_global_interrupt_handlers+0x81c>

40003478 <__ajit_clear_all_gp_registers__>:
40003478:	82 10 00 00 	mov  %g0, %g1
4000347c:	84 10 00 00 	mov  %g0, %g2
40003480:	86 10 00 00 	mov  %g0, %g3
40003484:	88 10 00 00 	mov  %g0, %g4
40003488:	8a 10 00 00 	mov  %g0, %g5
4000348c:	8c 10 00 00 	mov  %g0, %g6
40003490:	8e 10 00 00 	mov  %g0, %g7
40003494:	b0 10 00 00 	mov  %g0, %i0
40003498:	b2 10 00 00 	mov  %g0, %i1
4000349c:	b4 10 00 00 	mov  %g0, %i2
400034a0:	b6 10 00 00 	mov  %g0, %i3
400034a4:	b8 10 00 00 	mov  %g0, %i4
400034a8:	ba 10 00 00 	mov  %g0, %i5
400034ac:	bc 10 00 00 	mov  %g0, %fp
400034b0:	be 10 00 00 	mov  %g0, %i7
400034b4:	a0 10 00 00 	mov  %g0, %l0
400034b8:	a2 10 00 00 	mov  %g0, %l1
400034bc:	a4 10 00 00 	mov  %g0, %l2
400034c0:	a6 10 00 00 	mov  %g0, %l3
400034c4:	a8 10 00 00 	mov  %g0, %l4
400034c8:	aa 10 00 00 	mov  %g0, %l5
400034cc:	ac 10 00 00 	mov  %g0, %l6
400034d0:	ae 10 00 00 	mov  %g0, %l7
400034d4:	90 10 00 00 	mov  %g0, %o0
400034d8:	92 10 00 00 	mov  %g0, %o1
400034dc:	94 10 00 00 	mov  %g0, %o2
400034e0:	96 10 00 00 	mov  %g0, %o3
400034e4:	98 10 00 00 	mov  %g0, %o4
400034e8:	9a 10 00 00 	mov  %g0, %o5
400034ec:	9c 10 00 00 	mov  %g0, %sp
400034f0:	9e 10 00 00 	mov  %g0, %o7
400034f4:	82 10 20 07 	mov  7, %g1
400034f8:	81 e0 00 00 	save 
400034fc:	a0 10 00 00 	mov  %g0, %l0
40003500:	a2 10 00 00 	mov  %g0, %l1
40003504:	a4 10 00 00 	mov  %g0, %l2
40003508:	a6 10 00 00 	mov  %g0, %l3
4000350c:	a8 10 00 00 	mov  %g0, %l4
40003510:	aa 10 00 00 	mov  %g0, %l5
40003514:	ac 10 00 00 	mov  %g0, %l6
40003518:	ae 10 00 00 	mov  %g0, %l7
4000351c:	90 10 00 00 	mov  %g0, %o0
40003520:	92 10 00 00 	mov  %g0, %o1
40003524:	94 10 00 00 	mov  %g0, %o2
40003528:	96 10 00 00 	mov  %g0, %o3
4000352c:	98 10 00 00 	mov  %g0, %o4
40003530:	9a 10 00 00 	mov  %g0, %o5
40003534:	9c 10 00 00 	mov  %g0, %sp
40003538:	9e 10 00 00 	mov  %g0, %o7
4000353c:	82 80 7f ff 	addcc  %g1, -1, %g1
40003540:	12 bf ff ee 	bne  400034f8 <__ajit_clear_all_gp_registers__+0x80>
40003544:	01 00 00 00 	nop 
40003548:	82 10 20 07 	mov  7, %g1	! 7 <__DYNAMIC+0x7>
4000354c:	81 e8 00 00 	restore 
40003550:	82 80 7f ff 	addcc  %g1, -1, %g1
40003554:	12 bf ff fe 	bne  4000354c <__ajit_clear_all_gp_registers__+0xd4>
40003558:	01 00 00 00 	nop 
4000355c:	81 c3 e0 08 	retl 
40003560:	01 00 00 00 	nop 

40003564 <ajit_read_from_scratch_pad>:
40003564:	80 a2 20 1f 	cmp  %o0, 0x1f
40003568:	18 80 00 05 	bgu  4000357c <ajit_read_from_scratch_pad+0x18>
4000356c:	82 10 20 00 	clr  %g1
40003570:	91 2a 20 02 	sll  %o0, 2, %o0
40003574:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
40003578:	c2 02 00 01 	ld  [ %o0 + %g1 ], %g1
4000357c:	81 c3 e0 08 	retl 
40003580:	90 10 00 01 	mov  %g1, %o0

40003584 <ajit_write_to_scratch_pad>:
40003584:	80 a2 20 1f 	cmp  %o0, 0x1f
40003588:	18 80 00 04 	bgu  40003598 <ajit_write_to_scratch_pad+0x14>
4000358c:	91 2a 20 02 	sll  %o0, 2, %o0
40003590:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
40003594:	d2 22 00 01 	st  %o1, [ %o0 + %g1 ]
40003598:	81 c3 e0 08 	retl 
4000359c:	01 00 00 00 	nop 

400035a0 <ajit_configure_i2c_master>:
400035a0:	81 80 20 00 	mov  %g0, %y
400035a4:	01 00 00 00 	nop 
400035a8:	01 00 00 00 	nop 
400035ac:	01 00 00 00 	nop 
400035b0:	92 72 00 09 	udiv  %o0, %o1, %o1
400035b4:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400035b8:	93 32 60 02 	srl  %o1, 2, %o1
400035bc:	82 10 62 00 	or  %g1, 0x200, %g1
400035c0:	90 10 20 00 	clr  %o0
400035c4:	81 c3 e0 08 	retl 
400035c8:	d2 20 40 00 	st  %o1, [ %g1 ]

400035cc <ajit_i2c_master_is_ready>:
400035cc:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400035d0:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_interrupt_handlers+0xbffe23b0>
400035d4:	d0 00 40 00 	ld  [ %g1 ], %o0
400035d8:	91 32 20 0a 	srl  %o0, 0xa, %o0
400035dc:	81 c3 e0 08 	retl 
400035e0:	90 0a 20 01 	and  %o0, 1, %o0

400035e4 <ajit_i2c_master_write_command>:
400035e4:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400035e8:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3604 <ajit_global_interrupt_handlers+0xbffe23ac>
400035ec:	81 c3 e0 08 	retl 
400035f0:	d0 20 40 00 	st  %o0, [ %g1 ]

400035f4 <ajit_i2c_master_read_status>:
400035f4:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400035f8:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_interrupt_handlers+0xbffe23b0>
400035fc:	81 c3 e0 08 	retl 
40003600:	d0 00 40 00 	ld  [ %g1 ], %o0

40003604 <ajit_i2c_master_access_slave_memory_device>:
40003604:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40003608:	84 10 62 08 	or  %g1, 0x208, %g2	! ffff3608 <ajit_global_interrupt_handlers+0xbffe23b0>
4000360c:	c4 00 80 00 	ld  [ %g2 ], %g2
40003610:	80 88 a4 00 	btst  0x400, %g2
40003614:	02 80 00 11 	be  40003658 <ajit_i2c_master_access_slave_memory_device+0x54>
40003618:	82 10 62 04 	or  %g1, 0x204, %g1
4000361c:	91 2a 20 10 	sll  %o0, 0x10, %o0
40003620:	87 2a 60 1f 	sll  %o1, 0x1f, %g3
40003624:	09 18 00 00 	sethi  %hi(0x60000000), %g4
40003628:	95 2a a0 08 	sll  %o2, 8, %o2
4000362c:	90 12 00 04 	or  %o0, %g4, %o0
40003630:	90 12 00 03 	or  %o0, %g3, %o0
40003634:	94 12 00 0a 	or  %o0, %o2, %o2
40003638:	96 12 80 0b 	or  %o2, %o3, %o3
4000363c:	d6 20 40 00 	st  %o3, [ %g1 ]
40003640:	80 a2 60 00 	cmp  %o1, 0
40003644:	02 80 00 03 	be  40003650 <ajit_i2c_master_access_slave_memory_device+0x4c>
40003648:	90 10 20 00 	clr  %o0
4000364c:	90 10 00 02 	mov  %g2, %o0
40003650:	81 c3 e0 08 	retl 
40003654:	90 0a 20 ff 	and  %o0, 0xff, %o0
40003658:	30 80 00 00 	b,a   40003658 <ajit_i2c_master_access_slave_memory_device+0x54>

4000365c <__ajit_read_core_thread_id_word__>:
4000365c:	91 47 40 00 	rd  %asr29, %o0
40003660:	81 c3 e0 08 	retl 
40003664:	01 00 00 00 	nop 

40003668 <ajit_read_thread_descriptor>:
40003668:	9d e3 bf a0 	save  %sp, -96, %sp
4000366c:	83 47 00 00 	rd  %asr28, %g1
40003670:	87 30 60 1e 	srl  %g1, 0x1e, %g3
40003674:	80 a0 e0 03 	cmp  %g3, 3
40003678:	02 80 00 0a 	be  400036a0 <ajit_read_thread_descriptor+0x38>
4000367c:	84 10 20 20 	mov  0x20, %g2
40003680:	80 a0 e0 02 	cmp  %g3, 2
40003684:	02 80 00 07 	be  400036a0 <ajit_read_thread_descriptor+0x38>
40003688:	84 10 20 10 	mov  0x10, %g2
4000368c:	86 18 e0 01 	xor  %g3, 1, %g3
40003690:	80 a0 00 03 	cmp  %g0, %g3
40003694:	84 60 20 00 	subx  %g0, 0, %g2
40003698:	84 08 a0 fc 	and  %g2, 0xfc, %g2
4000369c:	84 00 a0 08 	add  %g2, 8, %g2
400036a0:	87 30 60 1c 	srl  %g1, 0x1c, %g3
400036a4:	86 08 e0 03 	and  %g3, 3, %g3
400036a8:	80 a0 e0 03 	cmp  %g3, 3
400036ac:	02 80 00 2d 	be  40003760 <ajit_read_thread_descriptor+0xf8>
400036b0:	c4 2e 00 00 	stb  %g2, [ %i0 ]
400036b4:	80 a0 e0 02 	cmp  %g3, 2
400036b8:	02 80 00 07 	be  400036d4 <ajit_read_thread_descriptor+0x6c>
400036bc:	84 10 20 10 	mov  0x10, %g2
400036c0:	86 18 e0 01 	xor  %g3, 1, %g3
400036c4:	80 a0 00 03 	cmp  %g0, %g3
400036c8:	84 60 20 00 	subx  %g0, 0, %g2
400036cc:	84 08 a0 fc 	and  %g2, 0xfc, %g2
400036d0:	84 00 a0 08 	add  %g2, 8, %g2
400036d4:	99 30 60 1a 	srl  %g1, 0x1a, %o4
400036d8:	9b 30 60 18 	srl  %g1, 0x18, %o5
400036dc:	9f 30 60 14 	srl  %g1, 0x14, %o7
400036e0:	b3 30 60 10 	srl  %g1, 0x10, %i1
400036e4:	b5 30 60 0c 	srl  %g1, 0xc, %i2
400036e8:	b7 30 60 09 	srl  %g1, 9, %i3
400036ec:	b9 30 60 07 	srl  %g1, 7, %i4
400036f0:	bb 30 60 05 	srl  %g1, 5, %i5
400036f4:	89 30 60 02 	srl  %g1, 2, %g4
400036f8:	87 30 60 01 	srl  %g1, 1, %g3
400036fc:	98 0b 20 03 	and  %o4, 3, %o4
40003700:	9a 0b 60 03 	and  %o5, 3, %o5
40003704:	9e 0b e0 0f 	and  %o7, 0xf, %o7
40003708:	b2 0e 60 0f 	and  %i1, 0xf, %i1
4000370c:	b4 0e a0 0f 	and  %i2, 0xf, %i2
40003710:	b6 0e e0 07 	and  %i3, 7, %i3
40003714:	b8 0f 20 03 	and  %i4, 3, %i4
40003718:	ba 0f 60 03 	and  %i5, 3, %i5
4000371c:	88 09 20 01 	and  %g4, 1, %g4
40003720:	86 08 e0 01 	and  %g3, 1, %g3
40003724:	82 08 60 01 	and  %g1, 1, %g1
40003728:	c4 2e 20 01 	stb  %g2, [ %i0 + 1 ]
4000372c:	d8 2e 20 02 	stb  %o4, [ %i0 + 2 ]
40003730:	da 2e 20 03 	stb  %o5, [ %i0 + 3 ]
40003734:	de 2e 20 04 	stb  %o7, [ %i0 + 4 ]
40003738:	f2 2e 20 05 	stb  %i1, [ %i0 + 5 ]
4000373c:	f4 2e 20 06 	stb  %i2, [ %i0 + 6 ]
40003740:	f6 2e 20 07 	stb  %i3, [ %i0 + 7 ]
40003744:	f8 2e 20 08 	stb  %i4, [ %i0 + 8 ]
40003748:	fa 2e 20 09 	stb  %i5, [ %i0 + 9 ]
4000374c:	c8 2e 20 0a 	stb  %g4, [ %i0 + 0xa ]
40003750:	c6 2e 20 0b 	stb  %g3, [ %i0 + 0xb ]
40003754:	c2 2e 20 0c 	stb  %g1, [ %i0 + 0xc ]
40003758:	81 c7 e0 08 	ret 
4000375c:	81 e8 00 00 	restore 
40003760:	10 bf ff dd 	b  400036d4 <ajit_read_thread_descriptor+0x6c>
40003764:	84 10 20 20 	mov  0x20, %g2

40003768 <ajit_get_core_and_thread_id>:
40003768:	83 47 40 00 	rd  %asr29, %g1
4000376c:	85 30 60 08 	srl  %g1, 8, %g2
40003770:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40003774:	81 c3 e0 08 	retl 
40003778:	c2 2a 40 00 	stb  %g1, [ %o1 ]

4000377c <__ajit_read_cycle_count_register_high__>:
4000377c:	91 47 80 00 	rd  %asr30, %o0
40003780:	81 c3 e0 08 	retl 
40003784:	01 00 00 00 	nop 

40003788 <__ajit_read_cycle_count_register_low__>:
40003788:	91 47 c0 00 	rd  %asr31, %o0
4000378c:	81 c3 e0 08 	retl 
40003790:	01 00 00 00 	nop 

40003794 <__ajit_get_clock_time>:
40003794:	99 47 c0 00 	rd  %asr31, %o4
40003798:	83 47 80 00 	rd  %asr30, %g1
4000379c:	86 10 20 00 	clr  %g3
400037a0:	9a 10 00 0c 	mov  %o4, %o5
400037a4:	98 10 20 00 	clr  %o4
400037a8:	86 10 c0 0d 	or  %g3, %o5, %g3
400037ac:	84 10 40 0c 	or  %g1, %o4, %g2
400037b0:	92 10 00 03 	mov  %g3, %o1
400037b4:	81 c3 e0 08 	retl 
400037b8:	90 10 00 02 	mov  %g2, %o0

400037bc <__ajit_sleep__>:
400037bc:	95 47 c0 00 	rd  %asr31, %o2
400037c0:	83 47 80 00 	rd  %asr30, %g1
400037c4:	9a 10 20 00 	clr  %o5
400037c8:	96 10 00 0a 	mov  %o2, %o3
400037cc:	9a 13 40 0b 	or  %o5, %o3, %o5
400037d0:	92 83 40 08 	addcc  %o5, %o0, %o1
400037d4:	94 10 20 00 	clr  %o2
400037d8:	98 10 40 0a 	or  %g1, %o2, %o4
400037dc:	90 43 20 00 	addx  %o4, 0, %o0
400037e0:	80 a2 00 0c 	cmp  %o0, %o4
400037e4:	08 80 00 0c 	bleu  40003814 <__ajit_sleep__+0x58>
400037e8:	01 00 00 00 	nop 
400037ec:	99 47 c0 00 	rd  %asr31, %o4
400037f0:	83 47 80 00 	rd  %asr30, %g1
400037f4:	86 10 20 00 	clr  %g3
400037f8:	9a 10 00 0c 	mov  %o4, %o5
400037fc:	98 10 20 00 	clr  %o4
40003800:	98 10 40 0c 	or  %g1, %o4, %o4
40003804:	80 a2 00 0c 	cmp  %o0, %o4
40003808:	18 bf ff f9 	bgu  400037ec <__ajit_sleep__+0x30>
4000380c:	9a 10 c0 0d 	or  %g3, %o5, %o5
40003810:	80 a2 00 0c 	cmp  %o0, %o4
40003814:	12 80 00 04 	bne  40003824 <__ajit_sleep__+0x68>
40003818:	80 a2 40 0d 	cmp  %o1, %o5
4000381c:	18 bf ff f4 	bgu  400037ec <__ajit_sleep__+0x30>
40003820:	01 00 00 00 	nop 
40003824:	81 c3 e0 08 	retl 
40003828:	01 00 00 00 	nop 

4000382c <__ajit_set_mmu_default_cacheable_bit__>:
4000382c:	80 a0 00 08 	cmp  %g0, %o0
40003830:	84 10 20 00 	clr  %g2
40003834:	82 40 20 00 	addx  %g0, 0, %g1
40003838:	83 28 60 08 	sll  %g1, 8, %g1
4000383c:	c2 a0 80 80 	sta  %g1, [ %g2 ] #ASI_N
40003840:	81 c3 e0 08 	retl 
40003844:	01 00 00 00 	nop 

40003848 <__ajit_store_word_mmu_reg__>:
40003848:	d0 a2 40 80 	sta  %o0, [ %o1 ] #ASI_N
4000384c:	81 c3 e0 08 	retl 
40003850:	01 00 00 00 	nop 

40003854 <__ajit_store_word_mmu_bypass__>:
40003854:	d0 a2 44 00 	sta  %o0, [ %o1 ] #ASI_SCRATCHPAD
40003858:	81 c3 e0 08 	retl 
4000385c:	01 00 00 00 	nop 

40003860 <__ajit_store_word_to_physical_address__>:
40003860:	86 0a 60 0f 	and  %o1, 0xf, %g3
40003864:	80 a0 e0 0f 	cmp  %g3, 0xf
40003868:	08 80 00 05 	bleu  4000387c <__ajit_store_word_to_physical_address__+0x1c>
4000386c:	83 28 e0 02 	sll  %g3, 2, %g1
40003870:	d0 a2 84 00 	sta  %o0, [ %o2 ] #ASI_SCRATCHPAD
40003874:	81 c3 e0 08 	retl 
40003878:	01 00 00 00 	nop 
4000387c:	05 10 00 0c 	sethi  %hi(0x40003000), %g2
40003880:	84 10 a3 f8 	or  %g2, 0x3f8, %g2	! 400033f8 <brel+0x90>
40003884:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40003888:	81 c0 40 00 	jmp  %g1
4000388c:	01 00 00 00 	nop 
40003890:	d0 a2 85 c0 	sta  %o0, [ %o2 ] (46)
40003894:	81 c3 e0 08 	retl 
40003898:	01 00 00 00 	nop 
4000389c:	d0 a2 85 e0 	sta  %o0, [ %o2 ] (47)
400038a0:	81 c3 e0 08 	retl 
400038a4:	01 00 00 00 	nop 
400038a8:	d0 a2 84 20 	sta  %o0, [ %o2 ] #ASI_MMU
400038ac:	81 c3 e0 08 	retl 
400038b0:	01 00 00 00 	nop 
400038b4:	d0 a2 84 40 	sta  %o0, [ %o2 ] (34)
400038b8:	81 c3 e0 08 	retl 
400038bc:	01 00 00 00 	nop 
400038c0:	d0 a2 84 60 	sta  %o0, [ %o2 ] #ASI_BLK_INIT_QUAD_LDD_AIUS
400038c4:	81 c3 e0 08 	retl 
400038c8:	01 00 00 00 	nop 
400038cc:	d0 a2 84 80 	sta  %o0, [ %o2 ] #ASI_NUCLEUS_QUAD_LDD
400038d0:	81 c3 e0 08 	retl 
400038d4:	01 00 00 00 	nop 
400038d8:	d0 a2 84 a0 	sta  %o0, [ %o2 ] #ASI_QUEUE
400038dc:	81 c3 e0 08 	retl 
400038e0:	01 00 00 00 	nop 
400038e4:	d0 a2 84 c0 	sta  %o0, [ %o2 ] #ASI_QUAD_LDD_PHYS_4V
400038e8:	81 c3 e0 08 	retl 
400038ec:	01 00 00 00 	nop 
400038f0:	d0 a2 84 e0 	sta  %o0, [ %o2 ] (39)
400038f4:	81 c3 e0 08 	retl 
400038f8:	01 00 00 00 	nop 
400038fc:	d0 a2 85 00 	sta  %o0, [ %o2 ] (40)
40003900:	81 c3 e0 08 	retl 
40003904:	01 00 00 00 	nop 
40003908:	d0 a2 85 20 	sta  %o0, [ %o2 ] (41)
4000390c:	81 c3 e0 08 	retl 
40003910:	01 00 00 00 	nop 
40003914:	d0 a2 85 40 	sta  %o0, [ %o2 ] (42)
40003918:	81 c3 e0 08 	retl 
4000391c:	01 00 00 00 	nop 
40003920:	d0 a2 85 60 	sta  %o0, [ %o2 ] (43)
40003924:	81 c3 e0 08 	retl 
40003928:	01 00 00 00 	nop 
4000392c:	d0 a2 85 80 	sta  %o0, [ %o2 ] #ASI_NUCLEUS_QUAD_LDD_L
40003930:	81 c3 e0 08 	retl 
40003934:	01 00 00 00 	nop 
40003938:	d0 a2 85 a0 	sta  %o0, [ %o2 ] (45)
4000393c:	81 c3 e0 08 	retl 
40003940:	01 00 00 00 	nop 

40003944 <__ajit_load_word_from_physical_address__>:
40003944:	86 0a 20 0f 	and  %o0, 0xf, %g3
40003948:	80 a0 e0 0f 	cmp  %g3, 0xf
4000394c:	08 80 00 05 	bleu  40003960 <__ajit_load_word_from_physical_address__+0x1c>
40003950:	83 28 e0 02 	sll  %g3, 2, %g1
40003954:	d0 82 44 00 	lda  [ %o1 ] #ASI_SCRATCHPAD, %o0
40003958:	81 c3 e0 08 	retl 
4000395c:	01 00 00 00 	nop 
40003960:	05 10 00 0d 	sethi  %hi(0x40003400), %g2
40003964:	84 10 a0 38 	or  %g2, 0x38, %g2	! 40003438 <brel+0xd0>
40003968:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
4000396c:	81 c0 40 00 	jmp  %g1
40003970:	01 00 00 00 	nop 
40003974:	d0 82 45 c0 	lda  [ %o1 ] (46), %o0
40003978:	81 c3 e0 08 	retl 
4000397c:	01 00 00 00 	nop 
40003980:	d0 82 45 e0 	lda  [ %o1 ] (47), %o0
40003984:	81 c3 e0 08 	retl 
40003988:	01 00 00 00 	nop 
4000398c:	d0 82 44 20 	lda  [ %o1 ] #ASI_MMU, %o0
40003990:	81 c3 e0 08 	retl 
40003994:	01 00 00 00 	nop 
40003998:	d0 82 44 40 	lda  [ %o1 ] (34), %o0
4000399c:	81 c3 e0 08 	retl 
400039a0:	01 00 00 00 	nop 
400039a4:	d0 82 44 60 	lda  [ %o1 ] #ASI_BLK_INIT_QUAD_LDD_AIUS, %o0
400039a8:	81 c3 e0 08 	retl 
400039ac:	01 00 00 00 	nop 
400039b0:	d0 82 44 80 	lda  [ %o1 ] #ASI_NUCLEUS_QUAD_LDD, %o0
400039b4:	81 c3 e0 08 	retl 
400039b8:	01 00 00 00 	nop 
400039bc:	d0 82 44 a0 	lda  [ %o1 ] #ASI_QUEUE, %o0
400039c0:	81 c3 e0 08 	retl 
400039c4:	01 00 00 00 	nop 
400039c8:	d0 82 44 c0 	lda  [ %o1 ] #ASI_QUAD_LDD_PHYS_4V, %o0
400039cc:	81 c3 e0 08 	retl 
400039d0:	01 00 00 00 	nop 
400039d4:	d0 82 44 e0 	lda  [ %o1 ] (39), %o0
400039d8:	81 c3 e0 08 	retl 
400039dc:	01 00 00 00 	nop 
400039e0:	d0 82 45 00 	lda  [ %o1 ] (40), %o0
400039e4:	81 c3 e0 08 	retl 
400039e8:	01 00 00 00 	nop 
400039ec:	d0 82 45 20 	lda  [ %o1 ] (41), %o0
400039f0:	81 c3 e0 08 	retl 
400039f4:	01 00 00 00 	nop 
400039f8:	d0 82 45 40 	lda  [ %o1 ] (42), %o0
400039fc:	81 c3 e0 08 	retl 
40003a00:	01 00 00 00 	nop 
40003a04:	d0 82 45 60 	lda  [ %o1 ] (43), %o0
40003a08:	81 c3 e0 08 	retl 
40003a0c:	01 00 00 00 	nop 
40003a10:	d0 82 45 80 	lda  [ %o1 ] #ASI_NUCLEUS_QUAD_LDD_L, %o0
40003a14:	81 c3 e0 08 	retl 
40003a18:	01 00 00 00 	nop 
40003a1c:	d0 82 45 a0 	lda  [ %o1 ] (45), %o0
40003a20:	81 c3 e0 08 	retl 
40003a24:	01 00 00 00 	nop 

40003a28 <__ajit_load_word_mmu_reg__>:
40003a28:	d0 82 00 80 	lda  [ %o0 ] #ASI_N, %o0
40003a2c:	81 c3 e0 08 	retl 
40003a30:	01 00 00 00 	nop 

40003a34 <__ajit_load_word_mmu_bypass__>:
40003a34:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003a38:	81 c3 e0 08 	retl 
40003a3c:	01 00 00 00 	nop 

40003a40 <__ajit_flush_icache__>:
40003a40:	81 d8 20 00 	flush  %g0
40003a44:	81 c3 e0 08 	retl 
40003a48:	01 00 00 00 	nop 

40003a4c <__ajit_flush_dcache__>:
40003a4c:	c0 a0 02 60 	sta  %g0, [ %g0 ] (19)
40003a50:	81 c3 e0 08 	retl 
40003a54:	01 00 00 00 	nop 

40003a58 <__ajit_write_timer_control_register_via_bypass__>:
40003a58:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003a5c:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_interrupt_handlers+0xbffe1ea8>
40003a60:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003a64:	81 c3 e0 08 	retl 
40003a68:	01 00 00 00 	nop 

40003a6c <__ajit_read_timer_control_register_via_bypass__>:
40003a6c:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003a70:	90 12 21 00 	or  %o0, 0x100, %o0	! ffff3100 <ajit_global_interrupt_handlers+0xbffe1ea8>
40003a74:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003a78:	81 c3 e0 08 	retl 
40003a7c:	01 00 00 00 	nop 

40003a80 <__ajit_write_timer_control_register_via_vmap__>:
40003a80:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003a84:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_interrupt_handlers+0xbffe1ea8>
40003a88:	81 c3 e0 08 	retl 
40003a8c:	d0 20 40 00 	st  %o0, [ %g1 ]

40003a90 <__ajit_read_timer_control_register_via_vmap__>:
40003a90:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003a94:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_interrupt_handlers+0xbffe1ea8>
40003a98:	81 c3 e0 08 	retl 
40003a9c:	d0 00 40 00 	ld  [ %g1 ], %o0

40003aa0 <__ajit_write_serial_control_register_via_bypass__>:
40003aa0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003aa4:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_interrupt_handlers+0xbffe1fa8>
40003aa8:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003aac:	81 c3 e0 08 	retl 
40003ab0:	01 00 00 00 	nop 

40003ab4 <__ajit_read_serial_control_register_via_bypass__>:
40003ab4:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003ab8:	90 12 22 00 	or  %o0, 0x200, %o0	! ffff3200 <ajit_global_interrupt_handlers+0xbffe1fa8>
40003abc:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003ac0:	81 c3 e0 08 	retl 
40003ac4:	01 00 00 00 	nop 

40003ac8 <__ajit_write_serial_tx_register_via_bypass__>:
40003ac8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003acc:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_interrupt_handlers+0xbffe1fac>
40003ad0:	d0 a8 44 00 	stba  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003ad4:	81 c3 e0 08 	retl 
40003ad8:	01 00 00 00 	nop 

40003adc <__ajit_read_serial_tx_register_via_bypass__>:
40003adc:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003ae0:	90 12 22 04 	or  %o0, 0x204, %o0	! ffff3204 <ajit_global_interrupt_handlers+0xbffe1fac>
40003ae4:	d0 8a 04 00 	lduba  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003ae8:	81 c3 e0 08 	retl 
40003aec:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003af0 <__ajit_read_serial_rx_register_via_bypass__>:
40003af0:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003af4:	90 12 22 08 	or  %o0, 0x208, %o0	! ffff3208 <ajit_global_interrupt_handlers+0xbffe1fb0>
40003af8:	d0 8a 04 00 	lduba  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003afc:	81 c3 e0 08 	retl 
40003b00:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003b04 <__ajit_write_serial_baud_limit_register_via_bypass__>:
40003b04:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b08:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_interrupt_handlers+0xbffe1fb4>
40003b0c:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003b10:	81 c3 e0 08 	retl 
40003b14:	01 00 00 00 	nop 

40003b18 <__ajit_read_serial_baud_limit_register_via_bypass__>:
40003b18:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003b1c:	90 12 22 0c 	or  %o0, 0x20c, %o0	! ffff320c <ajit_global_interrupt_handlers+0xbffe1fb4>
40003b20:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003b24:	81 c3 e0 08 	retl 
40003b28:	01 00 00 00 	nop 

40003b2c <__ajit_write_serial_baud_frequency_register_via_bypass__>:
40003b2c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b30:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_interrupt_handlers+0xbffe1fb8>
40003b34:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003b38:	81 c3 e0 08 	retl 
40003b3c:	01 00 00 00 	nop 

40003b40 <__ajit_read_serial_baud_frequency_register_via_bypass__>:
40003b40:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003b44:	90 12 22 10 	or  %o0, 0x210, %o0	! ffff3210 <ajit_global_interrupt_handlers+0xbffe1fb8>
40003b48:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003b4c:	81 c3 e0 08 	retl 
40003b50:	01 00 00 00 	nop 

40003b54 <__ajit_serial_set_baudrate_via_bypass__>:
40003b54:	91 2a 20 04 	sll  %o0, 4, %o0
40003b58:	80 a2 00 09 	cmp  %o0, %o1
40003b5c:	1a 80 00 25 	bcc  40003bf0 <__ajit_serial_set_baudrate_via_bypass__+0x9c>
40003b60:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b64:	80 a2 20 00 	cmp  %o0, 0
40003b68:	22 80 00 23 	be,a   40003bf4 <__ajit_serial_set_baudrate_via_bypass__+0xa0>
40003b6c:	84 10 20 00 	clr  %g2
40003b70:	84 10 00 09 	mov  %o1, %g2
40003b74:	10 80 00 03 	b  40003b80 <__ajit_serial_set_baudrate_via_bypass__+0x2c>
40003b78:	82 10 00 08 	mov  %o0, %g1
40003b7c:	82 10 00 03 	mov  %g3, %g1
40003b80:	81 80 20 00 	mov  %g0, %y
40003b84:	01 00 00 00 	nop 
40003b88:	01 00 00 00 	nop 
40003b8c:	01 00 00 00 	nop 
40003b90:	86 70 80 01 	udiv  %g2, %g1, %g3
40003b94:	86 58 c0 01 	smul  %g3, %g1, %g3
40003b98:	86 20 80 03 	sub  %g2, %g3, %g3
40003b9c:	80 a0 e0 00 	cmp  %g3, 0
40003ba0:	12 bf ff f7 	bne  40003b7c <__ajit_serial_set_baudrate_via_bypass__+0x28>
40003ba4:	84 10 00 01 	mov  %g1, %g2
40003ba8:	81 80 20 00 	mov  %g0, %y
40003bac:	01 00 00 00 	nop 
40003bb0:	01 00 00 00 	nop 
40003bb4:	01 00 00 00 	nop 
40003bb8:	84 72 00 01 	udiv  %o0, %g1, %g2
40003bbc:	81 80 20 00 	mov  %g0, %y
40003bc0:	01 00 00 00 	nop 
40003bc4:	01 00 00 00 	nop 
40003bc8:	01 00 00 00 	nop 
40003bcc:	86 72 40 01 	udiv  %o1, %g1, %g3
40003bd0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003bd4:	86 20 c0 02 	sub  %g3, %g2, %g3
40003bd8:	88 10 62 0c 	or  %g1, 0x20c, %g4
40003bdc:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003be0:	82 10 62 10 	or  %g1, 0x210, %g1
40003be4:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003be8:	81 c3 e0 08 	retl 
40003bec:	01 00 00 00 	nop 
40003bf0:	84 10 20 00 	clr  %g2	! 0 <__DYNAMIC>
40003bf4:	86 10 20 00 	clr  %g3
40003bf8:	88 10 62 0c 	or  %g1, 0x20c, %g4
40003bfc:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003c00:	82 10 62 10 	or  %g1, 0x210, %g1
40003c04:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003c08:	81 c3 e0 08 	retl 
40003c0c:	01 00 00 00 	nop 

40003c10 <__ajit_write_serial_control_register_via_vmap__>:
40003c10:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003c14:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_interrupt_handlers+0xbffe1fa8>
40003c18:	81 c3 e0 08 	retl 
40003c1c:	d0 20 40 00 	st  %o0, [ %g1 ]

40003c20 <__ajit_read_serial_control_register_via_vmap__>:
40003c20:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003c24:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_interrupt_handlers+0xbffe1fa8>
40003c28:	81 c3 e0 08 	retl 
40003c2c:	d0 08 40 00 	ldub  [ %g1 ], %o0

40003c30 <__ajit_write_serial_tx_register_via_vmap__>:
40003c30:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003c34:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_interrupt_handlers+0xbffe1fac>
40003c38:	81 c3 e0 08 	retl 
40003c3c:	d0 28 40 00 	stb  %o0, [ %g1 ]

40003c40 <__ajit_read_serial_tx_register_via_vmap__>:
40003c40:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003c44:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_interrupt_handlers+0xbffe1fac>
40003c48:	81 c3 e0 08 	retl 
40003c4c:	d0 08 40 00 	ldub  [ %g1 ], %o0

40003c50 <__ajit_read_serial_rx_register_via_vmap__>:
40003c50:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003c54:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <ajit_global_interrupt_handlers+0xbffe1fb0>
40003c58:	81 c3 e0 08 	retl 
40003c5c:	d0 08 40 00 	ldub  [ %g1 ], %o0

40003c60 <__ajit_serial_set_baudrate_via_vmap__>:
40003c60:	91 2a 20 04 	sll  %o0, 4, %o0
40003c64:	80 a2 00 09 	cmp  %o0, %o1
40003c68:	1a 80 00 24 	bcc  40003cf8 <__ajit_serial_set_baudrate_via_vmap__+0x98>
40003c6c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003c70:	80 a2 20 00 	cmp  %o0, 0
40003c74:	02 80 00 22 	be  40003cfc <__ajit_serial_set_baudrate_via_vmap__+0x9c>
40003c78:	88 10 20 00 	clr  %g4
40003c7c:	84 10 00 09 	mov  %o1, %g2
40003c80:	10 80 00 03 	b  40003c8c <__ajit_serial_set_baudrate_via_vmap__+0x2c>
40003c84:	82 10 00 08 	mov  %o0, %g1
40003c88:	82 10 00 03 	mov  %g3, %g1
40003c8c:	81 80 20 00 	mov  %g0, %y
40003c90:	01 00 00 00 	nop 
40003c94:	01 00 00 00 	nop 
40003c98:	01 00 00 00 	nop 
40003c9c:	86 70 80 01 	udiv  %g2, %g1, %g3
40003ca0:	86 58 c0 01 	smul  %g3, %g1, %g3
40003ca4:	86 20 80 03 	sub  %g2, %g3, %g3
40003ca8:	80 a0 e0 00 	cmp  %g3, 0
40003cac:	12 bf ff f7 	bne  40003c88 <__ajit_serial_set_baudrate_via_vmap__+0x28>
40003cb0:	84 10 00 01 	mov  %g1, %g2
40003cb4:	81 80 20 00 	mov  %g0, %y
40003cb8:	01 00 00 00 	nop 
40003cbc:	01 00 00 00 	nop 
40003cc0:	01 00 00 00 	nop 
40003cc4:	84 72 00 01 	udiv  %o0, %g1, %g2
40003cc8:	81 80 20 00 	mov  %g0, %y
40003ccc:	01 00 00 00 	nop 
40003cd0:	01 00 00 00 	nop 
40003cd4:	01 00 00 00 	nop 
40003cd8:	88 72 40 01 	udiv  %o1, %g1, %g4
40003cdc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003ce0:	88 21 00 02 	sub  %g4, %g2, %g4
40003ce4:	86 10 62 0c 	or  %g1, 0x20c, %g3
40003ce8:	c8 20 c0 00 	st  %g4, [ %g3 ]
40003cec:	82 10 62 10 	or  %g1, 0x210, %g1
40003cf0:	81 c3 e0 08 	retl 
40003cf4:	c4 20 40 00 	st  %g2, [ %g1 ]
40003cf8:	88 10 20 00 	clr  %g4
40003cfc:	86 10 62 0c 	or  %g1, 0x20c, %g3
40003d00:	c8 20 c0 00 	st  %g4, [ %g3 ]
40003d04:	84 10 20 00 	clr  %g2
40003d08:	82 10 62 10 	or  %g1, 0x210, %g1
40003d0c:	81 c3 e0 08 	retl 
40003d10:	c4 20 40 00 	st  %g2, [ %g1 ]

40003d14 <__ajit_read_serial_baud_limit_register_via_vmap__>:
40003d14:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003d18:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_interrupt_handlers+0xbffe1fb4>
40003d1c:	81 c3 e0 08 	retl 
40003d20:	d0 00 40 00 	ld  [ %g1 ], %o0

40003d24 <__ajit_write_serial_baud_limit_register_via_vmap__>:
40003d24:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003d28:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_interrupt_handlers+0xbffe1fb4>
40003d2c:	81 c3 e0 08 	retl 
40003d30:	d0 20 40 00 	st  %o0, [ %g1 ]

40003d34 <__ajit_read_serial_baud_frequency_register_via_vmap__>:
40003d34:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003d38:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_interrupt_handlers+0xbffe1fb8>
40003d3c:	81 c3 e0 08 	retl 
40003d40:	d0 00 40 00 	ld  [ %g1 ], %o0

40003d44 <__ajit_write_serial_baud_frequency_register_via_vmap__>:
40003d44:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003d48:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_interrupt_handlers+0xbffe1fb8>
40003d4c:	81 c3 e0 08 	retl 
40003d50:	d0 20 40 00 	st  %o0, [ %g1 ]

40003d54 <calculate_baud_control_values_for_uart>:
40003d54:	91 2a 20 04 	sll  %o0, 4, %o0
40003d58:	80 a2 00 09 	cmp  %o0, %o1
40003d5c:	1a 80 00 05 	bcc  40003d70 <calculate_baud_control_values_for_uart+0x1c>
40003d60:	c0 22 80 00 	clr  [ %o2 ]
40003d64:	82 92 20 00 	orcc  %o0, 0, %g1
40003d68:	12 80 00 05 	bne  40003d7c <calculate_baud_control_values_for_uart+0x28>
40003d6c:	84 10 00 09 	mov  %o1, %g2
40003d70:	81 c3 e0 08 	retl 
40003d74:	c0 22 c0 00 	clr  [ %o3 ]
40003d78:	82 10 00 03 	mov  %g3, %g1
40003d7c:	81 80 20 00 	mov  %g0, %y
40003d80:	01 00 00 00 	nop 
40003d84:	01 00 00 00 	nop 
40003d88:	01 00 00 00 	nop 
40003d8c:	86 70 80 01 	udiv  %g2, %g1, %g3
40003d90:	86 58 c0 01 	smul  %g3, %g1, %g3
40003d94:	86 20 80 03 	sub  %g2, %g3, %g3
40003d98:	80 a0 e0 00 	cmp  %g3, 0
40003d9c:	12 bf ff f7 	bne  40003d78 <calculate_baud_control_values_for_uart+0x24>
40003da0:	84 10 00 01 	mov  %g1, %g2
40003da4:	81 80 20 00 	mov  %g0, %y
40003da8:	01 00 00 00 	nop 
40003dac:	01 00 00 00 	nop 
40003db0:	01 00 00 00 	nop 
40003db4:	84 72 00 01 	udiv  %o0, %g1, %g2
40003db8:	c4 22 c0 00 	st  %g2, [ %o3 ]
40003dbc:	81 80 20 00 	mov  %g0, %y
40003dc0:	01 00 00 00 	nop 
40003dc4:	01 00 00 00 	nop 
40003dc8:	01 00 00 00 	nop 
40003dcc:	86 72 40 01 	udiv  %o1, %g1, %g3
40003dd0:	84 20 c0 02 	sub  %g3, %g2, %g2
40003dd4:	81 c3 e0 08 	retl 
40003dd8:	c4 22 80 00 	st  %g2, [ %o2 ]

40003ddc <__ajit_serial_configure_inner__>:
40003ddc:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40003de0:	80 a2 60 00 	cmp  %o1, 0
40003de4:	12 80 00 03 	bne  40003df0 <__ajit_serial_configure_inner__+0x14>
40003de8:	82 10 a2 40 	or  %g2, 0x240, %g1
40003dec:	82 10 a2 00 	or  %g2, 0x200, %g1
40003df0:	80 a2 20 00 	cmp  %o0, 0
40003df4:	02 80 00 15 	be  40003e48 <__ajit_serial_configure_inner__+0x6c>
40003df8:	01 00 00 00 	nop 
40003dfc:	c4 00 40 00 	ld  [ %g1 ], %g2
40003e00:	80 a2 a0 00 	cmp  %o2, 0
40003e04:	02 80 00 03 	be  40003e10 <__ajit_serial_configure_inner__+0x34>
40003e08:	86 08 bf fe 	and  %g2, -2, %g3
40003e0c:	86 10 a0 01 	or  %g2, 1, %g3
40003e10:	80 a2 e0 00 	cmp  %o3, 0
40003e14:	02 80 00 03 	be  40003e20 <__ajit_serial_configure_inner__+0x44>
40003e18:	84 08 ff fd 	and  %g3, -3, %g2
40003e1c:	84 10 e0 02 	or  %g3, 2, %g2
40003e20:	80 a3 20 00 	cmp  %o4, 0
40003e24:	02 80 00 03 	be  40003e30 <__ajit_serial_configure_inner__+0x54>
40003e28:	86 08 bf fb 	and  %g2, -5, %g3
40003e2c:	86 10 a0 04 	or  %g2, 4, %g3
40003e30:	80 a2 20 00 	cmp  %o0, 0
40003e34:	12 80 00 08 	bne  40003e54 <__ajit_serial_configure_inner__+0x78>
40003e38:	01 00 00 00 	nop 
40003e3c:	c6 a0 44 00 	sta  %g3, [ %g1 ] #ASI_SCRATCHPAD
40003e40:	81 c3 e0 08 	retl 
40003e44:	01 00 00 00 	nop 
40003e48:	c4 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g2
40003e4c:	10 bf ff ee 	b  40003e04 <__ajit_serial_configure_inner__+0x28>
40003e50:	80 a2 a0 00 	cmp  %o2, 0
40003e54:	81 c3 e0 08 	retl 
40003e58:	c6 20 40 00 	st  %g3, [ %g1 ]

40003e5c <__ajit_serial_configure_via_vmap__>:
40003e5c:	82 10 00 08 	mov  %o0, %g1
40003e60:	96 10 00 09 	mov  %o1, %o3
40003e64:	98 10 00 0a 	mov  %o2, %o4
40003e68:	90 10 20 01 	mov  1, %o0
40003e6c:	92 10 20 00 	clr  %o1
40003e70:	94 10 00 01 	mov  %g1, %o2
40003e74:	82 13 c0 00 	mov  %o7, %g1
40003e78:	7f ff ff d9 	call  40003ddc <__ajit_serial_configure_inner__>
40003e7c:	9e 10 40 00 	mov  %g1, %o7

40003e80 <__ajit_serial_configure_via_bypass__>:
40003e80:	82 10 00 08 	mov  %o0, %g1
40003e84:	96 10 00 09 	mov  %o1, %o3
40003e88:	98 10 00 0a 	mov  %o2, %o4
40003e8c:	90 10 20 00 	clr  %o0
40003e90:	92 10 20 00 	clr  %o1
40003e94:	94 10 00 01 	mov  %g1, %o2
40003e98:	82 13 c0 00 	mov  %o7, %g1
40003e9c:	7f ff ff d0 	call  40003ddc <__ajit_serial_configure_inner__>
40003ea0:	9e 10 40 00 	mov  %g1, %o7

40003ea4 <__ajit_serial_set_baudrate_inner__>:
40003ea4:	95 2a a0 04 	sll  %o2, 4, %o2
40003ea8:	80 a2 80 0b 	cmp  %o2, %o3
40003eac:	1a 80 00 06 	bcc  40003ec4 <__ajit_serial_set_baudrate_inner__+0x20>
40003eb0:	84 10 20 00 	clr  %g2
40003eb4:	80 a2 a0 00 	cmp  %o2, 0
40003eb8:	12 80 00 0f 	bne  40003ef4 <__ajit_serial_set_baudrate_inner__+0x50>
40003ebc:	84 10 00 0b 	mov  %o3, %g2
40003ec0:	84 10 20 00 	clr  %g2
40003ec4:	86 10 20 00 	clr  %g3
40003ec8:	80 a2 60 00 	cmp  %o1, 0
40003ecc:	02 80 00 25 	be  40003f60 <__ajit_serial_set_baudrate_inner__+0xbc>
40003ed0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003ed4:	88 10 62 4c 	or  %g1, 0x24c, %g4	! ffff324c <ajit_global_interrupt_handlers+0xbffe1ff4>
40003ed8:	80 a2 20 00 	cmp  %o0, 0
40003edc:	12 80 00 25 	bne  40003f70 <__ajit_serial_set_baudrate_inner__+0xcc>
40003ee0:	82 10 62 50 	or  %g1, 0x250, %g1
40003ee4:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003ee8:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003eec:	81 c3 e0 08 	retl 
40003ef0:	01 00 00 00 	nop 
40003ef4:	10 80 00 03 	b  40003f00 <__ajit_serial_set_baudrate_inner__+0x5c>
40003ef8:	82 10 00 0a 	mov  %o2, %g1
40003efc:	82 10 00 03 	mov  %g3, %g1
40003f00:	81 80 20 00 	mov  %g0, %y
40003f04:	01 00 00 00 	nop 
40003f08:	01 00 00 00 	nop 
40003f0c:	01 00 00 00 	nop 
40003f10:	86 70 80 01 	udiv  %g2, %g1, %g3
40003f14:	86 58 c0 01 	smul  %g3, %g1, %g3
40003f18:	86 20 80 03 	sub  %g2, %g3, %g3
40003f1c:	80 a0 e0 00 	cmp  %g3, 0
40003f20:	12 bf ff f7 	bne  40003efc <__ajit_serial_set_baudrate_inner__+0x58>
40003f24:	84 10 00 01 	mov  %g1, %g2
40003f28:	81 80 20 00 	mov  %g0, %y
40003f2c:	01 00 00 00 	nop 
40003f30:	01 00 00 00 	nop 
40003f34:	01 00 00 00 	nop 
40003f38:	84 72 80 01 	udiv  %o2, %g1, %g2
40003f3c:	81 80 20 00 	mov  %g0, %y
40003f40:	01 00 00 00 	nop 
40003f44:	01 00 00 00 	nop 
40003f48:	01 00 00 00 	nop 
40003f4c:	86 72 c0 01 	udiv  %o3, %g1, %g3
40003f50:	80 a2 60 00 	cmp  %o1, 0
40003f54:	86 20 c0 02 	sub  %g3, %g2, %g3
40003f58:	12 bf ff df 	bne  40003ed4 <__ajit_serial_set_baudrate_inner__+0x30>
40003f5c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003f60:	88 10 62 0c 	or  %g1, 0x20c, %g4	! ffff320c <ajit_global_interrupt_handlers+0xbffe1fb4>
40003f64:	80 a2 20 00 	cmp  %o0, 0
40003f68:	02 bf ff df 	be  40003ee4 <__ajit_serial_set_baudrate_inner__+0x40>
40003f6c:	82 10 62 10 	or  %g1, 0x210, %g1
40003f70:	c6 21 00 00 	st  %g3, [ %g4 ]
40003f74:	81 c3 e0 08 	retl 
40003f78:	c4 20 40 00 	st  %g2, [ %g1 ]

40003f7c <__ajit_serial_putchar_inner__>:
40003f7c:	84 10 00 08 	mov  %o0, %g2
40003f80:	80 a2 60 00 	cmp  %o1, 0
40003f84:	02 80 00 17 	be  40003fe0 <__ajit_serial_putchar_inner__+0x64>
40003f88:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003f8c:	82 10 e2 40 	or  %g3, 0x240, %g1	! ffff3240 <ajit_global_interrupt_handlers+0xbffe1fe8>
40003f90:	86 10 e2 44 	or  %g3, 0x244, %g3
40003f94:	80 a0 a0 00 	cmp  %g2, 0
40003f98:	02 80 00 0f 	be  40003fd4 <__ajit_serial_putchar_inner__+0x58>
40003f9c:	01 00 00 00 	nop 
40003fa0:	c2 00 40 00 	ld  [ %g1 ], %g1
40003fa4:	80 88 60 01 	btst  1, %g1
40003fa8:	02 80 00 09 	be  40003fcc <__ajit_serial_putchar_inner__+0x50>
40003fac:	90 10 20 00 	clr  %o0
40003fb0:	80 88 60 08 	btst  8, %g1
40003fb4:	12 80 00 06 	bne  40003fcc <__ajit_serial_putchar_inner__+0x50>
40003fb8:	80 a0 a0 00 	cmp  %g2, 0
40003fbc:	32 80 00 0c 	bne,a   40003fec <__ajit_serial_putchar_inner__+0x70>
40003fc0:	d4 28 c0 00 	stb  %o2, [ %g3 ]
40003fc4:	d4 a8 c4 00 	stba  %o2, [ %g3 ] #ASI_SCRATCHPAD
40003fc8:	90 10 20 01 	mov  1, %o0
40003fcc:	81 c3 e0 08 	retl 
40003fd0:	01 00 00 00 	nop 
40003fd4:	c2 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g1
40003fd8:	10 bf ff f4 	b  40003fa8 <__ajit_serial_putchar_inner__+0x2c>
40003fdc:	80 88 60 01 	btst  1, %g1
40003fe0:	82 10 e2 00 	or  %g3, 0x200, %g1
40003fe4:	10 bf ff ec 	b  40003f94 <__ajit_serial_putchar_inner__+0x18>
40003fe8:	86 10 e2 04 	or  %g3, 0x204, %g3
40003fec:	81 c3 e0 08 	retl 
40003ff0:	90 10 20 01 	mov  1, %o0

40003ff4 <__ajit_serial_putchar_via_vmap__>:
40003ff4:	94 10 00 08 	mov  %o0, %o2
40003ff8:	92 10 20 00 	clr  %o1
40003ffc:	90 10 20 01 	mov  1, %o0
40004000:	82 13 c0 00 	mov  %o7, %g1
40004004:	7f ff ff de 	call  40003f7c <__ajit_serial_putchar_inner__>
40004008:	9e 10 40 00 	mov  %g1, %o7

4000400c <__ajit_serial_putchar_via_bypass__>:
4000400c:	94 10 00 08 	mov  %o0, %o2
40004010:	92 10 20 00 	clr  %o1
40004014:	90 10 20 00 	clr  %o0
40004018:	82 13 c0 00 	mov  %o7, %g1
4000401c:	7f ff ff d8 	call  40003f7c <__ajit_serial_putchar_inner__>
40004020:	9e 10 40 00 	mov  %g1, %o7

40004024 <__ajit_serial_getchar_inner__>:
40004024:	80 a2 60 00 	cmp  %o1, 0
40004028:	02 80 00 0f 	be  40004064 <__ajit_serial_getchar_inner__+0x40>
4000402c:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40004030:	82 10 a2 40 	or  %g2, 0x240, %g1	! ffff3240 <ajit_global_interrupt_handlers+0xbffe1fe8>
40004034:	80 a2 20 00 	cmp  %o0, 0
40004038:	02 80 00 0f 	be  40004074 <__ajit_serial_getchar_inner__+0x50>
4000403c:	84 10 a2 48 	or  %g2, 0x248, %g2
40004040:	c2 00 40 00 	ld  [ %g1 ], %g1
40004044:	82 08 60 12 	and  %g1, 0x12, %g1
40004048:	80 a0 60 12 	cmp  %g1, 0x12
4000404c:	12 80 00 13 	bne  40004098 <__ajit_serial_getchar_inner__+0x74>
40004050:	01 00 00 00 	nop 
40004054:	c2 08 80 00 	ldub  [ %g2 ], %g1
40004058:	90 10 20 01 	mov  1, %o0
4000405c:	81 c3 e0 08 	retl 
40004060:	c2 2a 80 00 	stb  %g1, [ %o2 ]
40004064:	82 10 a2 00 	or  %g2, 0x200, %g1
40004068:	80 a2 20 00 	cmp  %o0, 0
4000406c:	12 bf ff f5 	bne  40004040 <__ajit_serial_getchar_inner__+0x1c>
40004070:	84 10 a2 08 	or  %g2, 0x208, %g2
40004074:	c2 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g1
40004078:	82 08 60 12 	and  %g1, 0x12, %g1
4000407c:	80 a0 60 12 	cmp  %g1, 0x12
40004080:	12 80 00 06 	bne  40004098 <__ajit_serial_getchar_inner__+0x74>
40004084:	01 00 00 00 	nop 
40004088:	c4 88 84 00 	lduba  [ %g2 ] #ASI_SCRATCHPAD, %g2
4000408c:	90 10 20 01 	mov  1, %o0
40004090:	81 c3 e0 08 	retl 
40004094:	c4 2a 80 00 	stb  %g2, [ %o2 ]
40004098:	81 c3 e0 08 	retl 
4000409c:	90 10 20 00 	clr  %o0

400040a0 <__ajit_serial_getchar_via_vmap__>:
400040a0:	9d e3 bf 98 	save  %sp, -104, %sp
400040a4:	90 10 20 01 	mov  1, %o0
400040a8:	92 10 20 00 	clr  %o1
400040ac:	7f ff ff de 	call  40004024 <__ajit_serial_getchar_inner__>
400040b0:	94 07 bf ff 	add  %fp, -1, %o2
400040b4:	80 a2 20 00 	cmp  %o0, 0
400040b8:	22 bf ff fc 	be,a   400040a8 <__ajit_serial_getchar_via_vmap__+0x8>
400040bc:	90 10 20 01 	mov  1, %o0
400040c0:	f0 4f bf ff 	ldsb  [ %fp + -1 ], %i0
400040c4:	81 c7 e0 08 	ret 
400040c8:	81 e8 00 00 	restore 

400040cc <__ajit_serial_getchar_via_bypass__>:
400040cc:	9d e3 bf 98 	save  %sp, -104, %sp
400040d0:	90 10 20 00 	clr  %o0
400040d4:	92 10 20 00 	clr  %o1
400040d8:	7f ff ff d3 	call  40004024 <__ajit_serial_getchar_inner__>
400040dc:	94 07 bf ff 	add  %fp, -1, %o2
400040e0:	80 a2 20 00 	cmp  %o0, 0
400040e4:	22 bf ff fc 	be,a   400040d4 <__ajit_serial_getchar_via_bypass__+0x8>
400040e8:	90 10 20 00 	clr  %o0
400040ec:	f0 4f bf ff 	ldsb  [ %fp + -1 ], %i0
400040f0:	81 c7 e0 08 	ret 
400040f4:	81 e8 00 00 	restore 

400040f8 <__ajit_serial_puts_inner__>:
400040f8:	9d e3 bf a0 	save  %sp, -96, %sp
400040fc:	80 a6 e0 00 	cmp  %i3, 0
40004100:	02 80 00 1a 	be  40004168 <__ajit_serial_puts_inner__+0x70>
40004104:	01 00 00 00 	nop 
40004108:	d4 0e 80 00 	ldub  [ %i2 ], %o2
4000410c:	95 2a a0 18 	sll  %o2, 0x18, %o2
40004110:	80 a2 a0 00 	cmp  %o2, 0
40004114:	02 80 00 15 	be  40004168 <__ajit_serial_puts_inner__+0x70>
40004118:	ba 06 a0 01 	add  %i2, 1, %i5
4000411c:	10 80 00 03 	b  40004128 <__ajit_serial_puts_inner__+0x30>
40004120:	b8 06 80 1b 	add  %i2, %i3, %i4
40004124:	95 2a a0 18 	sll  %o2, 0x18, %o2
40004128:	95 3a a0 18 	sra  %o2, 0x18, %o2
4000412c:	90 10 00 18 	mov  %i0, %o0
40004130:	7f ff ff 93 	call  40003f7c <__ajit_serial_putchar_inner__>
40004134:	92 10 00 19 	mov  %i1, %o1
40004138:	80 a2 20 00 	cmp  %o0, 0
4000413c:	22 bf ff fa 	be,a   40004124 <__ajit_serial_puts_inner__+0x2c>
40004140:	d4 0e 80 00 	ldub  [ %i2 ], %o2
40004144:	80 a7 40 1c 	cmp  %i5, %i4
40004148:	02 80 00 08 	be  40004168 <__ajit_serial_puts_inner__+0x70>
4000414c:	b4 10 00 1d 	mov  %i5, %i2
40004150:	ba 07 60 01 	inc  %i5
40004154:	d4 0f 7f ff 	ldub  [ %i5 + -1 ], %o2
40004158:	95 2a a0 18 	sll  %o2, 0x18, %o2
4000415c:	80 a2 a0 00 	cmp  %o2, 0
40004160:	12 bf ff f3 	bne  4000412c <__ajit_serial_puts_inner__+0x34>
40004164:	95 3a a0 18 	sra  %o2, 0x18, %o2
40004168:	81 c7 e0 08 	ret 
4000416c:	81 e8 00 00 	restore 

40004170 <__ajit_serial_puts_via_vmap__>:
40004170:	94 10 00 08 	mov  %o0, %o2
40004174:	96 10 00 09 	mov  %o1, %o3
40004178:	90 10 20 01 	mov  1, %o0
4000417c:	92 10 20 00 	clr  %o1
40004180:	82 13 c0 00 	mov  %o7, %g1
40004184:	7f ff ff dd 	call  400040f8 <__ajit_serial_puts_inner__>
40004188:	9e 10 40 00 	mov  %g1, %o7

4000418c <__ajit_serial_puts_via_bypass__>:
4000418c:	94 10 00 08 	mov  %o0, %o2
40004190:	96 10 00 09 	mov  %o1, %o3
40004194:	90 10 20 00 	clr  %o0
40004198:	92 10 20 00 	clr  %o1
4000419c:	82 13 c0 00 	mov  %o7, %g1
400041a0:	7f ff ff d6 	call  400040f8 <__ajit_serial_puts_inner__>
400041a4:	9e 10 40 00 	mov  %g1, %o7

400041a8 <__ajit_serial_gets_inner__>:
400041a8:	9d e3 bf 98 	save  %sp, -104, %sp
400041ac:	80 a6 e0 01 	cmp  %i3, 1
400041b0:	22 80 00 18 	be,a   40004210 <__ajit_serial_gets_inner__+0x68>
400041b4:	b6 06 80 1b 	add  %i2, %i3, %i3
400041b8:	a0 06 ff ff 	add  %i3, -1, %l0
400041bc:	b8 10 20 00 	clr  %i4
400041c0:	ba 10 20 00 	clr  %i5
400041c4:	c0 2f bf ff 	clrb  [ %fp + -1 ]
400041c8:	90 10 00 18 	mov  %i0, %o0
400041cc:	92 10 00 19 	mov  %i1, %o1
400041d0:	7f ff ff 95 	call  40004024 <__ajit_serial_getchar_inner__>
400041d4:	94 07 bf ff 	add  %fp, -1, %o2
400041d8:	80 a2 20 00 	cmp  %o0, 0
400041dc:	22 bf ff fc 	be,a   400041cc <__ajit_serial_gets_inner__+0x24>
400041e0:	90 10 00 18 	mov  %i0, %o0
400041e4:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
400041e8:	c2 2e 80 1c 	stb  %g1, [ %i2 + %i4 ]
400041ec:	83 28 60 18 	sll  %g1, 0x18, %g1
400041f0:	80 a0 60 00 	cmp  %g1, 0
400041f4:	22 80 00 07 	be,a   40004210 <__ajit_serial_gets_inner__+0x68>
400041f8:	b6 06 80 1b 	add  %i2, %i3, %i3
400041fc:	ba 07 60 01 	inc  %i5
40004200:	80 a7 40 10 	cmp  %i5, %l0
40004204:	12 bf ff f0 	bne  400041c4 <__ajit_serial_gets_inner__+0x1c>
40004208:	b8 10 00 1d 	mov  %i5, %i4
4000420c:	b6 06 80 1b 	add  %i2, %i3, %i3
40004210:	c0 2e ff ff 	clrb  [ %i3 + -1 ]
40004214:	81 c7 e0 08 	ret 
40004218:	81 e8 00 00 	restore 

4000421c <__ajit_serial_gets_via_vmap__>:
4000421c:	94 10 00 08 	mov  %o0, %o2
40004220:	96 10 00 09 	mov  %o1, %o3
40004224:	90 10 20 01 	mov  1, %o0
40004228:	92 10 20 00 	clr  %o1
4000422c:	82 13 c0 00 	mov  %o7, %g1
40004230:	7f ff ff de 	call  400041a8 <__ajit_serial_gets_inner__>
40004234:	9e 10 40 00 	mov  %g1, %o7

40004238 <__ajit_serial_gets_via_bypass__>:
40004238:	94 10 00 08 	mov  %o0, %o2
4000423c:	96 10 00 09 	mov  %o1, %o3
40004240:	90 10 20 00 	clr  %o0
40004244:	92 10 20 00 	clr  %o1
40004248:	82 13 c0 00 	mov  %o7, %g1
4000424c:	7f ff ff d7 	call  400041a8 <__ajit_serial_gets_inner__>
40004250:	9e 10 40 00 	mov  %g1, %o7

40004254 <__ajit_serial_set_uart_reset_inner__>:
40004254:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40004258:	80 a2 60 00 	cmp  %o1, 0
4000425c:	12 80 00 03 	bne  40004268 <__ajit_serial_set_uart_reset_inner__+0x14>
40004260:	82 10 a2 40 	or  %g2, 0x240, %g1
40004264:	82 10 a2 00 	or  %g2, 0x200, %g1
40004268:	80 a2 20 00 	cmp  %o0, 0
4000426c:	02 80 00 0d 	be  400042a0 <__ajit_serial_set_uart_reset_inner__+0x4c>
40004270:	01 00 00 00 	nop 
40004274:	c6 00 40 00 	ld  [ %g1 ], %g3
40004278:	80 a2 a0 00 	cmp  %o2, 0
4000427c:	12 80 00 03 	bne  40004288 <__ajit_serial_set_uart_reset_inner__+0x34>
40004280:	84 10 e0 20 	or  %g3, 0x20, %g2
40004284:	84 08 ff df 	and  %g3, -33, %g2
40004288:	80 a2 20 00 	cmp  %o0, 0
4000428c:	12 80 00 08 	bne  400042ac <__ajit_serial_set_uart_reset_inner__+0x58>
40004290:	01 00 00 00 	nop 
40004294:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40004298:	81 c3 e0 08 	retl 
4000429c:	01 00 00 00 	nop 
400042a0:	c6 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g3
400042a4:	10 bf ff f6 	b  4000427c <__ajit_serial_set_uart_reset_inner__+0x28>
400042a8:	80 a2 a0 00 	cmp  %o2, 0
400042ac:	81 c3 e0 08 	retl 
400042b0:	c4 20 40 00 	st  %g2, [ %g1 ]

400042b4 <__ajit_serial_set_uart_reset_via_vmap__>:
400042b4:	94 10 00 08 	mov  %o0, %o2
400042b8:	92 10 20 00 	clr  %o1
400042bc:	90 10 20 01 	mov  1, %o0
400042c0:	82 13 c0 00 	mov  %o7, %g1
400042c4:	7f ff ff e4 	call  40004254 <__ajit_serial_set_uart_reset_inner__>
400042c8:	9e 10 40 00 	mov  %g1, %o7

400042cc <__ajit_serial_set_uart_reset_via_bypass__>:
400042cc:	94 10 00 08 	mov  %o0, %o2
400042d0:	92 10 20 00 	clr  %o1
400042d4:	90 10 20 00 	clr  %o0
400042d8:	82 13 c0 00 	mov  %o7, %g1
400042dc:	7f ff ff de 	call  40004254 <__ajit_serial_set_uart_reset_inner__>
400042e0:	9e 10 40 00 	mov  %g1, %o7

400042e4 <__ajit_write_irc_control_register_via_bypass__>:
400042e4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400042e8:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
400042ec:	81 c3 e0 08 	retl 
400042f0:	01 00 00 00 	nop 

400042f4 <__ajit_read_irc_control_register_via_bypass__>:
400042f4:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400042f8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400042fc:	81 c3 e0 08 	retl 
40004300:	01 00 00 00 	nop 

40004304 <__ajit_write_irc_control_register_via_vmap__>:
40004304:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004308:	81 c3 e0 08 	retl 
4000430c:	d0 20 40 00 	st  %o0, [ %g1 ]

40004310 <__ajit_read_irc_control_register_via_vmap__>:
40004310:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004314:	81 c3 e0 08 	retl 
40004318:	d0 00 40 00 	ld  [ %g1 ], %o0

4000431c <__ajit_write_spi_master_register_via_bypass__>:
4000431c:	91 2a 20 02 	sll  %o0, 2, %o0
40004320:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004324:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_interrupt_handlers+0xbffe20a8>
40004328:	90 02 00 01 	add  %o0, %g1, %o0
4000432c:	d2 a2 04 00 	sta  %o1, [ %o0 ] #ASI_SCRATCHPAD
40004330:	81 c3 e0 08 	retl 
40004334:	01 00 00 00 	nop 

40004338 <__ajit_write_spi_master_register_via_vmap__>:
40004338:	91 2a 20 02 	sll  %o0, 2, %o0
4000433c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004340:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_interrupt_handlers+0xbffe20a8>
40004344:	81 c3 e0 08 	retl 
40004348:	d2 2a 00 01 	stb  %o1, [ %o0 + %g1 ]

4000434c <__ajit_read_spi_master_register_via_bypass__>:
4000434c:	91 2a 20 02 	sll  %o0, 2, %o0
40004350:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004354:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_interrupt_handlers+0xbffe20a8>
40004358:	90 02 00 01 	add  %o0, %g1, %o0
4000435c:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40004360:	81 c3 e0 08 	retl 
40004364:	90 0a 20 ff 	and  %o0, 0xff, %o0

40004368 <__ajit_read_spi_master_register_via_vmap__>:
40004368:	91 2a 20 02 	sll  %o0, 2, %o0
4000436c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004370:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_interrupt_handlers+0xbffe20a8>
40004374:	81 c3 e0 08 	retl 
40004378:	d0 0a 00 01 	ldub  [ %o0 + %g1 ], %o0

4000437c <__ajit_do_spi_transfer_via_bypass__>:
4000437c:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40004380:	82 10 e3 00 	or  %g3, 0x300, %g1	! ffff3300 <ajit_global_interrupt_handlers+0xbffe20a8>
40004384:	d2 a0 44 00 	sta  %o1, [ %g1 ] #ASI_SCRATCHPAD
40004388:	82 0a 20 07 	and  %o0, 7, %g1
4000438c:	94 0a a0 01 	and  %o2, 1, %o2
40004390:	83 28 60 03 	sll  %g1, 3, %g1
40004394:	94 02 80 0a 	add  %o2, %o2, %o2
40004398:	82 10 60 01 	or  %g1, 1, %g1
4000439c:	86 10 e3 08 	or  %g3, 0x308, %g3
400043a0:	94 12 80 01 	or  %o2, %g1, %o2
400043a4:	d4 a0 c4 00 	sta  %o2, [ %g3 ] #ASI_SCRATCHPAD
400043a8:	10 80 00 04 	b  400043b8 <__ajit_do_spi_transfer_via_bypass__+0x3c>
400043ac:	03 00 00 08 	sethi  %hi(0x2000), %g1
400043b0:	02 80 00 07 	be  400043cc <__ajit_do_spi_transfer_via_bypass__+0x50>
400043b4:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400043b8:	c4 80 c4 00 	lda  [ %g3 ] #ASI_SCRATCHPAD, %g2
400043bc:	80 88 a0 01 	btst  1, %g2
400043c0:	32 bf ff fc 	bne,a   400043b0 <__ajit_do_spi_transfer_via_bypass__+0x34>
400043c4:	82 80 7f ff 	addcc  %g1, -1, %g1
400043c8:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400043cc:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <ajit_global_interrupt_handlers+0xbffe20a8>
400043d0:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400043d4:	81 c3 e0 08 	retl 
400043d8:	90 0a 20 ff 	and  %o0, 0xff, %o0

400043dc <__ajit_do_spi_transfer_via_vmap__>:
400043dc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400043e0:	90 0a 20 07 	and  %o0, 7, %o0
400043e4:	84 10 63 00 	or  %g1, 0x300, %g2
400043e8:	91 2a 20 03 	sll  %o0, 3, %o0
400043ec:	d2 20 80 00 	st  %o1, [ %g2 ]
400043f0:	90 12 20 01 	or  %o0, 1, %o0
400043f4:	82 10 63 08 	or  %g1, 0x308, %g1
400043f8:	94 0a a0 01 	and  %o2, 1, %o2
400043fc:	94 02 80 0a 	add  %o2, %o2, %o2
40004400:	94 12 80 08 	or  %o2, %o0, %o2
40004404:	90 10 00 09 	mov  %o1, %o0
40004408:	81 c3 e0 08 	retl 
4000440c:	d4 20 40 00 	st  %o2, [ %g1 ]

40004410 <__ajit_configure_spi_master_via_bypass___>:
40004410:	90 0a 20 0f 	and  %o0, 0xf, %o0
40004414:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004418:	90 12 20 10 	or  %o0, 0x10, %o0
4000441c:	82 10 63 0c 	or  %g1, 0x30c, %g1
40004420:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40004424:	81 c3 e0 08 	retl 
40004428:	90 10 20 00 	clr  %o0

4000442c <__ajit_configure_spi_master_via_vmap___>:
4000442c:	90 0a 20 0f 	and  %o0, 0xf, %o0
40004430:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004434:	84 12 20 10 	or  %o0, 0x10, %g2
40004438:	82 10 63 0c 	or  %g1, 0x30c, %g1
4000443c:	90 10 20 00 	clr  %o0
40004440:	81 c3 e0 08 	retl 
40004444:	c4 20 40 00 	st  %g2, [ %g1 ]

40004448 <__ajit_do_spi_transfer_inner__>:
40004448:	92 0a 60 07 	and  %o1, 7, %o1
4000444c:	83 2a 60 03 	sll  %o1, 3, %g1
40004450:	82 10 60 01 	or  %g1, 1, %g1
40004454:	96 0a e0 01 	and  %o3, 1, %o3
40004458:	80 a2 20 00 	cmp  %o0, 0
4000445c:	96 02 c0 0b 	add  %o3, %o3, %o3
40004460:	96 12 c0 01 	or  %o3, %g1, %o3
40004464:	02 80 00 20 	be  400044e4 <__ajit_do_spi_transfer_inner__+0x9c>
40004468:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000446c:	84 10 63 00 	or  %g1, 0x300, %g2	! ffff3300 <ajit_global_interrupt_handlers+0xbffe20a8>
40004470:	d4 20 80 00 	st  %o2, [ %g2 ]
40004474:	96 0a e0 ff 	and  %o3, 0xff, %o3
40004478:	82 10 63 08 	or  %g1, 0x308, %g1
4000447c:	d6 20 40 00 	st  %o3, [ %g1 ]
40004480:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40004484:	03 00 00 08 	sethi  %hi(0x2000), %g1
40004488:	10 80 00 08 	b  400044a8 <__ajit_do_spi_transfer_inner__+0x60>
4000448c:	86 10 e3 08 	or  %g3, 0x308, %g3
40004490:	80 88 a0 01 	btst  1, %g2
40004494:	02 80 00 0d 	be  400044c8 <__ajit_do_spi_transfer_inner__+0x80>
40004498:	80 a2 20 00 	cmp  %o0, 0
4000449c:	82 80 7f ff 	addcc  %g1, -1, %g1
400044a0:	02 80 00 0a 	be  400044c8 <__ajit_do_spi_transfer_inner__+0x80>
400044a4:	80 a2 20 00 	cmp  %o0, 0
400044a8:	80 a2 20 00 	cmp  %o0, 0
400044ac:	32 bf ff f9 	bne,a   40004490 <__ajit_do_spi_transfer_inner__+0x48>
400044b0:	c4 00 c0 00 	ld  [ %g3 ], %g2
400044b4:	c4 80 c4 00 	lda  [ %g3 ] #ASI_SCRATCHPAD, %g2
400044b8:	80 88 a0 01 	btst  1, %g2
400044bc:	32 bf ff f9 	bne,a   400044a0 <__ajit_do_spi_transfer_inner__+0x58>
400044c0:	82 80 7f ff 	addcc  %g1, -1, %g1
400044c4:	80 a2 20 00 	cmp  %o0, 0
400044c8:	32 80 00 0d 	bne,a   400044fc <__ajit_do_spi_transfer_inner__+0xb4>
400044cc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400044d0:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400044d4:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <ajit_global_interrupt_handlers+0xbffe20a8>
400044d8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400044dc:	81 c3 e0 08 	retl 
400044e0:	90 0a 20 ff 	and  %o0, 0xff, %o0
400044e4:	84 10 63 00 	or  %g1, 0x300, %g2
400044e8:	d4 a0 84 00 	sta  %o2, [ %g2 ] #ASI_SCRATCHPAD
400044ec:	82 10 63 08 	or  %g1, 0x308, %g1
400044f0:	d6 a0 44 00 	sta  %o3, [ %g1 ] #ASI_SCRATCHPAD
400044f4:	10 bf ff e4 	b  40004484 <__ajit_do_spi_transfer_inner__+0x3c>
400044f8:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
400044fc:	82 10 63 00 	or  %g1, 0x300, %g1
40004500:	d0 00 40 00 	ld  [ %g1 ], %o0
40004504:	81 c3 e0 08 	retl 
40004508:	90 0a 20 ff 	and  %o0, 0xff, %o0

4000450c <__ajit_gpio_xfer__>:
4000450c:	09 3f ff cc 	sethi  %hi(0xffff3000), %g4
40004510:	82 11 23 00 	or  %g4, 0x300, %g1	! ffff3300 <ajit_global_interrupt_handlers+0xbffe20a8>
40004514:	d2 a0 44 00 	sta  %o1, [ %g1 ] #ASI_SCRATCHPAD
40004518:	90 0a 20 07 	and  %o0, 7, %o0
4000451c:	88 11 23 08 	or  %g4, 0x308, %g4
40004520:	91 2a 20 03 	sll  %o0, 3, %o0
40004524:	90 12 20 03 	or  %o0, 3, %o0
40004528:	d0 a1 04 00 	sta  %o0, [ %g4 ] #ASI_SCRATCHPAD
4000452c:	82 10 21 00 	mov  0x100, %g1
40004530:	c4 81 04 00 	lda  [ %g4 ] #ASI_SCRATCHPAD, %g2
40004534:	82 00 7f ff 	add  %g1, -1, %g1
40004538:	87 38 60 1f 	sra  %g1, 0x1f, %g3
4000453c:	86 20 c0 01 	sub  %g3, %g1, %g3
40004540:	87 30 e0 1f 	srl  %g3, 0x1f, %g3
40004544:	80 88 c0 02 	btst  %g3, %g2
40004548:	12 bf ff fa 	bne  40004530 <__ajit_gpio_xfer__+0x24>
4000454c:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40004550:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <ajit_global_interrupt_handlers+0xbffe20a8>
40004554:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40004558:	81 c3 e0 08 	retl 
4000455c:	90 0a 20 ff 	and  %o0, 0xff, %o0

40004560 <__ajit_read_gpio_32_via_vmap__>:
40004560:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40004564:	82 10 60 04 	or  %g1, 4, %g1	! ffff3404 <ajit_global_interrupt_handlers+0xbffe21ac>
40004568:	81 c3 e0 08 	retl 
4000456c:	d0 00 40 00 	ld  [ %g1 ], %o0

40004570 <__ajit_write_gpio_32_via_vmap__>:
40004570:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40004574:	81 c3 e0 08 	retl 
40004578:	d0 20 40 00 	st  %o0, [ %g1 ]

4000457c <__ajit_read_gpio_32_via_bypass__>:
4000457c:	11 3f ff cd 	sethi  %hi(0xffff3400), %o0
40004580:	90 12 20 04 	or  %o0, 4, %o0	! ffff3404 <ajit_global_interrupt_handlers+0xbffe21ac>
40004584:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40004588:	81 c3 e0 08 	retl 
4000458c:	01 00 00 00 	nop 

40004590 <__ajit_write_gpio_32_via_bypass__>:
40004590:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40004594:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40004598:	81 c3 e0 08 	retl 
4000459c:	01 00 00 00 	nop 

400045a0 <__ajit_init_thread_performance_counters>:
400045a0:	c0 22 80 00 	clr  [ %o2 ]
400045a4:	c0 22 a0 04 	clr  [ %o2 + 4 ]
400045a8:	c0 22 a0 08 	clr  [ %o2 + 8 ]
400045ac:	c0 22 a0 0c 	clr  [ %o2 + 0xc ]
400045b0:	c0 22 a0 10 	clr  [ %o2 + 0x10 ]
400045b4:	c0 22 a0 14 	clr  [ %o2 + 0x14 ]
400045b8:	c0 22 a0 18 	clr  [ %o2 + 0x18 ]
400045bc:	c0 22 a0 1c 	clr  [ %o2 + 0x1c ]
400045c0:	c0 22 a0 20 	clr  [ %o2 + 0x20 ]
400045c4:	c0 22 a0 24 	clr  [ %o2 + 0x24 ]
400045c8:	c0 22 a0 28 	clr  [ %o2 + 0x28 ]
400045cc:	c0 22 a0 2c 	clr  [ %o2 + 0x2c ]
400045d0:	c0 22 a0 30 	clr  [ %o2 + 0x30 ]
400045d4:	c0 22 a0 34 	clr  [ %o2 + 0x34 ]
400045d8:	c0 22 a0 38 	clr  [ %o2 + 0x38 ]
400045dc:	c0 22 a0 3c 	clr  [ %o2 + 0x3c ]
400045e0:	c0 22 a0 40 	clr  [ %o2 + 0x40 ]
400045e4:	c0 22 a0 44 	clr  [ %o2 + 0x44 ]
400045e8:	c0 22 a0 48 	clr  [ %o2 + 0x48 ]
400045ec:	81 c3 e0 08 	retl 
400045f0:	c0 22 a0 4c 	clr  [ %o2 + 0x4c ]

400045f4 <__ajit_sample_thread_performance_counters>:
400045f4:	9d e3 bf a0 	save  %sp, -96, %sp
400045f8:	b0 06 00 18 	add  %i0, %i0, %i0
400045fc:	b2 06 00 19 	add  %i0, %i1, %i1
40004600:	ae 10 20 00 	clr  %l7
40004604:	ba 10 20 00 	clr  %i5
40004608:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
4000460c:	82 10 63 40 	or  %g1, 0x340, %g1	! ffff40 <__DYNAMIC+0xffff40>
40004610:	82 06 40 01 	add  %i1, %g1, %g1
40004614:	b2 10 20 00 	clr  %i1
40004618:	83 28 60 08 	sll  %g1, 8, %g1
4000461c:	e0 00 60 04 	ld  [ %g1 + 4 ], %l0
40004620:	ec 00 40 00 	ld  [ %g1 ], %l6
40004624:	f8 00 60 08 	ld  [ %g1 + 8 ], %i4
40004628:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
4000462c:	f0 00 60 10 	ld  [ %g1 + 0x10 ], %i0
40004630:	d4 00 60 14 	ld  [ %g1 + 0x14 ], %o2
40004634:	d8 00 60 1c 	ld  [ %g1 + 0x1c ], %o4
40004638:	e8 00 60 24 	ld  [ %g1 + 0x24 ], %l4
4000463c:	e4 00 60 2c 	ld  [ %g1 + 0x2c ], %l2
40004640:	c4 00 60 34 	ld  [ %g1 + 0x34 ], %g2
40004644:	a2 10 00 10 	mov  %l0, %l1
40004648:	92 10 00 08 	mov  %o0, %o1
4000464c:	a2 14 40 17 	or  %l1, %l7, %l1
40004650:	92 17 40 09 	or  %i5, %o1, %o1
40004654:	96 10 00 0a 	mov  %o2, %o3
40004658:	ba 10 20 00 	clr  %i5
4000465c:	96 16 40 0b 	or  %i1, %o3, %o3
40004660:	ae 10 20 00 	clr  %l7
40004664:	b2 10 20 00 	clr  %i1
40004668:	a0 10 20 00 	clr  %l0
4000466c:	90 10 20 00 	clr  %o0
40004670:	a0 14 00 16 	or  %l0, %l6, %l0
40004674:	90 17 00 08 	or  %i4, %o0, %o0
40004678:	ec 00 60 20 	ld  [ %g1 + 0x20 ], %l6
4000467c:	f8 00 60 18 	ld  [ %g1 + 0x18 ], %i4
40004680:	94 10 20 00 	clr  %o2
40004684:	94 16 00 0a 	or  %i0, %o2, %o2
40004688:	f0 00 60 28 	ld  [ %g1 + 0x28 ], %i0
4000468c:	a6 10 00 12 	mov  %l2, %l3
40004690:	86 10 00 02 	mov  %g2, %g3
40004694:	9a 10 00 0c 	mov  %o4, %o5
40004698:	aa 10 00 14 	mov  %l4, %l5
4000469c:	9a 17 40 0d 	or  %i5, %o5, %o5
400046a0:	aa 15 c0 15 	or  %l7, %l5, %l5
400046a4:	a4 10 20 00 	clr  %l2
400046a8:	ae 16 40 13 	or  %i1, %l3, %l7
400046ac:	84 10 20 00 	clr  %g2
400046b0:	ba 10 20 00 	clr  %i5
400046b4:	98 10 20 00 	clr  %o4
400046b8:	b2 17 40 03 	or  %i5, %g3, %i1
400046bc:	98 17 00 0c 	or  %i4, %o4, %o4
400046c0:	a8 10 20 00 	clr  %l4
400046c4:	f8 00 60 30 	ld  [ %g1 + 0x30 ], %i4
400046c8:	a8 15 80 14 	or  %l6, %l4, %l4
400046cc:	ac 16 00 12 	or  %i0, %l2, %l6
400046d0:	b0 17 00 02 	or  %i4, %g2, %i0
400046d4:	f6 00 60 3c 	ld  [ %g1 + 0x3c ], %i3
400046d8:	de 00 60 44 	ld  [ %g1 + 0x44 ], %o7
400046dc:	c8 00 60 4c 	ld  [ %g1 + 0x4c ], %g4
400046e0:	f8 00 60 40 	ld  [ %g1 + 0x40 ], %i4
400046e4:	f0 3e a0 30 	std  %i0, [ %i2 + 0x30 ]
400046e8:	f0 00 60 38 	ld  [ %g1 + 0x38 ], %i0
400046ec:	b2 10 20 00 	clr  %i1
400046f0:	c4 00 60 48 	ld  [ %g1 + 0x48 ], %g2
400046f4:	a6 16 40 1b 	or  %i1, %i3, %l3
400046f8:	a4 10 20 00 	clr  %l2
400046fc:	ba 10 20 00 	clr  %i5
40004700:	a4 16 00 12 	or  %i0, %l2, %l2
40004704:	b2 17 40 0f 	or  %i5, %o7, %i1
40004708:	b0 10 20 00 	clr  %i0
4000470c:	86 10 20 00 	clr  %g3
40004710:	b0 17 00 18 	or  %i4, %i0, %i0
40004714:	86 10 c0 04 	or  %g3, %g4, %g3
40004718:	b8 10 20 00 	clr  %i4
4000471c:	e0 3e 80 00 	std  %l0, [ %i2 ]
40004720:	84 10 80 1c 	or  %g2, %i4, %g2
40004724:	d0 3e a0 08 	std  %o0, [ %i2 + 8 ]
40004728:	d4 3e a0 10 	std  %o2, [ %i2 + 0x10 ]
4000472c:	d8 3e a0 18 	std  %o4, [ %i2 + 0x18 ]
40004730:	e8 3e a0 20 	std  %l4, [ %i2 + 0x20 ]
40004734:	ec 3e a0 28 	std  %l6, [ %i2 + 0x28 ]
40004738:	e4 3e a0 38 	std  %l2, [ %i2 + 0x38 ]
4000473c:	f0 3e a0 40 	std  %i0, [ %i2 + 0x40 ]
40004740:	c4 3e a0 48 	std  %g2, [ %i2 + 0x48 ]
40004744:	81 c7 e0 08 	ret 
40004748:	81 e8 00 00 	restore 

4000474c <__ajit_ta_0__>:
4000474c:	91 d0 20 00 	ta  0
40004750:	01 00 00 00 	nop 
40004754:	01 00 00 00 	nop 
40004758:	81 c3 e0 08 	retl 
4000475c:	01 00 00 00 	nop 

40004760 <__ajit_fsqrtd__>:
40004760:	c1 1a 00 00 	ldd  [ %o0 ], %f0
40004764:	85 a0 05 40 	fsqrtd  %f0, %f2
40004768:	c5 3a 40 00 	std  %f2, [ %o1 ]
4000476c:	81 c3 e0 08 	retl 
40004770:	01 00 00 00 	nop 

40004774 <__ajit_fsqrts__>:
40004774:	c1 02 00 00 	ld  [ %o0 ], %f0
40004778:	83 a0 05 20 	fsqrts  %f0, %f1
4000477c:	c3 22 40 00 	st  %f1, [ %o1 ]
40004780:	81 c3 e0 08 	retl 
40004784:	01 00 00 00 	nop 

40004788 <__ajit_fitod__>:
40004788:	c1 02 00 00 	ld  [ %o0 ], %f0
4000478c:	85 a0 19 00 	fitod  %f0, %f2
40004790:	c5 3a 40 00 	std  %f2, [ %o1 ]
40004794:	81 c3 e0 08 	retl 
40004798:	01 00 00 00 	nop 

4000479c <__ajit_fitos__>:
4000479c:	c1 02 00 00 	ld  [ %o0 ], %f0
400047a0:	83 a0 18 80 	fitos  %f0, %f1
400047a4:	c3 22 40 00 	st  %f1, [ %o1 ]
400047a8:	81 c3 e0 08 	retl 
400047ac:	01 00 00 00 	nop 

400047b0 <__ajit_fdtoi__>:
400047b0:	c1 1a 00 00 	ldd  [ %o0 ], %f0
400047b4:	85 a0 1a 40 	fdtoi  %f0, %f2
400047b8:	c5 22 40 00 	st  %f2, [ %o1 ]
400047bc:	81 c3 e0 08 	retl 
400047c0:	01 00 00 00 	nop 

400047c4 <__ajit_fstoi__>:
400047c4:	c1 02 00 00 	ld  [ %o0 ], %f0
400047c8:	83 a0 1a 20 	fstoi  %f0, %f1
400047cc:	c3 22 40 00 	st  %f1, [ %o1 ]
400047d0:	81 c3 e0 08 	retl 
400047d4:	01 00 00 00 	nop 

400047d8 <readNicReg>:
400047d8:	91 2a 20 02 	sll  %o0, 2, %o0
400047dc:	03 10 00 41 	sethi  %hi(0x40010400), %g1
400047e0:	d2 00 61 28 	ld  [ %g1 + 0x128 ], %o1	! 40010528 <NIC_REG>
400047e4:	92 02 40 08 	add  %o1, %o0, %o1
400047e8:	91 3a 60 1f 	sra  %o1, 0x1f, %o0
400047ec:	82 13 c0 00 	mov  %o7, %g1
400047f0:	7f ff fc 55 	call  40003944 <__ajit_load_word_from_physical_address__>
400047f4:	9e 10 40 00 	mov  %g1, %o7

400047f8 <readNicRegs>:
400047f8:	9d e3 bf a0 	save  %sp, -96, %sp
400047fc:	39 10 00 40 	sethi  %hi(0x40010000), %i4
40004800:	ba 10 20 00 	clr  %i5
40004804:	b8 17 22 98 	or  %i4, 0x298, %i4
40004808:	7f ff ff f4 	call  400047d8 <readNicReg>
4000480c:	90 10 00 1d 	mov  %i5, %o0
40004810:	92 10 00 1d 	mov  %i5, %o1
40004814:	94 10 00 08 	mov  %o0, %o2
40004818:	7f ff ef 39 	call  400004fc <cortos_printf>
4000481c:	90 10 00 1c 	mov  %i4, %o0
40004820:	ba 07 60 01 	inc  %i5
40004824:	80 a7 60 40 	cmp  %i5, 0x40
40004828:	12 bf ff f8 	bne  40004808 <readNicRegs+0x10>
4000482c:	01 00 00 00 	nop 
40004830:	81 c7 e0 08 	ret 
40004834:	81 e8 00 00 	restore 

40004838 <writeNicReg>:
40004838:	83 2a 20 02 	sll  %o0, 2, %g1
4000483c:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40004840:	90 10 00 09 	mov  %o1, %o0
40004844:	d4 00 a1 28 	ld  [ %g2 + 0x128 ], %o2
40004848:	94 02 80 01 	add  %o2, %g1, %o2
4000484c:	93 3a a0 1f 	sra  %o2, 0x1f, %o1
40004850:	82 13 c0 00 	mov  %o7, %g1
40004854:	7f ff fc 03 	call  40003860 <__ajit_store_word_to_physical_address__>
40004858:	9e 10 40 00 	mov  %g1, %o7

4000485c <nicRegConfig>:
4000485c:	9d e3 bf 98 	save  %sp, -104, %sp
40004860:	7f ff ff de 	call  400047d8 <readNicReg>
40004864:	90 10 20 16 	mov  0x16, %o0
40004868:	92 10 00 08 	mov  %o0, %o1
4000486c:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40004870:	7f ff ef 23 	call  400004fc <cortos_printf>
40004874:	90 12 22 b0 	or  %o0, 0x2b0, %o0	! 400102b0 <__clz_tab+0x220>
40004878:	90 10 20 01 	mov  1, %o0
4000487c:	7f ff ff ef 	call  40004838 <writeNicReg>
40004880:	92 10 20 01 	mov  1, %o1
40004884:	92 10 00 19 	mov  %i1, %o1
40004888:	7f ff ff ec 	call  40004838 <writeNicReg>
4000488c:	90 10 20 02 	mov  2, %o0
40004890:	92 10 00 1a 	mov  %i2, %o1
40004894:	7f ff ff e9 	call  40004838 <writeNicReg>
40004898:	90 10 20 0a 	mov  0xa, %o0
4000489c:	92 10 00 18 	mov  %i0, %o1
400048a0:	7f ff ff e6 	call  40004838 <writeNicReg>
400048a4:	90 10 20 12 	mov  0x12, %o0
400048a8:	90 10 20 15 	mov  0x15, %o0
400048ac:	7f ff ff e3 	call  40004838 <writeNicReg>
400048b0:	92 10 20 00 	clr  %o1
400048b4:	92 10 20 01 	mov  1, %o1
400048b8:	7f ff ff e0 	call  40004838 <writeNicReg>
400048bc:	90 10 20 00 	clr  %o0
400048c0:	7f ff ff c6 	call  400047d8 <readNicReg>
400048c4:	90 10 20 01 	mov  1, %o0
400048c8:	b0 10 00 08 	mov  %o0, %i0
400048cc:	7f ff ff c3 	call  400047d8 <readNicReg>
400048d0:	90 10 20 02 	mov  2, %o0
400048d4:	b4 10 00 08 	mov  %o0, %i2
400048d8:	7f ff ff c0 	call  400047d8 <readNicReg>
400048dc:	90 10 20 0a 	mov  0xa, %o0
400048e0:	b6 10 00 08 	mov  %o0, %i3
400048e4:	7f ff ff bd 	call  400047d8 <readNicReg>
400048e8:	90 10 20 12 	mov  0x12, %o0
400048ec:	b8 10 00 08 	mov  %o0, %i4
400048f0:	7f ff ff ba 	call  400047d8 <readNicReg>
400048f4:	90 10 20 00 	clr  %o0
400048f8:	ba 10 00 08 	mov  %o0, %i5
400048fc:	7f ff ff b7 	call  400047d8 <readNicReg>
40004900:	90 10 20 15 	mov  0x15, %o0
40004904:	b2 10 00 08 	mov  %o0, %i1
40004908:	7f ff ff b4 	call  400047d8 <readNicReg>
4000490c:	90 10 20 16 	mov  0x16, %o0
40004910:	92 10 00 18 	mov  %i0, %o1
40004914:	d0 23 a0 60 	st  %o0, [ %sp + 0x60 ]
40004918:	f2 23 a0 5c 	st  %i1, [ %sp + 0x5c ]
4000491c:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40004920:	94 10 00 1a 	mov  %i2, %o2
40004924:	96 10 00 1b 	mov  %i3, %o3
40004928:	98 10 00 1c 	mov  %i4, %o4
4000492c:	9a 10 00 1d 	mov  %i5, %o5
40004930:	7f ff ee f3 	call  400004fc <cortos_printf>
40004934:	90 12 22 c8 	or  %o0, 0x2c8, %o0
40004938:	81 c7 e0 08 	ret 
4000493c:	81 e8 00 00 	restore 

40004940 <readMemory>:
40004940:	9d e3 bf a0 	save  %sp, -96, %sp
40004944:	90 10 00 18 	mov  %i0, %o0
40004948:	92 10 00 19 	mov  %i1, %o1
4000494c:	7f ff fb fe 	call  40003944 <__ajit_load_word_from_physical_address__>
40004950:	b4 10 00 19 	mov  %i1, %i2
40004954:	b2 10 00 18 	mov  %i0, %i1
40004958:	b6 10 00 18 	mov  %i0, %i3
4000495c:	b8 10 00 1a 	mov  %i2, %i4
40004960:	31 10 00 40 	sethi  %hi(0x40010000), %i0
40004964:	ba 10 00 08 	mov  %o0, %i5
40004968:	7f ff ee e5 	call  400004fc <cortos_printf>
4000496c:	91 ee 23 18 	restore  %i0, 0x318, %o0

40004970 <printMemory>:
40004970:	9d e3 bf a0 	save  %sp, -96, %sp
40004974:	35 10 00 40 	sethi  %hi(0x40010000), %i2
40004978:	92 10 20 00 	clr  %o1
4000497c:	90 16 a3 40 	or  %i2, 0x340, %o0
40004980:	33 10 00 41 	sethi  %hi(0x40010400), %i1
40004984:	37 10 00 40 	sethi  %hi(0x40010000), %i3
40004988:	7f ff ee dd 	call  400004fc <cortos_printf>
4000498c:	ba 10 20 00 	clr  %i5
40004990:	b8 10 20 00 	clr  %i4
40004994:	b2 16 61 2c 	or  %i1, 0x12c, %i1
40004998:	b4 16 a3 40 	or  %i2, 0x340, %i2
4000499c:	b6 16 e3 48 	or  %i3, 0x348, %i3
400049a0:	92 10 00 1c 	mov  %i4, %o1
400049a4:	7f ff ee d6 	call  400004fc <cortos_printf>
400049a8:	90 10 00 1a 	mov  %i2, %o0
400049ac:	c2 06 40 00 	ld  [ %i1 ], %g1
400049b0:	90 10 00 1b 	mov  %i3, %o0
400049b4:	92 00 40 1d 	add  %g1, %i5, %o1
400049b8:	d4 00 40 1d 	ld  [ %g1 + %i5 ], %o2
400049bc:	7f ff ee d0 	call  400004fc <cortos_printf>
400049c0:	d6 02 60 04 	ld  [ %o1 + 4 ], %o3
400049c4:	b8 07 20 02 	add  %i4, 2, %i4
400049c8:	80 a7 22 00 	cmp  %i4, 0x200
400049cc:	12 bf ff f5 	bne  400049a0 <printMemory+0x30>
400049d0:	ba 07 60 08 	add  %i5, 8, %i5
400049d4:	81 c7 e0 08 	ret 
400049d8:	81 e8 00 00 	restore 

400049dc <swapMacAddress>:
400049dc:	9d e3 bf a0 	save  %sp, -96, %sp
400049e0:	c2 06 00 00 	ld  [ %i0 ], %g1
400049e4:	c4 08 60 09 	ldub  [ %g1 + 9 ], %g2
400049e8:	f6 08 60 0f 	ldub  [ %g1 + 0xf ], %i3
400049ec:	c4 28 60 1f 	stb  %g2, [ %g1 + 0x1f ]
400049f0:	f8 08 60 0e 	ldub  [ %g1 + 0xe ], %i4
400049f4:	c4 08 60 0a 	ldub  [ %g1 + 0xa ], %g2
400049f8:	fa 08 60 0d 	ldub  [ %g1 + 0xd ], %i5
400049fc:	c8 08 60 0c 	ldub  [ %g1 + 0xc ], %g4
40004a00:	d8 08 60 08 	ldub  [ %g1 + 8 ], %o4
40004a04:	da 08 60 17 	ldub  [ %g1 + 0x17 ], %o5
40004a08:	de 08 60 16 	ldub  [ %g1 + 0x16 ], %o7
40004a0c:	f2 08 60 15 	ldub  [ %g1 + 0x15 ], %i1
40004a10:	f4 08 60 14 	ldub  [ %g1 + 0x14 ], %i2
40004a14:	c6 08 60 0b 	ldub  [ %g1 + 0xb ], %g3
40004a18:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a1c:	d8 28 60 1e 	stb  %o4, [ %g1 + 0x1e ]
40004a20:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a24:	da 28 60 1d 	stb  %o5, [ %g1 + 0x1d ]
40004a28:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a2c:	de 28 60 1c 	stb  %o7, [ %g1 + 0x1c ]
40004a30:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a34:	f2 28 60 1b 	stb  %i1, [ %g1 + 0x1b ]
40004a38:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a3c:	f4 28 60 1a 	stb  %i2, [ %g1 + 0x1a ]
40004a40:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a44:	f6 28 60 19 	stb  %i3, [ %g1 + 0x19 ]
40004a48:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a4c:	f8 28 60 18 	stb  %i4, [ %g1 + 0x18 ]
40004a50:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a54:	fa 28 60 27 	stb  %i5, [ %g1 + 0x27 ]
40004a58:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a5c:	c8 28 60 26 	stb  %g4, [ %g1 + 0x26 ]
40004a60:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a64:	c6 28 60 25 	stb  %g3, [ %g1 + 0x25 ]
40004a68:	c2 06 00 00 	ld  [ %i0 ], %g1
40004a6c:	c4 28 60 24 	stb  %g2, [ %g1 + 0x24 ]
40004a70:	81 c7 e0 08 	ret 
40004a74:	81 e8 00 00 	restore 

40004a78 <printFrame>:
40004a78:	9d e3 bf 70 	save  %sp, -144, %sp
40004a7c:	11 10 00 41 	sethi  %hi(0x40010400), %o0
40004a80:	39 10 00 41 	sethi  %hi(0x40010400), %i4
40004a84:	90 12 20 40 	or  %o0, 0x40, %o0
40004a88:	7f ff ee 9d 	call  400004fc <cortos_printf>
40004a8c:	ba 10 20 00 	clr  %i5
40004a90:	b8 17 20 60 	or  %i4, 0x60, %i4
40004a94:	c4 06 00 00 	ld  [ %i0 ], %g2
40004a98:	82 07 40 02 	add  %i5, %g2, %g1
40004a9c:	d2 08 60 07 	ldub  [ %g1 + 7 ], %o1
40004aa0:	d4 08 60 06 	ldub  [ %g1 + 6 ], %o2
40004aa4:	d6 08 60 05 	ldub  [ %g1 + 5 ], %o3
40004aa8:	d8 08 60 04 	ldub  [ %g1 + 4 ], %o4
40004aac:	da 08 60 03 	ldub  [ %g1 + 3 ], %o5
40004ab0:	c6 08 60 02 	ldub  [ %g1 + 2 ], %g3
40004ab4:	c6 23 a0 5c 	st  %g3, [ %sp + 0x5c ]
40004ab8:	c2 08 60 01 	ldub  [ %g1 + 1 ], %g1
40004abc:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40004ac0:	c2 0f 40 02 	ldub  [ %i5 + %g2 ], %g1
40004ac4:	90 10 00 1c 	mov  %i4, %o0
40004ac8:	7f ff ee 8d 	call  400004fc <cortos_printf>
40004acc:	c2 23 a0 64 	st  %g1, [ %sp + 0x64 ]
40004ad0:	ba 07 60 08 	add  %i5, 8, %i5
40004ad4:	80 a7 60 28 	cmp  %i5, 0x28
40004ad8:	32 bf ff f0 	bne,a   40004a98 <printFrame+0x20>
40004adc:	c4 06 00 00 	ld  [ %i0 ], %g2
40004ae0:	11 10 00 41 	sethi  %hi(0x40010400), %o0
40004ae4:	39 10 00 41 	sethi  %hi(0x40010400), %i4
40004ae8:	90 12 20 80 	or  %o0, 0x80, %o0
40004aec:	7f ff ee 84 	call  400004fc <cortos_printf>
40004af0:	b8 17 20 a0 	or  %i4, 0xa0, %i4
40004af4:	c2 06 00 00 	ld  [ %i0 ], %g1
40004af8:	c4 0f 40 01 	ldub  [ %i5 + %g1 ], %g2
40004afc:	82 07 40 01 	add  %i5, %g1, %g1
40004b00:	c8 08 60 07 	ldub  [ %g1 + 7 ], %g4
40004b04:	d4 08 60 06 	ldub  [ %g1 + 6 ], %o2
40004b08:	d6 08 60 05 	ldub  [ %g1 + 5 ], %o3
40004b0c:	d8 08 60 04 	ldub  [ %g1 + 4 ], %o4
40004b10:	da 08 60 03 	ldub  [ %g1 + 3 ], %o5
40004b14:	c6 08 60 02 	ldub  [ %g1 + 2 ], %g3
40004b18:	c2 08 60 01 	ldub  [ %g1 + 1 ], %g1
40004b1c:	90 10 00 1c 	mov  %i4, %o0
40004b20:	92 10 00 04 	mov  %g4, %o1
40004b24:	c6 23 a0 5c 	st  %g3, [ %sp + 0x5c ]
40004b28:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40004b2c:	c4 23 a0 64 	st  %g2, [ %sp + 0x64 ]
40004b30:	c8 23 a0 68 	st  %g4, [ %sp + 0x68 ]
40004b34:	d4 23 a0 6c 	st  %o2, [ %sp + 0x6c ]
40004b38:	d6 23 a0 70 	st  %o3, [ %sp + 0x70 ]
40004b3c:	d8 23 a0 74 	st  %o4, [ %sp + 0x74 ]
40004b40:	da 23 a0 78 	st  %o5, [ %sp + 0x78 ]
40004b44:	c6 23 a0 7c 	st  %g3, [ %sp + 0x7c ]
40004b48:	c2 23 a0 80 	st  %g1, [ %sp + 0x80 ]
40004b4c:	7f ff ee 6c 	call  400004fc <cortos_printf>
40004b50:	c4 23 a0 84 	st  %g2, [ %sp + 0x84 ]
40004b54:	ba 07 60 08 	add  %i5, 8, %i5
40004b58:	80 a7 60 60 	cmp  %i5, 0x60
40004b5c:	32 bf ff e7 	bne,a   40004af8 <printFrame+0x80>
40004b60:	c2 06 00 00 	ld  [ %i0 ], %g1
40004b64:	81 c7 e0 08 	ret 
40004b68:	81 e8 00 00 	restore 
40004b6c:	80 8a 60 01 	btst  1, %o1
40004b70:	02 80 00 08 	be  40004b90 <printFrame+0x118>
40004b74:	80 8a 60 02 	btst  2, %o1
40004b78:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40004b7c:	92 22 60 01 	dec  %o1
40004b80:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40004b84:	94 22 a0 01 	dec  %o2
40004b88:	02 80 00 1a 	be  40004bf0 <__GI_memmove+0x3c>
40004b8c:	90 22 20 01 	dec  %o0
40004b90:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
40004b94:	92 22 60 02 	sub  %o1, 2, %o1
40004b98:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40004b9c:	94 22 a0 02 	sub  %o2, 2, %o2
40004ba0:	10 80 00 14 	b  40004bf0 <__GI_memmove+0x3c>
40004ba4:	90 22 20 02 	sub  %o0, 2, %o0

40004ba8 <bcopy>:
40004ba8:	96 10 00 08 	mov  %o0, %o3
40004bac:	90 10 00 09 	mov  %o1, %o0
40004bb0:	92 10 00 0b 	mov  %o3, %o1

40004bb4 <__GI_memmove>:
40004bb4:	80 a2 00 09 	cmp  %o0, %o1
40004bb8:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
40004bbc:	08 80 01 79 	bleu  400051a0 <__GI_memcpy+0x8>
40004bc0:	98 22 00 09 	sub  %o0, %o1, %o4
40004bc4:	96 02 40 0a 	add  %o1, %o2, %o3
40004bc8:	80 a2 c0 08 	cmp  %o3, %o0
40004bcc:	08 80 01 76 	bleu  400051a4 <__GI_memcpy+0xc>
40004bd0:	9a 8b 20 03 	andcc  %o4, 3, %o5
40004bd4:	92 02 40 0a 	add  %o1, %o2, %o1
40004bd8:	90 02 00 0a 	add  %o0, %o2, %o0
40004bdc:	12 80 00 f9 	bne  40004fc0 <__GI_memmove+0x40c>
40004be0:	80 a2 a0 0f 	cmp  %o2, 0xf
40004be4:	08 80 00 eb 	bleu  40004f90 <__GI_memmove+0x3dc>
40004be8:	80 8a 60 03 	btst  3, %o1
40004bec:	12 bf ff e0 	bne  40004b6c <printFrame+0xf4>
40004bf0:	80 8a 60 04 	btst  4, %o1
40004bf4:	02 80 00 07 	be  40004c10 <__GI_memmove+0x5c>
40004bf8:	82 10 00 0a 	mov  %o2, %g1
40004bfc:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
40004c00:	82 20 60 04 	sub  %g1, 4, %g1
40004c04:	d8 22 3f fc 	st  %o4, [ %o0 + -4 ]
40004c08:	92 22 60 04 	sub  %o1, 4, %o1
40004c0c:	90 22 20 04 	sub  %o0, 4, %o0
40004c10:	8c 88 7f 80 	andcc  %g1, -128, %g6
40004c14:	02 80 00 37 	be  40004cf0 <__GI_memmove+0x13c>
40004c18:	80 8a 20 04 	btst  4, %o0
40004c1c:	02 80 00 84 	be  40004e2c <__GI_memmove+0x278>
40004c20:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
40004c24:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40004c28:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40004c2c:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40004c30:	d4 22 3f e0 	st  %o2, [ %o0 + -32 ]
40004c34:	d6 22 3f e4 	st  %o3, [ %o0 + -28 ]
40004c38:	d8 22 3f e8 	st  %o4, [ %o0 + -24 ]
40004c3c:	da 22 3f ec 	st  %o5, [ %o0 + -20 ]
40004c40:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
40004c44:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
40004c48:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
40004c4c:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
40004c50:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
40004c54:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
40004c58:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40004c5c:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40004c60:	d4 22 3f c0 	st  %o2, [ %o0 + -64 ]
40004c64:	d6 22 3f c4 	st  %o3, [ %o0 + -60 ]
40004c68:	d8 22 3f c8 	st  %o4, [ %o0 + -56 ]
40004c6c:	da 22 3f cc 	st  %o5, [ %o0 + -52 ]
40004c70:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
40004c74:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
40004c78:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
40004c7c:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
40004c80:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
40004c84:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
40004c88:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40004c8c:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40004c90:	d4 22 3f a0 	st  %o2, [ %o0 + -96 ]
40004c94:	d6 22 3f a4 	st  %o3, [ %o0 + -92 ]
40004c98:	d8 22 3f a8 	st  %o4, [ %o0 + -88 ]
40004c9c:	da 22 3f ac 	st  %o5, [ %o0 + -84 ]
40004ca0:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
40004ca4:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
40004ca8:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
40004cac:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
40004cb0:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
40004cb4:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
40004cb8:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40004cbc:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40004cc0:	d4 22 3f 80 	st  %o2, [ %o0 + -128 ]
40004cc4:	d6 22 3f 84 	st  %o3, [ %o0 + -124 ]
40004cc8:	d8 22 3f 88 	st  %o4, [ %o0 + -120 ]
40004ccc:	da 22 3f 8c 	st  %o5, [ %o0 + -116 ]
40004cd0:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
40004cd4:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
40004cd8:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
40004cdc:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
40004ce0:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40004ce4:	92 22 60 80 	sub  %o1, 0x80, %o1
40004ce8:	12 bf ff ce 	bne  40004c20 <__GI_memmove+0x6c>
40004cec:	90 22 20 80 	sub  %o0, 0x80, %o0
40004cf0:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40004cf4:	02 80 00 34 	be  40004dc4 <__GI_memmove+0x210>
40004cf8:	80 88 60 08 	btst  8, %g1
40004cfc:	99 31 a0 01 	srl  %g6, 1, %o4
40004d00:	84 10 00 0f 	mov  %o7, %g2
40004d04:	98 01 80 0c 	add  %g6, %o4, %o4
40004d08:	40 00 05 3d 	call  400061fc <__GI_memcpy+0x1064>
40004d0c:	92 22 40 06 	sub  %o1, %g6, %o1
40004d10:	9e 10 00 02 	mov  %g2, %o7
40004d14:	81 c3 60 bc 	jmp  %o5 + 0xbc
40004d18:	90 22 00 06 	sub  %o0, %g6, %o0
40004d1c:	c4 1a 60 60 	ldd  [ %o1 + 0x60 ], %g2
40004d20:	c8 1a 60 68 	ldd  [ %o1 + 0x68 ], %g4
40004d24:	c4 22 20 60 	st  %g2, [ %o0 + 0x60 ]
40004d28:	c6 22 20 64 	st  %g3, [ %o0 + 0x64 ]
40004d2c:	c8 22 20 68 	st  %g4, [ %o0 + 0x68 ]
40004d30:	ca 22 20 6c 	st  %g5, [ %o0 + 0x6c ]
40004d34:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40004d38:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
40004d3c:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
40004d40:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
40004d44:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
40004d48:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
40004d4c:	c4 1a 60 40 	ldd  [ %o1 + 0x40 ], %g2
40004d50:	c8 1a 60 48 	ldd  [ %o1 + 0x48 ], %g4
40004d54:	c4 22 20 40 	st  %g2, [ %o0 + 0x40 ]
40004d58:	c6 22 20 44 	st  %g3, [ %o0 + 0x44 ]
40004d5c:	c8 22 20 48 	st  %g4, [ %o0 + 0x48 ]
40004d60:	ca 22 20 4c 	st  %g5, [ %o0 + 0x4c ]
40004d64:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40004d68:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40004d6c:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
40004d70:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
40004d74:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
40004d78:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
40004d7c:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40004d80:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40004d84:	c4 22 20 20 	st  %g2, [ %o0 + 0x20 ]
40004d88:	c6 22 20 24 	st  %g3, [ %o0 + 0x24 ]
40004d8c:	c8 22 20 28 	st  %g4, [ %o0 + 0x28 ]
40004d90:	ca 22 20 2c 	st  %g5, [ %o0 + 0x2c ]
40004d94:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40004d98:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40004d9c:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
40004da0:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
40004da4:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
40004da8:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
40004dac:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40004db0:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40004db4:	c4 22 20 00 	st  %g2, [ %o0 ]
40004db8:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40004dbc:	c8 22 20 08 	st  %g4, [ %o0 + 8 ]
40004dc0:	ca 22 20 0c 	st  %g5, [ %o0 + 0xc ]
40004dc4:	02 80 00 07 	be  40004de0 <__GI_memmove+0x22c>
40004dc8:	80 88 60 04 	btst  4, %g1
40004dcc:	c4 1a 7f f8 	ldd  [ %o1 + -8 ], %g2
40004dd0:	90 22 20 08 	sub  %o0, 8, %o0
40004dd4:	92 22 60 08 	sub  %o1, 8, %o1
40004dd8:	c4 22 00 00 	st  %g2, [ %o0 ]
40004ddc:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40004de0:	02 80 00 06 	be  40004df8 <__GI_memmove+0x244>
40004de4:	80 88 60 02 	btst  2, %g1
40004de8:	c4 02 7f fc 	ld  [ %o1 + -4 ], %g2
40004dec:	92 22 60 04 	sub  %o1, 4, %o1
40004df0:	c4 22 3f fc 	st  %g2, [ %o0 + -4 ]
40004df4:	90 22 20 04 	sub  %o0, 4, %o0
40004df8:	02 80 00 06 	be  40004e10 <__GI_memmove+0x25c>
40004dfc:	80 88 60 01 	btst  1, %g1
40004e00:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
40004e04:	92 22 60 02 	sub  %o1, 2, %o1
40004e08:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40004e0c:	90 22 20 02 	sub  %o0, 2, %o0
40004e10:	02 80 00 04 	be  40004e20 <__GI_memmove+0x26c>
40004e14:	01 00 00 00 	nop 
40004e18:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40004e1c:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40004e20:	81 c3 e0 08 	retl 
40004e24:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40004e28:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
40004e2c:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40004e30:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40004e34:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40004e38:	d4 3a 3f e0 	std  %o2, [ %o0 + -32 ]
40004e3c:	d8 3a 3f e8 	std  %o4, [ %o0 + -24 ]
40004e40:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
40004e44:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
40004e48:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
40004e4c:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
40004e50:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40004e54:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40004e58:	d4 3a 3f c0 	std  %o2, [ %o0 + -64 ]
40004e5c:	d8 3a 3f c8 	std  %o4, [ %o0 + -56 ]
40004e60:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
40004e64:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
40004e68:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
40004e6c:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
40004e70:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40004e74:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40004e78:	d4 3a 3f a0 	std  %o2, [ %o0 + -96 ]
40004e7c:	d8 3a 3f a8 	std  %o4, [ %o0 + -88 ]
40004e80:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
40004e84:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
40004e88:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
40004e8c:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
40004e90:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40004e94:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40004e98:	d4 3a 3f 80 	std  %o2, [ %o0 + -128 ]
40004e9c:	d8 3a 3f 88 	std  %o4, [ %o0 + -120 ]
40004ea0:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
40004ea4:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
40004ea8:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40004eac:	92 22 60 80 	sub  %o1, 0x80, %o1
40004eb0:	12 bf ff de 	bne  40004e28 <__GI_memmove+0x274>
40004eb4:	90 22 20 80 	sub  %o0, 0x80, %o0
40004eb8:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40004ebc:	02 bf ff c2 	be  40004dc4 <__GI_memmove+0x210>
40004ec0:	80 88 60 08 	btst  8, %g1
40004ec4:	99 31 a0 01 	srl  %g6, 1, %o4
40004ec8:	84 10 00 0f 	mov  %o7, %g2
40004ecc:	98 01 80 0c 	add  %g6, %o4, %o4
40004ed0:	40 00 04 cb 	call  400061fc <__GI_memcpy+0x1064>
40004ed4:	92 22 40 06 	sub  %o1, %g6, %o1
40004ed8:	9e 10 00 02 	mov  %g2, %o7
40004edc:	81 c3 7e f4 	jmp  %o5 + -268
40004ee0:	90 22 00 06 	sub  %o0, %g6, %o0
40004ee4:	96 0a a0 0e 	and  %o2, 0xe, %o3
40004ee8:	84 10 00 0f 	mov  %o7, %g2
40004eec:	99 2a e0 03 	sll  %o3, 3, %o4
40004ef0:	90 22 00 0b 	sub  %o0, %o3, %o0
40004ef4:	40 00 04 c2 	call  400061fc <__GI_memcpy+0x1064>
40004ef8:	92 22 40 0b 	sub  %o1, %o3, %o1
40004efc:	9e 10 00 02 	mov  %g2, %o7
40004f00:	81 c3 60 84 	jmp  %o5 + 0x84
40004f04:	80 8a a0 01 	btst  1, %o2
40004f08:	c4 0a 60 0c 	ldub  [ %o1 + 0xc ], %g2
40004f0c:	c6 0a 60 0d 	ldub  [ %o1 + 0xd ], %g3
40004f10:	c4 2a 20 0c 	stb  %g2, [ %o0 + 0xc ]
40004f14:	c6 2a 20 0d 	stb  %g3, [ %o0 + 0xd ]
40004f18:	c4 0a 60 0a 	ldub  [ %o1 + 0xa ], %g2
40004f1c:	c6 0a 60 0b 	ldub  [ %o1 + 0xb ], %g3
40004f20:	c4 2a 20 0a 	stb  %g2, [ %o0 + 0xa ]
40004f24:	c6 2a 20 0b 	stb  %g3, [ %o0 + 0xb ]
40004f28:	c4 0a 60 08 	ldub  [ %o1 + 8 ], %g2
40004f2c:	c6 0a 60 09 	ldub  [ %o1 + 9 ], %g3
40004f30:	c4 2a 20 08 	stb  %g2, [ %o0 + 8 ]
40004f34:	c6 2a 20 09 	stb  %g3, [ %o0 + 9 ]
40004f38:	c4 0a 60 06 	ldub  [ %o1 + 6 ], %g2
40004f3c:	c6 0a 60 07 	ldub  [ %o1 + 7 ], %g3
40004f40:	c4 2a 20 06 	stb  %g2, [ %o0 + 6 ]
40004f44:	c6 2a 20 07 	stb  %g3, [ %o0 + 7 ]
40004f48:	c4 0a 60 04 	ldub  [ %o1 + 4 ], %g2
40004f4c:	c6 0a 60 05 	ldub  [ %o1 + 5 ], %g3
40004f50:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
40004f54:	c6 2a 20 05 	stb  %g3, [ %o0 + 5 ]
40004f58:	c4 0a 60 02 	ldub  [ %o1 + 2 ], %g2
40004f5c:	c6 0a 60 03 	ldub  [ %o1 + 3 ], %g3
40004f60:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
40004f64:	c6 2a 20 03 	stb  %g3, [ %o0 + 3 ]
40004f68:	c4 0a 60 00 	ldub  [ %o1 ], %g2
40004f6c:	c6 0a 60 01 	ldub  [ %o1 + 1 ], %g3
40004f70:	c4 2a 20 00 	stb  %g2, [ %o0 ]
40004f74:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
40004f78:	02 80 00 04 	be  40004f88 <__GI_memmove+0x3d4>
40004f7c:	01 00 00 00 	nop 
40004f80:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40004f84:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40004f88:	81 c3 e0 08 	retl 
40004f8c:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40004f90:	12 bf ff d5 	bne  40004ee4 <__GI_memmove+0x330>
40004f94:	80 8a a0 08 	btst  8, %o2
40004f98:	02 80 00 08 	be  40004fb8 <__GI_memmove+0x404>
40004f9c:	80 8a a0 04 	btst  4, %o2
40004fa0:	c4 02 7f f8 	ld  [ %o1 + -8 ], %g2
40004fa4:	c6 02 7f fc 	ld  [ %o1 + -4 ], %g3
40004fa8:	92 22 60 08 	sub  %o1, 8, %o1
40004fac:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
40004fb0:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
40004fb4:	90 22 20 08 	sub  %o0, 8, %o0
40004fb8:	10 bf ff 8a 	b  40004de0 <__GI_memmove+0x22c>
40004fbc:	82 10 00 0a 	mov  %o2, %g1
40004fc0:	80 a2 a0 0f 	cmp  %o2, 0xf
40004fc4:	08 bf ff c8 	bleu  40004ee4 <__GI_memmove+0x330>
40004fc8:	80 8a 20 03 	btst  3, %o0
40004fcc:	02 80 00 11 	be  40005010 <__GI_memmove+0x45c>
40004fd0:	80 8a 20 01 	btst  1, %o0
40004fd4:	02 80 00 08 	be  40004ff4 <__GI_memmove+0x440>
40004fd8:	80 8a 20 02 	btst  2, %o0
40004fdc:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40004fe0:	92 22 60 01 	dec  %o1
40004fe4:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
40004fe8:	90 22 20 01 	dec  %o0
40004fec:	02 80 00 09 	be  40005010 <__GI_memmove+0x45c>
40004ff0:	94 22 a0 01 	dec  %o2
40004ff4:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40004ff8:	92 22 60 02 	sub  %o1, 2, %o1
40004ffc:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
40005000:	90 22 20 02 	sub  %o0, 2, %o0
40005004:	ca 0a 40 00 	ldub  [ %o1 ], %g5
40005008:	94 22 a0 02 	sub  %o2, 2, %o2
4000500c:	ca 2a 00 00 	stb  %g5, [ %o0 ]
40005010:	84 0a 60 03 	and  %o1, 3, %g2
40005014:	92 0a 7f fc 	and  %o1, -4, %o1
40005018:	86 0a a0 0c 	and  %o2, 0xc, %g3
4000501c:	92 02 60 04 	add  %o1, 4, %o1
40005020:	80 a0 e0 04 	cmp  %g3, 4
40005024:	89 28 a0 03 	sll  %g2, 3, %g4
40005028:	84 10 20 20 	mov  0x20, %g2
4000502c:	02 80 00 18 	be  4000508c <__GI_memmove+0x4d8>
40005030:	8c 20 80 04 	sub  %g2, %g4, %g6
40005034:	0a 80 00 10 	bcs  40005074 <__GI_memmove+0x4c0>
40005038:	80 a0 e0 08 	cmp  %g3, 8
4000503c:	02 80 00 08 	be  4000505c <__GI_memmove+0x4a8>
40005040:	87 32 a0 02 	srl  %o2, 2, %g3
40005044:	d6 02 7f fc 	ld  [ %o1 + -4 ], %o3
40005048:	90 02 3f f8 	add  %o0, -8, %o0
4000504c:	d8 02 7f f8 	ld  [ %o1 + -8 ], %o4
40005050:	92 02 7f f0 	add  %o1, -16, %o1
40005054:	10 80 00 1e 	b  400050cc <__GI_memmove+0x518>
40005058:	86 00 e0 01 	inc  %g3
4000505c:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
40005060:	90 02 3f fc 	add  %o0, -4, %o0
40005064:	c2 02 7f f8 	ld  [ %o1 + -8 ], %g1
40005068:	92 02 7f f4 	add  %o1, -12, %o1
4000506c:	10 80 00 1d 	b  400050e0 <__GI_memmove+0x52c>
40005070:	86 00 e0 02 	add  %g3, 2, %g3
40005074:	da 02 7f fc 	ld  [ %o1 + -4 ], %o5
40005078:	90 02 3f f4 	add  %o0, -12, %o0
4000507c:	d6 02 7f f8 	ld  [ %o1 + -8 ], %o3
40005080:	92 02 7f ec 	add  %o1, -20, %o1
40005084:	10 80 00 0d 	b  400050b8 <__GI_memmove+0x504>
40005088:	87 32 a0 02 	srl  %o2, 2, %g3
4000508c:	c2 02 7f fc 	ld  [ %o1 + -4 ], %g1
40005090:	87 32 a0 02 	srl  %o2, 2, %g3
40005094:	da 02 7f f8 	ld  [ %o1 + -8 ], %o5
40005098:	92 02 7f e8 	add  %o1, -24, %o1
4000509c:	90 02 3f f0 	add  %o0, -16, %o0
400050a0:	86 00 ff ff 	add  %g3, -1, %g3
400050a4:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
400050a8:	85 2b 40 04 	sll  %o5, %g4, %g2
400050ac:	8b 30 40 06 	srl  %g1, %g6, %g5
400050b0:	84 10 80 05 	or  %g2, %g5, %g2
400050b4:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
400050b8:	d8 02 60 08 	ld  [ %o1 + 8 ], %o4
400050bc:	85 2a c0 04 	sll  %o3, %g4, %g2
400050c0:	8b 33 40 06 	srl  %o5, %g6, %g5
400050c4:	84 10 80 05 	or  %g2, %g5, %g2
400050c8:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
400050cc:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
400050d0:	85 2b 00 04 	sll  %o4, %g4, %g2
400050d4:	8b 32 c0 06 	srl  %o3, %g6, %g5
400050d8:	84 10 80 05 	or  %g2, %g5, %g2
400050dc:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
400050e0:	da 02 40 00 	ld  [ %o1 ], %o5
400050e4:	85 28 40 04 	sll  %g1, %g4, %g2
400050e8:	8b 33 00 06 	srl  %o4, %g6, %g5
400050ec:	86 80 ff fc 	addcc  %g3, -4, %g3
400050f0:	84 10 80 05 	or  %g2, %g5, %g2
400050f4:	92 02 7f f0 	add  %o1, -16, %o1
400050f8:	c4 22 00 00 	st  %g2, [ %o0 ]
400050fc:	90 02 3f f0 	add  %o0, -16, %o0
40005100:	32 bf ff ea 	bne,a   400050a8 <__GI_memmove+0x4f4>
40005104:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
40005108:	85 2b 40 04 	sll  %o5, %g4, %g2
4000510c:	8b 30 40 06 	srl  %g1, %g6, %g5
40005110:	87 31 20 03 	srl  %g4, 3, %g3
40005114:	84 10 80 05 	or  %g2, %g5, %g2
40005118:	92 02 40 03 	add  %o1, %g3, %o1
4000511c:	80 8a a0 02 	btst  2, %o2
40005120:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40005124:	02 80 00 08 	be  40005144 <__GI_memmove+0x590>
40005128:	80 8a a0 01 	btst  1, %o2
4000512c:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
40005130:	92 02 7f fe 	add  %o1, -2, %o1
40005134:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
40005138:	90 02 3f fe 	add  %o0, -2, %o0
4000513c:	ca 0a 60 10 	ldub  [ %o1 + 0x10 ], %g5
40005140:	ca 2a 20 0c 	stb  %g5, [ %o0 + 0xc ]
40005144:	02 80 00 04 	be  40005154 <__GI_memmove+0x5a0>
40005148:	01 00 00 00 	nop 
4000514c:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
40005150:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
40005154:	81 c3 e0 08 	retl 
40005158:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
4000515c:	80 8a 60 01 	btst  1, %o1
40005160:	02 80 00 08 	be  40005180 <__GI_memmove+0x5cc>
40005164:	80 8a 60 02 	btst  2, %o1
40005168:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000516c:	92 02 60 01 	inc  %o1
40005170:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005174:	94 22 a0 01 	dec  %o2
40005178:	12 80 00 10 	bne  400051b8 <__GI_memcpy+0x20>
4000517c:	90 02 20 01 	inc  %o0
40005180:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005184:	92 02 60 02 	add  %o1, 2, %o1
40005188:	c4 32 00 00 	sth  %g2, [ %o0 ]
4000518c:	94 22 a0 02 	sub  %o2, 2, %o2
40005190:	10 80 00 0a 	b  400051b8 <__GI_memcpy+0x20>
40005194:	90 02 20 02 	add  %o0, 2, %o0

40005198 <__GI_memcpy>:
40005198:	98 22 00 09 	sub  %o0, %o1, %o4
4000519c:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
400051a0:	9a 8b 20 03 	andcc  %o4, 3, %o5
400051a4:	12 80 00 f4 	bne  40005574 <__GI_memcpy+0x3dc>
400051a8:	80 a2 a0 0f 	cmp  %o2, 0xf
400051ac:	08 80 04 08 	bleu  400061cc <__GI_memcpy+0x1034>
400051b0:	80 8a 60 03 	btst  3, %o1
400051b4:	12 bf ff ea 	bne  4000515c <__GI_memmove+0x5a8>
400051b8:	80 8a 60 04 	btst  4, %o1
400051bc:	02 80 00 07 	be  400051d8 <__GI_memcpy+0x40>
400051c0:	82 10 00 0a 	mov  %o2, %g1
400051c4:	d8 02 40 00 	ld  [ %o1 ], %o4
400051c8:	82 20 60 04 	sub  %g1, 4, %g1
400051cc:	d8 22 00 00 	st  %o4, [ %o0 ]
400051d0:	92 02 60 04 	add  %o1, 4, %o1
400051d4:	90 02 20 04 	add  %o0, 4, %o0
400051d8:	8c 88 7f 80 	andcc  %g1, -128, %g6
400051dc:	02 80 00 37 	be  400052b8 <__GI_memcpy+0x120>
400051e0:	80 8a 20 04 	btst  4, %o0
400051e4:	02 80 00 84 	be  400053f4 <__GI_memcpy+0x25c>
400051e8:	d4 1a 60 00 	ldd  [ %o1 ], %o2
400051ec:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
400051f0:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400051f4:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400051f8:	d4 22 20 00 	st  %o2, [ %o0 ]
400051fc:	d6 22 20 04 	st  %o3, [ %o0 + 4 ]
40005200:	d8 22 20 08 	st  %o4, [ %o0 + 8 ]
40005204:	da 22 20 0c 	st  %o5, [ %o0 + 0xc ]
40005208:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
4000520c:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
40005210:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
40005214:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
40005218:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
4000521c:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
40005220:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005224:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005228:	d4 22 20 20 	st  %o2, [ %o0 + 0x20 ]
4000522c:	d6 22 20 24 	st  %o3, [ %o0 + 0x24 ]
40005230:	d8 22 20 28 	st  %o4, [ %o0 + 0x28 ]
40005234:	da 22 20 2c 	st  %o5, [ %o0 + 0x2c ]
40005238:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
4000523c:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
40005240:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
40005244:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
40005248:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
4000524c:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
40005250:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40005254:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
40005258:	d4 22 20 40 	st  %o2, [ %o0 + 0x40 ]
4000525c:	d6 22 20 44 	st  %o3, [ %o0 + 0x44 ]
40005260:	d8 22 20 48 	st  %o4, [ %o0 + 0x48 ]
40005264:	da 22 20 4c 	st  %o5, [ %o0 + 0x4c ]
40005268:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
4000526c:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
40005270:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
40005274:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
40005278:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
4000527c:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
40005280:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
40005284:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
40005288:	d4 22 20 60 	st  %o2, [ %o0 + 0x60 ]
4000528c:	d6 22 20 64 	st  %o3, [ %o0 + 0x64 ]
40005290:	d8 22 20 68 	st  %o4, [ %o0 + 0x68 ]
40005294:	da 22 20 6c 	st  %o5, [ %o0 + 0x6c ]
40005298:	c4 22 20 70 	st  %g2, [ %o0 + 0x70 ]
4000529c:	c6 22 20 74 	st  %g3, [ %o0 + 0x74 ]
400052a0:	c8 22 20 78 	st  %g4, [ %o0 + 0x78 ]
400052a4:	ca 22 20 7c 	st  %g5, [ %o0 + 0x7c ]
400052a8:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
400052ac:	92 02 60 80 	add  %o1, 0x80, %o1
400052b0:	12 bf ff ce 	bne  400051e8 <__GI_memcpy+0x50>
400052b4:	90 02 20 80 	add  %o0, 0x80, %o0
400052b8:	8c 88 60 70 	andcc  %g1, 0x70, %g6
400052bc:	02 80 00 34 	be  4000538c <__GI_memcpy+0x1f4>
400052c0:	80 88 60 08 	btst  8, %g1
400052c4:	99 31 a0 01 	srl  %g6, 1, %o4
400052c8:	84 10 00 0f 	mov  %o7, %g2
400052cc:	98 01 80 0c 	add  %g6, %o4, %o4
400052d0:	92 02 40 06 	add  %o1, %g6, %o1
400052d4:	40 00 03 ca 	call  400061fc <__GI_memcpy+0x1064>
400052d8:	90 02 00 06 	add  %o0, %g6, %o0
400052dc:	81 c3 60 b8 	jmp  %o5 + 0xb8
400052e0:	9e 10 00 02 	mov  %g2, %o7
400052e4:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
400052e8:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
400052ec:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
400052f0:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
400052f4:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
400052f8:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
400052fc:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
40005300:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
40005304:	c4 22 3f a0 	st  %g2, [ %o0 + -96 ]
40005308:	c6 22 3f a4 	st  %g3, [ %o0 + -92 ]
4000530c:	c8 22 3f a8 	st  %g4, [ %o0 + -88 ]
40005310:	ca 22 3f ac 	st  %g5, [ %o0 + -84 ]
40005314:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40005318:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
4000531c:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
40005320:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
40005324:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
40005328:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
4000532c:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
40005330:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
40005334:	c4 22 3f c0 	st  %g2, [ %o0 + -64 ]
40005338:	c6 22 3f c4 	st  %g3, [ %o0 + -60 ]
4000533c:	c8 22 3f c8 	st  %g4, [ %o0 + -56 ]
40005340:	ca 22 3f cc 	st  %g5, [ %o0 + -52 ]
40005344:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40005348:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
4000534c:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
40005350:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
40005354:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
40005358:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
4000535c:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
40005360:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
40005364:	c4 22 3f e0 	st  %g2, [ %o0 + -32 ]
40005368:	c6 22 3f e4 	st  %g3, [ %o0 + -28 ]
4000536c:	c8 22 3f e8 	st  %g4, [ %o0 + -24 ]
40005370:	ca 22 3f ec 	st  %g5, [ %o0 + -20 ]
40005374:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40005378:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
4000537c:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
40005380:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
40005384:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
40005388:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
4000538c:	02 80 00 07 	be  400053a8 <__GI_memcpy+0x210>
40005390:	80 88 60 04 	btst  4, %g1
40005394:	c4 1a 40 00 	ldd  [ %o1 ], %g2
40005398:	90 02 20 08 	add  %o0, 8, %o0
4000539c:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
400053a0:	92 02 60 08 	add  %o1, 8, %o1
400053a4:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
400053a8:	02 80 00 06 	be  400053c0 <__GI_memcpy+0x228>
400053ac:	80 88 60 02 	btst  2, %g1
400053b0:	c4 02 40 00 	ld  [ %o1 ], %g2
400053b4:	92 02 60 04 	add  %o1, 4, %o1
400053b8:	c4 22 00 00 	st  %g2, [ %o0 ]
400053bc:	90 02 20 04 	add  %o0, 4, %o0
400053c0:	02 80 00 06 	be  400053d8 <__GI_memcpy+0x240>
400053c4:	80 88 60 01 	btst  1, %g1
400053c8:	c4 12 40 00 	lduh  [ %o1 ], %g2
400053cc:	92 02 60 02 	add  %o1, 2, %o1
400053d0:	c4 32 00 00 	sth  %g2, [ %o0 ]
400053d4:	90 02 20 02 	add  %o0, 2, %o0
400053d8:	02 80 00 04 	be  400053e8 <__GI_memcpy+0x250>
400053dc:	01 00 00 00 	nop 
400053e0:	c4 0a 40 00 	ldub  [ %o1 ], %g2
400053e4:	c4 2a 00 00 	stb  %g2, [ %o0 ]
400053e8:	81 c3 e0 08 	retl 
400053ec:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
400053f0:	d4 1a 60 00 	ldd  [ %o1 ], %o2
400053f4:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
400053f8:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400053fc:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005400:	d4 3a 20 00 	std  %o2, [ %o0 ]
40005404:	d8 3a 20 08 	std  %o4, [ %o0 + 8 ]
40005408:	c4 3a 20 10 	std  %g2, [ %o0 + 0x10 ]
4000540c:	c8 3a 20 18 	std  %g4, [ %o0 + 0x18 ]
40005410:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
40005414:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
40005418:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000541c:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005420:	d4 3a 20 20 	std  %o2, [ %o0 + 0x20 ]
40005424:	d8 3a 20 28 	std  %o4, [ %o0 + 0x28 ]
40005428:	c4 3a 20 30 	std  %g2, [ %o0 + 0x30 ]
4000542c:	c8 3a 20 38 	std  %g4, [ %o0 + 0x38 ]
40005430:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
40005434:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
40005438:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
4000543c:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
40005440:	d4 3a 20 40 	std  %o2, [ %o0 + 0x40 ]
40005444:	d8 3a 20 48 	std  %o4, [ %o0 + 0x48 ]
40005448:	c4 3a 20 50 	std  %g2, [ %o0 + 0x50 ]
4000544c:	c8 3a 20 58 	std  %g4, [ %o0 + 0x58 ]
40005450:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
40005454:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
40005458:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
4000545c:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
40005460:	d4 3a 20 60 	std  %o2, [ %o0 + 0x60 ]
40005464:	d8 3a 20 68 	std  %o4, [ %o0 + 0x68 ]
40005468:	c4 3a 20 70 	std  %g2, [ %o0 + 0x70 ]
4000546c:	c8 3a 20 78 	std  %g4, [ %o0 + 0x78 ]
40005470:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40005474:	92 02 60 80 	add  %o1, 0x80, %o1
40005478:	12 bf ff de 	bne  400053f0 <__GI_memcpy+0x258>
4000547c:	90 02 20 80 	add  %o0, 0x80, %o0
40005480:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40005484:	02 80 00 24 	be  40005514 <__GI_memcpy+0x37c>
40005488:	80 88 60 08 	btst  8, %g1
4000548c:	84 10 00 0f 	mov  %o7, %g2
40005490:	40 00 03 5d 	call  40006204 <__GI_memcpy+0x106c>
40005494:	92 02 40 06 	add  %o1, %g6, %o1
40005498:	9e 10 00 02 	mov  %g2, %o7
4000549c:	81 c3 60 84 	jmp  %o5 + 0x84
400054a0:	90 02 00 06 	add  %o0, %g6, %o0
400054a4:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
400054a8:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
400054ac:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
400054b0:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
400054b4:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
400054b8:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
400054bc:	c4 3a 3f a0 	std  %g2, [ %o0 + -96 ]
400054c0:	c8 3a 3f a8 	std  %g4, [ %o0 + -88 ]
400054c4:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
400054c8:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
400054cc:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
400054d0:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
400054d4:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
400054d8:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
400054dc:	c4 3a 3f c0 	std  %g2, [ %o0 + -64 ]
400054e0:	c8 3a 3f c8 	std  %g4, [ %o0 + -56 ]
400054e4:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
400054e8:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
400054ec:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
400054f0:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
400054f4:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
400054f8:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
400054fc:	c4 3a 3f e0 	std  %g2, [ %o0 + -32 ]
40005500:	c8 3a 3f e8 	std  %g4, [ %o0 + -24 ]
40005504:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40005508:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
4000550c:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
40005510:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
40005514:	02 80 00 06 	be  4000552c <__GI_memcpy+0x394>
40005518:	80 88 60 04 	btst  4, %g1
4000551c:	c4 1a 40 00 	ldd  [ %o1 ], %g2
40005520:	90 02 20 08 	add  %o0, 8, %o0
40005524:	c4 3a 3f f8 	std  %g2, [ %o0 + -8 ]
40005528:	92 02 60 08 	add  %o1, 8, %o1
4000552c:	02 80 00 06 	be  40005544 <__GI_memcpy+0x3ac>
40005530:	80 88 60 02 	btst  2, %g1
40005534:	c4 02 40 00 	ld  [ %o1 ], %g2
40005538:	92 02 60 04 	add  %o1, 4, %o1
4000553c:	c4 22 00 00 	st  %g2, [ %o0 ]
40005540:	90 02 20 04 	add  %o0, 4, %o0
40005544:	02 80 00 06 	be  4000555c <__GI_memcpy+0x3c4>
40005548:	80 88 60 01 	btst  1, %g1
4000554c:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005550:	92 02 60 02 	add  %o1, 2, %o1
40005554:	c4 32 00 00 	sth  %g2, [ %o0 ]
40005558:	90 02 20 02 	add  %o0, 2, %o0
4000555c:	02 80 00 04 	be  4000556c <__GI_memcpy+0x3d4>
40005560:	01 00 00 00 	nop 
40005564:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005568:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000556c:	81 c3 e0 08 	retl 
40005570:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005574:	80 a2 a0 06 	cmp  %o2, 6
40005578:	08 80 02 ea 	bleu  40006120 <__GI_memcpy+0xf88>
4000557c:	80 a2 a1 00 	cmp  %o2, 0x100
40005580:	1a 80 00 65 	bcc  40005714 <__GI_memcpy+0x57c>
40005584:	80 8a 20 03 	btst  3, %o0
40005588:	02 80 00 11 	be  400055cc <__GI_memcpy+0x434>
4000558c:	80 8a 20 01 	btst  1, %o0
40005590:	02 80 00 08 	be  400055b0 <__GI_memcpy+0x418>
40005594:	80 8a 20 02 	btst  2, %o0
40005598:	ca 0a 40 00 	ldub  [ %o1 ], %g5
4000559c:	92 02 60 01 	inc  %o1
400055a0:	ca 2a 00 00 	stb  %g5, [ %o0 ]
400055a4:	94 22 a0 01 	dec  %o2
400055a8:	12 80 00 09 	bne  400055cc <__GI_memcpy+0x434>
400055ac:	90 02 20 01 	inc  %o0
400055b0:	c6 0a 40 00 	ldub  [ %o1 ], %g3
400055b4:	92 02 60 02 	add  %o1, 2, %o1
400055b8:	c6 2a 00 00 	stb  %g3, [ %o0 ]
400055bc:	94 22 a0 02 	sub  %o2, 2, %o2
400055c0:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
400055c4:	90 02 20 02 	add  %o0, 2, %o0
400055c8:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
400055cc:	84 0a 60 03 	and  %o1, 3, %g2
400055d0:	86 0a a0 0c 	and  %o2, 0xc, %g3
400055d4:	92 0a 7f fc 	and  %o1, -4, %o1
400055d8:	80 a0 e0 04 	cmp  %g3, 4
400055dc:	89 28 a0 03 	sll  %g2, 3, %g4
400055e0:	84 10 20 20 	mov  0x20, %g2
400055e4:	02 80 00 17 	be  40005640 <__GI_memcpy+0x4a8>
400055e8:	8c 20 80 04 	sub  %g2, %g4, %g6
400055ec:	0a 80 00 0f 	bcs  40005628 <__GI_memcpy+0x490>
400055f0:	80 a0 e0 08 	cmp  %g3, 8
400055f4:	02 80 00 07 	be  40005610 <__GI_memcpy+0x478>
400055f8:	87 32 a0 02 	srl  %o2, 2, %g3
400055fc:	d6 02 40 00 	ld  [ %o1 ], %o3
40005600:	90 02 3f f8 	add  %o0, -8, %o0
40005604:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
40005608:	10 80 00 1f 	b  40005684 <__GI_memcpy+0x4ec>
4000560c:	86 00 e0 01 	inc  %g3
40005610:	d8 02 40 00 	ld  [ %o1 ], %o4
40005614:	90 02 3f f4 	add  %o0, -12, %o0
40005618:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
4000561c:	86 00 e0 02 	add  %g3, 2, %g3
40005620:	10 80 00 1e 	b  40005698 <__GI_memcpy+0x500>
40005624:	92 02 7f fc 	add  %o1, -4, %o1
40005628:	c2 02 40 00 	ld  [ %o1 ], %g1
4000562c:	90 02 3f fc 	add  %o0, -4, %o0
40005630:	d6 02 60 04 	ld  [ %o1 + 4 ], %o3
40005634:	87 32 a0 02 	srl  %o2, 2, %g3
40005638:	10 80 00 0e 	b  40005670 <__GI_memcpy+0x4d8>
4000563c:	92 02 60 04 	add  %o1, 4, %o1
40005640:	da 02 40 00 	ld  [ %o1 ], %o5
40005644:	80 a2 a0 07 	cmp  %o2, 7
40005648:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
4000564c:	87 32 a0 02 	srl  %o2, 2, %g3
40005650:	08 80 00 1c 	bleu  400056c0 <__GI_memcpy+0x528>
40005654:	92 02 60 08 	add  %o1, 8, %o1
40005658:	d6 02 40 00 	ld  [ %o1 ], %o3
4000565c:	86 00 ff ff 	add  %g3, -1, %g3
40005660:	85 2b 40 04 	sll  %o5, %g4, %g2
40005664:	8b 30 40 06 	srl  %g1, %g6, %g5
40005668:	84 10 80 05 	or  %g2, %g5, %g2
4000566c:	c4 22 00 00 	st  %g2, [ %o0 ]
40005670:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
40005674:	85 28 40 04 	sll  %g1, %g4, %g2
40005678:	8b 32 c0 06 	srl  %o3, %g6, %g5
4000567c:	84 10 80 05 	or  %g2, %g5, %g2
40005680:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40005684:	da 02 60 08 	ld  [ %o1 + 8 ], %o5
40005688:	85 2a c0 04 	sll  %o3, %g4, %g2
4000568c:	8b 33 00 06 	srl  %o4, %g6, %g5
40005690:	84 10 80 05 	or  %g2, %g5, %g2
40005694:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
40005698:	c2 02 60 0c 	ld  [ %o1 + 0xc ], %g1
4000569c:	85 2b 00 04 	sll  %o4, %g4, %g2
400056a0:	8b 33 40 06 	srl  %o5, %g6, %g5
400056a4:	86 80 ff fc 	addcc  %g3, -4, %g3
400056a8:	84 10 80 05 	or  %g2, %g5, %g2
400056ac:	92 02 60 10 	add  %o1, 0x10, %o1
400056b0:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
400056b4:	90 02 20 10 	add  %o0, 0x10, %o0
400056b8:	32 bf ff ea 	bne,a   40005660 <__GI_memcpy+0x4c8>
400056bc:	d6 02 40 00 	ld  [ %o1 ], %o3
400056c0:	85 2b 40 04 	sll  %o5, %g4, %g2
400056c4:	8b 30 40 06 	srl  %g1, %g6, %g5
400056c8:	87 31 a0 03 	srl  %g6, 3, %g3
400056cc:	84 10 80 05 	or  %g2, %g5, %g2
400056d0:	92 22 40 03 	sub  %o1, %g3, %o1
400056d4:	80 8a a0 02 	btst  2, %o2
400056d8:	c4 22 00 00 	st  %g2, [ %o0 ]
400056dc:	02 80 00 08 	be  400056fc <__GI_memcpy+0x564>
400056e0:	80 8a a0 01 	btst  1, %o2
400056e4:	c4 0a 40 00 	ldub  [ %o1 ], %g2
400056e8:	92 02 60 02 	add  %o1, 2, %o1
400056ec:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
400056f0:	90 02 20 02 	add  %o0, 2, %o0
400056f4:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
400056f8:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
400056fc:	02 80 00 04 	be  4000570c <__GI_memcpy+0x574>
40005700:	01 00 00 00 	nop 
40005704:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005708:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
4000570c:	81 c3 e0 08 	retl 
40005710:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005714:	80 8a 60 03 	btst  3, %o1
40005718:	02 80 00 11 	be  4000575c <__GI_memcpy+0x5c4>
4000571c:	80 8a 60 01 	btst  1, %o1
40005720:	02 80 00 08 	be  40005740 <__GI_memcpy+0x5a8>
40005724:	80 8a 60 02 	btst  2, %o1
40005728:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000572c:	92 02 60 01 	inc  %o1
40005730:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005734:	94 22 a0 01 	dec  %o2
40005738:	12 80 00 09 	bne  4000575c <__GI_memcpy+0x5c4>
4000573c:	90 02 20 01 	inc  %o0
40005740:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005744:	92 02 60 02 	add  %o1, 2, %o1
40005748:	87 30 a0 08 	srl  %g2, 8, %g3
4000574c:	94 22 a0 02 	sub  %o2, 2, %o2
40005750:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005754:	90 02 20 02 	add  %o0, 2, %o0
40005758:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
4000575c:	80 8a 60 04 	btst  4, %o1
40005760:	12 80 00 0d 	bne  40005794 <__GI_memcpy+0x5fc>
40005764:	80 a3 60 01 	cmp  %o5, 1
40005768:	d8 02 40 00 	ld  [ %o1 ], %o4
4000576c:	85 33 20 18 	srl  %o4, 0x18, %g2
40005770:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005774:	87 33 20 10 	srl  %o4, 0x10, %g3
40005778:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
4000577c:	85 33 20 08 	srl  %o4, 8, %g2
40005780:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
40005784:	94 22 a0 04 	sub  %o2, 4, %o2
40005788:	d8 2a 20 03 	stb  %o4, [ %o0 + 3 ]
4000578c:	92 02 60 04 	add  %o1, 4, %o1
40005790:	90 02 20 04 	add  %o0, 4, %o0
40005794:	02 80 00 da 	be  40005afc <__GI_memcpy+0x964>
40005798:	80 a3 60 02 	cmp  %o5, 2
4000579c:	02 80 00 6e 	be  40005954 <__GI_memcpy+0x7bc>
400057a0:	94 22 a0 04 	sub  %o2, 4, %o2
400057a4:	c4 02 40 00 	ld  [ %o1 ], %g2
400057a8:	92 02 60 04 	add  %o1, 4, %o1
400057ac:	87 30 a0 18 	srl  %g2, 0x18, %g3
400057b0:	8a 0a 20 07 	and  %o0, 7, %g5
400057b4:	c6 2a 00 00 	stb  %g3, [ %o0 ]
400057b8:	80 a1 60 07 	cmp  %g5, 7
400057bc:	83 28 a0 08 	sll  %g2, 8, %g1
400057c0:	90 02 20 04 	add  %o0, 4, %o0
400057c4:	02 80 01 3b 	be  40005cb0 <__GI_memcpy+0xb18>
400057c8:	96 0a bf c0 	and  %o2, -64, %o3
400057cc:	d8 02 3f f9 	ld  [ %o0 + -7 ], %o4
400057d0:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400057d4:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400057d8:	9b 30 a0 18 	srl  %g2, 0x18, %o5
400057dc:	8d 30 e0 18 	srl  %g3, 0x18, %g6
400057e0:	85 28 a0 08 	sll  %g2, 8, %g2
400057e4:	9a 13 40 01 	or  %o5, %g1, %o5
400057e8:	83 28 e0 08 	sll  %g3, 8, %g1
400057ec:	84 11 80 02 	or  %g6, %g2, %g2
400057f0:	87 31 20 18 	srl  %g4, 0x18, %g3
400057f4:	8d 31 60 18 	srl  %g5, 0x18, %g6
400057f8:	89 29 20 08 	sll  %g4, 8, %g4
400057fc:	86 10 c0 01 	or  %g3, %g1, %g3
40005800:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
40005804:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
40005808:	83 29 60 08 	sll  %g5, 8, %g1
4000580c:	98 11 80 04 	or  %g6, %g4, %o4
40005810:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005814:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005818:	9b 30 a0 18 	srl  %g2, 0x18, %o5
4000581c:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005820:	85 28 a0 08 	sll  %g2, 8, %g2
40005824:	9a 13 40 01 	or  %o5, %g1, %o5
40005828:	83 28 e0 08 	sll  %g3, 8, %g1
4000582c:	84 11 80 02 	or  %g6, %g2, %g2
40005830:	87 31 20 18 	srl  %g4, 0x18, %g3
40005834:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005838:	89 29 20 08 	sll  %g4, 8, %g4
4000583c:	86 10 c0 01 	or  %g3, %g1, %g3
40005840:	d8 3a 20 09 	std  %o4, [ %o0 + 9 ]
40005844:	c4 3a 20 11 	std  %g2, [ %o0 + 0x11 ]
40005848:	83 29 60 08 	sll  %g5, 8, %g1
4000584c:	98 11 80 04 	or  %g6, %g4, %o4
40005850:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005854:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005858:	9b 30 a0 18 	srl  %g2, 0x18, %o5
4000585c:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005860:	85 28 a0 08 	sll  %g2, 8, %g2
40005864:	9a 13 40 01 	or  %o5, %g1, %o5
40005868:	83 28 e0 08 	sll  %g3, 8, %g1
4000586c:	84 11 80 02 	or  %g6, %g2, %g2
40005870:	87 31 20 18 	srl  %g4, 0x18, %g3
40005874:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005878:	89 29 20 08 	sll  %g4, 8, %g4
4000587c:	86 10 c0 01 	or  %g3, %g1, %g3
40005880:	d8 3a 20 19 	std  %o4, [ %o0 + 0x19 ]
40005884:	c4 3a 20 21 	std  %g2, [ %o0 + 0x21 ]
40005888:	83 29 60 08 	sll  %g5, 8, %g1
4000588c:	98 11 80 04 	or  %g6, %g4, %o4
40005890:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005894:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005898:	9b 30 a0 18 	srl  %g2, 0x18, %o5
4000589c:	8d 30 e0 18 	srl  %g3, 0x18, %g6
400058a0:	85 28 a0 08 	sll  %g2, 8, %g2
400058a4:	9a 13 40 01 	or  %o5, %g1, %o5
400058a8:	83 28 e0 08 	sll  %g3, 8, %g1
400058ac:	84 11 80 02 	or  %g6, %g2, %g2
400058b0:	87 31 20 18 	srl  %g4, 0x18, %g3
400058b4:	8d 31 60 18 	srl  %g5, 0x18, %g6
400058b8:	89 29 20 08 	sll  %g4, 8, %g4
400058bc:	86 10 c0 01 	or  %g3, %g1, %g3
400058c0:	d8 3a 20 29 	std  %o4, [ %o0 + 0x29 ]
400058c4:	c4 3a 20 31 	std  %g2, [ %o0 + 0x31 ]
400058c8:	83 29 60 08 	sll  %g5, 8, %g1
400058cc:	98 11 80 04 	or  %g6, %g4, %o4
400058d0:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
400058d4:	92 02 60 40 	add  %o1, 0x40, %o1
400058d8:	12 bf ff be 	bne  400057d0 <__GI_memcpy+0x638>
400058dc:	90 02 20 40 	add  %o0, 0x40, %o0
400058e0:	96 8a a0 30 	andcc  %o2, 0x30, %o3
400058e4:	22 80 00 17 	be,a   40005940 <__GI_memcpy+0x7a8>
400058e8:	85 30 60 10 	srl  %g1, 0x10, %g2
400058ec:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400058f0:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400058f4:	9b 30 a0 18 	srl  %g2, 0x18, %o5
400058f8:	8d 30 e0 18 	srl  %g3, 0x18, %g6
400058fc:	85 28 a0 08 	sll  %g2, 8, %g2
40005900:	9a 13 40 01 	or  %o5, %g1, %o5
40005904:	83 28 e0 08 	sll  %g3, 8, %g1
40005908:	84 11 80 02 	or  %g6, %g2, %g2
4000590c:	87 31 20 18 	srl  %g4, 0x18, %g3
40005910:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005914:	89 29 20 08 	sll  %g4, 8, %g4
40005918:	86 10 c0 01 	or  %g3, %g1, %g3
4000591c:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
40005920:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
40005924:	83 29 60 08 	sll  %g5, 8, %g1
40005928:	98 11 80 04 	or  %g6, %g4, %o4
4000592c:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40005930:	92 02 60 10 	add  %o1, 0x10, %o1
40005934:	12 bf ff ee 	bne  400058ec <__GI_memcpy+0x754>
40005938:	90 02 20 10 	add  %o0, 0x10, %o0
4000593c:	85 30 60 10 	srl  %g1, 0x10, %g2
40005940:	d8 22 3f f9 	st  %o4, [ %o0 + -7 ]
40005944:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
40005948:	89 30 60 08 	srl  %g1, 8, %g4
4000594c:	10 80 01 f5 	b  40006120 <__GI_memcpy+0xf88>
40005950:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
40005954:	c4 02 40 00 	ld  [ %o1 ], %g2
40005958:	92 02 60 04 	add  %o1, 4, %o1
4000595c:	87 30 a0 10 	srl  %g2, 0x10, %g3
40005960:	8a 0a 20 07 	and  %o0, 7, %g5
40005964:	c6 32 00 00 	sth  %g3, [ %o0 ]
40005968:	80 a1 60 06 	cmp  %g5, 6
4000596c:	83 28 a0 10 	sll  %g2, 0x10, %g1
40005970:	90 02 20 04 	add  %o0, 4, %o0
40005974:	02 80 01 8e 	be  40005fac <__GI_memcpy+0xe14>
40005978:	96 0a bf c0 	and  %o2, -64, %o3
4000597c:	d8 02 3f fa 	ld  [ %o0 + -6 ], %o4
40005980:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005984:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005988:	9b 30 a0 10 	srl  %g2, 0x10, %o5
4000598c:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005990:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005994:	9a 13 40 01 	or  %o5, %g1, %o5
40005998:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000599c:	84 11 80 02 	or  %g6, %g2, %g2
400059a0:	87 31 20 10 	srl  %g4, 0x10, %g3
400059a4:	8d 31 60 10 	srl  %g5, 0x10, %g6
400059a8:	89 29 20 10 	sll  %g4, 0x10, %g4
400059ac:	86 10 c0 01 	or  %g3, %g1, %g3
400059b0:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
400059b4:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
400059b8:	83 29 60 10 	sll  %g5, 0x10, %g1
400059bc:	98 11 80 04 	or  %g6, %g4, %o4
400059c0:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400059c4:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400059c8:	9b 30 a0 10 	srl  %g2, 0x10, %o5
400059cc:	8d 30 e0 10 	srl  %g3, 0x10, %g6
400059d0:	85 28 a0 10 	sll  %g2, 0x10, %g2
400059d4:	9a 13 40 01 	or  %o5, %g1, %o5
400059d8:	83 28 e0 10 	sll  %g3, 0x10, %g1
400059dc:	84 11 80 02 	or  %g6, %g2, %g2
400059e0:	87 31 20 10 	srl  %g4, 0x10, %g3
400059e4:	8d 31 60 10 	srl  %g5, 0x10, %g6
400059e8:	89 29 20 10 	sll  %g4, 0x10, %g4
400059ec:	86 10 c0 01 	or  %g3, %g1, %g3
400059f0:	d8 3a 20 0a 	std  %o4, [ %o0 + 0xa ]
400059f4:	c4 3a 20 12 	std  %g2, [ %o0 + 0x12 ]
400059f8:	83 29 60 10 	sll  %g5, 0x10, %g1
400059fc:	98 11 80 04 	or  %g6, %g4, %o4
40005a00:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005a04:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005a08:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005a0c:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005a10:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005a14:	9a 13 40 01 	or  %o5, %g1, %o5
40005a18:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005a1c:	84 11 80 02 	or  %g6, %g2, %g2
40005a20:	87 31 20 10 	srl  %g4, 0x10, %g3
40005a24:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005a28:	89 29 20 10 	sll  %g4, 0x10, %g4
40005a2c:	86 10 c0 01 	or  %g3, %g1, %g3
40005a30:	d8 3a 20 1a 	std  %o4, [ %o0 + 0x1a ]
40005a34:	c4 3a 20 22 	std  %g2, [ %o0 + 0x22 ]
40005a38:	83 29 60 10 	sll  %g5, 0x10, %g1
40005a3c:	98 11 80 04 	or  %g6, %g4, %o4
40005a40:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005a44:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005a48:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005a4c:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005a50:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005a54:	9a 13 40 01 	or  %o5, %g1, %o5
40005a58:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005a5c:	84 11 80 02 	or  %g6, %g2, %g2
40005a60:	87 31 20 10 	srl  %g4, 0x10, %g3
40005a64:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005a68:	89 29 20 10 	sll  %g4, 0x10, %g4
40005a6c:	86 10 c0 01 	or  %g3, %g1, %g3
40005a70:	d8 3a 20 2a 	std  %o4, [ %o0 + 0x2a ]
40005a74:	c4 3a 20 32 	std  %g2, [ %o0 + 0x32 ]
40005a78:	83 29 60 10 	sll  %g5, 0x10, %g1
40005a7c:	98 11 80 04 	or  %g6, %g4, %o4
40005a80:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005a84:	92 02 60 40 	add  %o1, 0x40, %o1
40005a88:	12 bf ff be 	bne  40005980 <__GI_memcpy+0x7e8>
40005a8c:	90 02 20 40 	add  %o0, 0x40, %o0
40005a90:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005a94:	22 80 00 17 	be,a   40005af0 <__GI_memcpy+0x958>
40005a98:	85 30 60 10 	srl  %g1, 0x10, %g2
40005a9c:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005aa0:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005aa4:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005aa8:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005aac:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005ab0:	9a 13 40 01 	or  %o5, %g1, %o5
40005ab4:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005ab8:	84 11 80 02 	or  %g6, %g2, %g2
40005abc:	87 31 20 10 	srl  %g4, 0x10, %g3
40005ac0:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005ac4:	89 29 20 10 	sll  %g4, 0x10, %g4
40005ac8:	86 10 c0 01 	or  %g3, %g1, %g3
40005acc:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
40005ad0:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
40005ad4:	83 29 60 10 	sll  %g5, 0x10, %g1
40005ad8:	98 11 80 04 	or  %g6, %g4, %o4
40005adc:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40005ae0:	92 02 60 10 	add  %o1, 0x10, %o1
40005ae4:	12 bf ff ee 	bne  40005a9c <__GI_memcpy+0x904>
40005ae8:	90 02 20 10 	add  %o0, 0x10, %o0
40005aec:	85 30 60 10 	srl  %g1, 0x10, %g2
40005af0:	d8 22 3f fa 	st  %o4, [ %o0 + -6 ]
40005af4:	10 80 01 8b 	b  40006120 <__GI_memcpy+0xf88>
40005af8:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40005afc:	c4 02 40 00 	ld  [ %o1 ], %g2
40005b00:	94 22 a0 04 	sub  %o2, 4, %o2
40005b04:	87 30 a0 18 	srl  %g2, 0x18, %g3
40005b08:	8a 0a 20 07 	and  %o0, 7, %g5
40005b0c:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005b10:	80 a1 60 05 	cmp  %g5, 5
40005b14:	89 30 a0 08 	srl  %g2, 8, %g4
40005b18:	83 28 a0 18 	sll  %g2, 0x18, %g1
40005b1c:	c8 32 20 01 	sth  %g4, [ %o0 + 1 ]
40005b20:	92 02 60 04 	add  %o1, 4, %o1
40005b24:	02 80 00 c3 	be  40005e30 <__GI_memcpy+0xc98>
40005b28:	96 0a bf c0 	and  %o2, -64, %o3
40005b2c:	d8 02 3f ff 	ld  [ %o0 + -1 ], %o4
40005b30:	90 02 20 04 	add  %o0, 4, %o0
40005b34:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005b38:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005b3c:	9b 30 a0 08 	srl  %g2, 8, %o5
40005b40:	8d 30 e0 08 	srl  %g3, 8, %g6
40005b44:	85 28 a0 18 	sll  %g2, 0x18, %g2
40005b48:	9a 13 40 01 	or  %o5, %g1, %o5
40005b4c:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005b50:	84 11 80 02 	or  %g6, %g2, %g2
40005b54:	87 31 20 08 	srl  %g4, 8, %g3
40005b58:	8d 31 60 08 	srl  %g5, 8, %g6
40005b5c:	89 29 20 18 	sll  %g4, 0x18, %g4
40005b60:	86 10 c0 01 	or  %g3, %g1, %g3
40005b64:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
40005b68:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
40005b6c:	83 29 60 18 	sll  %g5, 0x18, %g1
40005b70:	98 11 80 04 	or  %g6, %g4, %o4
40005b74:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005b78:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005b7c:	9b 30 a0 08 	srl  %g2, 8, %o5
40005b80:	8d 30 e0 08 	srl  %g3, 8, %g6
40005b84:	85 28 a0 18 	sll  %g2, 0x18, %g2
40005b88:	9a 13 40 01 	or  %o5, %g1, %o5
40005b8c:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005b90:	84 11 80 02 	or  %g6, %g2, %g2
40005b94:	87 31 20 08 	srl  %g4, 8, %g3
40005b98:	8d 31 60 08 	srl  %g5, 8, %g6
40005b9c:	89 29 20 18 	sll  %g4, 0x18, %g4
40005ba0:	86 10 c0 01 	or  %g3, %g1, %g3
40005ba4:	d8 3a 20 0b 	std  %o4, [ %o0 + 0xb ]
40005ba8:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
40005bac:	83 29 60 18 	sll  %g5, 0x18, %g1
40005bb0:	98 11 80 04 	or  %g6, %g4, %o4
40005bb4:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005bb8:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005bbc:	9b 30 a0 08 	srl  %g2, 8, %o5
40005bc0:	8d 30 e0 08 	srl  %g3, 8, %g6
40005bc4:	85 28 a0 18 	sll  %g2, 0x18, %g2
40005bc8:	9a 13 40 01 	or  %o5, %g1, %o5
40005bcc:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005bd0:	84 11 80 02 	or  %g6, %g2, %g2
40005bd4:	87 31 20 08 	srl  %g4, 8, %g3
40005bd8:	8d 31 60 08 	srl  %g5, 8, %g6
40005bdc:	89 29 20 18 	sll  %g4, 0x18, %g4
40005be0:	86 10 c0 01 	or  %g3, %g1, %g3
40005be4:	d8 3a 20 1b 	std  %o4, [ %o0 + 0x1b ]
40005be8:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
40005bec:	83 29 60 18 	sll  %g5, 0x18, %g1
40005bf0:	98 11 80 04 	or  %g6, %g4, %o4
40005bf4:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005bf8:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005bfc:	9b 30 a0 08 	srl  %g2, 8, %o5
40005c00:	8d 30 e0 08 	srl  %g3, 8, %g6
40005c04:	85 28 a0 18 	sll  %g2, 0x18, %g2
40005c08:	9a 13 40 01 	or  %o5, %g1, %o5
40005c0c:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005c10:	84 11 80 02 	or  %g6, %g2, %g2
40005c14:	87 31 20 08 	srl  %g4, 8, %g3
40005c18:	8d 31 60 08 	srl  %g5, 8, %g6
40005c1c:	89 29 20 18 	sll  %g4, 0x18, %g4
40005c20:	86 10 c0 01 	or  %g3, %g1, %g3
40005c24:	d8 3a 20 2b 	std  %o4, [ %o0 + 0x2b ]
40005c28:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
40005c2c:	83 29 60 18 	sll  %g5, 0x18, %g1
40005c30:	98 11 80 04 	or  %g6, %g4, %o4
40005c34:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005c38:	92 02 60 40 	add  %o1, 0x40, %o1
40005c3c:	12 bf ff be 	bne  40005b34 <__GI_memcpy+0x99c>
40005c40:	90 02 20 40 	add  %o0, 0x40, %o0
40005c44:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005c48:	22 80 00 17 	be,a   40005ca4 <__GI_memcpy+0xb0c>
40005c4c:	85 30 60 18 	srl  %g1, 0x18, %g2
40005c50:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005c54:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005c58:	9b 30 a0 08 	srl  %g2, 8, %o5
40005c5c:	8d 30 e0 08 	srl  %g3, 8, %g6
40005c60:	85 28 a0 18 	sll  %g2, 0x18, %g2
40005c64:	9a 13 40 01 	or  %o5, %g1, %o5
40005c68:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005c6c:	84 11 80 02 	or  %g6, %g2, %g2
40005c70:	87 31 20 08 	srl  %g4, 8, %g3
40005c74:	8d 31 60 08 	srl  %g5, 8, %g6
40005c78:	89 29 20 18 	sll  %g4, 0x18, %g4
40005c7c:	86 10 c0 01 	or  %g3, %g1, %g3
40005c80:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
40005c84:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
40005c88:	83 29 60 18 	sll  %g5, 0x18, %g1
40005c8c:	98 11 80 04 	or  %g6, %g4, %o4
40005c90:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40005c94:	92 02 60 10 	add  %o1, 0x10, %o1
40005c98:	12 bf ff ee 	bne  40005c50 <__GI_memcpy+0xab8>
40005c9c:	90 02 20 10 	add  %o0, 0x10, %o0
40005ca0:	85 30 60 18 	srl  %g1, 0x18, %g2
40005ca4:	d8 22 3f fb 	st  %o4, [ %o0 + -5 ]
40005ca8:	10 80 01 1e 	b  40006120 <__GI_memcpy+0xf88>
40005cac:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40005cb0:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005cb4:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005cb8:	99 30 a0 18 	srl  %g2, 0x18, %o4
40005cbc:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40005cc0:	8d 28 a0 08 	sll  %g2, 8, %g6
40005cc4:	84 13 00 01 	or  %o4, %g1, %g2
40005cc8:	83 28 e0 08 	sll  %g3, 8, %g1
40005ccc:	86 13 40 06 	or  %o5, %g6, %g3
40005cd0:	99 31 20 18 	srl  %g4, 0x18, %o4
40005cd4:	9b 31 60 18 	srl  %g5, 0x18, %o5
40005cd8:	8d 29 20 08 	sll  %g4, 8, %g6
40005cdc:	88 13 00 01 	or  %o4, %g1, %g4
40005ce0:	83 29 60 08 	sll  %g5, 8, %g1
40005ce4:	8a 13 40 06 	or  %o5, %g6, %g5
40005ce8:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
40005cec:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
40005cf0:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005cf4:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005cf8:	99 30 a0 18 	srl  %g2, 0x18, %o4
40005cfc:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40005d00:	8d 28 a0 08 	sll  %g2, 8, %g6
40005d04:	84 13 00 01 	or  %o4, %g1, %g2
40005d08:	83 28 e0 08 	sll  %g3, 8, %g1
40005d0c:	86 13 40 06 	or  %o5, %g6, %g3
40005d10:	99 31 20 18 	srl  %g4, 0x18, %o4
40005d14:	9b 31 60 18 	srl  %g5, 0x18, %o5
40005d18:	8d 29 20 08 	sll  %g4, 8, %g6
40005d1c:	88 13 00 01 	or  %o4, %g1, %g4
40005d20:	83 29 60 08 	sll  %g5, 8, %g1
40005d24:	8a 13 40 06 	or  %o5, %g6, %g5
40005d28:	c4 3a 20 0d 	std  %g2, [ %o0 + 0xd ]
40005d2c:	c8 3a 20 15 	std  %g4, [ %o0 + 0x15 ]
40005d30:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005d34:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005d38:	99 30 a0 18 	srl  %g2, 0x18, %o4
40005d3c:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40005d40:	8d 28 a0 08 	sll  %g2, 8, %g6
40005d44:	84 13 00 01 	or  %o4, %g1, %g2
40005d48:	83 28 e0 08 	sll  %g3, 8, %g1
40005d4c:	86 13 40 06 	or  %o5, %g6, %g3
40005d50:	99 31 20 18 	srl  %g4, 0x18, %o4
40005d54:	9b 31 60 18 	srl  %g5, 0x18, %o5
40005d58:	8d 29 20 08 	sll  %g4, 8, %g6
40005d5c:	88 13 00 01 	or  %o4, %g1, %g4
40005d60:	83 29 60 08 	sll  %g5, 8, %g1
40005d64:	8a 13 40 06 	or  %o5, %g6, %g5
40005d68:	c4 3a 20 1d 	std  %g2, [ %o0 + 0x1d ]
40005d6c:	c8 3a 20 25 	std  %g4, [ %o0 + 0x25 ]
40005d70:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005d74:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005d78:	99 30 a0 18 	srl  %g2, 0x18, %o4
40005d7c:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40005d80:	8d 28 a0 08 	sll  %g2, 8, %g6
40005d84:	84 13 00 01 	or  %o4, %g1, %g2
40005d88:	83 28 e0 08 	sll  %g3, 8, %g1
40005d8c:	86 13 40 06 	or  %o5, %g6, %g3
40005d90:	99 31 20 18 	srl  %g4, 0x18, %o4
40005d94:	9b 31 60 18 	srl  %g5, 0x18, %o5
40005d98:	8d 29 20 08 	sll  %g4, 8, %g6
40005d9c:	88 13 00 01 	or  %o4, %g1, %g4
40005da0:	83 29 60 08 	sll  %g5, 8, %g1
40005da4:	8a 13 40 06 	or  %o5, %g6, %g5
40005da8:	c4 3a 20 2d 	std  %g2, [ %o0 + 0x2d ]
40005dac:	c8 3a 20 35 	std  %g4, [ %o0 + 0x35 ]
40005db0:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005db4:	92 02 60 40 	add  %o1, 0x40, %o1
40005db8:	12 bf ff be 	bne  40005cb0 <__GI_memcpy+0xb18>
40005dbc:	90 02 20 40 	add  %o0, 0x40, %o0
40005dc0:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005dc4:	22 80 00 17 	be,a   40005e20 <__GI_memcpy+0xc88>
40005dc8:	85 30 60 10 	srl  %g1, 0x10, %g2
40005dcc:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005dd0:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005dd4:	99 30 a0 18 	srl  %g2, 0x18, %o4
40005dd8:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40005ddc:	8d 28 a0 08 	sll  %g2, 8, %g6
40005de0:	84 13 00 01 	or  %o4, %g1, %g2
40005de4:	83 28 e0 08 	sll  %g3, 8, %g1
40005de8:	86 13 40 06 	or  %o5, %g6, %g3
40005dec:	99 31 20 18 	srl  %g4, 0x18, %o4
40005df0:	9b 31 60 18 	srl  %g5, 0x18, %o5
40005df4:	8d 29 20 08 	sll  %g4, 8, %g6
40005df8:	88 13 00 01 	or  %o4, %g1, %g4
40005dfc:	83 29 60 08 	sll  %g5, 8, %g1
40005e00:	8a 13 40 06 	or  %o5, %g6, %g5
40005e04:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
40005e08:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
40005e0c:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40005e10:	92 02 60 10 	add  %o1, 0x10, %o1
40005e14:	12 bf ff ee 	bne  40005dcc <__GI_memcpy+0xc34>
40005e18:	90 02 20 10 	add  %o0, 0x10, %o0
40005e1c:	85 30 60 10 	srl  %g1, 0x10, %g2
40005e20:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
40005e24:	89 30 60 08 	srl  %g1, 8, %g4
40005e28:	10 80 00 be 	b  40006120 <__GI_memcpy+0xf88>
40005e2c:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
40005e30:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005e34:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005e38:	99 30 a0 08 	srl  %g2, 8, %o4
40005e3c:	9b 30 e0 08 	srl  %g3, 8, %o5
40005e40:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40005e44:	84 13 00 01 	or  %o4, %g1, %g2
40005e48:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005e4c:	86 13 40 06 	or  %o5, %g6, %g3
40005e50:	99 31 20 08 	srl  %g4, 8, %o4
40005e54:	9b 31 60 08 	srl  %g5, 8, %o5
40005e58:	8d 29 20 18 	sll  %g4, 0x18, %g6
40005e5c:	88 13 00 01 	or  %o4, %g1, %g4
40005e60:	83 29 60 18 	sll  %g5, 0x18, %g1
40005e64:	8a 13 40 06 	or  %o5, %g6, %g5
40005e68:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
40005e6c:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
40005e70:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005e74:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005e78:	99 30 a0 08 	srl  %g2, 8, %o4
40005e7c:	9b 30 e0 08 	srl  %g3, 8, %o5
40005e80:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40005e84:	84 13 00 01 	or  %o4, %g1, %g2
40005e88:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005e8c:	86 13 40 06 	or  %o5, %g6, %g3
40005e90:	99 31 20 08 	srl  %g4, 8, %o4
40005e94:	9b 31 60 08 	srl  %g5, 8, %o5
40005e98:	8d 29 20 18 	sll  %g4, 0x18, %g6
40005e9c:	88 13 00 01 	or  %o4, %g1, %g4
40005ea0:	83 29 60 18 	sll  %g5, 0x18, %g1
40005ea4:	8a 13 40 06 	or  %o5, %g6, %g5
40005ea8:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
40005eac:	c8 3a 20 1b 	std  %g4, [ %o0 + 0x1b ]
40005eb0:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005eb4:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005eb8:	99 30 a0 08 	srl  %g2, 8, %o4
40005ebc:	9b 30 e0 08 	srl  %g3, 8, %o5
40005ec0:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40005ec4:	84 13 00 01 	or  %o4, %g1, %g2
40005ec8:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005ecc:	86 13 40 06 	or  %o5, %g6, %g3
40005ed0:	99 31 20 08 	srl  %g4, 8, %o4
40005ed4:	9b 31 60 08 	srl  %g5, 8, %o5
40005ed8:	8d 29 20 18 	sll  %g4, 0x18, %g6
40005edc:	88 13 00 01 	or  %o4, %g1, %g4
40005ee0:	83 29 60 18 	sll  %g5, 0x18, %g1
40005ee4:	8a 13 40 06 	or  %o5, %g6, %g5
40005ee8:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
40005eec:	c8 3a 20 2b 	std  %g4, [ %o0 + 0x2b ]
40005ef0:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005ef4:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005ef8:	99 30 a0 08 	srl  %g2, 8, %o4
40005efc:	9b 30 e0 08 	srl  %g3, 8, %o5
40005f00:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40005f04:	84 13 00 01 	or  %o4, %g1, %g2
40005f08:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005f0c:	86 13 40 06 	or  %o5, %g6, %g3
40005f10:	99 31 20 08 	srl  %g4, 8, %o4
40005f14:	9b 31 60 08 	srl  %g5, 8, %o5
40005f18:	8d 29 20 18 	sll  %g4, 0x18, %g6
40005f1c:	88 13 00 01 	or  %o4, %g1, %g4
40005f20:	83 29 60 18 	sll  %g5, 0x18, %g1
40005f24:	8a 13 40 06 	or  %o5, %g6, %g5
40005f28:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
40005f2c:	c8 3a 20 3b 	std  %g4, [ %o0 + 0x3b ]
40005f30:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005f34:	92 02 60 40 	add  %o1, 0x40, %o1
40005f38:	12 bf ff be 	bne  40005e30 <__GI_memcpy+0xc98>
40005f3c:	90 02 20 40 	add  %o0, 0x40, %o0
40005f40:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005f44:	22 80 00 17 	be,a   40005fa0 <__GI_memcpy+0xe08>
40005f48:	85 30 60 18 	srl  %g1, 0x18, %g2
40005f4c:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005f50:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005f54:	99 30 a0 08 	srl  %g2, 8, %o4
40005f58:	9b 30 e0 08 	srl  %g3, 8, %o5
40005f5c:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40005f60:	84 13 00 01 	or  %o4, %g1, %g2
40005f64:	83 28 e0 18 	sll  %g3, 0x18, %g1
40005f68:	86 13 40 06 	or  %o5, %g6, %g3
40005f6c:	99 31 20 08 	srl  %g4, 8, %o4
40005f70:	9b 31 60 08 	srl  %g5, 8, %o5
40005f74:	8d 29 20 18 	sll  %g4, 0x18, %g6
40005f78:	88 13 00 01 	or  %o4, %g1, %g4
40005f7c:	83 29 60 18 	sll  %g5, 0x18, %g1
40005f80:	8a 13 40 06 	or  %o5, %g6, %g5
40005f84:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
40005f88:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
40005f8c:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40005f90:	92 02 60 10 	add  %o1, 0x10, %o1
40005f94:	12 bf ff ee 	bne  40005f4c <__GI_memcpy+0xdb4>
40005f98:	90 02 20 10 	add  %o0, 0x10, %o0
40005f9c:	85 30 60 18 	srl  %g1, 0x18, %g2
40005fa0:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
40005fa4:	10 80 00 5f 	b  40006120 <__GI_memcpy+0xf88>
40005fa8:	90 02 20 04 	add  %o0, 4, %o0
40005fac:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005fb0:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005fb4:	99 30 a0 10 	srl  %g2, 0x10, %o4
40005fb8:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40005fbc:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40005fc0:	84 13 00 01 	or  %o4, %g1, %g2
40005fc4:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005fc8:	86 13 40 06 	or  %o5, %g6, %g3
40005fcc:	99 31 20 10 	srl  %g4, 0x10, %o4
40005fd0:	9b 31 60 10 	srl  %g5, 0x10, %o5
40005fd4:	8d 29 20 10 	sll  %g4, 0x10, %g6
40005fd8:	88 13 00 01 	or  %o4, %g1, %g4
40005fdc:	83 29 60 10 	sll  %g5, 0x10, %g1
40005fe0:	8a 13 40 06 	or  %o5, %g6, %g5
40005fe4:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
40005fe8:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
40005fec:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005ff0:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005ff4:	99 30 a0 10 	srl  %g2, 0x10, %o4
40005ff8:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40005ffc:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006000:	84 13 00 01 	or  %o4, %g1, %g2
40006004:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006008:	86 13 40 06 	or  %o5, %g6, %g3
4000600c:	99 31 20 10 	srl  %g4, 0x10, %o4
40006010:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006014:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006018:	88 13 00 01 	or  %o4, %g1, %g4
4000601c:	83 29 60 10 	sll  %g5, 0x10, %g1
40006020:	8a 13 40 06 	or  %o5, %g6, %g5
40006024:	c4 3a 20 0e 	std  %g2, [ %o0 + 0xe ]
40006028:	c8 3a 20 16 	std  %g4, [ %o0 + 0x16 ]
4000602c:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40006030:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40006034:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006038:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000603c:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006040:	84 13 00 01 	or  %o4, %g1, %g2
40006044:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006048:	86 13 40 06 	or  %o5, %g6, %g3
4000604c:	99 31 20 10 	srl  %g4, 0x10, %o4
40006050:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006054:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006058:	88 13 00 01 	or  %o4, %g1, %g4
4000605c:	83 29 60 10 	sll  %g5, 0x10, %g1
40006060:	8a 13 40 06 	or  %o5, %g6, %g5
40006064:	c4 3a 20 1e 	std  %g2, [ %o0 + 0x1e ]
40006068:	c8 3a 20 26 	std  %g4, [ %o0 + 0x26 ]
4000606c:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40006070:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006074:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006078:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000607c:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006080:	84 13 00 01 	or  %o4, %g1, %g2
40006084:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006088:	86 13 40 06 	or  %o5, %g6, %g3
4000608c:	99 31 20 10 	srl  %g4, 0x10, %o4
40006090:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006094:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006098:	88 13 00 01 	or  %o4, %g1, %g4
4000609c:	83 29 60 10 	sll  %g5, 0x10, %g1
400060a0:	8a 13 40 06 	or  %o5, %g6, %g5
400060a4:	c4 3a 20 2e 	std  %g2, [ %o0 + 0x2e ]
400060a8:	c8 3a 20 36 	std  %g4, [ %o0 + 0x36 ]
400060ac:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
400060b0:	92 02 60 40 	add  %o1, 0x40, %o1
400060b4:	12 bf ff be 	bne  40005fac <__GI_memcpy+0xe14>
400060b8:	90 02 20 40 	add  %o0, 0x40, %o0
400060bc:	96 8a a0 30 	andcc  %o2, 0x30, %o3
400060c0:	22 80 00 17 	be,a   4000611c <__GI_memcpy+0xf84>
400060c4:	85 30 60 10 	srl  %g1, 0x10, %g2
400060c8:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400060cc:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400060d0:	99 30 a0 10 	srl  %g2, 0x10, %o4
400060d4:	9b 30 e0 10 	srl  %g3, 0x10, %o5
400060d8:	8d 28 a0 10 	sll  %g2, 0x10, %g6
400060dc:	84 13 00 01 	or  %o4, %g1, %g2
400060e0:	83 28 e0 10 	sll  %g3, 0x10, %g1
400060e4:	86 13 40 06 	or  %o5, %g6, %g3
400060e8:	99 31 20 10 	srl  %g4, 0x10, %o4
400060ec:	9b 31 60 10 	srl  %g5, 0x10, %o5
400060f0:	8d 29 20 10 	sll  %g4, 0x10, %g6
400060f4:	88 13 00 01 	or  %o4, %g1, %g4
400060f8:	83 29 60 10 	sll  %g5, 0x10, %g1
400060fc:	8a 13 40 06 	or  %o5, %g6, %g5
40006100:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
40006104:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
40006108:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
4000610c:	92 02 60 10 	add  %o1, 0x10, %o1
40006110:	12 bf ff ee 	bne  400060c8 <__GI_memcpy+0xf30>
40006114:	90 02 20 10 	add  %o0, 0x10, %o0
40006118:	85 30 60 10 	srl  %g1, 0x10, %g2
4000611c:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40006120:	96 0a a0 0e 	and  %o2, 0xe, %o3
40006124:	84 10 00 0f 	mov  %o7, %g2
40006128:	99 2a e0 03 	sll  %o3, 3, %o4
4000612c:	90 02 00 0b 	add  %o0, %o3, %o0
40006130:	40 00 00 33 	call  400061fc <__GI_memcpy+0x1064>
40006134:	92 02 40 0b 	add  %o1, %o3, %o1
40006138:	9e 10 00 02 	mov  %g2, %o7
4000613c:	81 c3 60 84 	jmp  %o5 + 0x84
40006140:	80 8a a0 01 	btst  1, %o2
40006144:	c4 0a 7f f2 	ldub  [ %o1 + -14 ], %g2
40006148:	c6 0a 7f f3 	ldub  [ %o1 + -13 ], %g3
4000614c:	c4 2a 3f f2 	stb  %g2, [ %o0 + -14 ]
40006150:	c6 2a 3f f3 	stb  %g3, [ %o0 + -13 ]
40006154:	c4 0a 7f f4 	ldub  [ %o1 + -12 ], %g2
40006158:	c6 0a 7f f5 	ldub  [ %o1 + -11 ], %g3
4000615c:	c4 2a 3f f4 	stb  %g2, [ %o0 + -12 ]
40006160:	c6 2a 3f f5 	stb  %g3, [ %o0 + -11 ]
40006164:	c4 0a 7f f6 	ldub  [ %o1 + -10 ], %g2
40006168:	c6 0a 7f f7 	ldub  [ %o1 + -9 ], %g3
4000616c:	c4 2a 3f f6 	stb  %g2, [ %o0 + -10 ]
40006170:	c6 2a 3f f7 	stb  %g3, [ %o0 + -9 ]
40006174:	c4 0a 7f f8 	ldub  [ %o1 + -8 ], %g2
40006178:	c6 0a 7f f9 	ldub  [ %o1 + -7 ], %g3
4000617c:	c4 2a 3f f8 	stb  %g2, [ %o0 + -8 ]
40006180:	c6 2a 3f f9 	stb  %g3, [ %o0 + -7 ]
40006184:	c4 0a 7f fa 	ldub  [ %o1 + -6 ], %g2
40006188:	c6 0a 7f fb 	ldub  [ %o1 + -5 ], %g3
4000618c:	c4 2a 3f fa 	stb  %g2, [ %o0 + -6 ]
40006190:	c6 2a 3f fb 	stb  %g3, [ %o0 + -5 ]
40006194:	c4 0a 7f fc 	ldub  [ %o1 + -4 ], %g2
40006198:	c6 0a 7f fd 	ldub  [ %o1 + -3 ], %g3
4000619c:	c4 2a 3f fc 	stb  %g2, [ %o0 + -4 ]
400061a0:	c6 2a 3f fd 	stb  %g3, [ %o0 + -3 ]
400061a4:	c4 0a 7f fe 	ldub  [ %o1 + -2 ], %g2
400061a8:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
400061ac:	c4 2a 3f fe 	stb  %g2, [ %o0 + -2 ]
400061b0:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
400061b4:	02 80 00 04 	be  400061c4 <__GI_memcpy+0x102c>
400061b8:	01 00 00 00 	nop 
400061bc:	c4 0a 40 00 	ldub  [ %o1 ], %g2
400061c0:	c4 2a 00 00 	stb  %g2, [ %o0 ]
400061c4:	81 c3 e0 08 	retl 
400061c8:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
400061cc:	12 bf ff d5 	bne  40006120 <__GI_memcpy+0xf88>
400061d0:	80 8a a0 08 	btst  8, %o2
400061d4:	02 80 00 08 	be  400061f4 <__GI_memcpy+0x105c>
400061d8:	80 8a a0 04 	btst  4, %o2
400061dc:	c4 02 60 00 	ld  [ %o1 ], %g2
400061e0:	c6 02 60 04 	ld  [ %o1 + 4 ], %g3
400061e4:	92 02 60 08 	add  %o1, 8, %o1
400061e8:	c4 22 20 00 	st  %g2, [ %o0 ]
400061ec:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
400061f0:	90 02 20 08 	add  %o0, 8, %o0
400061f4:	10 bf fc 6d 	b  400053a8 <__GI_memcpy+0x210>
400061f8:	82 10 00 0a 	mov  %o2, %g1
400061fc:	81 c3 e0 08 	retl 
40006200:	9a 23 c0 0c 	sub  %o7, %o4, %o5
40006204:	81 c3 e0 08 	retl 
40006208:	9a 23 c0 06 	sub  %o7, %g6, %o5

4000620c <__fixdfdi>:
4000620c:	9d e3 bf 98 	save  %sp, -104, %sp
40006210:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
40006214:	2f 00 00 28 	sethi  %hi(0xa000), %l7
40006218:	40 00 13 e4 	call  4000b1a8 <__sparc_get_pc_thunk.l7>
4000621c:	ae 05 e3 18 	add  %l7, 0x318, %l7	! a318 <__DYNAMIC+0xa318>
40006220:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40006224:	03 00 00 00 	sethi  %hi(0), %g1
40006228:	82 18 7c a0 	xor  %g1, -864, %g1
4000622c:	82 05 c0 01 	add  %l7, %g1, %g1
40006230:	d5 18 40 00 	ldd  [ %g1 ], %f10
40006234:	81 aa 0a ca 	fcmped  %f8, %f10
40006238:	01 00 00 00 	nop 
4000623c:	09 80 00 04 	fbl  4000624c <__fixdfdi+0x40>
40006240:	95 a0 00 a8 	fnegs  %f8, %f10
40006244:	40 00 00 0b 	call  40006270 <__fixunsdfdi>
40006248:	81 e8 00 00 	restore 
4000624c:	97 a0 00 29 	fmovs  %f9, %f11
40006250:	d5 3f bf f8 	std  %f10, [ %fp + -8 ]
40006254:	40 00 00 07 	call  40006270 <__fixunsdfdi>
40006258:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
4000625c:	92 a0 00 09 	subcc  %g0, %o1, %o1
40006260:	90 60 00 08 	subx  %g0, %o0, %o0
40006264:	b2 10 00 09 	mov  %o1, %i1
40006268:	81 c7 e0 08 	ret 
4000626c:	91 e8 00 08 	restore  %g0, %o0, %o0

40006270 <__fixunsdfdi>:
40006270:	9d e3 bf 90 	save  %sp, -112, %sp
40006274:	2f 00 00 28 	sethi  %hi(0xa000), %l7
40006278:	40 00 13 cc 	call  4000b1a8 <__sparc_get_pc_thunk.l7>
4000627c:	ae 05 e2 b8 	add  %l7, 0x2b8, %l7	! a2b8 <__DYNAMIC+0xa2b8>
40006280:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
40006284:	03 00 00 00 	sethi  %hi(0), %g1
40006288:	82 18 7f a8 	xor  %g1, -88, %g1
4000628c:	82 05 c0 01 	add  %l7, %g1, %g1
40006290:	d9 1f bf f8 	ldd  [ %fp + -8 ], %f12
40006294:	d5 18 40 00 	ldd  [ %g1 ], %f10
40006298:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
4000629c:	03 00 00 00 	sethi  %hi(0), %g1
400062a0:	82 18 7f b0 	xor  %g1, -80, %g1
400062a4:	82 05 c0 01 	add  %l7, %g1, %g1
400062a8:	d1 18 40 00 	ldd  [ %g1 ], %f8
400062ac:	81 aa 8a c8 	fcmped  %f10, %f8
400062b0:	01 00 00 00 	nop 
400062b4:	37 80 00 06 	fbge,a   400062cc <__fixunsdfdi+0x5c>
400062b8:	95 a2 88 c8 	fsubd  %f10, %f8, %f10
400062bc:	91 a0 1a 4a 	fdtoi  %f10, %f8
400062c0:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
400062c4:	10 80 00 07 	b  400062e0 <__fixunsdfdi+0x70>
400062c8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400062cc:	05 20 00 00 	sethi  %hi(0x80000000), %g2
400062d0:	91 a0 1a 4a 	fdtoi  %f10, %f8
400062d4:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
400062d8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400062dc:	82 18 40 02 	xor  %g1, %g2, %g1
400062e0:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
400062e4:	80 a0 60 00 	cmp  %g1, 0
400062e8:	d1 07 bf f4 	ld  [ %fp + -12 ], %f8
400062ec:	16 80 00 07 	bge  40006308 <__fixunsdfdi+0x98>
400062f0:	95 a0 19 08 	fitod  %f8, %f10
400062f4:	05 00 00 00 	sethi  %hi(0), %g2
400062f8:	84 18 bf b8 	xor  %g2, -72, %g2
400062fc:	84 05 c0 02 	add  %l7, %g2, %g2
40006300:	dd 18 80 00 	ldd  [ %g2 ], %f14
40006304:	95 a2 88 4e 	faddd  %f10, %f14, %f10
40006308:	05 00 00 00 	sethi  %hi(0), %g2
4000630c:	84 18 bf b8 	xor  %g2, -72, %g2
40006310:	84 05 c0 02 	add  %l7, %g2, %g2
40006314:	d1 18 80 00 	ldd  [ %g2 ], %f8
40006318:	05 00 00 00 	sethi  %hi(0), %g2
4000631c:	91 a2 89 48 	fmuld  %f10, %f8, %f8
40006320:	84 18 bf b0 	xor  %g2, -80, %g2
40006324:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
40006328:	84 05 c0 02 	add  %l7, %g2, %g2
4000632c:	d9 18 80 00 	ldd  [ %g2 ], %f12
40006330:	81 aa 0a cc 	fcmped  %f8, %f12
40006334:	01 00 00 00 	nop 
40006338:	37 80 00 06 	fbge,a   40006350 <__fixunsdfdi+0xe0>
4000633c:	99 a2 08 cc 	fsubd  %f8, %f12, %f12
40006340:	95 a0 1a 48 	fdtoi  %f8, %f10
40006344:	d5 27 bf f4 	st  %f10, [ %fp + -12 ]
40006348:	10 80 00 07 	b  40006364 <__fixunsdfdi+0xf4>
4000634c:	f8 07 bf f4 	ld  [ %fp + -12 ], %i4
40006350:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40006354:	91 a0 1a 4c 	fdtoi  %f12, %f8
40006358:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
4000635c:	f8 07 bf f4 	ld  [ %fp + -12 ], %i4
40006360:	b8 1f 00 02 	xor  %i4, %g2, %i4
40006364:	ba 10 00 1c 	mov  %i4, %i5
40006368:	86 10 20 00 	clr  %g3
4000636c:	b8 10 20 00 	clr  %i4
40006370:	86 17 40 03 	or  %i5, %g3, %g3
40006374:	84 17 00 01 	or  %i4, %g1, %g2
40006378:	b2 10 00 03 	mov  %g3, %i1
4000637c:	81 c7 e0 08 	ret 
40006380:	91 e8 00 02 	restore  %g0, %g2, %o0

40006384 <__floatdidf>:
40006384:	9d e3 bf 98 	save  %sp, -104, %sp
40006388:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
4000638c:	d1 07 bf fc 	ld  [ %fp + -4 ], %f8
40006390:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40006394:	2f 00 00 28 	sethi  %hi(0xa000), %l7
40006398:	40 00 13 84 	call  4000b1a8 <__sparc_get_pc_thunk.l7>
4000639c:	ae 05 e1 98 	add  %l7, 0x198, %l7	! a198 <__DYNAMIC+0xa198>
400063a0:	81 a0 19 08 	fitod  %f8, %f0
400063a4:	03 00 00 00 	sethi  %hi(0), %g1
400063a8:	d9 07 bf fc 	ld  [ %fp + -4 ], %f12
400063ac:	82 18 7f b8 	xor  %g1, -72, %g1
400063b0:	82 05 c0 01 	add  %l7, %g1, %g1
400063b4:	91 a0 19 0c 	fitod  %f12, %f8
400063b8:	d5 18 40 00 	ldd  [ %g1 ], %f10
400063bc:	80 a6 60 00 	cmp  %i1, 0
400063c0:	16 80 00 03 	bge  400063cc <__floatdidf+0x48>
400063c4:	81 a0 09 4a 	fmuld  %f0, %f10, %f0
400063c8:	91 a2 08 4a 	faddd  %f8, %f10, %f8
400063cc:	81 a0 08 48 	faddd  %f0, %f8, %f0
400063d0:	81 c7 e0 08 	ret 
400063d4:	81 e8 00 00 	restore 

400063d8 <__divdi3>:
400063d8:	9d e3 bf a0 	save  %sp, -96, %sp
400063dc:	2f 00 00 28 	sethi  %hi(0xa000), %l7
400063e0:	40 00 13 72 	call  4000b1a8 <__sparc_get_pc_thunk.l7>
400063e4:	ae 05 e1 50 	add  %l7, 0x150, %l7	! a150 <__DYNAMIC+0xa150>
400063e8:	ba 10 00 18 	mov  %i0, %i5
400063ec:	b8 10 00 19 	mov  %i1, %i4
400063f0:	82 10 00 1a 	mov  %i2, %g1
400063f4:	84 10 00 1b 	mov  %i3, %g2
400063f8:	80 a6 20 00 	cmp  %i0, 0
400063fc:	16 80 00 07 	bge  40006418 <__divdi3+0x40>
40006400:	a0 10 20 00 	clr  %l0
40006404:	b2 a0 00 19 	subcc  %g0, %i1, %i1
40006408:	a0 10 3f ff 	mov  -1, %l0
4000640c:	b0 60 00 18 	subx  %g0, %i0, %i0
40006410:	b8 10 00 19 	mov  %i1, %i4
40006414:	ba 10 00 18 	mov  %i0, %i5
40006418:	80 a0 60 00 	cmp  %g1, 0
4000641c:	16 80 00 08 	bge  4000643c <__divdi3+0x64>
40006420:	01 00 00 00 	nop 
40006424:	b6 a0 00 1b 	subcc  %g0, %i3, %i3
40006428:	a0 38 00 10 	xnor  %g0, %l0, %l0
4000642c:	b4 60 00 1a 	subx  %g0, %i2, %i2
40006430:	84 10 00 1b 	mov  %i3, %g2
40006434:	82 10 00 1a 	mov  %i2, %g1
40006438:	80 a0 60 00 	cmp  %g1, 0
4000643c:	12 80 00 50 	bne  4000657c <__divdi3+0x1a4>
40006440:	90 10 00 02 	mov  %g2, %o0
40006444:	80 a0 80 1d 	cmp  %g2, %i5
40006448:	08 80 00 1a 	bleu  400064b0 <__divdi3+0xd8>
4000644c:	80 a0 a0 00 	cmp  %g2, 0
40006450:	88 10 00 1c 	mov  %i4, %g4
40006454:	82 10 20 20 	mov  0x20, %g1
40006458:	80 a7 40 02 	cmp  %i5, %g2
4000645c:	0a 80 00 0c 	bcs  4000648c <__divdi3+0xb4>
40006460:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006464:	ba 27 40 02 	sub  %i5, %g2, %i5
40006468:	ba 47 40 1d 	addx  %i5, %i5, %i5
4000646c:	82 a0 60 01 	deccc  %g1
40006470:	12 bf ff fb 	bne  4000645c <__divdi3+0x84>
40006474:	80 a7 40 02 	cmp  %i5, %g2
40006478:	0a 80 00 0b 	bcs  400064a4 <__divdi3+0xcc>
4000647c:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006480:	10 80 00 09 	b  400064a4 <__divdi3+0xcc>
40006484:	ba 27 40 02 	sub  %i5, %g2, %i5
40006488:	ba 27 40 02 	sub  %i5, %g2, %i5
4000648c:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006490:	1a bf ff f8 	bcc  40006470 <__divdi3+0x98>
40006494:	82 a0 60 01 	deccc  %g1
40006498:	12 bf ff fc 	bne  40006488 <__divdi3+0xb0>
4000649c:	88 81 00 04 	addcc  %g4, %g4, %g4
400064a0:	ba 27 40 02 	sub  %i5, %g2, %i5
400064a4:	88 39 20 00 	xnor  %g4, 0, %g4
400064a8:	10 80 00 ab 	b  40006754 <__divdi3+0x37c>
400064ac:	ba 10 20 00 	clr  %i5
400064b0:	32 80 00 06 	bne,a   400064c8 <__divdi3+0xf0>
400064b4:	84 10 20 00 	clr  %g2
400064b8:	90 10 20 01 	mov  1, %o0
400064bc:	40 00 03 29 	call  40007160 <.udiv>
400064c0:	92 10 20 00 	clr  %o1
400064c4:	84 10 20 00 	clr  %g2
400064c8:	88 10 00 1c 	mov  %i4, %g4
400064cc:	82 10 20 20 	mov  0x20, %g1
400064d0:	80 a0 80 08 	cmp  %g2, %o0
400064d4:	0a 80 00 0c 	bcs  40006504 <__divdi3+0x12c>
400064d8:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
400064dc:	84 20 80 08 	sub  %g2, %o0, %g2
400064e0:	84 40 80 02 	addx  %g2, %g2, %g2
400064e4:	82 a0 60 01 	deccc  %g1
400064e8:	12 bf ff fb 	bne  400064d4 <__divdi3+0xfc>
400064ec:	80 a0 80 08 	cmp  %g2, %o0
400064f0:	0a 80 00 0b 	bcs  4000651c <__divdi3+0x144>
400064f4:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
400064f8:	10 80 00 09 	b  4000651c <__divdi3+0x144>
400064fc:	84 20 80 08 	sub  %g2, %o0, %g2
40006500:	84 20 80 08 	sub  %g2, %o0, %g2
40006504:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006508:	1a bf ff f8 	bcc  400064e8 <__divdi3+0x110>
4000650c:	82 a0 60 01 	deccc  %g1
40006510:	12 bf ff fc 	bne  40006500 <__divdi3+0x128>
40006514:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006518:	84 20 80 08 	sub  %g2, %o0, %g2
4000651c:	ba 3f 60 00 	xnor  %i5, 0, %i5
40006520:	82 10 20 20 	mov  0x20, %g1
40006524:	80 a0 80 08 	cmp  %g2, %o0
40006528:	0a 80 00 0c 	bcs  40006558 <__divdi3+0x180>
4000652c:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006530:	84 20 80 08 	sub  %g2, %o0, %g2
40006534:	84 40 80 02 	addx  %g2, %g2, %g2
40006538:	82 a0 60 01 	deccc  %g1
4000653c:	12 bf ff fb 	bne  40006528 <__divdi3+0x150>
40006540:	80 a0 80 08 	cmp  %g2, %o0
40006544:	0a 80 00 0b 	bcs  40006570 <__divdi3+0x198>
40006548:	88 c1 00 04 	addxcc  %g4, %g4, %g4
4000654c:	10 80 00 09 	b  40006570 <__divdi3+0x198>
40006550:	84 20 80 08 	sub  %g2, %o0, %g2
40006554:	84 20 80 08 	sub  %g2, %o0, %g2
40006558:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000655c:	1a bf ff f8 	bcc  4000653c <__divdi3+0x164>
40006560:	82 a0 60 01 	deccc  %g1
40006564:	12 bf ff fc 	bne  40006554 <__divdi3+0x17c>
40006568:	88 81 00 04 	addcc  %g4, %g4, %g4
4000656c:	84 20 80 08 	sub  %g2, %o0, %g2
40006570:	88 39 20 00 	xnor  %g4, 0, %g4
40006574:	10 80 00 79 	b  40006758 <__divdi3+0x380>
40006578:	84 10 00 1d 	mov  %i5, %g2
4000657c:	80 a0 40 1d 	cmp  %g1, %i5
40006580:	38 80 00 72 	bgu,a   40006748 <__divdi3+0x370>
40006584:	ba 10 20 00 	clr  %i5
40006588:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
4000658c:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! ffff <__DYNAMIC+0xffff>
40006590:	80 a0 40 03 	cmp  %g1, %g3
40006594:	38 80 00 07 	bgu,a   400065b0 <__divdi3+0x1d8>
40006598:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
4000659c:	80 a0 60 ff 	cmp  %g1, 0xff
400065a0:	18 80 00 09 	bgu  400065c4 <__divdi3+0x1ec>
400065a4:	86 10 20 08 	mov  8, %g3
400065a8:	10 80 00 07 	b  400065c4 <__divdi3+0x1ec>
400065ac:	86 10 20 00 	clr  %g3
400065b0:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
400065b4:	80 a0 c0 01 	cmp  %g3, %g1
400065b8:	86 60 20 00 	subx  %g0, 0, %g3
400065bc:	86 08 e0 08 	and  %g3, 8, %g3
400065c0:	86 00 e0 10 	add  %g3, 0x10, %g3
400065c4:	b7 30 40 03 	srl  %g1, %g3, %i3
400065c8:	09 00 00 01 	sethi  %hi(0x400), %g4
400065cc:	b4 10 20 20 	mov  0x20, %i2
400065d0:	88 19 3f 60 	xor  %g4, -160, %g4
400065d4:	88 05 c0 04 	add  %l7, %g4, %g4
400065d8:	c8 09 00 1b 	ldub  [ %g4 + %i3 ], %g4
400065dc:	86 01 00 03 	add  %g4, %g3, %g3
400065e0:	b4 a6 80 03 	subcc  %i2, %g3, %i2
400065e4:	32 80 00 0a 	bne,a   4000660c <__divdi3+0x234>
400065e8:	83 28 40 1a 	sll  %g1, %i2, %g1
400065ec:	80 a7 00 02 	cmp  %i4, %g2
400065f0:	3a 80 00 05 	bcc,a   40006604 <__divdi3+0x22c>
400065f4:	ba 10 20 00 	clr  %i5
400065f8:	80 a0 40 1d 	cmp  %g1, %i5
400065fc:	1a 80 00 53 	bcc  40006748 <__divdi3+0x370>
40006600:	ba 10 20 00 	clr  %i5
40006604:	10 80 00 54 	b  40006754 <__divdi3+0x37c>
40006608:	88 10 20 01 	mov  1, %g4
4000660c:	89 30 80 03 	srl  %g2, %g3, %g4
40006610:	88 10 40 04 	or  %g1, %g4, %g4
40006614:	b7 37 40 03 	srl  %i5, %g3, %i3
40006618:	85 28 80 1a 	sll  %g2, %i2, %g2
4000661c:	87 37 00 03 	srl  %i4, %g3, %g3
40006620:	bb 2f 40 1a 	sll  %i5, %i2, %i5
40006624:	ba 17 40 03 	or  %i5, %g3, %i5
40006628:	82 10 20 20 	mov  0x20, %g1
4000662c:	80 a6 c0 04 	cmp  %i3, %g4
40006630:	0a 80 00 0c 	bcs  40006660 <__divdi3+0x288>
40006634:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006638:	b6 26 c0 04 	sub  %i3, %g4, %i3
4000663c:	b6 46 c0 1b 	addx  %i3, %i3, %i3
40006640:	82 a0 60 01 	deccc  %g1
40006644:	12 bf ff fb 	bne  40006630 <__divdi3+0x258>
40006648:	80 a6 c0 04 	cmp  %i3, %g4
4000664c:	0a 80 00 0b 	bcs  40006678 <__divdi3+0x2a0>
40006650:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006654:	10 80 00 09 	b  40006678 <__divdi3+0x2a0>
40006658:	b6 26 c0 04 	sub  %i3, %g4, %i3
4000665c:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006660:	b6 c6 c0 1b 	addxcc  %i3, %i3, %i3
40006664:	1a bf ff f8 	bcc  40006644 <__divdi3+0x26c>
40006668:	82 a0 60 01 	deccc  %g1
4000666c:	12 bf ff fc 	bne  4000665c <__divdi3+0x284>
40006670:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006674:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006678:	ba 3f 60 00 	xnor  %i5, 0, %i5
4000667c:	81 80 00 1d 	mov  %i5, %y
40006680:	9b 38 a0 1f 	sra  %g2, 0x1f, %o5
40006684:	9a 0f 40 0d 	and  %i5, %o5, %o5
40006688:	82 88 20 00 	andcc  %g0, 0, %g1
4000668c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006690:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006694:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006698:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000669c:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066a0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066a4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066a8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066ac:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066b0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066b4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066b8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066bc:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066c0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066c4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066c8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066cc:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066d0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066d4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066d8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066dc:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066e0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066e4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066e8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066ec:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066f0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066f4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066f8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400066fc:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006700:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006704:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006708:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000670c:	83 20 60 00 	mulscc  %g1, 0, %g1
40006710:	84 00 40 0d 	add  %g1, %o5, %g2
40006714:	87 40 00 00 	rd  %y, %g3
40006718:	80 a0 80 1b 	cmp  %g2, %i3
4000671c:	18 80 00 09 	bgu  40006740 <__divdi3+0x368>
40006720:	88 10 00 1d 	mov  %i5, %g4
40006724:	b9 2f 00 1a 	sll  %i4, %i2, %i4
40006728:	80 a7 00 03 	cmp  %i4, %g3
4000672c:	3a 80 00 0a 	bcc,a   40006754 <__divdi3+0x37c>
40006730:	ba 10 20 00 	clr  %i5
40006734:	80 a0 80 1b 	cmp  %g2, %i3
40006738:	32 80 00 07 	bne,a   40006754 <__divdi3+0x37c>
4000673c:	ba 10 20 00 	clr  %i5
40006740:	10 80 00 04 	b  40006750 <__divdi3+0x378>
40006744:	88 07 7f ff 	add  %i5, -1, %g4
40006748:	10 80 00 03 	b  40006754 <__divdi3+0x37c>
4000674c:	88 10 20 00 	clr  %g4
40006750:	ba 10 20 00 	clr  %i5
40006754:	84 10 00 1d 	mov  %i5, %g2
40006758:	80 a4 20 00 	cmp  %l0, 0
4000675c:	02 80 00 04 	be  4000676c <__divdi3+0x394>
40006760:	86 10 00 04 	mov  %g4, %g3
40006764:	86 a0 00 04 	subcc  %g0, %g4, %g3
40006768:	84 60 00 1d 	subx  %g0, %i5, %g2
4000676c:	b0 10 00 02 	mov  %g2, %i0
40006770:	b2 10 00 03 	mov  %g3, %i1
40006774:	81 c7 e0 08 	ret 
40006778:	81 e8 00 00 	restore 

4000677c <__moddi3>:
4000677c:	9d e3 bf a0 	save  %sp, -96, %sp
40006780:	2f 00 00 27 	sethi  %hi(0x9c00), %l7
40006784:	40 00 12 89 	call  4000b1a8 <__sparc_get_pc_thunk.l7>
40006788:	ae 05 e1 ac 	add  %l7, 0x1ac, %l7	! 9dac <__DYNAMIC+0x9dac>
4000678c:	ba 10 00 18 	mov  %i0, %i5
40006790:	b8 10 00 19 	mov  %i1, %i4
40006794:	82 10 00 1a 	mov  %i2, %g1
40006798:	84 10 00 1b 	mov  %i3, %g2
4000679c:	80 a6 20 00 	cmp  %i0, 0
400067a0:	16 80 00 07 	bge  400067bc <__moddi3+0x40>
400067a4:	a0 10 20 00 	clr  %l0
400067a8:	b2 a0 00 19 	subcc  %g0, %i1, %i1
400067ac:	a0 10 3f ff 	mov  -1, %l0
400067b0:	b0 60 00 18 	subx  %g0, %i0, %i0
400067b4:	b8 10 00 19 	mov  %i1, %i4
400067b8:	ba 10 00 18 	mov  %i0, %i5
400067bc:	80 a0 60 00 	cmp  %g1, 0
400067c0:	16 80 00 07 	bge  400067dc <__moddi3+0x60>
400067c4:	90 10 00 02 	mov  %g2, %o0
400067c8:	b6 a0 00 1b 	subcc  %g0, %i3, %i3
400067cc:	b4 60 00 1a 	subx  %g0, %i2, %i2
400067d0:	84 10 00 1b 	mov  %i3, %g2
400067d4:	82 10 00 1a 	mov  %i2, %g1
400067d8:	90 10 00 02 	mov  %g2, %o0
400067dc:	b4 10 00 1c 	mov  %i4, %i2
400067e0:	80 a0 60 00 	cmp  %g1, 0
400067e4:	12 80 00 50 	bne  40006924 <__moddi3+0x1a8>
400067e8:	b2 10 00 1d 	mov  %i5, %i1
400067ec:	80 a0 80 1d 	cmp  %g2, %i5
400067f0:	08 80 00 19 	bleu  40006854 <__moddi3+0xd8>
400067f4:	80 a0 a0 00 	cmp  %g2, 0
400067f8:	82 10 20 20 	mov  0x20, %g1
400067fc:	80 a7 40 02 	cmp  %i5, %g2
40006800:	0a 80 00 0c 	bcs  40006830 <__moddi3+0xb4>
40006804:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006808:	ba 27 40 02 	sub  %i5, %g2, %i5
4000680c:	ba 47 40 1d 	addx  %i5, %i5, %i5
40006810:	82 a0 60 01 	deccc  %g1
40006814:	12 bf ff fb 	bne  40006800 <__moddi3+0x84>
40006818:	80 a7 40 02 	cmp  %i5, %g2
4000681c:	0a 80 00 0b 	bcs  40006848 <__moddi3+0xcc>
40006820:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006824:	10 80 00 09 	b  40006848 <__moddi3+0xcc>
40006828:	ba 27 40 02 	sub  %i5, %g2, %i5
4000682c:	ba 27 40 02 	sub  %i5, %g2, %i5
40006830:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006834:	1a bf ff f8 	bcc  40006814 <__moddi3+0x98>
40006838:	82 a0 60 01 	deccc  %g1
4000683c:	12 bf ff fc 	bne  4000682c <__moddi3+0xb0>
40006840:	b8 87 00 1c 	addcc  %i4, %i4, %i4
40006844:	ba 27 40 02 	sub  %i5, %g2, %i5
40006848:	b8 3f 20 00 	xnor  %i4, 0, %i4
4000684c:	10 80 00 34 	b  4000691c <__moddi3+0x1a0>
40006850:	84 10 20 00 	clr  %g2
40006854:	32 80 00 06 	bne,a   4000686c <__moddi3+0xf0>
40006858:	84 10 20 00 	clr  %g2
4000685c:	90 10 20 01 	mov  1, %o0
40006860:	40 00 02 40 	call  40007160 <.udiv>
40006864:	92 10 20 00 	clr  %o1
40006868:	84 10 20 00 	clr  %g2
4000686c:	82 10 20 20 	mov  0x20, %g1
40006870:	80 a0 80 08 	cmp  %g2, %o0
40006874:	0a 80 00 0c 	bcs  400068a4 <__moddi3+0x128>
40006878:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
4000687c:	84 20 80 08 	sub  %g2, %o0, %g2
40006880:	84 40 80 02 	addx  %g2, %g2, %g2
40006884:	82 a0 60 01 	deccc  %g1
40006888:	12 bf ff fb 	bne  40006874 <__moddi3+0xf8>
4000688c:	80 a0 80 08 	cmp  %g2, %o0
40006890:	0a 80 00 0b 	bcs  400068bc <__moddi3+0x140>
40006894:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006898:	10 80 00 09 	b  400068bc <__moddi3+0x140>
4000689c:	84 20 80 08 	sub  %g2, %o0, %g2
400068a0:	84 20 80 08 	sub  %g2, %o0, %g2
400068a4:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400068a8:	1a bf ff f8 	bcc  40006888 <__moddi3+0x10c>
400068ac:	82 a0 60 01 	deccc  %g1
400068b0:	12 bf ff fc 	bne  400068a0 <__moddi3+0x124>
400068b4:	ba 87 40 1d 	addcc  %i5, %i5, %i5
400068b8:	84 20 80 08 	sub  %g2, %o0, %g2
400068bc:	ba 3f 60 00 	xnor  %i5, 0, %i5
400068c0:	ba 10 00 02 	mov  %g2, %i5
400068c4:	82 10 20 20 	mov  0x20, %g1
400068c8:	80 a7 40 08 	cmp  %i5, %o0
400068cc:	0a 80 00 0c 	bcs  400068fc <__moddi3+0x180>
400068d0:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
400068d4:	ba 27 40 08 	sub  %i5, %o0, %i5
400068d8:	ba 47 40 1d 	addx  %i5, %i5, %i5
400068dc:	82 a0 60 01 	deccc  %g1
400068e0:	12 bf ff fb 	bne  400068cc <__moddi3+0x150>
400068e4:	80 a7 40 08 	cmp  %i5, %o0
400068e8:	0a 80 00 0b 	bcs  40006914 <__moddi3+0x198>
400068ec:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
400068f0:	10 80 00 09 	b  40006914 <__moddi3+0x198>
400068f4:	ba 27 40 08 	sub  %i5, %o0, %i5
400068f8:	ba 27 40 08 	sub  %i5, %o0, %i5
400068fc:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006900:	1a bf ff f8 	bcc  400068e0 <__moddi3+0x164>
40006904:	82 a0 60 01 	deccc  %g1
40006908:	12 bf ff fc 	bne  400068f8 <__moddi3+0x17c>
4000690c:	b8 87 00 1c 	addcc  %i4, %i4, %i4
40006910:	ba 27 40 08 	sub  %i5, %o0, %i5
40006914:	b8 3f 20 00 	xnor  %i4, 0, %i4
40006918:	84 10 20 00 	clr  %g2
4000691c:	10 80 00 7f 	b  40006b18 <__moddi3+0x39c>
40006920:	86 10 00 1d 	mov  %i5, %g3
40006924:	80 a0 40 1d 	cmp  %g1, %i5
40006928:	28 80 00 05 	bleu,a   4000693c <__moddi3+0x1c0>
4000692c:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
40006930:	84 10 00 1d 	mov  %i5, %g2
40006934:	10 80 00 79 	b  40006b18 <__moddi3+0x39c>
40006938:	86 10 00 1c 	mov  %i4, %g3
4000693c:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40006940:	80 a0 40 03 	cmp  %g1, %g3
40006944:	18 80 00 07 	bgu  40006960 <__moddi3+0x1e4>
40006948:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
4000694c:	80 a0 60 ff 	cmp  %g1, 0xff
40006950:	18 80 00 09 	bgu  40006974 <__moddi3+0x1f8>
40006954:	b6 10 20 08 	mov  8, %i3
40006958:	10 80 00 07 	b  40006974 <__moddi3+0x1f8>
4000695c:	b6 10 20 00 	clr  %i3
40006960:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40006964:	80 a0 c0 01 	cmp  %g3, %g1
40006968:	b6 60 20 00 	subx  %g0, 0, %i3
4000696c:	b6 0e e0 08 	and  %i3, 8, %i3
40006970:	b6 06 e0 10 	add  %i3, 0x10, %i3
40006974:	89 30 40 1b 	srl  %g1, %i3, %g4
40006978:	07 00 00 01 	sethi  %hi(0x400), %g3
4000697c:	86 18 ff 60 	xor  %g3, -160, %g3
40006980:	86 05 c0 03 	add  %l7, %g3, %g3
40006984:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
40006988:	88 10 20 20 	mov  0x20, %g4
4000698c:	b6 00 c0 1b 	add  %g3, %i3, %i3
40006990:	88 a1 00 1b 	subcc  %g4, %i3, %g4
40006994:	32 80 00 0c 	bne,a   400069c4 <__moddi3+0x248>
40006998:	83 28 40 04 	sll  %g1, %g4, %g1
4000699c:	80 a7 00 02 	cmp  %i4, %g2
400069a0:	1a 80 00 04 	bcc  400069b0 <__moddi3+0x234>
400069a4:	80 a0 40 1d 	cmp  %g1, %i5
400069a8:	3a 80 00 05 	bcc,a   400069bc <__moddi3+0x240>
400069ac:	84 10 00 19 	mov  %i1, %g2
400069b0:	b4 a7 00 02 	subcc  %i4, %g2, %i2
400069b4:	b2 67 40 01 	subx  %i5, %g1, %i1
400069b8:	84 10 00 19 	mov  %i1, %g2
400069bc:	10 80 00 57 	b  40006b18 <__moddi3+0x39c>
400069c0:	86 10 00 1a 	mov  %i2, %g3
400069c4:	87 30 80 1b 	srl  %g2, %i3, %g3
400069c8:	b4 10 40 03 	or  %g1, %g3, %i2
400069cc:	83 37 00 1b 	srl  %i4, %i3, %g1
400069d0:	87 37 40 1b 	srl  %i5, %i3, %g3
400069d4:	85 28 80 04 	sll  %g2, %g4, %g2
400069d8:	bb 2f 40 04 	sll  %i5, %g4, %i5
400069dc:	b9 2f 00 04 	sll  %i4, %g4, %i4
400069e0:	ba 17 40 01 	or  %i5, %g1, %i5
400069e4:	82 10 20 20 	mov  0x20, %g1
400069e8:	80 a0 c0 1a 	cmp  %g3, %i2
400069ec:	0a 80 00 0c 	bcs  40006a1c <__moddi3+0x2a0>
400069f0:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
400069f4:	86 20 c0 1a 	sub  %g3, %i2, %g3
400069f8:	86 40 c0 03 	addx  %g3, %g3, %g3
400069fc:	82 a0 60 01 	deccc  %g1
40006a00:	12 bf ff fb 	bne  400069ec <__moddi3+0x270>
40006a04:	80 a0 c0 1a 	cmp  %g3, %i2
40006a08:	0a 80 00 0b 	bcs  40006a34 <__moddi3+0x2b8>
40006a0c:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006a10:	10 80 00 09 	b  40006a34 <__moddi3+0x2b8>
40006a14:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006a18:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006a1c:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40006a20:	1a bf ff f8 	bcc  40006a00 <__moddi3+0x284>
40006a24:	82 a0 60 01 	deccc  %g1
40006a28:	12 bf ff fc 	bne  40006a18 <__moddi3+0x29c>
40006a2c:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006a30:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006a34:	ba 3f 60 00 	xnor  %i5, 0, %i5
40006a38:	81 80 00 1d 	mov  %i5, %y
40006a3c:	9b 38 a0 1f 	sra  %g2, 0x1f, %o5
40006a40:	9a 0f 40 0d 	and  %i5, %o5, %o5
40006a44:	82 88 20 00 	andcc  %g0, 0, %g1
40006a48:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a4c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a50:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a54:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a58:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a5c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a60:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a64:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a68:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a6c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a70:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a74:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a78:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a7c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a80:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a84:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a88:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a8c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a90:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a94:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a98:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006a9c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006aa0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006aa4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006aa8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006aac:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ab0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ab4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ab8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006abc:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ac0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ac4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ac8:	83 20 60 00 	mulscc  %g1, 0, %g1
40006acc:	ba 00 40 0d 	add  %g1, %o5, %i5
40006ad0:	b3 40 00 00 	rd  %y, %i1
40006ad4:	82 10 00 1d 	mov  %i5, %g1
40006ad8:	80 a7 40 03 	cmp  %i5, %g3
40006adc:	18 80 00 07 	bgu  40006af8 <__moddi3+0x37c>
40006ae0:	b0 10 00 19 	mov  %i1, %i0
40006ae4:	80 a7 00 19 	cmp  %i4, %i1
40006ae8:	1a 80 00 06 	bcc  40006b00 <__moddi3+0x384>
40006aec:	80 a7 40 03 	cmp  %i5, %g3
40006af0:	12 80 00 04 	bne  40006b00 <__moddi3+0x384>
40006af4:	01 00 00 00 	nop 
40006af8:	b0 a6 40 02 	subcc  %i1, %g2, %i0
40006afc:	82 67 40 1a 	subx  %i5, %i2, %g1
40006b00:	84 a7 00 18 	subcc  %i4, %i0, %g2
40006b04:	b8 60 c0 01 	subx  %g3, %g1, %i4
40006b08:	83 30 80 04 	srl  %g2, %g4, %g1
40006b0c:	b7 2f 00 1b 	sll  %i4, %i3, %i3
40006b10:	85 37 00 04 	srl  %i4, %g4, %g2
40006b14:	86 10 40 1b 	or  %g1, %i3, %g3
40006b18:	80 a4 20 00 	cmp  %l0, 0
40006b1c:	02 80 00 04 	be  40006b2c <__moddi3+0x3b0>
40006b20:	01 00 00 00 	nop 
40006b24:	86 a0 00 03 	subcc  %g0, %g3, %g3
40006b28:	84 60 00 02 	subx  %g0, %g2, %g2
40006b2c:	b0 10 00 02 	mov  %g2, %i0
40006b30:	b2 10 00 03 	mov  %g3, %i1
40006b34:	81 c7 e0 08 	ret 
40006b38:	81 e8 00 00 	restore 

40006b3c <__udivdi3>:
40006b3c:	9d e3 bf a0 	save  %sp, -96, %sp
40006b40:	2f 00 00 26 	sethi  %hi(0x9800), %l7
40006b44:	40 00 11 99 	call  4000b1a8 <__sparc_get_pc_thunk.l7>
40006b48:	ae 05 e1 ec 	add  %l7, 0x1ec, %l7	! 99ec <__DYNAMIC+0x99ec>
40006b4c:	80 a6 a0 00 	cmp  %i2, 0
40006b50:	12 80 00 50 	bne  40006c90 <__udivdi3+0x154>
40006b54:	84 10 00 1b 	mov  %i3, %g2
40006b58:	80 a6 c0 18 	cmp  %i3, %i0
40006b5c:	08 80 00 1a 	bleu  40006bc4 <__udivdi3+0x88>
40006b60:	80 a6 e0 00 	cmp  %i3, 0
40006b64:	84 10 00 19 	mov  %i1, %g2
40006b68:	82 10 20 20 	mov  0x20, %g1
40006b6c:	80 a6 00 1b 	cmp  %i0, %i3
40006b70:	0a 80 00 0c 	bcs  40006ba0 <__udivdi3+0x64>
40006b74:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006b78:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006b7c:	b0 46 00 18 	addx  %i0, %i0, %i0
40006b80:	82 a0 60 01 	deccc  %g1
40006b84:	12 bf ff fb 	bne  40006b70 <__udivdi3+0x34>
40006b88:	80 a6 00 1b 	cmp  %i0, %i3
40006b8c:	0a 80 00 0b 	bcs  40006bb8 <__udivdi3+0x7c>
40006b90:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006b94:	10 80 00 09 	b  40006bb8 <__udivdi3+0x7c>
40006b98:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006b9c:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006ba0:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006ba4:	1a bf ff f8 	bcc  40006b84 <__udivdi3+0x48>
40006ba8:	82 a0 60 01 	deccc  %g1
40006bac:	12 bf ff fc 	bne  40006b9c <__udivdi3+0x60>
40006bb0:	84 80 80 02 	addcc  %g2, %g2, %g2
40006bb4:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006bb8:	84 38 a0 00 	xnor  %g2, 0, %g2
40006bbc:	10 80 00 aa 	b  40006e64 <__udivdi3+0x328>
40006bc0:	b0 10 20 00 	clr  %i0
40006bc4:	12 80 00 05 	bne  40006bd8 <__udivdi3+0x9c>
40006bc8:	90 10 20 01 	mov  1, %o0
40006bcc:	40 00 01 65 	call  40007160 <.udiv>
40006bd0:	92 10 20 00 	clr  %o1
40006bd4:	b6 10 00 08 	mov  %o0, %i3
40006bd8:	84 10 20 00 	clr  %g2
40006bdc:	82 10 20 20 	mov  0x20, %g1
40006be0:	80 a0 80 1b 	cmp  %g2, %i3
40006be4:	0a 80 00 0c 	bcs  40006c14 <__udivdi3+0xd8>
40006be8:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006bec:	84 20 80 1b 	sub  %g2, %i3, %g2
40006bf0:	84 40 80 02 	addx  %g2, %g2, %g2
40006bf4:	82 a0 60 01 	deccc  %g1
40006bf8:	12 bf ff fb 	bne  40006be4 <__udivdi3+0xa8>
40006bfc:	80 a0 80 1b 	cmp  %g2, %i3
40006c00:	0a 80 00 0b 	bcs  40006c2c <__udivdi3+0xf0>
40006c04:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006c08:	10 80 00 09 	b  40006c2c <__udivdi3+0xf0>
40006c0c:	84 20 80 1b 	sub  %g2, %i3, %g2
40006c10:	84 20 80 1b 	sub  %g2, %i3, %g2
40006c14:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006c18:	1a bf ff f8 	bcc  40006bf8 <__udivdi3+0xbc>
40006c1c:	82 a0 60 01 	deccc  %g1
40006c20:	12 bf ff fc 	bne  40006c10 <__udivdi3+0xd4>
40006c24:	b0 86 00 18 	addcc  %i0, %i0, %i0
40006c28:	84 20 80 1b 	sub  %g2, %i3, %g2
40006c2c:	b0 3e 20 00 	xnor  %i0, 0, %i0
40006c30:	86 10 00 02 	mov  %g2, %g3
40006c34:	84 10 00 19 	mov  %i1, %g2
40006c38:	82 10 20 20 	mov  0x20, %g1
40006c3c:	80 a0 c0 1b 	cmp  %g3, %i3
40006c40:	0a 80 00 0c 	bcs  40006c70 <__udivdi3+0x134>
40006c44:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006c48:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006c4c:	86 40 c0 03 	addx  %g3, %g3, %g3
40006c50:	82 a0 60 01 	deccc  %g1
40006c54:	12 bf ff fb 	bne  40006c40 <__udivdi3+0x104>
40006c58:	80 a0 c0 1b 	cmp  %g3, %i3
40006c5c:	0a 80 00 0b 	bcs  40006c88 <__udivdi3+0x14c>
40006c60:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006c64:	10 80 00 09 	b  40006c88 <__udivdi3+0x14c>
40006c68:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006c6c:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006c70:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40006c74:	1a bf ff f8 	bcc  40006c54 <__udivdi3+0x118>
40006c78:	82 a0 60 01 	deccc  %g1
40006c7c:	12 bf ff fc 	bne  40006c6c <__udivdi3+0x130>
40006c80:	84 80 80 02 	addcc  %g2, %g2, %g2
40006c84:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006c88:	84 38 a0 00 	xnor  %g2, 0, %g2
40006c8c:	30 80 00 76 	b,a   40006e64 <__udivdi3+0x328>
40006c90:	80 a6 80 18 	cmp  %i2, %i0
40006c94:	18 80 00 70 	bgu  40006e54 <__udivdi3+0x318>
40006c98:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40006c9c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
40006ca0:	80 a6 80 01 	cmp  %i2, %g1
40006ca4:	38 80 00 07 	bgu,a   40006cc0 <__udivdi3+0x184>
40006ca8:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
40006cac:	80 a6 a0 ff 	cmp  %i2, 0xff
40006cb0:	18 80 00 09 	bgu  40006cd4 <__udivdi3+0x198>
40006cb4:	82 10 20 08 	mov  8, %g1
40006cb8:	10 80 00 07 	b  40006cd4 <__udivdi3+0x198>
40006cbc:	82 10 20 00 	clr  %g1
40006cc0:	82 10 63 ff 	or  %g1, 0x3ff, %g1
40006cc4:	80 a0 40 1a 	cmp  %g1, %i2
40006cc8:	82 60 20 00 	subx  %g0, 0, %g1
40006ccc:	82 08 60 08 	and  %g1, 8, %g1
40006cd0:	82 00 60 10 	add  %g1, 0x10, %g1
40006cd4:	89 36 80 01 	srl  %i2, %g1, %g4
40006cd8:	07 00 00 01 	sethi  %hi(0x400), %g3
40006cdc:	86 18 ff 60 	xor  %g3, -160, %g3
40006ce0:	86 05 c0 03 	add  %l7, %g3, %g3
40006ce4:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
40006ce8:	88 10 20 20 	mov  0x20, %g4
40006cec:	82 00 c0 01 	add  %g3, %g1, %g1
40006cf0:	88 a1 00 01 	subcc  %g4, %g1, %g4
40006cf4:	32 80 00 0a 	bne,a   40006d1c <__udivdi3+0x1e0>
40006cf8:	87 30 80 01 	srl  %g2, %g1, %g3
40006cfc:	80 a6 40 02 	cmp  %i1, %g2
40006d00:	3a 80 00 05 	bcc,a   40006d14 <__udivdi3+0x1d8>
40006d04:	b0 10 20 00 	clr  %i0
40006d08:	80 a6 80 18 	cmp  %i2, %i0
40006d0c:	1a 80 00 53 	bcc  40006e58 <__udivdi3+0x31c>
40006d10:	b0 10 20 00 	clr  %i0
40006d14:	10 80 00 54 	b  40006e64 <__udivdi3+0x328>
40006d18:	84 10 20 01 	mov  1, %g2
40006d1c:	bb 28 80 04 	sll  %g2, %g4, %i5
40006d20:	b5 2e 80 04 	sll  %i2, %g4, %i2
40006d24:	b4 16 80 03 	or  %i2, %g3, %i2
40006d28:	87 36 00 01 	srl  %i0, %g1, %g3
40006d2c:	83 36 40 01 	srl  %i1, %g1, %g1
40006d30:	b1 2e 00 04 	sll  %i0, %g4, %i0
40006d34:	b0 16 00 01 	or  %i0, %g1, %i0
40006d38:	82 10 20 20 	mov  0x20, %g1
40006d3c:	80 a0 c0 1a 	cmp  %g3, %i2
40006d40:	0a 80 00 0c 	bcs  40006d70 <__udivdi3+0x234>
40006d44:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006d48:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006d4c:	86 40 c0 03 	addx  %g3, %g3, %g3
40006d50:	82 a0 60 01 	deccc  %g1
40006d54:	12 bf ff fb 	bne  40006d40 <__udivdi3+0x204>
40006d58:	80 a0 c0 1a 	cmp  %g3, %i2
40006d5c:	0a 80 00 0b 	bcs  40006d88 <__udivdi3+0x24c>
40006d60:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006d64:	10 80 00 09 	b  40006d88 <__udivdi3+0x24c>
40006d68:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006d6c:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006d70:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40006d74:	1a bf ff f8 	bcc  40006d54 <__udivdi3+0x218>
40006d78:	82 a0 60 01 	deccc  %g1
40006d7c:	12 bf ff fc 	bne  40006d6c <__udivdi3+0x230>
40006d80:	b0 86 00 18 	addcc  %i0, %i0, %i0
40006d84:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006d88:	b0 3e 20 00 	xnor  %i0, 0, %i0
40006d8c:	81 80 00 18 	mov  %i0, %y
40006d90:	9b 3f 60 1f 	sra  %i5, 0x1f, %o5
40006d94:	9a 0e 00 0d 	and  %i0, %o5, %o5
40006d98:	82 88 20 00 	andcc  %g0, 0, %g1
40006d9c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006da0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006da4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006da8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dac:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006db0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006db4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006db8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dbc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dc0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dc4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dc8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dcc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dd0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dd4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dd8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006ddc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006de0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006de4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006de8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dec:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006df0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006df4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006df8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006dfc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006e00:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006e04:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006e08:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006e0c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006e10:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006e14:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006e18:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006e1c:	83 20 60 00 	mulscc  %g1, 0, %g1
40006e20:	ba 00 40 0d 	add  %g1, %o5, %i5
40006e24:	b9 40 00 00 	rd  %y, %i4
40006e28:	80 a7 40 03 	cmp  %i5, %g3
40006e2c:	18 80 00 08 	bgu  40006e4c <__udivdi3+0x310>
40006e30:	84 10 00 18 	mov  %i0, %g2
40006e34:	b3 2e 40 04 	sll  %i1, %g4, %i1
40006e38:	80 a6 40 1c 	cmp  %i1, %i4
40006e3c:	1a 80 00 09 	bcc  40006e60 <__udivdi3+0x324>
40006e40:	80 a7 40 03 	cmp  %i5, %g3
40006e44:	32 80 00 08 	bne,a   40006e64 <__udivdi3+0x328>
40006e48:	b0 10 20 00 	clr  %i0
40006e4c:	10 80 00 05 	b  40006e60 <__udivdi3+0x324>
40006e50:	84 06 3f ff 	add  %i0, -1, %g2
40006e54:	b0 10 20 00 	clr  %i0
40006e58:	10 80 00 03 	b  40006e64 <__udivdi3+0x328>
40006e5c:	84 10 20 00 	clr  %g2
40006e60:	b0 10 20 00 	clr  %i0
40006e64:	b2 10 00 02 	mov  %g2, %i1
40006e68:	81 c7 e0 08 	ret 
40006e6c:	81 e8 00 00 	restore 

40006e70 <__umoddi3>:
40006e70:	9d e3 bf a0 	save  %sp, -96, %sp
40006e74:	2f 00 00 25 	sethi  %hi(0x9400), %l7
40006e78:	40 00 10 cc 	call  4000b1a8 <__sparc_get_pc_thunk.l7>
40006e7c:	ae 05 e2 b8 	add  %l7, 0x2b8, %l7	! 96b8 <__DYNAMIC+0x96b8>
40006e80:	b8 10 00 1b 	mov  %i3, %i4
40006e84:	84 10 00 19 	mov  %i1, %g2
40006e88:	80 a6 a0 00 	cmp  %i2, 0
40006e8c:	12 80 00 39 	bne  40006f70 <__umoddi3+0x100>
40006e90:	86 10 00 18 	mov  %i0, %g3
40006e94:	80 a6 c0 18 	cmp  %i3, %i0
40006e98:	18 80 00 1f 	bgu  40006f14 <__umoddi3+0xa4>
40006e9c:	84 10 00 18 	mov  %i0, %g2
40006ea0:	80 a6 e0 00 	cmp  %i3, 0
40006ea4:	32 80 00 07 	bne,a   40006ec0 <__umoddi3+0x50>
40006ea8:	84 10 20 00 	clr  %g2
40006eac:	90 10 20 01 	mov  1, %o0
40006eb0:	40 00 00 ac 	call  40007160 <.udiv>
40006eb4:	92 10 20 00 	clr  %o1
40006eb8:	b6 10 00 08 	mov  %o0, %i3
40006ebc:	84 10 20 00 	clr  %g2
40006ec0:	82 10 20 20 	mov  0x20, %g1
40006ec4:	80 a0 80 1b 	cmp  %g2, %i3
40006ec8:	0a 80 00 0c 	bcs  40006ef8 <__umoddi3+0x88>
40006ecc:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006ed0:	84 20 80 1b 	sub  %g2, %i3, %g2
40006ed4:	84 40 80 02 	addx  %g2, %g2, %g2
40006ed8:	82 a0 60 01 	deccc  %g1
40006edc:	12 bf ff fb 	bne  40006ec8 <__umoddi3+0x58>
40006ee0:	80 a0 80 1b 	cmp  %g2, %i3
40006ee4:	0a 80 00 0b 	bcs  40006f10 <__umoddi3+0xa0>
40006ee8:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006eec:	10 80 00 09 	b  40006f10 <__umoddi3+0xa0>
40006ef0:	84 20 80 1b 	sub  %g2, %i3, %g2
40006ef4:	84 20 80 1b 	sub  %g2, %i3, %g2
40006ef8:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006efc:	1a bf ff f8 	bcc  40006edc <__umoddi3+0x6c>
40006f00:	82 a0 60 01 	deccc  %g1
40006f04:	12 bf ff fc 	bne  40006ef4 <__umoddi3+0x84>
40006f08:	b0 86 00 18 	addcc  %i0, %i0, %i0
40006f0c:	84 20 80 1b 	sub  %g2, %i3, %g2
40006f10:	b0 3e 20 00 	xnor  %i0, 0, %i0
40006f14:	82 10 20 20 	mov  0x20, %g1
40006f18:	80 a0 80 1b 	cmp  %g2, %i3
40006f1c:	0a 80 00 0c 	bcs  40006f4c <__umoddi3+0xdc>
40006f20:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
40006f24:	84 20 80 1b 	sub  %g2, %i3, %g2
40006f28:	84 40 80 02 	addx  %g2, %g2, %g2
40006f2c:	82 a0 60 01 	deccc  %g1
40006f30:	12 bf ff fb 	bne  40006f1c <__umoddi3+0xac>
40006f34:	80 a0 80 1b 	cmp  %g2, %i3
40006f38:	0a 80 00 0b 	bcs  40006f64 <__umoddi3+0xf4>
40006f3c:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
40006f40:	10 80 00 09 	b  40006f64 <__umoddi3+0xf4>
40006f44:	84 20 80 1b 	sub  %g2, %i3, %g2
40006f48:	84 20 80 1b 	sub  %g2, %i3, %g2
40006f4c:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006f50:	1a bf ff f8 	bcc  40006f30 <__umoddi3+0xc0>
40006f54:	82 a0 60 01 	deccc  %g1
40006f58:	12 bf ff fc 	bne  40006f48 <__umoddi3+0xd8>
40006f5c:	b2 86 40 19 	addcc  %i1, %i1, %i1
40006f60:	84 20 80 1b 	sub  %g2, %i3, %g2
40006f64:	b2 3e 60 00 	xnor  %i1, 0, %i1
40006f68:	10 80 00 25 	b  40006ffc <__umoddi3+0x18c>
40006f6c:	b0 10 20 00 	clr  %i0
40006f70:	80 a6 80 18 	cmp  %i2, %i0
40006f74:	18 80 00 79 	bgu  40007158 <__umoddi3+0x2e8>
40006f78:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40006f7c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
40006f80:	80 a6 80 01 	cmp  %i2, %g1
40006f84:	38 80 00 07 	bgu,a   40006fa0 <__umoddi3+0x130>
40006f88:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
40006f8c:	80 a6 a0 ff 	cmp  %i2, 0xff
40006f90:	18 80 00 09 	bgu  40006fb4 <__umoddi3+0x144>
40006f94:	82 10 20 08 	mov  8, %g1
40006f98:	10 80 00 07 	b  40006fb4 <__umoddi3+0x144>
40006f9c:	82 10 20 00 	clr  %g1
40006fa0:	82 10 63 ff 	or  %g1, 0x3ff, %g1
40006fa4:	80 a0 40 1a 	cmp  %g1, %i2
40006fa8:	82 60 20 00 	subx  %g0, 0, %g1
40006fac:	82 08 60 08 	and  %g1, 8, %g1
40006fb0:	82 00 60 10 	add  %g1, 0x10, %g1
40006fb4:	89 36 80 01 	srl  %i2, %g1, %g4
40006fb8:	37 00 00 01 	sethi  %hi(0x400), %i3
40006fbc:	b6 1e ff 60 	xor  %i3, -160, %i3
40006fc0:	b6 05 c0 1b 	add  %l7, %i3, %i3
40006fc4:	fa 0e c0 04 	ldub  [ %i3 + %g4 ], %i5
40006fc8:	88 10 20 20 	mov  0x20, %g4
40006fcc:	ba 07 40 01 	add  %i5, %g1, %i5
40006fd0:	88 a1 00 1d 	subcc  %g4, %i5, %g4
40006fd4:	32 80 00 0c 	bne,a   40007004 <__umoddi3+0x194>
40006fd8:	83 37 00 1d 	srl  %i4, %i5, %g1
40006fdc:	80 a6 40 1c 	cmp  %i1, %i4
40006fe0:	1a 80 00 04 	bcc  40006ff0 <__umoddi3+0x180>
40006fe4:	80 a6 80 18 	cmp  %i2, %i0
40006fe8:	3a 80 00 05 	bcc,a   40006ffc <__umoddi3+0x18c>
40006fec:	b0 10 00 03 	mov  %g3, %i0
40006ff0:	84 a6 40 1c 	subcc  %i1, %i4, %g2
40006ff4:	86 66 00 1a 	subx  %i0, %i2, %g3
40006ff8:	b0 10 00 03 	mov  %g3, %i0
40006ffc:	10 80 00 57 	b  40007158 <__umoddi3+0x2e8>
40007000:	b2 10 00 02 	mov  %g2, %i1
40007004:	b5 2e 80 04 	sll  %i2, %g4, %i2
40007008:	b4 16 80 01 	or  %i2, %g1, %i2
4000700c:	83 36 40 1d 	srl  %i1, %i5, %g1
40007010:	87 36 00 1d 	srl  %i0, %i5, %g3
40007014:	85 2e 00 04 	sll  %i0, %g4, %g2
40007018:	b9 2f 00 04 	sll  %i4, %g4, %i4
4000701c:	84 10 80 01 	or  %g2, %g1, %g2
40007020:	b3 2e 40 04 	sll  %i1, %g4, %i1
40007024:	82 10 20 20 	mov  0x20, %g1
40007028:	80 a0 c0 1a 	cmp  %g3, %i2
4000702c:	0a 80 00 0c 	bcs  4000705c <__umoddi3+0x1ec>
40007030:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007034:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007038:	86 40 c0 03 	addx  %g3, %g3, %g3
4000703c:	82 a0 60 01 	deccc  %g1
40007040:	12 bf ff fb 	bne  4000702c <__umoddi3+0x1bc>
40007044:	80 a0 c0 1a 	cmp  %g3, %i2
40007048:	0a 80 00 0b 	bcs  40007074 <__umoddi3+0x204>
4000704c:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007050:	10 80 00 09 	b  40007074 <__umoddi3+0x204>
40007054:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007058:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000705c:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40007060:	1a bf ff f8 	bcc  40007040 <__umoddi3+0x1d0>
40007064:	82 a0 60 01 	deccc  %g1
40007068:	12 bf ff fc 	bne  40007058 <__umoddi3+0x1e8>
4000706c:	84 80 80 02 	addcc  %g2, %g2, %g2
40007070:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007074:	84 38 a0 00 	xnor  %g2, 0, %g2
40007078:	81 80 00 02 	mov  %g2, %y
4000707c:	9b 3f 20 1f 	sra  %i4, 0x1f, %o5
40007080:	9a 08 80 0d 	and  %g2, %o5, %o5
40007084:	82 88 20 00 	andcc  %g0, 0, %g1
40007088:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000708c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007090:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007094:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007098:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000709c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070a0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070a4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070a8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070ac:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070b0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070b4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070b8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070bc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070c0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070c4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070c8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070cc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070d0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070d4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070d8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070dc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070e0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070e4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070e8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070ec:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070f0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070f4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070f8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400070fc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007100:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007104:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007108:	83 20 60 00 	mulscc  %g1, 0, %g1
4000710c:	84 00 40 0d 	add  %g1, %o5, %g2
40007110:	b7 40 00 00 	rd  %y, %i3
40007114:	82 10 00 02 	mov  %g2, %g1
40007118:	80 a0 80 03 	cmp  %g2, %g3
4000711c:	18 80 00 07 	bgu  40007138 <__umoddi3+0x2c8>
40007120:	b0 10 00 1b 	mov  %i3, %i0
40007124:	80 a6 40 1b 	cmp  %i1, %i3
40007128:	1a 80 00 06 	bcc  40007140 <__umoddi3+0x2d0>
4000712c:	80 a0 80 03 	cmp  %g2, %g3
40007130:	12 80 00 04 	bne  40007140 <__umoddi3+0x2d0>
40007134:	01 00 00 00 	nop 
40007138:	b0 a6 c0 1c 	subcc  %i3, %i4, %i0
4000713c:	82 60 80 1a 	subx  %g2, %i2, %g1
40007140:	84 a6 40 18 	subcc  %i1, %i0, %g2
40007144:	b0 60 c0 01 	subx  %g3, %g1, %i0
40007148:	bb 2e 00 1d 	sll  %i0, %i5, %i5
4000714c:	b3 30 80 04 	srl  %g2, %g4, %i1
40007150:	b1 36 00 04 	srl  %i0, %g4, %i0
40007154:	b2 16 40 1d 	or  %i1, %i5, %i1
40007158:	81 c7 e0 08 	ret 
4000715c:	81 e8 00 00 	restore 

40007160 <.udiv>:
40007160:	10 80 00 0b 	b  4000718c <ready_to_divide>
40007164:	86 10 20 00 	clr  %g3

40007168 <.div>:
40007168:	80 92 40 08 	orcc  %o1, %o0, %g0
4000716c:	16 80 00 08 	bge  4000718c <ready_to_divide>
40007170:	86 1a 40 08 	xor  %o1, %o0, %g3
40007174:	80 92 40 00 	tst  %o1
40007178:	16 80 00 04 	bge  40007188 <.div+0x20>
4000717c:	80 92 00 00 	tst  %o0
40007180:	16 80 00 03 	bge  4000718c <ready_to_divide>
40007184:	92 20 00 09 	neg  %o1
40007188:	90 20 00 08 	neg  %o0

4000718c <ready_to_divide>:
4000718c:	9a 92 40 00 	orcc  %o1, %g0, %o5
40007190:	12 80 00 05 	bne  400071a4 <ready_to_divide+0x18>
40007194:	96 10 00 08 	mov  %o0, %o3
40007198:	91 d0 20 02 	ta  2
4000719c:	81 c3 e0 08 	retl 
400071a0:	90 10 00 00 	mov  %g0, %o0
400071a4:	80 a2 c0 0d 	cmp  %o3, %o5
400071a8:	0a 80 00 95 	bcs  400073fc <got_result>
400071ac:	94 10 00 00 	mov  %g0, %o2
400071b0:	03 02 00 00 	sethi  %hi(0x8000000), %g1
400071b4:	80 a2 c0 01 	cmp  %o3, %g1
400071b8:	0a 80 00 28 	bcs  40007258 <not_really_big>
400071bc:	98 10 00 00 	mov  %g0, %o4
400071c0:	80 a3 40 01 	cmp  %o5, %g1
400071c4:	1a 80 00 0d 	bcc  400071f8 <not_too_big>
400071c8:	84 10 20 01 	mov  1, %g2
400071cc:	9b 2b 60 04 	sll  %o5, 4, %o5
400071d0:	10 bf ff fc 	b  400071c0 <ready_to_divide+0x34>
400071d4:	98 03 20 01 	inc  %o4
400071d8:	9a 83 40 0d 	addcc  %o5, %o5, %o5
400071dc:	1a 80 00 07 	bcc  400071f8 <not_too_big>
400071e0:	84 00 a0 01 	inc  %g2
400071e4:	83 28 60 04 	sll  %g1, 4, %g1
400071e8:	9b 33 60 01 	srl  %o5, 1, %o5
400071ec:	9a 03 40 01 	add  %o5, %g1, %o5
400071f0:	10 80 00 07 	b  4000720c <do_single_div>
400071f4:	84 20 a0 01 	dec  %g2

400071f8 <not_too_big>:
400071f8:	80 a3 40 0b 	cmp  %o5, %o3
400071fc:	0a bf ff f7 	bcs  400071d8 <ready_to_divide+0x4c>
40007200:	01 00 00 00 	nop 
40007204:	02 80 00 02 	be  4000720c <do_single_div>
40007208:	01 00 00 00 	nop 

4000720c <do_single_div>:
4000720c:	84 a0 a0 01 	deccc  %g2
40007210:	06 80 00 76 	bl  400073e8 <end_regular_divide>
40007214:	01 00 00 00 	nop 
40007218:	96 22 c0 0d 	sub  %o3, %o5, %o3
4000721c:	94 10 20 01 	mov  1, %o2
40007220:	10 80 00 0a 	b  40007248 <end_single_divloop>
40007224:	01 00 00 00 	nop 

40007228 <single_divloop>:
40007228:	95 2a a0 01 	sll  %o2, 1, %o2
4000722c:	06 80 00 05 	bl  40007240 <single_divloop+0x18>
40007230:	9b 33 60 01 	srl  %o5, 1, %o5
40007234:	96 22 c0 0d 	sub  %o3, %o5, %o3
40007238:	10 80 00 04 	b  40007248 <end_single_divloop>
4000723c:	94 02 a0 01 	inc  %o2
40007240:	96 02 c0 0d 	add  %o3, %o5, %o3
40007244:	94 22 a0 01 	dec  %o2

40007248 <end_single_divloop>:
40007248:	84 a0 a0 01 	deccc  %g2
4000724c:	16 bf ff f7 	bge  40007228 <single_divloop>
40007250:	80 92 c0 00 	tst  %o3
40007254:	30 80 00 65 	b,a   400073e8 <end_regular_divide>

40007258 <not_really_big>:
40007258:	9b 2b 60 04 	sll  %o5, 4, %o5
4000725c:	80 a3 40 0b 	cmp  %o5, %o3
40007260:	08 bf ff fe 	bleu  40007258 <not_really_big>
40007264:	98 83 20 01 	inccc  %o4
40007268:	02 80 00 65 	be  400073fc <got_result>
4000726c:	98 23 20 01 	dec  %o4
40007270:	80 92 c0 00 	tst  %o3

40007274 <divloop>:
40007274:	95 2a a0 04 	sll  %o2, 4, %o2
40007278:	06 80 00 2f 	bl  40007334 <L1.16>
4000727c:	9b 33 60 01 	srl  %o5, 1, %o5
40007280:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007284:	06 80 00 17 	bl  400072e0 <L2.17>
40007288:	9b 33 60 01 	srl  %o5, 1, %o5
4000728c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007290:	06 80 00 0b 	bl  400072bc <L3.19>
40007294:	9b 33 60 01 	srl  %o5, 1, %o5
40007298:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000729c:	06 80 00 05 	bl  400072b0 <L4.23>
400072a0:	9b 33 60 01 	srl  %o5, 1, %o5
400072a4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400072a8:	10 80 00 50 	b  400073e8 <end_regular_divide>
400072ac:	94 02 a0 0f 	add  %o2, 0xf, %o2

400072b0 <L4.23>:
400072b0:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400072b4:	10 80 00 4d 	b  400073e8 <end_regular_divide>
400072b8:	94 02 a0 0d 	add  %o2, 0xd, %o2

400072bc <L3.19>:
400072bc:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400072c0:	06 80 00 05 	bl  400072d4 <L4.21>
400072c4:	9b 33 60 01 	srl  %o5, 1, %o5
400072c8:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400072cc:	10 80 00 47 	b  400073e8 <end_regular_divide>
400072d0:	94 02 a0 0b 	add  %o2, 0xb, %o2

400072d4 <L4.21>:
400072d4:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400072d8:	10 80 00 44 	b  400073e8 <end_regular_divide>
400072dc:	94 02 a0 09 	add  %o2, 9, %o2

400072e0 <L2.17>:
400072e0:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400072e4:	06 80 00 0b 	bl  40007310 <L3.17>
400072e8:	9b 33 60 01 	srl  %o5, 1, %o5
400072ec:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400072f0:	06 80 00 05 	bl  40007304 <L4.19>
400072f4:	9b 33 60 01 	srl  %o5, 1, %o5
400072f8:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400072fc:	10 80 00 3b 	b  400073e8 <end_regular_divide>
40007300:	94 02 a0 07 	add  %o2, 7, %o2

40007304 <L4.19>:
40007304:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007308:	10 80 00 38 	b  400073e8 <end_regular_divide>
4000730c:	94 02 a0 05 	add  %o2, 5, %o2

40007310 <L3.17>:
40007310:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007314:	06 80 00 05 	bl  40007328 <L4.17>
40007318:	9b 33 60 01 	srl  %o5, 1, %o5
4000731c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007320:	10 80 00 32 	b  400073e8 <end_regular_divide>
40007324:	94 02 a0 03 	add  %o2, 3, %o2

40007328 <L4.17>:
40007328:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000732c:	10 80 00 2f 	b  400073e8 <end_regular_divide>
40007330:	94 02 a0 01 	inc  %o2

40007334 <L1.16>:
40007334:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007338:	06 80 00 17 	bl  40007394 <L2.15>
4000733c:	9b 33 60 01 	srl  %o5, 1, %o5
40007340:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007344:	06 80 00 0b 	bl  40007370 <L3.15>
40007348:	9b 33 60 01 	srl  %o5, 1, %o5
4000734c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007350:	06 80 00 05 	bl  40007364 <L4.15>
40007354:	9b 33 60 01 	srl  %o5, 1, %o5
40007358:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000735c:	10 80 00 23 	b  400073e8 <end_regular_divide>
40007360:	94 02 bf ff 	add  %o2, -1, %o2

40007364 <L4.15>:
40007364:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007368:	10 80 00 20 	b  400073e8 <end_regular_divide>
4000736c:	94 02 bf fd 	add  %o2, -3, %o2

40007370 <L3.15>:
40007370:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007374:	06 80 00 05 	bl  40007388 <L4.13>
40007378:	9b 33 60 01 	srl  %o5, 1, %o5
4000737c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007380:	10 80 00 1a 	b  400073e8 <end_regular_divide>
40007384:	94 02 bf fb 	add  %o2, -5, %o2

40007388 <L4.13>:
40007388:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000738c:	10 80 00 17 	b  400073e8 <end_regular_divide>
40007390:	94 02 bf f9 	add  %o2, -7, %o2

40007394 <L2.15>:
40007394:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007398:	06 80 00 0b 	bl  400073c4 <L3.13>
4000739c:	9b 33 60 01 	srl  %o5, 1, %o5
400073a0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400073a4:	06 80 00 05 	bl  400073b8 <L4.11>
400073a8:	9b 33 60 01 	srl  %o5, 1, %o5
400073ac:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400073b0:	10 80 00 0e 	b  400073e8 <end_regular_divide>
400073b4:	94 02 bf f7 	add  %o2, -9, %o2

400073b8 <L4.11>:
400073b8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400073bc:	10 80 00 0b 	b  400073e8 <end_regular_divide>
400073c0:	94 02 bf f5 	add  %o2, -11, %o2

400073c4 <L3.13>:
400073c4:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400073c8:	06 80 00 05 	bl  400073dc <L4.9>
400073cc:	9b 33 60 01 	srl  %o5, 1, %o5
400073d0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400073d4:	10 80 00 05 	b  400073e8 <end_regular_divide>
400073d8:	94 02 bf f3 	add  %o2, -13, %o2

400073dc <L4.9>:
400073dc:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400073e0:	10 80 00 02 	b  400073e8 <end_regular_divide>
400073e4:	94 02 bf f1 	add  %o2, -15, %o2

400073e8 <end_regular_divide>:
400073e8:	98 a3 20 01 	deccc  %o4
400073ec:	16 bf ff a2 	bge  40007274 <divloop>
400073f0:	80 92 c0 00 	tst  %o3
400073f4:	26 80 00 02 	bl,a   400073fc <got_result>
400073f8:	94 22 a0 01 	dec  %o2

400073fc <got_result>:
400073fc:	80 90 c0 00 	tst  %g3
40007400:	26 80 00 02 	bl,a   40007408 <got_result+0xc>
40007404:	94 20 00 0a 	neg  %o2
40007408:	81 c3 e0 08 	retl 
4000740c:	90 10 00 0a 	mov  %o2, %o0

40007410 <generic_vectored_isr>:
40007410:	a9 50 00 00 	rd  %wim, %l4
40007414:	a9 35 00 10 	srl  %l4, %l0, %l4
40007418:	80 a5 20 01 	cmp  %l4, 1
4000741c:	12 80 00 13 	bne  40007468 <continue_with_valid_T>
40007420:	01 00 00 00 	nop 

40007424 <handle_invalid_T>:
40007424:	a7 50 00 00 	rd  %wim, %l3
40007428:	a9 2c e0 07 	sll  %l3, 7, %l4
4000742c:	a7 34 e0 01 	srl  %l3, 1, %l3
40007430:	a6 14 c0 14 	or  %l3, %l4, %l3
40007434:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40007438:	81 90 00 00 	mov  %g0, %wim
4000743c:	81 e0 00 00 	save 
40007440:	e0 3b a0 00 	std  %l0, [ %sp ]
40007444:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40007448:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
4000744c:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40007450:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40007454:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40007458:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
4000745c:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40007460:	81 e8 00 00 	restore 
40007464:	81 90 00 13 	mov  %l3, %wim

40007468 <continue_with_valid_T>:
40007468:	9c 27 a0 60 	sub  %fp, 0x60, %sp
4000746c:	e0 23 80 00 	st  %l0, [ %sp ]
40007470:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
40007474:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
40007478:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
4000747c:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
40007480:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
40007484:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
40007488:	af 40 00 00 	rd  %y, %l7
4000748c:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
40007490:	9c 23 a0 60 	sub  %sp, 0x60, %sp
40007494:	91 58 00 00 	rd  %tbr, %o0
40007498:	a7 32 20 04 	srl  %o0, 4, %l3
4000749c:	a6 0c e0 0f 	and  %l3, 0xf, %l3
400074a0:	a6 a4 e0 0f 	subcc  %l3, 0xf, %l3
400074a4:	02 80 00 05 	be  400074b8 <continue_after_enabling_traps_or_nmi>
400074a8:	01 00 00 00 	nop 
400074ac:	ae 14 20 20 	or  %l0, 0x20, %l7
400074b0:	ae 15 ef 00 	or  %l7, 0xf00, %l7
400074b4:	81 88 00 17 	mov  %l7, %psr

400074b8 <continue_after_enabling_traps_or_nmi>:
400074b8:	7f ff ee d2 	call  40003000 <ajit_generic_interrupt_handler>
400074bc:	01 00 00 00 	nop 

400074c0 <prepare_window_for_rett>:
400074c0:	81 e8 00 00 	restore 
400074c4:	81 e0 00 00 	save 

400074c8 <recover_and_leave>:
400074c8:	9c 03 a0 60 	add  %sp, 0x60, %sp
400074cc:	ee 03 80 00 	ld  [ %sp ], %l7
400074d0:	81 88 00 17 	mov  %l7, %psr
400074d4:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
400074d8:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
400074dc:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
400074e0:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
400074e4:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
400074e8:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
400074ec:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
400074f0:	81 80 00 17 	mov  %l7, %y

400074f4 <jmpl_and_return>:
400074f4:	81 c4 40 00 	jmp  %l1
400074f8:	81 cc 80 00 	rett  %l2
400074fc:	01 00 00 00 	nop 

40007500 <generic_vectored_sw_trap>:
40007500:	a9 50 00 00 	rd  %wim, %l4
40007504:	a9 35 00 10 	srl  %l4, %l0, %l4
40007508:	80 a5 20 01 	cmp  %l4, 1
4000750c:	12 80 00 13 	bne  40007558 <continue_with_valid_T>
40007510:	01 00 00 00 	nop 

40007514 <handle_invalid_T>:
40007514:	a7 50 00 00 	rd  %wim, %l3
40007518:	a9 2c e0 07 	sll  %l3, 7, %l4
4000751c:	a7 34 e0 01 	srl  %l3, 1, %l3
40007520:	a6 14 c0 14 	or  %l3, %l4, %l3
40007524:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40007528:	81 90 00 00 	mov  %g0, %wim
4000752c:	81 e0 00 00 	save 
40007530:	e0 3b a0 00 	std  %l0, [ %sp ]
40007534:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40007538:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
4000753c:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40007540:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40007544:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40007548:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
4000754c:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40007550:	81 e8 00 00 	restore 
40007554:	81 90 00 13 	mov  %l3, %wim

40007558 <continue_with_valid_T>:
40007558:	9c 27 a0 60 	sub  %fp, 0x60, %sp
4000755c:	e0 23 80 00 	st  %l0, [ %sp ]
40007560:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
40007564:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
40007568:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
4000756c:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
40007570:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
40007574:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
40007578:	af 40 00 00 	rd  %y, %l7
4000757c:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
40007580:	9c 23 a0 60 	sub  %sp, 0x60, %sp
40007584:	ae 14 20 20 	or  %l0, 0x20, %l7
40007588:	ae 15 ef 00 	or  %l7, 0xf00, %l7
4000758c:	81 88 00 17 	mov  %l7, %psr
40007590:	91 58 00 00 	rd  %tbr, %o0
40007594:	81 e8 00 00 	restore 
40007598:	90 10 00 18 	mov  %i0, %o0
4000759c:	92 10 00 19 	mov  %i1, %o1
400075a0:	94 10 00 1a 	mov  %i2, %o2
400075a4:	81 e0 00 00 	save 
400075a8:	92 10 00 18 	mov  %i0, %o1
400075ac:	94 10 00 19 	mov  %i1, %o2
400075b0:	96 10 00 1a 	mov  %i2, %o3
400075b4:	7f ff e4 77 	call  40000790 <ajit_generic_sw_trap_handler>
400075b8:	01 00 00 00 	nop 
400075bc:	81 e8 00 00 	restore 
400075c0:	81 e0 00 00 	save 

400075c4 <recover_and_leave>:
400075c4:	9c 03 a0 60 	add  %sp, 0x60, %sp
400075c8:	ee 03 80 00 	ld  [ %sp ], %l7
400075cc:	81 88 00 17 	mov  %l7, %psr
400075d0:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
400075d4:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
400075d8:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
400075dc:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
400075e0:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
400075e4:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
400075e8:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
400075ec:	81 80 00 17 	mov  %l7, %y

400075f0 <jmpl_and_return>:
400075f0:	81 c4 80 00 	jmp  %l2
400075f4:	81 cc a0 04 	rett  %l2 + 4
400075f8:	01 00 00 00 	nop 
400075fc:	00 00 00 00 	unimp  0

40007600 <generic_read_asr>:
40007600:	81 e8 00 00 	restore 
40007604:	80 a2 20 1f 	cmp  %o0, 0x1f
40007608:	02 80 00 62 	be  40007790 <read_31>
4000760c:	01 00 00 00 	nop 
40007610:	80 a2 20 1e 	cmp  %o0, 0x1e
40007614:	02 80 00 62 	be  4000779c <read_30>
40007618:	01 00 00 00 	nop 
4000761c:	80 a2 20 1d 	cmp  %o0, 0x1d
40007620:	02 80 00 62 	be  400077a8 <read_29>
40007624:	01 00 00 00 	nop 
40007628:	80 a2 20 1c 	cmp  %o0, 0x1c
4000762c:	02 80 00 62 	be  400077b4 <read_28>
40007630:	01 00 00 00 	nop 
40007634:	80 a2 20 1b 	cmp  %o0, 0x1b
40007638:	02 80 00 62 	be  400077c0 <read_27>
4000763c:	01 00 00 00 	nop 
40007640:	80 a2 20 1a 	cmp  %o0, 0x1a
40007644:	02 80 00 62 	be  400077cc <read_26>
40007648:	01 00 00 00 	nop 
4000764c:	80 a2 20 19 	cmp  %o0, 0x19
40007650:	02 80 00 62 	be  400077d8 <read_25>
40007654:	01 00 00 00 	nop 
40007658:	80 a2 20 18 	cmp  %o0, 0x18
4000765c:	02 80 00 62 	be  400077e4 <read_24>
40007660:	01 00 00 00 	nop 
40007664:	80 a2 20 17 	cmp  %o0, 0x17
40007668:	02 80 00 62 	be  400077f0 <read_23>
4000766c:	01 00 00 00 	nop 
40007670:	80 a2 20 16 	cmp  %o0, 0x16
40007674:	02 80 00 62 	be  400077fc <read_22>
40007678:	01 00 00 00 	nop 
4000767c:	80 a2 20 15 	cmp  %o0, 0x15
40007680:	02 80 00 62 	be  40007808 <read_21>
40007684:	01 00 00 00 	nop 
40007688:	80 a2 20 14 	cmp  %o0, 0x14
4000768c:	02 80 00 62 	be  40007814 <read_20>
40007690:	01 00 00 00 	nop 
40007694:	80 a2 20 13 	cmp  %o0, 0x13
40007698:	02 80 00 62 	be  40007820 <read_19>
4000769c:	01 00 00 00 	nop 
400076a0:	80 a2 20 12 	cmp  %o0, 0x12
400076a4:	02 80 00 62 	be  4000782c <read_18>
400076a8:	01 00 00 00 	nop 
400076ac:	80 a2 20 11 	cmp  %o0, 0x11
400076b0:	02 80 00 62 	be  40007838 <read_17>
400076b4:	01 00 00 00 	nop 
400076b8:	80 a2 20 10 	cmp  %o0, 0x10
400076bc:	02 80 00 62 	be  40007844 <read_16>
400076c0:	01 00 00 00 	nop 
400076c4:	80 a2 20 0f 	cmp  %o0, 0xf
400076c8:	02 80 00 62 	be  40007850 <read_15>
400076cc:	01 00 00 00 	nop 
400076d0:	80 a2 20 0e 	cmp  %o0, 0xe
400076d4:	02 80 00 62 	be  4000785c <read_14>
400076d8:	01 00 00 00 	nop 
400076dc:	80 a2 20 0d 	cmp  %o0, 0xd
400076e0:	02 80 00 62 	be  40007868 <read_13>
400076e4:	01 00 00 00 	nop 
400076e8:	80 a2 20 0c 	cmp  %o0, 0xc
400076ec:	02 80 00 62 	be  40007874 <read_12>
400076f0:	01 00 00 00 	nop 
400076f4:	80 a2 20 0b 	cmp  %o0, 0xb
400076f8:	02 80 00 62 	be  40007880 <read_11>
400076fc:	01 00 00 00 	nop 
40007700:	80 a2 20 0a 	cmp  %o0, 0xa
40007704:	02 80 00 62 	be  4000788c <read_10>
40007708:	01 00 00 00 	nop 
4000770c:	80 a2 20 09 	cmp  %o0, 9
40007710:	02 80 00 62 	be  40007898 <read_9>
40007714:	01 00 00 00 	nop 
40007718:	80 a2 20 08 	cmp  %o0, 8
4000771c:	02 80 00 62 	be  400078a4 <read_8>
40007720:	01 00 00 00 	nop 
40007724:	80 a2 20 07 	cmp  %o0, 7
40007728:	02 80 00 62 	be  400078b0 <read_7>
4000772c:	01 00 00 00 	nop 
40007730:	80 a2 20 06 	cmp  %o0, 6
40007734:	02 80 00 62 	be  400078bc <read_6>
40007738:	01 00 00 00 	nop 
4000773c:	80 a2 20 05 	cmp  %o0, 5
40007740:	02 80 00 62 	be  400078c8 <read_5>
40007744:	01 00 00 00 	nop 
40007748:	80 a2 20 04 	cmp  %o0, 4
4000774c:	02 80 00 62 	be  400078d4 <read_4>
40007750:	01 00 00 00 	nop 
40007754:	80 a2 20 03 	cmp  %o0, 3
40007758:	02 80 00 62 	be  400078e0 <read_3>
4000775c:	01 00 00 00 	nop 
40007760:	80 a2 20 02 	cmp  %o0, 2
40007764:	02 80 00 62 	be  400078ec <read_2>
40007768:	01 00 00 00 	nop 
4000776c:	80 a2 20 01 	cmp  %o0, 1
40007770:	02 80 00 62 	be  400078f8 <read_1>
40007774:	01 00 00 00 	nop 
40007778:	80 a2 20 00 	cmp  %o0, 0
4000777c:	02 80 00 62 	be  40007904 <read_0>
40007780:	01 00 00 00 	nop 
40007784:	90 10 00 00 	mov  %g0, %o0
40007788:	10 80 00 62 	b  40007910 <ret_block>
4000778c:	01 00 00 00 	nop 

40007790 <read_31>:
40007790:	91 47 c0 00 	rd  %asr31, %o0
40007794:	10 80 00 5f 	b  40007910 <ret_block>
40007798:	01 00 00 00 	nop 

4000779c <read_30>:
4000779c:	91 47 80 00 	rd  %asr30, %o0
400077a0:	10 80 00 5c 	b  40007910 <ret_block>
400077a4:	01 00 00 00 	nop 

400077a8 <read_29>:
400077a8:	91 47 40 00 	rd  %asr29, %o0
400077ac:	10 80 00 59 	b  40007910 <ret_block>
400077b0:	01 00 00 00 	nop 

400077b4 <read_28>:
400077b4:	91 47 00 00 	rd  %asr28, %o0
400077b8:	10 80 00 56 	b  40007910 <ret_block>
400077bc:	01 00 00 00 	nop 

400077c0 <read_27>:
400077c0:	91 46 c0 00 	rd  %asr27, %o0
400077c4:	10 80 00 53 	b  40007910 <ret_block>
400077c8:	01 00 00 00 	nop 

400077cc <read_26>:
400077cc:	91 46 80 00 	rd  %asr26, %o0
400077d0:	10 80 00 50 	b  40007910 <ret_block>
400077d4:	01 00 00 00 	nop 

400077d8 <read_25>:
400077d8:	91 46 40 00 	rd  %asr25, %o0
400077dc:	10 80 00 4d 	b  40007910 <ret_block>
400077e0:	01 00 00 00 	nop 

400077e4 <read_24>:
400077e4:	91 46 00 00 	rd  %asr24, %o0
400077e8:	10 80 00 4a 	b  40007910 <ret_block>
400077ec:	01 00 00 00 	nop 

400077f0 <read_23>:
400077f0:	91 45 c0 00 	rd  %asr23, %o0
400077f4:	10 80 00 47 	b  40007910 <ret_block>
400077f8:	01 00 00 00 	nop 

400077fc <read_22>:
400077fc:	91 45 80 00 	rd  %asr22, %o0
40007800:	10 80 00 44 	b  40007910 <ret_block>
40007804:	01 00 00 00 	nop 

40007808 <read_21>:
40007808:	91 45 40 00 	rd  %asr21, %o0
4000780c:	10 80 00 41 	b  40007910 <ret_block>
40007810:	01 00 00 00 	nop 

40007814 <read_20>:
40007814:	91 45 00 00 	rd  %asr20, %o0
40007818:	10 80 00 3e 	b  40007910 <ret_block>
4000781c:	01 00 00 00 	nop 

40007820 <read_19>:
40007820:	91 44 c0 00 	rd  %asr19, %o0
40007824:	10 80 00 3b 	b  40007910 <ret_block>
40007828:	01 00 00 00 	nop 

4000782c <read_18>:
4000782c:	91 44 80 00 	rd  %asr18, %o0
40007830:	10 80 00 38 	b  40007910 <ret_block>
40007834:	01 00 00 00 	nop 

40007838 <read_17>:
40007838:	91 44 40 00 	rd  %asr17, %o0
4000783c:	10 80 00 35 	b  40007910 <ret_block>
40007840:	01 00 00 00 	nop 

40007844 <read_16>:
40007844:	91 44 00 00 	rd  %asr16, %o0
40007848:	10 80 00 32 	b  40007910 <ret_block>
4000784c:	01 00 00 00 	nop 

40007850 <read_15>:
40007850:	91 43 c0 00 	rd  %asr15, %o0
40007854:	10 80 00 2f 	b  40007910 <ret_block>
40007858:	01 00 00 00 	nop 

4000785c <read_14>:
4000785c:	91 43 80 00 	rd  %asr14, %o0
40007860:	10 80 00 2c 	b  40007910 <ret_block>
40007864:	01 00 00 00 	nop 

40007868 <read_13>:
40007868:	91 43 40 00 	rd  %asr13, %o0
4000786c:	10 80 00 29 	b  40007910 <ret_block>
40007870:	01 00 00 00 	nop 

40007874 <read_12>:
40007874:	91 43 00 00 	rd  %asr12, %o0
40007878:	10 80 00 26 	b  40007910 <ret_block>
4000787c:	01 00 00 00 	nop 

40007880 <read_11>:
40007880:	91 42 c0 00 	rd  %asr11, %o0
40007884:	10 80 00 23 	b  40007910 <ret_block>
40007888:	01 00 00 00 	nop 

4000788c <read_10>:
4000788c:	91 42 80 00 	rd  %asr10, %o0
40007890:	10 80 00 20 	b  40007910 <ret_block>
40007894:	01 00 00 00 	nop 

40007898 <read_9>:
40007898:	91 42 40 00 	rd  %asr9, %o0
4000789c:	10 80 00 1d 	b  40007910 <ret_block>
400078a0:	01 00 00 00 	nop 

400078a4 <read_8>:
400078a4:	91 42 00 00 	rd  %asr8, %o0
400078a8:	10 80 00 1a 	b  40007910 <ret_block>
400078ac:	01 00 00 00 	nop 

400078b0 <read_7>:
400078b0:	91 41 c0 00 	rd  %asr7, %o0
400078b4:	10 80 00 17 	b  40007910 <ret_block>
400078b8:	01 00 00 00 	nop 

400078bc <read_6>:
400078bc:	91 41 80 00 	rd  %asr6, %o0
400078c0:	10 80 00 14 	b  40007910 <ret_block>
400078c4:	01 00 00 00 	nop 

400078c8 <read_5>:
400078c8:	91 41 40 00 	rd  %asr5, %o0
400078cc:	10 80 00 11 	b  40007910 <ret_block>
400078d0:	01 00 00 00 	nop 

400078d4 <read_4>:
400078d4:	91 41 00 00 	rd  %asr4, %o0
400078d8:	10 80 00 0e 	b  40007910 <ret_block>
400078dc:	01 00 00 00 	nop 

400078e0 <read_3>:
400078e0:	91 40 c0 00 	rd  %asr3, %o0
400078e4:	10 80 00 0b 	b  40007910 <ret_block>
400078e8:	01 00 00 00 	nop 

400078ec <read_2>:
400078ec:	91 40 80 00 	rd  %asr2, %o0
400078f0:	10 80 00 08 	b  40007910 <ret_block>
400078f4:	01 00 00 00 	nop 

400078f8 <read_1>:
400078f8:	91 40 40 00 	rd  %asr1, %o0
400078fc:	10 80 00 05 	b  40007910 <ret_block>
40007900:	01 00 00 00 	nop 

40007904 <read_0>:
40007904:	91 40 00 00 	rd  %y, %o0
40007908:	10 80 00 02 	b  40007910 <ret_block>
4000790c:	01 00 00 00 	nop 

40007910 <ret_block>:
40007910:	81 e0 00 00 	save 
40007914:	81 c4 80 00 	jmp  %l2
40007918:	81 cc a0 04 	rett  %l2 + 4
4000791c:	01 00 00 00 	nop 

40007920 <ajit_sys_read_asr>:
40007920:	91 d0 20 10 	ta  0x10
40007924:	01 00 00 00 	nop 
40007928:	81 c3 e0 08 	retl 
4000792c:	01 00 00 00 	nop 
	...

40007c00 <page_table_setup>:
40007c00:	03 10 00 21 	sethi  %hi(0x40008400), %g1
40007c04:	82 10 60 00 	mov  %g1, %g1	! 40008400 <PAGE_TABLE_BASE>
40007c08:	88 10 24 00 	mov  0x400, %g4
40007c0c:	88 00 40 04 	add  %g1, %g4, %g4
40007c10:	89 31 20 04 	srl  %g4, 4, %g4
40007c14:	88 11 20 01 	or  %g4, 1, %g4
40007c18:	8a 10 28 00 	mov  0x800, %g5
40007c1c:	86 01 40 01 	add  %g5, %g1, %g3
40007c20:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007c24:	88 10 21 00 	mov  0x100, %g4
40007c28:	88 00 40 04 	add  %g1, %g4, %g4
40007c2c:	89 31 20 04 	srl  %g4, 4, %g4
40007c30:	88 11 20 01 	or  %g4, 1, %g4
40007c34:	8a 10 25 00 	mov  0x500, %g5
40007c38:	86 01 40 01 	add  %g5, %g1, %g3
40007c3c:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007c40:	88 10 20 00 	clr  %g4
40007c44:	88 00 40 04 	add  %g1, %g4, %g4
40007c48:	89 31 20 04 	srl  %g4, 4, %g4
40007c4c:	88 11 20 01 	or  %g4, 1, %g4
40007c50:	8a 10 21 00 	mov  0x100, %g5
40007c54:	86 01 40 01 	add  %g5, %g1, %g3
40007c58:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007c5c:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c60:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400008a <__DYNAMIC+0x400008a>
40007c64:	8a 10 20 00 	clr  %g5
40007c68:	86 01 40 01 	add  %g5, %g1, %g3
40007c6c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007c70:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c74:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400018a <__DYNAMIC+0x400018a>
40007c78:	8a 10 20 04 	mov  4, %g5
40007c7c:	86 01 40 01 	add  %g5, %g1, %g3
40007c80:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007c84:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c88:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400028a <__DYNAMIC+0x400028a>
40007c8c:	8a 10 20 08 	mov  8, %g5
40007c90:	86 01 40 01 	add  %g5, %g1, %g3
40007c94:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007c98:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c9c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400038a <__DYNAMIC+0x400038a>
40007ca0:	8a 10 20 0c 	mov  0xc, %g5
40007ca4:	86 01 40 01 	add  %g5, %g1, %g3
40007ca8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cac:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cb0:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400048a <__DYNAMIC+0x400048a>
40007cb4:	8a 10 20 10 	mov  0x10, %g5
40007cb8:	86 01 40 01 	add  %g5, %g1, %g3
40007cbc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cc0:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cc4:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400058a <__DYNAMIC+0x400058a>
40007cc8:	8a 10 20 14 	mov  0x14, %g5
40007ccc:	86 01 40 01 	add  %g5, %g1, %g3
40007cd0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cd4:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cd8:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400068a <__DYNAMIC+0x400068a>
40007cdc:	8a 10 20 18 	mov  0x18, %g5
40007ce0:	86 01 40 01 	add  %g5, %g1, %g3
40007ce4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ce8:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cec:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400078a <__DYNAMIC+0x400078a>
40007cf0:	8a 10 20 1c 	mov  0x1c, %g5
40007cf4:	86 01 40 01 	add  %g5, %g1, %g3
40007cf8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cfc:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d00:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400088a <__DYNAMIC+0x400088a>
40007d04:	8a 10 20 20 	mov  0x20, %g5
40007d08:	86 01 40 01 	add  %g5, %g1, %g3
40007d0c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d10:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d14:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400098a <__DYNAMIC+0x400098a>
40007d18:	8a 10 20 24 	mov  0x24, %g5
40007d1c:	86 01 40 01 	add  %g5, %g1, %g3
40007d20:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d24:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d28:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000a8a <__DYNAMIC+0x4000a8a>
40007d2c:	8a 10 20 28 	mov  0x28, %g5
40007d30:	86 01 40 01 	add  %g5, %g1, %g3
40007d34:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d38:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d3c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000b8a <__DYNAMIC+0x4000b8a>
40007d40:	8a 10 20 2c 	mov  0x2c, %g5
40007d44:	86 01 40 01 	add  %g5, %g1, %g3
40007d48:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d4c:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d50:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 4000c8a <__DYNAMIC+0x4000c8a>
40007d54:	8a 10 20 30 	mov  0x30, %g5
40007d58:	86 01 40 01 	add  %g5, %g1, %g3
40007d5c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d60:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d64:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 4000d8a <__DYNAMIC+0x4000d8a>
40007d68:	8a 10 20 34 	mov  0x34, %g5
40007d6c:	86 01 40 01 	add  %g5, %g1, %g3
40007d70:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d74:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d78:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000e8a <__DYNAMIC+0x4000e8a>
40007d7c:	8a 10 20 38 	mov  0x38, %g5
40007d80:	86 01 40 01 	add  %g5, %g1, %g3
40007d84:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d88:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d8c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000f8a <__DYNAMIC+0x4000f8a>
40007d90:	8a 10 20 3c 	mov  0x3c, %g5
40007d94:	86 01 40 01 	add  %g5, %g1, %g3
40007d98:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d9c:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007da0:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400108e <__DYNAMIC+0x400108e>
40007da4:	8a 10 20 40 	mov  0x40, %g5
40007da8:	86 01 40 01 	add  %g5, %g1, %g3
40007dac:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007db0:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007db4:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400118e <__DYNAMIC+0x400118e>
40007db8:	8a 10 20 44 	mov  0x44, %g5
40007dbc:	86 01 40 01 	add  %g5, %g1, %g3
40007dc0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007dc4:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007dc8:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400128e <__DYNAMIC+0x400128e>
40007dcc:	8a 10 20 48 	mov  0x48, %g5
40007dd0:	86 01 40 01 	add  %g5, %g1, %g3
40007dd4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007dd8:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007ddc:	84 10 a3 0e 	or  %g2, 0x30e, %g2	! 400130e <__DYNAMIC+0x400130e>
40007de0:	8a 10 20 4c 	mov  0x4c, %g5
40007de4:	86 01 40 01 	add  %g5, %g1, %g3
40007de8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007dec:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007df0:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400148e <__DYNAMIC+0x400148e>
40007df4:	8a 10 20 50 	mov  0x50, %g5
40007df8:	86 01 40 01 	add  %g5, %g1, %g3
40007dfc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e00:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007e04:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400158e <__DYNAMIC+0x400158e>
40007e08:	8a 10 20 54 	mov  0x54, %g5
40007e0c:	86 01 40 01 	add  %g5, %g1, %g3
40007e10:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e14:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007e18:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400168e <__DYNAMIC+0x400168e>
40007e1c:	8a 10 20 58 	mov  0x58, %g5
40007e20:	86 01 40 01 	add  %g5, %g1, %g3
40007e24:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e28:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007e2c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400178e <__DYNAMIC+0x400178e>
40007e30:	8a 10 20 5c 	mov  0x5c, %g5
40007e34:	86 01 40 01 	add  %g5, %g1, %g3
40007e38:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e3c:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40007e40:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400188e <__DYNAMIC+0x400188e>
40007e44:	8a 10 20 60 	mov  0x60, %g5
40007e48:	86 01 40 01 	add  %g5, %g1, %g3
40007e4c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e50:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40007e54:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400198e <__DYNAMIC+0x400198e>
40007e58:	8a 10 20 64 	mov  0x64, %g5
40007e5c:	86 01 40 01 	add  %g5, %g1, %g3
40007e60:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e64:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40007e68:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 4001a8e <__DYNAMIC+0x4001a8e>
40007e6c:	8a 10 20 68 	mov  0x68, %g5
40007e70:	86 01 40 01 	add  %g5, %g1, %g3
40007e74:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e78:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40007e7c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 4001b8e <__DYNAMIC+0x4001b8e>
40007e80:	8a 10 20 6c 	mov  0x6c, %g5
40007e84:	86 01 40 01 	add  %g5, %g1, %g3
40007e88:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e8c:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
40007e90:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 4001c8e <__DYNAMIC+0x4001c8e>
40007e94:	8a 10 20 70 	mov  0x70, %g5
40007e98:	86 01 40 01 	add  %g5, %g1, %g3
40007e9c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ea0:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
40007ea4:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 4001d8e <__DYNAMIC+0x4001d8e>
40007ea8:	8a 10 20 74 	mov  0x74, %g5
40007eac:	86 01 40 01 	add  %g5, %g1, %g3
40007eb0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007eb4:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
40007eb8:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 4001e8e <__DYNAMIC+0x4001e8e>
40007ebc:	8a 10 20 78 	mov  0x78, %g5
40007ec0:	86 01 40 01 	add  %g5, %g1, %g3
40007ec4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ec8:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
40007ecc:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 4001f8e <__DYNAMIC+0x4001f8e>
40007ed0:	8a 10 20 7c 	mov  0x7c, %g5
40007ed4:	86 01 40 01 	add  %g5, %g1, %g3
40007ed8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007edc:	05 01 00 08 	sethi  %hi(0x4002000), %g2
40007ee0:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400208e <__DYNAMIC+0x400208e>
40007ee4:	8a 10 20 80 	mov  0x80, %g5
40007ee8:	86 01 40 01 	add  %g5, %g1, %g3
40007eec:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ef0:	05 01 00 08 	sethi  %hi(0x4002000), %g2
40007ef4:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400218e <__DYNAMIC+0x400218e>
40007ef8:	8a 10 20 84 	mov  0x84, %g5
40007efc:	86 01 40 01 	add  %g5, %g1, %g3
40007f00:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f04:	05 01 00 08 	sethi  %hi(0x4002000), %g2
40007f08:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400228e <__DYNAMIC+0x400228e>
40007f0c:	8a 10 20 88 	mov  0x88, %g5
40007f10:	86 01 40 01 	add  %g5, %g1, %g3
40007f14:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f18:	05 01 00 08 	sethi  %hi(0x4002000), %g2
40007f1c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400238e <__DYNAMIC+0x400238e>
40007f20:	8a 10 20 8c 	mov  0x8c, %g5
40007f24:	86 01 40 01 	add  %g5, %g1, %g3
40007f28:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f2c:	05 01 00 09 	sethi  %hi(0x4002400), %g2
40007f30:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400248e <__DYNAMIC+0x400248e>
40007f34:	8a 10 20 90 	mov  0x90, %g5
40007f38:	86 01 40 01 	add  %g5, %g1, %g3
40007f3c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f40:	05 01 00 09 	sethi  %hi(0x4002400), %g2
40007f44:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400258e <__DYNAMIC+0x400258e>
40007f48:	8a 10 20 94 	mov  0x94, %g5
40007f4c:	86 01 40 01 	add  %g5, %g1, %g3
40007f50:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f54:	05 01 00 09 	sethi  %hi(0x4002400), %g2
40007f58:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400268e <__DYNAMIC+0x400268e>
40007f5c:	8a 10 20 98 	mov  0x98, %g5
40007f60:	86 01 40 01 	add  %g5, %g1, %g3
40007f64:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f68:	05 01 00 09 	sethi  %hi(0x4002400), %g2
40007f6c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400278e <__DYNAMIC+0x400278e>
40007f70:	8a 10 20 9c 	mov  0x9c, %g5
40007f74:	86 01 40 01 	add  %g5, %g1, %g3
40007f78:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f7c:	05 01 00 0a 	sethi  %hi(0x4002800), %g2
40007f80:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400288e <__DYNAMIC+0x400288e>
40007f84:	8a 10 20 a0 	mov  0xa0, %g5
40007f88:	86 01 40 01 	add  %g5, %g1, %g3
40007f8c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f90:	05 01 00 0a 	sethi  %hi(0x4002800), %g2
40007f94:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400298e <__DYNAMIC+0x400298e>
40007f98:	8a 10 20 a4 	mov  0xa4, %g5
40007f9c:	86 01 40 01 	add  %g5, %g1, %g3
40007fa0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fa4:	05 01 00 0a 	sethi  %hi(0x4002800), %g2
40007fa8:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 4002a8e <__DYNAMIC+0x4002a8e>
40007fac:	8a 10 20 a8 	mov  0xa8, %g5
40007fb0:	86 01 40 01 	add  %g5, %g1, %g3
40007fb4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fb8:	05 01 00 0a 	sethi  %hi(0x4002800), %g2
40007fbc:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 4002b8e <__DYNAMIC+0x4002b8e>
40007fc0:	8a 10 20 ac 	mov  0xac, %g5
40007fc4:	86 01 40 01 	add  %g5, %g1, %g3
40007fc8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fcc:	05 01 00 0b 	sethi  %hi(0x4002c00), %g2
40007fd0:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 4002c8e <__DYNAMIC+0x4002c8e>
40007fd4:	8a 10 20 b0 	mov  0xb0, %g5
40007fd8:	86 01 40 01 	add  %g5, %g1, %g3
40007fdc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fe0:	05 01 00 0b 	sethi  %hi(0x4002c00), %g2
40007fe4:	84 10 a1 92 	or  %g2, 0x192, %g2	! 4002d92 <__DYNAMIC+0x4002d92>
40007fe8:	8a 10 20 b4 	mov  0xb4, %g5
40007fec:	86 01 40 01 	add  %g5, %g1, %g3
40007ff0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ff4:	05 01 00 0b 	sethi  %hi(0x4002c00), %g2
40007ff8:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 4002e8e <__DYNAMIC+0x4002e8e>
40007ffc:	8a 10 20 b8 	mov  0xb8, %g5
40008000:	86 01 40 01 	add  %g5, %g1, %g3
40008004:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008008:	05 01 00 0b 	sethi  %hi(0x4002c00), %g2
4000800c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 4002f8e <__DYNAMIC+0x4002f8e>
40008010:	8a 10 20 bc 	mov  0xbc, %g5
40008014:	86 01 40 01 	add  %g5, %g1, %g3
40008018:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000801c:	05 01 00 0c 	sethi  %hi(0x4003000), %g2
40008020:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400308e <__DYNAMIC+0x400308e>
40008024:	8a 10 20 c0 	mov  0xc0, %g5
40008028:	86 01 40 01 	add  %g5, %g1, %g3
4000802c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008030:	05 01 00 0c 	sethi  %hi(0x4003000), %g2
40008034:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400318e <__DYNAMIC+0x400318e>
40008038:	8a 10 20 c4 	mov  0xc4, %g5
4000803c:	86 01 40 01 	add  %g5, %g1, %g3
40008040:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008044:	05 01 00 0c 	sethi  %hi(0x4003000), %g2
40008048:	84 10 a2 92 	or  %g2, 0x292, %g2	! 4003292 <__DYNAMIC+0x4003292>
4000804c:	8a 10 20 c8 	mov  0xc8, %g5
40008050:	86 01 40 01 	add  %g5, %g1, %g3
40008054:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008058:	05 00 80 00 	sethi  %hi(0x2000000), %g2
4000805c:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2000016 <__DYNAMIC+0x2000016>
40008060:	8a 10 24 80 	mov  0x480, %g5
40008064:	86 01 40 01 	add  %g5, %g1, %g3
40008068:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000806c:	05 00 84 00 	sethi  %hi(0x2100000), %g2
40008070:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2100016 <__DYNAMIC+0x2100016>
40008074:	8a 10 24 84 	mov  0x484, %g5
40008078:	86 01 40 01 	add  %g5, %g1, %g3
4000807c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008080:	05 00 88 00 	sethi  %hi(0x2200000), %g2
40008084:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2200016 <__DYNAMIC+0x2200016>
40008088:	8a 10 24 88 	mov  0x488, %g5
4000808c:	86 01 40 01 	add  %g5, %g1, %g3
40008090:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008094:	05 00 8c 00 	sethi  %hi(0x2300000), %g2
40008098:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2300016 <__DYNAMIC+0x2300016>
4000809c:	8a 10 24 8c 	mov  0x48c, %g5
400080a0:	86 01 40 01 	add  %g5, %g1, %g3
400080a4:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080a8:	05 00 90 00 	sethi  %hi(0x2400000), %g2
400080ac:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2400016 <__DYNAMIC+0x2400016>
400080b0:	8a 10 24 90 	mov  0x490, %g5
400080b4:	86 01 40 01 	add  %g5, %g1, %g3
400080b8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080bc:	05 00 94 00 	sethi  %hi(0x2500000), %g2
400080c0:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2500016 <__DYNAMIC+0x2500016>
400080c4:	8a 10 24 94 	mov  0x494, %g5
400080c8:	86 01 40 01 	add  %g5, %g1, %g3
400080cc:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080d0:	05 00 98 00 	sethi  %hi(0x2600000), %g2
400080d4:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2600016 <__DYNAMIC+0x2600016>
400080d8:	8a 10 24 98 	mov  0x498, %g5
400080dc:	86 01 40 01 	add  %g5, %g1, %g3
400080e0:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080e4:	05 00 9c 00 	sethi  %hi(0x2700000), %g2
400080e8:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2700016 <__DYNAMIC+0x2700016>
400080ec:	8a 10 24 9c 	mov  0x49c, %g5
400080f0:	86 01 40 01 	add  %g5, %g1, %g3
400080f4:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080f8:	05 00 a0 00 	sethi  %hi(0x2800000), %g2
400080fc:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2800016 <__DYNAMIC+0x2800016>
40008100:	8a 10 24 a0 	mov  0x4a0, %g5
40008104:	86 01 40 01 	add  %g5, %g1, %g3
40008108:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000810c:	05 00 a4 00 	sethi  %hi(0x2900000), %g2
40008110:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2900016 <__DYNAMIC+0x2900016>
40008114:	8a 10 24 a4 	mov  0x4a4, %g5
40008118:	86 01 40 01 	add  %g5, %g1, %g3
4000811c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008120:	05 00 a8 00 	sethi  %hi(0x2a00000), %g2
40008124:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2a00016 <__DYNAMIC+0x2a00016>
40008128:	8a 10 24 a8 	mov  0x4a8, %g5
4000812c:	86 01 40 01 	add  %g5, %g1, %g3
40008130:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008134:	05 00 ac 00 	sethi  %hi(0x2b00000), %g2
40008138:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2b00016 <__DYNAMIC+0x2b00016>
4000813c:	8a 10 24 ac 	mov  0x4ac, %g5
40008140:	86 01 40 01 	add  %g5, %g1, %g3
40008144:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008148:	05 00 b0 00 	sethi  %hi(0x2c00000), %g2
4000814c:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2c00016 <__DYNAMIC+0x2c00016>
40008150:	8a 10 24 b0 	mov  0x4b0, %g5
40008154:	86 01 40 01 	add  %g5, %g1, %g3
40008158:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000815c:	05 00 b4 00 	sethi  %hi(0x2d00000), %g2
40008160:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2d00016 <__DYNAMIC+0x2d00016>
40008164:	8a 10 24 b4 	mov  0x4b4, %g5
40008168:	86 01 40 01 	add  %g5, %g1, %g3
4000816c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008170:	05 00 b8 00 	sethi  %hi(0x2e00000), %g2
40008174:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2e00016 <__DYNAMIC+0x2e00016>
40008178:	8a 10 24 b8 	mov  0x4b8, %g5
4000817c:	86 01 40 01 	add  %g5, %g1, %g3
40008180:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008184:	05 00 bc 00 	sethi  %hi(0x2f00000), %g2
40008188:	84 10 a0 16 	or  %g2, 0x16, %g2	! 2f00016 <__DYNAMIC+0x2f00016>
4000818c:	8a 10 24 bc 	mov  0x4bc, %g5
40008190:	86 01 40 01 	add  %g5, %g1, %g3
40008194:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008198:	05 00 c0 00 	sethi  %hi(0x3000000), %g2
4000819c:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3000016 <__DYNAMIC+0x3000016>
400081a0:	8a 10 24 c0 	mov  0x4c0, %g5
400081a4:	86 01 40 01 	add  %g5, %g1, %g3
400081a8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081ac:	05 00 c4 00 	sethi  %hi(0x3100000), %g2
400081b0:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3100016 <__DYNAMIC+0x3100016>
400081b4:	8a 10 24 c4 	mov  0x4c4, %g5
400081b8:	86 01 40 01 	add  %g5, %g1, %g3
400081bc:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081c0:	05 00 c8 00 	sethi  %hi(0x3200000), %g2
400081c4:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3200016 <__DYNAMIC+0x3200016>
400081c8:	8a 10 24 c8 	mov  0x4c8, %g5
400081cc:	86 01 40 01 	add  %g5, %g1, %g3
400081d0:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081d4:	05 00 cc 00 	sethi  %hi(0x3300000), %g2
400081d8:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3300016 <__DYNAMIC+0x3300016>
400081dc:	8a 10 24 cc 	mov  0x4cc, %g5
400081e0:	86 01 40 01 	add  %g5, %g1, %g3
400081e4:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081e8:	05 00 d0 00 	sethi  %hi(0x3400000), %g2
400081ec:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3400016 <__DYNAMIC+0x3400016>
400081f0:	8a 10 24 d0 	mov  0x4d0, %g5
400081f4:	86 01 40 01 	add  %g5, %g1, %g3
400081f8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081fc:	05 00 d4 00 	sethi  %hi(0x3500000), %g2
40008200:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3500016 <__DYNAMIC+0x3500016>
40008204:	8a 10 24 d4 	mov  0x4d4, %g5
40008208:	86 01 40 01 	add  %g5, %g1, %g3
4000820c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008210:	05 00 d8 00 	sethi  %hi(0x3600000), %g2
40008214:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3600016 <__DYNAMIC+0x3600016>
40008218:	8a 10 24 d8 	mov  0x4d8, %g5
4000821c:	86 01 40 01 	add  %g5, %g1, %g3
40008220:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008224:	05 00 dc 00 	sethi  %hi(0x3700000), %g2
40008228:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3700016 <__DYNAMIC+0x3700016>
4000822c:	8a 10 24 dc 	mov  0x4dc, %g5
40008230:	86 01 40 01 	add  %g5, %g1, %g3
40008234:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008238:	05 00 e0 00 	sethi  %hi(0x3800000), %g2
4000823c:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3800016 <__DYNAMIC+0x3800016>
40008240:	8a 10 24 e0 	mov  0x4e0, %g5
40008244:	86 01 40 01 	add  %g5, %g1, %g3
40008248:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000824c:	05 00 e4 00 	sethi  %hi(0x3900000), %g2
40008250:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3900016 <__DYNAMIC+0x3900016>
40008254:	8a 10 24 e4 	mov  0x4e4, %g5
40008258:	86 01 40 01 	add  %g5, %g1, %g3
4000825c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008260:	05 00 e8 00 	sethi  %hi(0x3a00000), %g2
40008264:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3a00016 <__DYNAMIC+0x3a00016>
40008268:	8a 10 24 e8 	mov  0x4e8, %g5
4000826c:	86 01 40 01 	add  %g5, %g1, %g3
40008270:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008274:	05 00 ec 00 	sethi  %hi(0x3b00000), %g2
40008278:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3b00016 <__DYNAMIC+0x3b00016>
4000827c:	8a 10 24 ec 	mov  0x4ec, %g5
40008280:	86 01 40 01 	add  %g5, %g1, %g3
40008284:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008288:	05 00 f0 00 	sethi  %hi(0x3c00000), %g2
4000828c:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3c00016 <__DYNAMIC+0x3c00016>
40008290:	8a 10 24 f0 	mov  0x4f0, %g5
40008294:	86 01 40 01 	add  %g5, %g1, %g3
40008298:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000829c:	05 00 f4 00 	sethi  %hi(0x3d00000), %g2
400082a0:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3d00016 <__DYNAMIC+0x3d00016>
400082a4:	8a 10 24 f4 	mov  0x4f4, %g5
400082a8:	86 01 40 01 	add  %g5, %g1, %g3
400082ac:	c4 20 c0 00 	st  %g2, [ %g3 ]
400082b0:	05 00 f8 00 	sethi  %hi(0x3e00000), %g2
400082b4:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3e00016 <__DYNAMIC+0x3e00016>
400082b8:	8a 10 24 f8 	mov  0x4f8, %g5
400082bc:	86 01 40 01 	add  %g5, %g1, %g3
400082c0:	c4 20 c0 00 	st  %g2, [ %g3 ]
400082c4:	05 00 fc 00 	sethi  %hi(0x3f00000), %g2
400082c8:	84 10 a0 16 	or  %g2, 0x16, %g2	! 3f00016 <__DYNAMIC+0x3f00016>
400082cc:	8a 10 24 fc 	mov  0x4fc, %g5
400082d0:	86 01 40 01 	add  %g5, %g1, %g3
400082d4:	c4 20 c0 00 	st  %g2, [ %g3 ]
400082d8:	05 03 fc 00 	sethi  %hi(0xff00000), %g2
400082dc:	84 10 a0 16 	or  %g2, 0x16, %g2	! ff00016 <__DYNAMIC+0xff00016>
400082e0:	8a 10 27 fc 	mov  0x7fc, %g5
400082e4:	86 01 40 01 	add  %g5, %g1, %g3
400082e8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400082ec:	81 c3 e0 08 	retl 
400082f0:	01 00 00 00 	nop 

400082f4 <set_context_table_pointer>:
400082f4:	03 10 00 21 	sethi  %hi(0x40008400), %g1
400082f8:	82 10 60 00 	mov  %g1, %g1	! 40008400 <PAGE_TABLE_BASE>
400082fc:	8a 10 28 00 	mov  0x800, %g5
40008300:	84 01 40 01 	add  %g5, %g1, %g2
40008304:	85 30 a0 04 	srl  %g2, 4, %g2
40008308:	84 10 a0 01 	or  %g2, 1, %g2
4000830c:	86 10 21 00 	mov  0x100, %g3
40008310:	c4 a0 c0 80 	sta  %g2, [ %g3 ] #ASI_N
40008314:	81 c3 e0 08 	retl 
40008318:	01 00 00 00 	nop 
4000831c:	01 00 00 00 	nop 
40008320:	01 00 00 00 	nop 
40008324:	01 00 00 00 	nop 
40008328:	01 00 00 00 	nop 
4000832c:	01 00 00 00 	nop 
40008330:	01 00 00 00 	nop 
40008334:	01 00 00 00 	nop 
40008338:	01 00 00 00 	nop 
4000833c:	01 00 00 00 	nop 
40008340:	01 00 00 00 	nop 
40008344:	01 00 00 00 	nop 
40008348:	01 00 00 00 	nop 
4000834c:	01 00 00 00 	nop 
40008350:	01 00 00 00 	nop 
40008354:	01 00 00 00 	nop 
40008358:	01 00 00 00 	nop 
4000835c:	01 00 00 00 	nop 
40008360:	01 00 00 00 	nop 
40008364:	01 00 00 00 	nop 
40008368:	01 00 00 00 	nop 
4000836c:	01 00 00 00 	nop 
40008370:	01 00 00 00 	nop 
40008374:	01 00 00 00 	nop 
40008378:	01 00 00 00 	nop 
4000837c:	01 00 00 00 	nop 
40008380:	01 00 00 00 	nop 
40008384:	01 00 00 00 	nop 
40008388:	01 00 00 00 	nop 
4000838c:	01 00 00 00 	nop 
40008390:	01 00 00 00 	nop 
40008394:	01 00 00 00 	nop 
40008398:	01 00 00 00 	nop 
4000839c:	01 00 00 00 	nop 
400083a0:	01 00 00 00 	nop 
400083a4:	01 00 00 00 	nop 
400083a8:	01 00 00 00 	nop 
400083ac:	01 00 00 00 	nop 
400083b0:	01 00 00 00 	nop 
400083b4:	01 00 00 00 	nop 
400083b8:	01 00 00 00 	nop 
400083bc:	01 00 00 00 	nop 
400083c0:	01 00 00 00 	nop 
400083c4:	01 00 00 00 	nop 
400083c8:	01 00 00 00 	nop 
400083cc:	01 00 00 00 	nop 
400083d0:	01 00 00 00 	nop 
400083d4:	01 00 00 00 	nop 
400083d8:	01 00 00 00 	nop 
400083dc:	01 00 00 00 	nop 
400083e0:	01 00 00 00 	nop 
400083e4:	01 00 00 00 	nop 
400083e8:	01 00 00 00 	nop 
400083ec:	01 00 00 00 	nop 
400083f0:	01 00 00 00 	nop 
400083f4:	01 00 00 00 	nop 
400083f8:	01 00 00 00 	nop 
400083fc:	01 00 00 00 	nop 

40008400 <PAGE_TABLE_BASE>:
	...

40009000 <window_overflow_trap_handler>:
40009000:	a7 50 00 00 	rd  %wim, %l3
40009004:	a9 2c e0 07 	sll  %l3, 7, %l4
40009008:	a7 34 e0 01 	srl  %l3, 1, %l3
4000900c:	a6 14 c0 14 	or  %l3, %l4, %l3
40009010:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40009014:	81 90 00 00 	mov  %g0, %wim
40009018:	01 00 00 00 	nop 
4000901c:	01 00 00 00 	nop 
40009020:	01 00 00 00 	nop 
40009024:	81 e0 00 00 	save 
40009028:	e0 3b a0 00 	std  %l0, [ %sp ]
4000902c:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40009030:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40009034:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40009038:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
4000903c:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40009040:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40009044:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40009048:	81 e8 00 00 	restore 
4000904c:	81 90 00 13 	mov  %l3, %wim
40009050:	01 00 00 00 	nop 
40009054:	01 00 00 00 	nop 
40009058:	01 00 00 00 	nop 
4000905c:	81 c4 40 00 	jmp  %l1
40009060:	81 cc 80 00 	rett  %l2

40009064 <window_underflow_trap_handler>:
40009064:	a7 50 00 00 	rd  %wim, %l3
40009068:	a9 34 e0 07 	srl  %l3, 7, %l4
4000906c:	a7 2c e0 01 	sll  %l3, 1, %l3
40009070:	a6 14 c0 14 	or  %l3, %l4, %l3
40009074:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40009078:	81 90 00 00 	mov  %g0, %wim
4000907c:	01 00 00 00 	nop 
40009080:	01 00 00 00 	nop 
40009084:	01 00 00 00 	nop 
40009088:	81 e8 00 00 	restore 
4000908c:	81 e8 00 00 	restore 
40009090:	e0 1b a0 00 	ldd  [ %sp ], %l0
40009094:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40009098:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
4000909c:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
400090a0:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
400090a4:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
400090a8:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
400090ac:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
400090b0:	81 e0 00 00 	save 
400090b4:	81 e0 00 00 	save 
400090b8:	81 90 00 13 	mov  %l3, %wim
400090bc:	01 00 00 00 	nop 
400090c0:	01 00 00 00 	nop 
400090c4:	01 00 00 00 	nop 
400090c8:	81 c4 40 00 	jmp  %l1
400090cc:	81 cc 80 00 	rett  %l2
400090d0:	00 00 00 00 	unimp  0
	...

4000a000 <trap_table_base>:
4000a000:	91 d0 20 00 	ta  0
4000a004:	01 00 00 00 	nop 
4000a008:	01 00 00 00 	nop 
4000a00c:	01 00 00 00 	nop 

4000a010 <HW_trap_0x01>:
4000a010:	91 d0 20 00 	ta  0
4000a014:	01 00 00 00 	nop 
4000a018:	01 00 00 00 	nop 
4000a01c:	01 00 00 00 	nop 

4000a020 <HW_trap_0x02>:
4000a020:	91 d0 20 00 	ta  0
4000a024:	01 00 00 00 	nop 
4000a028:	01 00 00 00 	nop 
4000a02c:	01 00 00 00 	nop 

4000a030 <HW_trap_0x03>:
4000a030:	91 d0 20 00 	ta  0
4000a034:	01 00 00 00 	nop 
4000a038:	01 00 00 00 	nop 
4000a03c:	01 00 00 00 	nop 

4000a040 <HW_trap_0x04>:
4000a040:	91 d0 20 00 	ta  0
4000a044:	01 00 00 00 	nop 
4000a048:	01 00 00 00 	nop 
4000a04c:	01 00 00 00 	nop 

4000a050 <HW_trap_0x05>:
4000a050:	10 bf fb ec 	b  40009000 <window_overflow_trap_handler>
4000a054:	01 00 00 00 	nop 
4000a058:	01 00 00 00 	nop 
4000a05c:	01 00 00 00 	nop 

4000a060 <HW_trap_0x06>:
4000a060:	10 bf fc 01 	b  40009064 <window_underflow_trap_handler>
4000a064:	01 00 00 00 	nop 
4000a068:	01 00 00 00 	nop 
4000a06c:	01 00 00 00 	nop 

4000a070 <HW_trap_0x07>:
4000a070:	91 d0 20 00 	ta  0
4000a074:	01 00 00 00 	nop 
4000a078:	01 00 00 00 	nop 
4000a07c:	01 00 00 00 	nop 

4000a080 <HW_trap_0x08>:
4000a080:	91 d0 20 00 	ta  0
4000a084:	01 00 00 00 	nop 
4000a088:	01 00 00 00 	nop 
4000a08c:	01 00 00 00 	nop 

4000a090 <HW_trap_0x09>:
4000a090:	91 d0 20 00 	ta  0
4000a094:	01 00 00 00 	nop 
4000a098:	01 00 00 00 	nop 
4000a09c:	01 00 00 00 	nop 

4000a0a0 <HW_trap_0x0a>:
4000a0a0:	91 d0 20 00 	ta  0
4000a0a4:	01 00 00 00 	nop 
4000a0a8:	01 00 00 00 	nop 
4000a0ac:	01 00 00 00 	nop 

4000a0b0 <HW_trap_0x0b>:
4000a0b0:	91 d0 20 00 	ta  0
4000a0b4:	01 00 00 00 	nop 
4000a0b8:	01 00 00 00 	nop 
4000a0bc:	01 00 00 00 	nop 

4000a0c0 <HW_trap_0x0c>:
4000a0c0:	91 d0 20 00 	ta  0
4000a0c4:	01 00 00 00 	nop 
4000a0c8:	01 00 00 00 	nop 
4000a0cc:	01 00 00 00 	nop 

4000a0d0 <HW_trap_0x0d>:
4000a0d0:	91 d0 20 00 	ta  0
4000a0d4:	01 00 00 00 	nop 
4000a0d8:	01 00 00 00 	nop 
4000a0dc:	01 00 00 00 	nop 

4000a0e0 <HW_trap_0x0e>:
4000a0e0:	91 d0 20 00 	ta  0
4000a0e4:	01 00 00 00 	nop 
4000a0e8:	01 00 00 00 	nop 
4000a0ec:	01 00 00 00 	nop 

4000a0f0 <HW_trap_0x0f>:
4000a0f0:	91 d0 20 00 	ta  0
4000a0f4:	01 00 00 00 	nop 
4000a0f8:	01 00 00 00 	nop 
4000a0fc:	01 00 00 00 	nop 

4000a100 <HW_trap_0x10>:
4000a100:	91 d0 20 00 	ta  0
4000a104:	01 00 00 00 	nop 
4000a108:	01 00 00 00 	nop 
4000a10c:	01 00 00 00 	nop 

4000a110 <HW_trap_0x11>:
4000a110:	a1 48 00 00 	rd  %psr, %l0
4000a114:	a7 58 00 00 	rd  %tbr, %l3
4000a118:	10 bf f4 be 	b  40007410 <generic_vectored_isr>
4000a11c:	01 00 00 00 	nop 

4000a120 <HW_trap_0x12>:
4000a120:	a1 48 00 00 	rd  %psr, %l0
4000a124:	a7 58 00 00 	rd  %tbr, %l3
4000a128:	10 bf f4 ba 	b  40007410 <generic_vectored_isr>
4000a12c:	01 00 00 00 	nop 

4000a130 <HW_trap_0x13>:
4000a130:	a1 48 00 00 	rd  %psr, %l0
4000a134:	a7 58 00 00 	rd  %tbr, %l3
4000a138:	10 bf f4 b6 	b  40007410 <generic_vectored_isr>
4000a13c:	01 00 00 00 	nop 

4000a140 <HW_trap_0x14>:
4000a140:	a1 48 00 00 	rd  %psr, %l0
4000a144:	a7 58 00 00 	rd  %tbr, %l3
4000a148:	10 bf f4 b2 	b  40007410 <generic_vectored_isr>
4000a14c:	01 00 00 00 	nop 

4000a150 <HW_trap_0x15>:
4000a150:	a1 48 00 00 	rd  %psr, %l0
4000a154:	a7 58 00 00 	rd  %tbr, %l3
4000a158:	10 bf f4 ae 	b  40007410 <generic_vectored_isr>
4000a15c:	01 00 00 00 	nop 

4000a160 <HW_trap_0x16>:
4000a160:	a1 48 00 00 	rd  %psr, %l0
4000a164:	a7 58 00 00 	rd  %tbr, %l3
4000a168:	10 bf f4 aa 	b  40007410 <generic_vectored_isr>
4000a16c:	01 00 00 00 	nop 

4000a170 <HW_trap_0x17>:
4000a170:	a1 48 00 00 	rd  %psr, %l0
4000a174:	a7 58 00 00 	rd  %tbr, %l3
4000a178:	10 bf f4 a6 	b  40007410 <generic_vectored_isr>
4000a17c:	01 00 00 00 	nop 

4000a180 <HW_trap_0x18>:
4000a180:	a1 48 00 00 	rd  %psr, %l0
4000a184:	a7 58 00 00 	rd  %tbr, %l3
4000a188:	10 bf f4 a2 	b  40007410 <generic_vectored_isr>
4000a18c:	01 00 00 00 	nop 

4000a190 <HW_trap_0x19>:
4000a190:	a1 48 00 00 	rd  %psr, %l0
4000a194:	a7 58 00 00 	rd  %tbr, %l3
4000a198:	10 bf f4 9e 	b  40007410 <generic_vectored_isr>
4000a19c:	01 00 00 00 	nop 

4000a1a0 <HW_trap_0x1a>:
4000a1a0:	a1 48 00 00 	rd  %psr, %l0
4000a1a4:	a7 58 00 00 	rd  %tbr, %l3
4000a1a8:	10 bf f4 9a 	b  40007410 <generic_vectored_isr>
4000a1ac:	01 00 00 00 	nop 

4000a1b0 <HW_trap_0x1b>:
4000a1b0:	a1 48 00 00 	rd  %psr, %l0
4000a1b4:	a7 58 00 00 	rd  %tbr, %l3
4000a1b8:	10 bf f4 96 	b  40007410 <generic_vectored_isr>
4000a1bc:	01 00 00 00 	nop 

4000a1c0 <HW_trap_0x1c>:
4000a1c0:	a1 48 00 00 	rd  %psr, %l0
4000a1c4:	a7 58 00 00 	rd  %tbr, %l3
4000a1c8:	10 bf f4 92 	b  40007410 <generic_vectored_isr>
4000a1cc:	01 00 00 00 	nop 

4000a1d0 <HW_trap_0x1d>:
4000a1d0:	a1 48 00 00 	rd  %psr, %l0
4000a1d4:	a7 58 00 00 	rd  %tbr, %l3
4000a1d8:	10 bf f4 8e 	b  40007410 <generic_vectored_isr>
4000a1dc:	01 00 00 00 	nop 

4000a1e0 <HW_trap_0x1e>:
4000a1e0:	a1 48 00 00 	rd  %psr, %l0
4000a1e4:	a7 58 00 00 	rd  %tbr, %l3
4000a1e8:	10 bf f4 8a 	b  40007410 <generic_vectored_isr>
4000a1ec:	01 00 00 00 	nop 

4000a1f0 <HW_trap_0x1f>:
4000a1f0:	a1 48 00 00 	rd  %psr, %l0
4000a1f4:	a7 58 00 00 	rd  %tbr, %l3
4000a1f8:	10 bf f4 86 	b  40007410 <generic_vectored_isr>
4000a1fc:	01 00 00 00 	nop 

4000a200 <HW_trap_0x20>:
4000a200:	91 d0 20 00 	ta  0
4000a204:	01 00 00 00 	nop 
4000a208:	01 00 00 00 	nop 
4000a20c:	01 00 00 00 	nop 

4000a210 <HW_trap_0x21>:
4000a210:	91 d0 20 00 	ta  0
4000a214:	01 00 00 00 	nop 
4000a218:	01 00 00 00 	nop 
4000a21c:	01 00 00 00 	nop 

4000a220 <HW_trap_0x22>:
4000a220:	91 d0 20 00 	ta  0
4000a224:	01 00 00 00 	nop 
4000a228:	01 00 00 00 	nop 
4000a22c:	01 00 00 00 	nop 

4000a230 <HW_trap_0x23>:
4000a230:	91 d0 20 00 	ta  0
4000a234:	01 00 00 00 	nop 
4000a238:	01 00 00 00 	nop 
4000a23c:	01 00 00 00 	nop 

4000a240 <HW_trap_0x24>:
4000a240:	91 d0 20 00 	ta  0
4000a244:	01 00 00 00 	nop 
4000a248:	01 00 00 00 	nop 
4000a24c:	01 00 00 00 	nop 

4000a250 <HW_trap_0x25>:
4000a250:	91 d0 20 00 	ta  0
4000a254:	01 00 00 00 	nop 
4000a258:	01 00 00 00 	nop 
4000a25c:	01 00 00 00 	nop 

4000a260 <HW_trap_0x26>:
4000a260:	91 d0 20 00 	ta  0
4000a264:	01 00 00 00 	nop 
4000a268:	01 00 00 00 	nop 
4000a26c:	01 00 00 00 	nop 

4000a270 <HW_trap_0x27>:
4000a270:	91 d0 20 00 	ta  0
4000a274:	01 00 00 00 	nop 
4000a278:	01 00 00 00 	nop 
4000a27c:	01 00 00 00 	nop 

4000a280 <HW_trap_0x28>:
4000a280:	91 d0 20 00 	ta  0
4000a284:	01 00 00 00 	nop 
4000a288:	01 00 00 00 	nop 
4000a28c:	01 00 00 00 	nop 

4000a290 <HW_trap_0x29>:
4000a290:	91 d0 20 00 	ta  0
4000a294:	01 00 00 00 	nop 
4000a298:	01 00 00 00 	nop 
4000a29c:	01 00 00 00 	nop 

4000a2a0 <HW_trap_0x2a>:
4000a2a0:	91 d0 20 00 	ta  0
4000a2a4:	01 00 00 00 	nop 
4000a2a8:	01 00 00 00 	nop 
4000a2ac:	01 00 00 00 	nop 

4000a2b0 <HW_trap_0x2b>:
4000a2b0:	91 d0 20 00 	ta  0
4000a2b4:	01 00 00 00 	nop 
4000a2b8:	01 00 00 00 	nop 
4000a2bc:	01 00 00 00 	nop 

4000a2c0 <HW_trap_0x2c>:
4000a2c0:	91 d0 20 00 	ta  0
4000a2c4:	01 00 00 00 	nop 
4000a2c8:	01 00 00 00 	nop 
4000a2cc:	01 00 00 00 	nop 

4000a2d0 <HW_trap_0x2d>:
4000a2d0:	91 d0 20 00 	ta  0
4000a2d4:	01 00 00 00 	nop 
4000a2d8:	01 00 00 00 	nop 
4000a2dc:	01 00 00 00 	nop 

4000a2e0 <HW_trap_0x2e>:
4000a2e0:	91 d0 20 00 	ta  0
4000a2e4:	01 00 00 00 	nop 
4000a2e8:	01 00 00 00 	nop 
4000a2ec:	01 00 00 00 	nop 

4000a2f0 <HW_trap_0x2f>:
4000a2f0:	91 d0 20 00 	ta  0
4000a2f4:	01 00 00 00 	nop 
4000a2f8:	01 00 00 00 	nop 
4000a2fc:	01 00 00 00 	nop 

4000a300 <HW_trap_0x30>:
4000a300:	91 d0 20 00 	ta  0
4000a304:	01 00 00 00 	nop 
4000a308:	01 00 00 00 	nop 
4000a30c:	01 00 00 00 	nop 

4000a310 <HW_trap_0x31>:
4000a310:	91 d0 20 00 	ta  0
4000a314:	01 00 00 00 	nop 
4000a318:	01 00 00 00 	nop 
4000a31c:	01 00 00 00 	nop 

4000a320 <HW_trap_0x32>:
4000a320:	91 d0 20 00 	ta  0
4000a324:	01 00 00 00 	nop 
4000a328:	01 00 00 00 	nop 
4000a32c:	01 00 00 00 	nop 

4000a330 <HW_trap_0x33>:
4000a330:	91 d0 20 00 	ta  0
4000a334:	01 00 00 00 	nop 
4000a338:	01 00 00 00 	nop 
4000a33c:	01 00 00 00 	nop 

4000a340 <HW_trap_0x34>:
4000a340:	91 d0 20 00 	ta  0
4000a344:	01 00 00 00 	nop 
4000a348:	01 00 00 00 	nop 
4000a34c:	01 00 00 00 	nop 

4000a350 <HW_trap_0x35>:
4000a350:	91 d0 20 00 	ta  0
4000a354:	01 00 00 00 	nop 
4000a358:	01 00 00 00 	nop 
4000a35c:	01 00 00 00 	nop 

4000a360 <HW_trap_0x36>:
4000a360:	91 d0 20 00 	ta  0
4000a364:	01 00 00 00 	nop 
4000a368:	01 00 00 00 	nop 
4000a36c:	01 00 00 00 	nop 

4000a370 <HW_trap_0x37>:
4000a370:	91 d0 20 00 	ta  0
4000a374:	01 00 00 00 	nop 
4000a378:	01 00 00 00 	nop 
4000a37c:	01 00 00 00 	nop 

4000a380 <HW_trap_0x38>:
4000a380:	91 d0 20 00 	ta  0
4000a384:	01 00 00 00 	nop 
4000a388:	01 00 00 00 	nop 
4000a38c:	01 00 00 00 	nop 

4000a390 <HW_trap_0x39>:
4000a390:	91 d0 20 00 	ta  0
4000a394:	01 00 00 00 	nop 
4000a398:	01 00 00 00 	nop 
4000a39c:	01 00 00 00 	nop 

4000a3a0 <HW_trap_0x3a>:
4000a3a0:	91 d0 20 00 	ta  0
4000a3a4:	01 00 00 00 	nop 
4000a3a8:	01 00 00 00 	nop 
4000a3ac:	01 00 00 00 	nop 

4000a3b0 <HW_trap_0x3b>:
4000a3b0:	91 d0 20 00 	ta  0
4000a3b4:	01 00 00 00 	nop 
4000a3b8:	01 00 00 00 	nop 
4000a3bc:	01 00 00 00 	nop 

4000a3c0 <HW_trap_0x3c>:
4000a3c0:	91 d0 20 00 	ta  0
4000a3c4:	01 00 00 00 	nop 
4000a3c8:	01 00 00 00 	nop 
4000a3cc:	01 00 00 00 	nop 

4000a3d0 <HW_trap_0x3d>:
4000a3d0:	91 d0 20 00 	ta  0
4000a3d4:	01 00 00 00 	nop 
4000a3d8:	01 00 00 00 	nop 
4000a3dc:	01 00 00 00 	nop 

4000a3e0 <HW_trap_0x3e>:
4000a3e0:	91 d0 20 00 	ta  0
4000a3e4:	01 00 00 00 	nop 
4000a3e8:	01 00 00 00 	nop 
4000a3ec:	01 00 00 00 	nop 

4000a3f0 <HW_trap_0x3f>:
4000a3f0:	91 d0 20 00 	ta  0
4000a3f4:	01 00 00 00 	nop 
4000a3f8:	01 00 00 00 	nop 
4000a3fc:	01 00 00 00 	nop 

4000a400 <HW_trap_0x40>:
4000a400:	91 d0 20 00 	ta  0
4000a404:	01 00 00 00 	nop 
4000a408:	01 00 00 00 	nop 
4000a40c:	01 00 00 00 	nop 

4000a410 <HW_trap_0x41>:
4000a410:	91 d0 20 00 	ta  0
4000a414:	01 00 00 00 	nop 
4000a418:	01 00 00 00 	nop 
4000a41c:	01 00 00 00 	nop 

4000a420 <HW_trap_0x42>:
4000a420:	91 d0 20 00 	ta  0
4000a424:	01 00 00 00 	nop 
4000a428:	01 00 00 00 	nop 
4000a42c:	01 00 00 00 	nop 

4000a430 <HW_trap_0x43>:
4000a430:	91 d0 20 00 	ta  0
4000a434:	01 00 00 00 	nop 
4000a438:	01 00 00 00 	nop 
4000a43c:	01 00 00 00 	nop 

4000a440 <HW_trap_0x44>:
4000a440:	91 d0 20 00 	ta  0
4000a444:	01 00 00 00 	nop 
4000a448:	01 00 00 00 	nop 
4000a44c:	01 00 00 00 	nop 

4000a450 <HW_trap_0x45>:
4000a450:	91 d0 20 00 	ta  0
4000a454:	01 00 00 00 	nop 
4000a458:	01 00 00 00 	nop 
4000a45c:	01 00 00 00 	nop 

4000a460 <HW_trap_0x46>:
4000a460:	91 d0 20 00 	ta  0
4000a464:	01 00 00 00 	nop 
4000a468:	01 00 00 00 	nop 
4000a46c:	01 00 00 00 	nop 

4000a470 <HW_trap_0x47>:
4000a470:	91 d0 20 00 	ta  0
4000a474:	01 00 00 00 	nop 
4000a478:	01 00 00 00 	nop 
4000a47c:	01 00 00 00 	nop 

4000a480 <HW_trap_0x48>:
4000a480:	91 d0 20 00 	ta  0
4000a484:	01 00 00 00 	nop 
4000a488:	01 00 00 00 	nop 
4000a48c:	01 00 00 00 	nop 

4000a490 <HW_trap_0x49>:
4000a490:	91 d0 20 00 	ta  0
4000a494:	01 00 00 00 	nop 
4000a498:	01 00 00 00 	nop 
4000a49c:	01 00 00 00 	nop 

4000a4a0 <HW_trap_0x4a>:
4000a4a0:	91 d0 20 00 	ta  0
4000a4a4:	01 00 00 00 	nop 
4000a4a8:	01 00 00 00 	nop 
4000a4ac:	01 00 00 00 	nop 

4000a4b0 <HW_trap_0x4b>:
4000a4b0:	91 d0 20 00 	ta  0
4000a4b4:	01 00 00 00 	nop 
4000a4b8:	01 00 00 00 	nop 
4000a4bc:	01 00 00 00 	nop 

4000a4c0 <HW_trap_0x4c>:
4000a4c0:	91 d0 20 00 	ta  0
4000a4c4:	01 00 00 00 	nop 
4000a4c8:	01 00 00 00 	nop 
4000a4cc:	01 00 00 00 	nop 

4000a4d0 <HW_trap_0x4d>:
4000a4d0:	91 d0 20 00 	ta  0
4000a4d4:	01 00 00 00 	nop 
4000a4d8:	01 00 00 00 	nop 
4000a4dc:	01 00 00 00 	nop 

4000a4e0 <HW_trap_0x4e>:
4000a4e0:	91 d0 20 00 	ta  0
4000a4e4:	01 00 00 00 	nop 
4000a4e8:	01 00 00 00 	nop 
4000a4ec:	01 00 00 00 	nop 

4000a4f0 <HW_trap_0x4f>:
4000a4f0:	91 d0 20 00 	ta  0
4000a4f4:	01 00 00 00 	nop 
4000a4f8:	01 00 00 00 	nop 
4000a4fc:	01 00 00 00 	nop 

4000a500 <HW_trap_0x50>:
4000a500:	91 d0 20 00 	ta  0
4000a504:	01 00 00 00 	nop 
4000a508:	01 00 00 00 	nop 
4000a50c:	01 00 00 00 	nop 

4000a510 <HW_trap_0x51>:
4000a510:	91 d0 20 00 	ta  0
4000a514:	01 00 00 00 	nop 
4000a518:	01 00 00 00 	nop 
4000a51c:	01 00 00 00 	nop 

4000a520 <HW_trap_0x52>:
4000a520:	91 d0 20 00 	ta  0
4000a524:	01 00 00 00 	nop 
4000a528:	01 00 00 00 	nop 
4000a52c:	01 00 00 00 	nop 

4000a530 <HW_trap_0x53>:
4000a530:	91 d0 20 00 	ta  0
4000a534:	01 00 00 00 	nop 
4000a538:	01 00 00 00 	nop 
4000a53c:	01 00 00 00 	nop 

4000a540 <HW_trap_0x54>:
4000a540:	91 d0 20 00 	ta  0
4000a544:	01 00 00 00 	nop 
4000a548:	01 00 00 00 	nop 
4000a54c:	01 00 00 00 	nop 

4000a550 <HW_trap_0x55>:
4000a550:	91 d0 20 00 	ta  0
4000a554:	01 00 00 00 	nop 
4000a558:	01 00 00 00 	nop 
4000a55c:	01 00 00 00 	nop 

4000a560 <HW_trap_0x56>:
4000a560:	91 d0 20 00 	ta  0
4000a564:	01 00 00 00 	nop 
4000a568:	01 00 00 00 	nop 
4000a56c:	01 00 00 00 	nop 

4000a570 <HW_trap_0x57>:
4000a570:	91 d0 20 00 	ta  0
4000a574:	01 00 00 00 	nop 
4000a578:	01 00 00 00 	nop 
4000a57c:	01 00 00 00 	nop 

4000a580 <HW_trap_0x58>:
4000a580:	91 d0 20 00 	ta  0
4000a584:	01 00 00 00 	nop 
4000a588:	01 00 00 00 	nop 
4000a58c:	01 00 00 00 	nop 

4000a590 <HW_trap_0x59>:
4000a590:	91 d0 20 00 	ta  0
4000a594:	01 00 00 00 	nop 
4000a598:	01 00 00 00 	nop 
4000a59c:	01 00 00 00 	nop 

4000a5a0 <HW_trap_0x5a>:
4000a5a0:	91 d0 20 00 	ta  0
4000a5a4:	01 00 00 00 	nop 
4000a5a8:	01 00 00 00 	nop 
4000a5ac:	01 00 00 00 	nop 

4000a5b0 <HW_trap_0x5b>:
4000a5b0:	91 d0 20 00 	ta  0
4000a5b4:	01 00 00 00 	nop 
4000a5b8:	01 00 00 00 	nop 
4000a5bc:	01 00 00 00 	nop 

4000a5c0 <HW_trap_0x5c>:
4000a5c0:	91 d0 20 00 	ta  0
4000a5c4:	01 00 00 00 	nop 
4000a5c8:	01 00 00 00 	nop 
4000a5cc:	01 00 00 00 	nop 

4000a5d0 <HW_trap_0x5d>:
4000a5d0:	91 d0 20 00 	ta  0
4000a5d4:	01 00 00 00 	nop 
4000a5d8:	01 00 00 00 	nop 
4000a5dc:	01 00 00 00 	nop 

4000a5e0 <HW_trap_0x5e>:
4000a5e0:	91 d0 20 00 	ta  0
4000a5e4:	01 00 00 00 	nop 
4000a5e8:	01 00 00 00 	nop 
4000a5ec:	01 00 00 00 	nop 

4000a5f0 <HW_trap_0x5f>:
4000a5f0:	91 d0 20 00 	ta  0
4000a5f4:	01 00 00 00 	nop 
4000a5f8:	01 00 00 00 	nop 
4000a5fc:	01 00 00 00 	nop 

4000a600 <HW_trap_0x60>:
4000a600:	91 d0 20 00 	ta  0
4000a604:	01 00 00 00 	nop 
4000a608:	01 00 00 00 	nop 
4000a60c:	01 00 00 00 	nop 

4000a610 <HW_trap_0x61>:
4000a610:	91 d0 20 00 	ta  0
4000a614:	01 00 00 00 	nop 
4000a618:	01 00 00 00 	nop 
4000a61c:	01 00 00 00 	nop 

4000a620 <HW_trap_0x62>:
4000a620:	91 d0 20 00 	ta  0
4000a624:	01 00 00 00 	nop 
4000a628:	01 00 00 00 	nop 
4000a62c:	01 00 00 00 	nop 

4000a630 <HW_trap_0x63>:
4000a630:	91 d0 20 00 	ta  0
4000a634:	01 00 00 00 	nop 
4000a638:	01 00 00 00 	nop 
4000a63c:	01 00 00 00 	nop 

4000a640 <HW_trap_0x64>:
4000a640:	91 d0 20 00 	ta  0
4000a644:	01 00 00 00 	nop 
4000a648:	01 00 00 00 	nop 
4000a64c:	01 00 00 00 	nop 

4000a650 <HW_trap_0x65>:
4000a650:	91 d0 20 00 	ta  0
4000a654:	01 00 00 00 	nop 
4000a658:	01 00 00 00 	nop 
4000a65c:	01 00 00 00 	nop 

4000a660 <HW_trap_0x66>:
4000a660:	91 d0 20 00 	ta  0
4000a664:	01 00 00 00 	nop 
4000a668:	01 00 00 00 	nop 
4000a66c:	01 00 00 00 	nop 

4000a670 <HW_trap_0x67>:
4000a670:	91 d0 20 00 	ta  0
4000a674:	01 00 00 00 	nop 
4000a678:	01 00 00 00 	nop 
4000a67c:	01 00 00 00 	nop 

4000a680 <HW_trap_0x68>:
4000a680:	91 d0 20 00 	ta  0
4000a684:	01 00 00 00 	nop 
4000a688:	01 00 00 00 	nop 
4000a68c:	01 00 00 00 	nop 

4000a690 <HW_trap_0x69>:
4000a690:	91 d0 20 00 	ta  0
4000a694:	01 00 00 00 	nop 
4000a698:	01 00 00 00 	nop 
4000a69c:	01 00 00 00 	nop 

4000a6a0 <HW_trap_0x6a>:
4000a6a0:	91 d0 20 00 	ta  0
4000a6a4:	01 00 00 00 	nop 
4000a6a8:	01 00 00 00 	nop 
4000a6ac:	01 00 00 00 	nop 

4000a6b0 <HW_trap_0x6b>:
4000a6b0:	91 d0 20 00 	ta  0
4000a6b4:	01 00 00 00 	nop 
4000a6b8:	01 00 00 00 	nop 
4000a6bc:	01 00 00 00 	nop 

4000a6c0 <HW_trap_0x6c>:
4000a6c0:	91 d0 20 00 	ta  0
4000a6c4:	01 00 00 00 	nop 
4000a6c8:	01 00 00 00 	nop 
4000a6cc:	01 00 00 00 	nop 

4000a6d0 <HW_trap_0x6d>:
4000a6d0:	91 d0 20 00 	ta  0
4000a6d4:	01 00 00 00 	nop 
4000a6d8:	01 00 00 00 	nop 
4000a6dc:	01 00 00 00 	nop 

4000a6e0 <HW_trap_0x6e>:
4000a6e0:	91 d0 20 00 	ta  0
4000a6e4:	01 00 00 00 	nop 
4000a6e8:	01 00 00 00 	nop 
4000a6ec:	01 00 00 00 	nop 

4000a6f0 <HW_trap_0x6f>:
4000a6f0:	91 d0 20 00 	ta  0
4000a6f4:	01 00 00 00 	nop 
4000a6f8:	01 00 00 00 	nop 
4000a6fc:	01 00 00 00 	nop 

4000a700 <HW_trap_0x70>:
4000a700:	91 d0 20 00 	ta  0
4000a704:	01 00 00 00 	nop 
4000a708:	01 00 00 00 	nop 
4000a70c:	01 00 00 00 	nop 

4000a710 <HW_trap_0x71>:
4000a710:	91 d0 20 00 	ta  0
4000a714:	01 00 00 00 	nop 
4000a718:	01 00 00 00 	nop 
4000a71c:	01 00 00 00 	nop 

4000a720 <HW_trap_0x72>:
4000a720:	91 d0 20 00 	ta  0
4000a724:	01 00 00 00 	nop 
4000a728:	01 00 00 00 	nop 
4000a72c:	01 00 00 00 	nop 

4000a730 <HW_trap_0x73>:
4000a730:	91 d0 20 00 	ta  0
4000a734:	01 00 00 00 	nop 
4000a738:	01 00 00 00 	nop 
4000a73c:	01 00 00 00 	nop 

4000a740 <HW_trap_0x74>:
4000a740:	91 d0 20 00 	ta  0
4000a744:	01 00 00 00 	nop 
4000a748:	01 00 00 00 	nop 
4000a74c:	01 00 00 00 	nop 

4000a750 <HW_trap_0x75>:
4000a750:	91 d0 20 00 	ta  0
4000a754:	01 00 00 00 	nop 
4000a758:	01 00 00 00 	nop 
4000a75c:	01 00 00 00 	nop 

4000a760 <HW_trap_0x76>:
4000a760:	91 d0 20 00 	ta  0
4000a764:	01 00 00 00 	nop 
4000a768:	01 00 00 00 	nop 
4000a76c:	01 00 00 00 	nop 

4000a770 <HW_trap_0x77>:
4000a770:	91 d0 20 00 	ta  0
4000a774:	01 00 00 00 	nop 
4000a778:	01 00 00 00 	nop 
4000a77c:	01 00 00 00 	nop 

4000a780 <HW_trap_0x78>:
4000a780:	91 d0 20 00 	ta  0
4000a784:	01 00 00 00 	nop 
4000a788:	01 00 00 00 	nop 
4000a78c:	01 00 00 00 	nop 

4000a790 <HW_trap_0x79>:
4000a790:	91 d0 20 00 	ta  0
4000a794:	01 00 00 00 	nop 
4000a798:	01 00 00 00 	nop 
4000a79c:	01 00 00 00 	nop 

4000a7a0 <HW_trap_0x7a>:
4000a7a0:	91 d0 20 00 	ta  0
4000a7a4:	01 00 00 00 	nop 
4000a7a8:	01 00 00 00 	nop 
4000a7ac:	01 00 00 00 	nop 

4000a7b0 <HW_trap_0x7b>:
4000a7b0:	91 d0 20 00 	ta  0
4000a7b4:	01 00 00 00 	nop 
4000a7b8:	01 00 00 00 	nop 
4000a7bc:	01 00 00 00 	nop 

4000a7c0 <HW_trap_0x7c>:
4000a7c0:	91 d0 20 00 	ta  0
4000a7c4:	01 00 00 00 	nop 
4000a7c8:	01 00 00 00 	nop 
4000a7cc:	01 00 00 00 	nop 

4000a7d0 <HW_trap_0x7d>:
4000a7d0:	91 d0 20 00 	ta  0
4000a7d4:	01 00 00 00 	nop 
4000a7d8:	01 00 00 00 	nop 
4000a7dc:	01 00 00 00 	nop 

4000a7e0 <HW_trap_0x7e>:
4000a7e0:	91 d0 20 00 	ta  0
4000a7e4:	01 00 00 00 	nop 
4000a7e8:	01 00 00 00 	nop 
4000a7ec:	01 00 00 00 	nop 

4000a7f0 <HW_trap_0x7f>:
4000a7f0:	91 d0 20 00 	ta  0
4000a7f4:	01 00 00 00 	nop 
4000a7f8:	01 00 00 00 	nop 
4000a7fc:	01 00 00 00 	nop 

4000a800 <SW_trap_0x80>:
4000a800:	91 d0 20 00 	ta  0
4000a804:	01 00 00 00 	nop 
4000a808:	01 00 00 00 	nop 
4000a80c:	01 00 00 00 	nop 

4000a810 <SW_trap_0x81>:
4000a810:	a1 48 00 00 	rd  %psr, %l0
4000a814:	a7 58 00 00 	rd  %tbr, %l3
4000a818:	10 bf f3 3a 	b  40007500 <generic_vectored_sw_trap>
4000a81c:	01 00 00 00 	nop 

4000a820 <SW_trap_0x82>:
4000a820:	a1 48 00 00 	rd  %psr, %l0
4000a824:	a7 58 00 00 	rd  %tbr, %l3
4000a828:	10 bf f3 36 	b  40007500 <generic_vectored_sw_trap>
4000a82c:	01 00 00 00 	nop 

4000a830 <SW_trap_0x83>:
4000a830:	a1 48 00 00 	rd  %psr, %l0
4000a834:	a7 58 00 00 	rd  %tbr, %l3
4000a838:	10 bf f3 32 	b  40007500 <generic_vectored_sw_trap>
4000a83c:	01 00 00 00 	nop 

4000a840 <SW_trap_0x84>:
4000a840:	a1 48 00 00 	rd  %psr, %l0
4000a844:	a7 58 00 00 	rd  %tbr, %l3
4000a848:	10 bf f3 2e 	b  40007500 <generic_vectored_sw_trap>
4000a84c:	01 00 00 00 	nop 

4000a850 <SW_trap_0x85>:
4000a850:	a1 48 00 00 	rd  %psr, %l0
4000a854:	a7 58 00 00 	rd  %tbr, %l3
4000a858:	10 bf f3 2a 	b  40007500 <generic_vectored_sw_trap>
4000a85c:	01 00 00 00 	nop 

4000a860 <SW_trap_0x86>:
4000a860:	a1 48 00 00 	rd  %psr, %l0
4000a864:	a7 58 00 00 	rd  %tbr, %l3
4000a868:	10 bf f3 26 	b  40007500 <generic_vectored_sw_trap>
4000a86c:	01 00 00 00 	nop 

4000a870 <SW_trap_0x87>:
4000a870:	a1 48 00 00 	rd  %psr, %l0
4000a874:	a7 58 00 00 	rd  %tbr, %l3
4000a878:	10 bf f3 22 	b  40007500 <generic_vectored_sw_trap>
4000a87c:	01 00 00 00 	nop 

4000a880 <SW_trap_0x88>:
4000a880:	a1 48 00 00 	rd  %psr, %l0
4000a884:	a7 58 00 00 	rd  %tbr, %l3
4000a888:	10 bf f3 1e 	b  40007500 <generic_vectored_sw_trap>
4000a88c:	01 00 00 00 	nop 

4000a890 <SW_trap_0x89>:
4000a890:	a1 48 00 00 	rd  %psr, %l0
4000a894:	a7 58 00 00 	rd  %tbr, %l3
4000a898:	10 bf f3 1a 	b  40007500 <generic_vectored_sw_trap>
4000a89c:	01 00 00 00 	nop 

4000a8a0 <SW_trap_0x8a>:
4000a8a0:	a1 48 00 00 	rd  %psr, %l0
4000a8a4:	a7 58 00 00 	rd  %tbr, %l3
4000a8a8:	10 bf f3 16 	b  40007500 <generic_vectored_sw_trap>
4000a8ac:	01 00 00 00 	nop 

4000a8b0 <SW_trap_0x8b>:
4000a8b0:	a1 48 00 00 	rd  %psr, %l0
4000a8b4:	a7 58 00 00 	rd  %tbr, %l3
4000a8b8:	10 bf f3 12 	b  40007500 <generic_vectored_sw_trap>
4000a8bc:	01 00 00 00 	nop 

4000a8c0 <SW_trap_0x8c>:
4000a8c0:	a1 48 00 00 	rd  %psr, %l0
4000a8c4:	a7 58 00 00 	rd  %tbr, %l3
4000a8c8:	10 bf f3 0e 	b  40007500 <generic_vectored_sw_trap>
4000a8cc:	01 00 00 00 	nop 

4000a8d0 <SW_trap_0x8d>:
4000a8d0:	a1 48 00 00 	rd  %psr, %l0
4000a8d4:	a7 58 00 00 	rd  %tbr, %l3
4000a8d8:	10 bf f3 0a 	b  40007500 <generic_vectored_sw_trap>
4000a8dc:	01 00 00 00 	nop 

4000a8e0 <SW_trap_0x8e>:
4000a8e0:	a1 48 00 00 	rd  %psr, %l0
4000a8e4:	a7 58 00 00 	rd  %tbr, %l3
4000a8e8:	10 bf f3 06 	b  40007500 <generic_vectored_sw_trap>
4000a8ec:	01 00 00 00 	nop 

4000a8f0 <SW_trap_0x8f>:
4000a8f0:	a1 48 00 00 	rd  %psr, %l0
4000a8f4:	a7 58 00 00 	rd  %tbr, %l3
4000a8f8:	10 bf f3 02 	b  40007500 <generic_vectored_sw_trap>
4000a8fc:	01 00 00 00 	nop 

4000a900 <SW_trap_0x90>:
4000a900:	a1 48 00 00 	rd  %psr, %l0
4000a904:	a7 58 00 00 	rd  %tbr, %l3
4000a908:	10 bf f3 3e 	b  40007600 <generic_read_asr>
4000a90c:	01 00 00 00 	nop 

4000a910 <SW_trap_0x91>:
4000a910:	91 d0 20 00 	ta  0
4000a914:	01 00 00 00 	nop 
4000a918:	01 00 00 00 	nop 
4000a91c:	01 00 00 00 	nop 

4000a920 <SW_trap_0x92>:
4000a920:	91 d0 20 00 	ta  0
4000a924:	01 00 00 00 	nop 
4000a928:	01 00 00 00 	nop 
4000a92c:	01 00 00 00 	nop 

4000a930 <SW_trap_0x93>:
4000a930:	91 d0 20 00 	ta  0
4000a934:	01 00 00 00 	nop 
4000a938:	01 00 00 00 	nop 
4000a93c:	01 00 00 00 	nop 

4000a940 <SW_trap_0x94>:
4000a940:	91 d0 20 00 	ta  0
4000a944:	01 00 00 00 	nop 
4000a948:	01 00 00 00 	nop 
4000a94c:	01 00 00 00 	nop 

4000a950 <SW_trap_0x95>:
4000a950:	91 d0 20 00 	ta  0
4000a954:	01 00 00 00 	nop 
4000a958:	01 00 00 00 	nop 
4000a95c:	01 00 00 00 	nop 

4000a960 <SW_trap_0x96>:
4000a960:	91 d0 20 00 	ta  0
4000a964:	01 00 00 00 	nop 
4000a968:	01 00 00 00 	nop 
4000a96c:	01 00 00 00 	nop 

4000a970 <SW_trap_0x97>:
4000a970:	91 d0 20 00 	ta  0
4000a974:	01 00 00 00 	nop 
4000a978:	01 00 00 00 	nop 
4000a97c:	01 00 00 00 	nop 

4000a980 <SW_trap_0x98>:
4000a980:	91 d0 20 00 	ta  0
4000a984:	01 00 00 00 	nop 
4000a988:	01 00 00 00 	nop 
4000a98c:	01 00 00 00 	nop 

4000a990 <SW_trap_0x99>:
4000a990:	91 d0 20 00 	ta  0
4000a994:	01 00 00 00 	nop 
4000a998:	01 00 00 00 	nop 
4000a99c:	01 00 00 00 	nop 

4000a9a0 <SW_trap_0x9a>:
4000a9a0:	91 d0 20 00 	ta  0
4000a9a4:	01 00 00 00 	nop 
4000a9a8:	01 00 00 00 	nop 
4000a9ac:	01 00 00 00 	nop 

4000a9b0 <SW_trap_0x9b>:
4000a9b0:	91 d0 20 00 	ta  0
4000a9b4:	01 00 00 00 	nop 
4000a9b8:	01 00 00 00 	nop 
4000a9bc:	01 00 00 00 	nop 

4000a9c0 <SW_trap_0x9c>:
4000a9c0:	91 d0 20 00 	ta  0
4000a9c4:	01 00 00 00 	nop 
4000a9c8:	01 00 00 00 	nop 
4000a9cc:	01 00 00 00 	nop 

4000a9d0 <SW_trap_0x9d>:
4000a9d0:	91 d0 20 00 	ta  0
4000a9d4:	01 00 00 00 	nop 
4000a9d8:	01 00 00 00 	nop 
4000a9dc:	01 00 00 00 	nop 

4000a9e0 <SW_trap_0x9e>:
4000a9e0:	91 d0 20 00 	ta  0
4000a9e4:	01 00 00 00 	nop 
4000a9e8:	01 00 00 00 	nop 
4000a9ec:	01 00 00 00 	nop 

4000a9f0 <SW_trap_0x9f>:
4000a9f0:	91 d0 20 00 	ta  0
4000a9f4:	01 00 00 00 	nop 
4000a9f8:	01 00 00 00 	nop 
4000a9fc:	01 00 00 00 	nop 

4000aa00 <SW_trap_0xa0>:
4000aa00:	91 d0 20 00 	ta  0
4000aa04:	01 00 00 00 	nop 
4000aa08:	01 00 00 00 	nop 
4000aa0c:	01 00 00 00 	nop 

4000aa10 <SW_trap_0xa1>:
4000aa10:	91 d0 20 00 	ta  0
4000aa14:	01 00 00 00 	nop 
4000aa18:	01 00 00 00 	nop 
4000aa1c:	01 00 00 00 	nop 

4000aa20 <SW_trap_0xa2>:
4000aa20:	91 d0 20 00 	ta  0
4000aa24:	01 00 00 00 	nop 
4000aa28:	01 00 00 00 	nop 
4000aa2c:	01 00 00 00 	nop 

4000aa30 <SW_trap_0xa3>:
4000aa30:	91 d0 20 00 	ta  0
4000aa34:	01 00 00 00 	nop 
4000aa38:	01 00 00 00 	nop 
4000aa3c:	01 00 00 00 	nop 

4000aa40 <SW_trap_0xa4>:
4000aa40:	91 d0 20 00 	ta  0
4000aa44:	01 00 00 00 	nop 
4000aa48:	01 00 00 00 	nop 
4000aa4c:	01 00 00 00 	nop 

4000aa50 <SW_trap_0xa5>:
4000aa50:	91 d0 20 00 	ta  0
4000aa54:	01 00 00 00 	nop 
4000aa58:	01 00 00 00 	nop 
4000aa5c:	01 00 00 00 	nop 

4000aa60 <SW_trap_0xa6>:
4000aa60:	91 d0 20 00 	ta  0
4000aa64:	01 00 00 00 	nop 
4000aa68:	01 00 00 00 	nop 
4000aa6c:	01 00 00 00 	nop 

4000aa70 <SW_trap_0xa7>:
4000aa70:	91 d0 20 00 	ta  0
4000aa74:	01 00 00 00 	nop 
4000aa78:	01 00 00 00 	nop 
4000aa7c:	01 00 00 00 	nop 

4000aa80 <SW_trap_0xa8>:
4000aa80:	91 d0 20 00 	ta  0
4000aa84:	01 00 00 00 	nop 
4000aa88:	01 00 00 00 	nop 
4000aa8c:	01 00 00 00 	nop 

4000aa90 <SW_trap_0xa9>:
4000aa90:	91 d0 20 00 	ta  0
4000aa94:	01 00 00 00 	nop 
4000aa98:	01 00 00 00 	nop 
4000aa9c:	01 00 00 00 	nop 

4000aaa0 <SW_trap_0xaa>:
4000aaa0:	91 d0 20 00 	ta  0
4000aaa4:	01 00 00 00 	nop 
4000aaa8:	01 00 00 00 	nop 
4000aaac:	01 00 00 00 	nop 

4000aab0 <SW_trap_0xab>:
4000aab0:	91 d0 20 00 	ta  0
4000aab4:	01 00 00 00 	nop 
4000aab8:	01 00 00 00 	nop 
4000aabc:	01 00 00 00 	nop 

4000aac0 <SW_trap_0xac>:
4000aac0:	91 d0 20 00 	ta  0
4000aac4:	01 00 00 00 	nop 
4000aac8:	01 00 00 00 	nop 
4000aacc:	01 00 00 00 	nop 

4000aad0 <SW_trap_0xad>:
4000aad0:	91 d0 20 00 	ta  0
4000aad4:	01 00 00 00 	nop 
4000aad8:	01 00 00 00 	nop 
4000aadc:	01 00 00 00 	nop 

4000aae0 <SW_trap_0xae>:
4000aae0:	91 d0 20 00 	ta  0
4000aae4:	01 00 00 00 	nop 
4000aae8:	01 00 00 00 	nop 
4000aaec:	01 00 00 00 	nop 

4000aaf0 <SW_trap_0xaf>:
4000aaf0:	91 d0 20 00 	ta  0
4000aaf4:	01 00 00 00 	nop 
4000aaf8:	01 00 00 00 	nop 
4000aafc:	01 00 00 00 	nop 

4000ab00 <SW_trap_0xb0>:
4000ab00:	91 d0 20 00 	ta  0
4000ab04:	01 00 00 00 	nop 
4000ab08:	01 00 00 00 	nop 
4000ab0c:	01 00 00 00 	nop 

4000ab10 <SW_trap_0xb1>:
4000ab10:	91 d0 20 00 	ta  0
4000ab14:	01 00 00 00 	nop 
4000ab18:	01 00 00 00 	nop 
4000ab1c:	01 00 00 00 	nop 

4000ab20 <SW_trap_0xb2>:
4000ab20:	91 d0 20 00 	ta  0
4000ab24:	01 00 00 00 	nop 
4000ab28:	01 00 00 00 	nop 
4000ab2c:	01 00 00 00 	nop 

4000ab30 <SW_trap_0xb3>:
4000ab30:	91 d0 20 00 	ta  0
4000ab34:	01 00 00 00 	nop 
4000ab38:	01 00 00 00 	nop 
4000ab3c:	01 00 00 00 	nop 

4000ab40 <SW_trap_0xb4>:
4000ab40:	91 d0 20 00 	ta  0
4000ab44:	01 00 00 00 	nop 
4000ab48:	01 00 00 00 	nop 
4000ab4c:	01 00 00 00 	nop 

4000ab50 <SW_trap_0xb5>:
4000ab50:	91 d0 20 00 	ta  0
4000ab54:	01 00 00 00 	nop 
4000ab58:	01 00 00 00 	nop 
4000ab5c:	01 00 00 00 	nop 

4000ab60 <SW_trap_0xb6>:
4000ab60:	91 d0 20 00 	ta  0
4000ab64:	01 00 00 00 	nop 
4000ab68:	01 00 00 00 	nop 
4000ab6c:	01 00 00 00 	nop 

4000ab70 <SW_trap_0xb7>:
4000ab70:	91 d0 20 00 	ta  0
4000ab74:	01 00 00 00 	nop 
4000ab78:	01 00 00 00 	nop 
4000ab7c:	01 00 00 00 	nop 

4000ab80 <SW_trap_0xb8>:
4000ab80:	91 d0 20 00 	ta  0
4000ab84:	01 00 00 00 	nop 
4000ab88:	01 00 00 00 	nop 
4000ab8c:	01 00 00 00 	nop 

4000ab90 <SW_trap_0xb9>:
4000ab90:	91 d0 20 00 	ta  0
4000ab94:	01 00 00 00 	nop 
4000ab98:	01 00 00 00 	nop 
4000ab9c:	01 00 00 00 	nop 

4000aba0 <SW_trap_0xba>:
4000aba0:	91 d0 20 00 	ta  0
4000aba4:	01 00 00 00 	nop 
4000aba8:	01 00 00 00 	nop 
4000abac:	01 00 00 00 	nop 

4000abb0 <SW_trap_0xbb>:
4000abb0:	91 d0 20 00 	ta  0
4000abb4:	01 00 00 00 	nop 
4000abb8:	01 00 00 00 	nop 
4000abbc:	01 00 00 00 	nop 

4000abc0 <SW_trap_0xbc>:
4000abc0:	91 d0 20 00 	ta  0
4000abc4:	01 00 00 00 	nop 
4000abc8:	01 00 00 00 	nop 
4000abcc:	01 00 00 00 	nop 

4000abd0 <SW_trap_0xbd>:
4000abd0:	91 d0 20 00 	ta  0
4000abd4:	01 00 00 00 	nop 
4000abd8:	01 00 00 00 	nop 
4000abdc:	01 00 00 00 	nop 

4000abe0 <SW_trap_0xbe>:
4000abe0:	91 d0 20 00 	ta  0
4000abe4:	01 00 00 00 	nop 
4000abe8:	01 00 00 00 	nop 
4000abec:	01 00 00 00 	nop 

4000abf0 <SW_trap_0xbf>:
4000abf0:	91 d0 20 00 	ta  0
4000abf4:	01 00 00 00 	nop 
4000abf8:	01 00 00 00 	nop 
4000abfc:	01 00 00 00 	nop 

4000ac00 <SW_trap_0xc0>:
4000ac00:	91 d0 20 00 	ta  0
4000ac04:	01 00 00 00 	nop 
4000ac08:	01 00 00 00 	nop 
4000ac0c:	01 00 00 00 	nop 

4000ac10 <SW_trap_0xc1>:
4000ac10:	91 d0 20 00 	ta  0
4000ac14:	01 00 00 00 	nop 
4000ac18:	01 00 00 00 	nop 
4000ac1c:	01 00 00 00 	nop 

4000ac20 <SW_trap_0xc2>:
4000ac20:	91 d0 20 00 	ta  0
4000ac24:	01 00 00 00 	nop 
4000ac28:	01 00 00 00 	nop 
4000ac2c:	01 00 00 00 	nop 

4000ac30 <SW_trap_0xc3>:
4000ac30:	91 d0 20 00 	ta  0
4000ac34:	01 00 00 00 	nop 
4000ac38:	01 00 00 00 	nop 
4000ac3c:	01 00 00 00 	nop 

4000ac40 <SW_trap_0xc4>:
4000ac40:	91 d0 20 00 	ta  0
4000ac44:	01 00 00 00 	nop 
4000ac48:	01 00 00 00 	nop 
4000ac4c:	01 00 00 00 	nop 

4000ac50 <SW_trap_0xc5>:
4000ac50:	91 d0 20 00 	ta  0
4000ac54:	01 00 00 00 	nop 
4000ac58:	01 00 00 00 	nop 
4000ac5c:	01 00 00 00 	nop 

4000ac60 <SW_trap_0xc6>:
4000ac60:	91 d0 20 00 	ta  0
4000ac64:	01 00 00 00 	nop 
4000ac68:	01 00 00 00 	nop 
4000ac6c:	01 00 00 00 	nop 

4000ac70 <SW_trap_0xc7>:
4000ac70:	91 d0 20 00 	ta  0
4000ac74:	01 00 00 00 	nop 
4000ac78:	01 00 00 00 	nop 
4000ac7c:	01 00 00 00 	nop 

4000ac80 <SW_trap_0xc8>:
4000ac80:	91 d0 20 00 	ta  0
4000ac84:	01 00 00 00 	nop 
4000ac88:	01 00 00 00 	nop 
4000ac8c:	01 00 00 00 	nop 

4000ac90 <SW_trap_0xc9>:
4000ac90:	91 d0 20 00 	ta  0
4000ac94:	01 00 00 00 	nop 
4000ac98:	01 00 00 00 	nop 
4000ac9c:	01 00 00 00 	nop 

4000aca0 <SW_trap_0xca>:
4000aca0:	91 d0 20 00 	ta  0
4000aca4:	01 00 00 00 	nop 
4000aca8:	01 00 00 00 	nop 
4000acac:	01 00 00 00 	nop 

4000acb0 <SW_trap_0xcb>:
4000acb0:	91 d0 20 00 	ta  0
4000acb4:	01 00 00 00 	nop 
4000acb8:	01 00 00 00 	nop 
4000acbc:	01 00 00 00 	nop 

4000acc0 <SW_trap_0xcc>:
4000acc0:	91 d0 20 00 	ta  0
4000acc4:	01 00 00 00 	nop 
4000acc8:	01 00 00 00 	nop 
4000accc:	01 00 00 00 	nop 

4000acd0 <SW_trap_0xcd>:
4000acd0:	91 d0 20 00 	ta  0
4000acd4:	01 00 00 00 	nop 
4000acd8:	01 00 00 00 	nop 
4000acdc:	01 00 00 00 	nop 

4000ace0 <SW_trap_0xce>:
4000ace0:	91 d0 20 00 	ta  0
4000ace4:	01 00 00 00 	nop 
4000ace8:	01 00 00 00 	nop 
4000acec:	01 00 00 00 	nop 

4000acf0 <SW_trap_0xcf>:
4000acf0:	91 d0 20 00 	ta  0
4000acf4:	01 00 00 00 	nop 
4000acf8:	01 00 00 00 	nop 
4000acfc:	01 00 00 00 	nop 

4000ad00 <SW_trap_0xd0>:
4000ad00:	91 d0 20 00 	ta  0
4000ad04:	01 00 00 00 	nop 
4000ad08:	01 00 00 00 	nop 
4000ad0c:	01 00 00 00 	nop 

4000ad10 <SW_trap_0xd1>:
4000ad10:	91 d0 20 00 	ta  0
4000ad14:	01 00 00 00 	nop 
4000ad18:	01 00 00 00 	nop 
4000ad1c:	01 00 00 00 	nop 

4000ad20 <SW_trap_0xd2>:
4000ad20:	91 d0 20 00 	ta  0
4000ad24:	01 00 00 00 	nop 
4000ad28:	01 00 00 00 	nop 
4000ad2c:	01 00 00 00 	nop 

4000ad30 <SW_trap_0xd3>:
4000ad30:	91 d0 20 00 	ta  0
4000ad34:	01 00 00 00 	nop 
4000ad38:	01 00 00 00 	nop 
4000ad3c:	01 00 00 00 	nop 

4000ad40 <SW_trap_0xd4>:
4000ad40:	91 d0 20 00 	ta  0
4000ad44:	01 00 00 00 	nop 
4000ad48:	01 00 00 00 	nop 
4000ad4c:	01 00 00 00 	nop 

4000ad50 <SW_trap_0xd5>:
4000ad50:	91 d0 20 00 	ta  0
4000ad54:	01 00 00 00 	nop 
4000ad58:	01 00 00 00 	nop 
4000ad5c:	01 00 00 00 	nop 

4000ad60 <SW_trap_0xd6>:
4000ad60:	91 d0 20 00 	ta  0
4000ad64:	01 00 00 00 	nop 
4000ad68:	01 00 00 00 	nop 
4000ad6c:	01 00 00 00 	nop 

4000ad70 <SW_trap_0xd7>:
4000ad70:	91 d0 20 00 	ta  0
4000ad74:	01 00 00 00 	nop 
4000ad78:	01 00 00 00 	nop 
4000ad7c:	01 00 00 00 	nop 

4000ad80 <SW_trap_0xd8>:
4000ad80:	91 d0 20 00 	ta  0
4000ad84:	01 00 00 00 	nop 
4000ad88:	01 00 00 00 	nop 
4000ad8c:	01 00 00 00 	nop 

4000ad90 <SW_trap_0xd9>:
4000ad90:	91 d0 20 00 	ta  0
4000ad94:	01 00 00 00 	nop 
4000ad98:	01 00 00 00 	nop 
4000ad9c:	01 00 00 00 	nop 

4000ada0 <SW_trap_0xda>:
4000ada0:	91 d0 20 00 	ta  0
4000ada4:	01 00 00 00 	nop 
4000ada8:	01 00 00 00 	nop 
4000adac:	01 00 00 00 	nop 

4000adb0 <SW_trap_0xdb>:
4000adb0:	91 d0 20 00 	ta  0
4000adb4:	01 00 00 00 	nop 
4000adb8:	01 00 00 00 	nop 
4000adbc:	01 00 00 00 	nop 

4000adc0 <SW_trap_0xdc>:
4000adc0:	91 d0 20 00 	ta  0
4000adc4:	01 00 00 00 	nop 
4000adc8:	01 00 00 00 	nop 
4000adcc:	01 00 00 00 	nop 

4000add0 <SW_trap_0xdd>:
4000add0:	91 d0 20 00 	ta  0
4000add4:	01 00 00 00 	nop 
4000add8:	01 00 00 00 	nop 
4000addc:	01 00 00 00 	nop 

4000ade0 <SW_trap_0xde>:
4000ade0:	91 d0 20 00 	ta  0
4000ade4:	01 00 00 00 	nop 
4000ade8:	01 00 00 00 	nop 
4000adec:	01 00 00 00 	nop 

4000adf0 <SW_trap_0xdf>:
4000adf0:	91 d0 20 00 	ta  0
4000adf4:	01 00 00 00 	nop 
4000adf8:	01 00 00 00 	nop 
4000adfc:	01 00 00 00 	nop 

4000ae00 <SW_trap_0xe0>:
4000ae00:	91 d0 20 00 	ta  0
4000ae04:	01 00 00 00 	nop 
4000ae08:	01 00 00 00 	nop 
4000ae0c:	01 00 00 00 	nop 

4000ae10 <SW_trap_0xe1>:
4000ae10:	91 d0 20 00 	ta  0
4000ae14:	01 00 00 00 	nop 
4000ae18:	01 00 00 00 	nop 
4000ae1c:	01 00 00 00 	nop 

4000ae20 <SW_trap_0xe2>:
4000ae20:	91 d0 20 00 	ta  0
4000ae24:	01 00 00 00 	nop 
4000ae28:	01 00 00 00 	nop 
4000ae2c:	01 00 00 00 	nop 

4000ae30 <SW_trap_0xe3>:
4000ae30:	91 d0 20 00 	ta  0
4000ae34:	01 00 00 00 	nop 
4000ae38:	01 00 00 00 	nop 
4000ae3c:	01 00 00 00 	nop 

4000ae40 <SW_trap_0xe4>:
4000ae40:	91 d0 20 00 	ta  0
4000ae44:	01 00 00 00 	nop 
4000ae48:	01 00 00 00 	nop 
4000ae4c:	01 00 00 00 	nop 

4000ae50 <SW_trap_0xe5>:
4000ae50:	91 d0 20 00 	ta  0
4000ae54:	01 00 00 00 	nop 
4000ae58:	01 00 00 00 	nop 
4000ae5c:	01 00 00 00 	nop 

4000ae60 <SW_trap_0xe6>:
4000ae60:	91 d0 20 00 	ta  0
4000ae64:	01 00 00 00 	nop 
4000ae68:	01 00 00 00 	nop 
4000ae6c:	01 00 00 00 	nop 

4000ae70 <SW_trap_0xe7>:
4000ae70:	91 d0 20 00 	ta  0
4000ae74:	01 00 00 00 	nop 
4000ae78:	01 00 00 00 	nop 
4000ae7c:	01 00 00 00 	nop 

4000ae80 <SW_trap_0xe8>:
4000ae80:	91 d0 20 00 	ta  0
4000ae84:	01 00 00 00 	nop 
4000ae88:	01 00 00 00 	nop 
4000ae8c:	01 00 00 00 	nop 

4000ae90 <SW_trap_0xe9>:
4000ae90:	91 d0 20 00 	ta  0
4000ae94:	01 00 00 00 	nop 
4000ae98:	01 00 00 00 	nop 
4000ae9c:	01 00 00 00 	nop 

4000aea0 <SW_trap_0xea>:
4000aea0:	91 d0 20 00 	ta  0
4000aea4:	01 00 00 00 	nop 
4000aea8:	01 00 00 00 	nop 
4000aeac:	01 00 00 00 	nop 

4000aeb0 <SW_trap_0xeb>:
4000aeb0:	91 d0 20 00 	ta  0
4000aeb4:	01 00 00 00 	nop 
4000aeb8:	01 00 00 00 	nop 
4000aebc:	01 00 00 00 	nop 

4000aec0 <SW_trap_0xec>:
4000aec0:	91 d0 20 00 	ta  0
4000aec4:	01 00 00 00 	nop 
4000aec8:	01 00 00 00 	nop 
4000aecc:	01 00 00 00 	nop 

4000aed0 <SW_trap_0xed>:
4000aed0:	91 d0 20 00 	ta  0
4000aed4:	01 00 00 00 	nop 
4000aed8:	01 00 00 00 	nop 
4000aedc:	01 00 00 00 	nop 

4000aee0 <SW_trap_0xee>:
4000aee0:	91 d0 20 00 	ta  0
4000aee4:	01 00 00 00 	nop 
4000aee8:	01 00 00 00 	nop 
4000aeec:	01 00 00 00 	nop 

4000aef0 <SW_trap_0xef>:
4000aef0:	91 d0 20 00 	ta  0
4000aef4:	01 00 00 00 	nop 
4000aef8:	01 00 00 00 	nop 
4000aefc:	01 00 00 00 	nop 

4000af00 <SW_trap_0xf0>:
4000af00:	91 d0 20 00 	ta  0
4000af04:	01 00 00 00 	nop 
4000af08:	01 00 00 00 	nop 
4000af0c:	01 00 00 00 	nop 

4000af10 <SW_trap_0xf1>:
4000af10:	91 d0 20 00 	ta  0
4000af14:	01 00 00 00 	nop 
4000af18:	01 00 00 00 	nop 
4000af1c:	01 00 00 00 	nop 

4000af20 <SW_trap_0xf2>:
4000af20:	91 d0 20 00 	ta  0
4000af24:	01 00 00 00 	nop 
4000af28:	01 00 00 00 	nop 
4000af2c:	01 00 00 00 	nop 

4000af30 <SW_trap_0xf3>:
4000af30:	91 d0 20 00 	ta  0
4000af34:	01 00 00 00 	nop 
4000af38:	01 00 00 00 	nop 
4000af3c:	01 00 00 00 	nop 

4000af40 <SW_trap_0xf4>:
4000af40:	91 d0 20 00 	ta  0
4000af44:	01 00 00 00 	nop 
4000af48:	01 00 00 00 	nop 
4000af4c:	01 00 00 00 	nop 

4000af50 <SW_trap_0xf5>:
4000af50:	91 d0 20 00 	ta  0
4000af54:	01 00 00 00 	nop 
4000af58:	01 00 00 00 	nop 
4000af5c:	01 00 00 00 	nop 

4000af60 <SW_trap_0xf6>:
4000af60:	91 d0 20 00 	ta  0
4000af64:	01 00 00 00 	nop 
4000af68:	01 00 00 00 	nop 
4000af6c:	01 00 00 00 	nop 

4000af70 <SW_trap_0xf7>:
4000af70:	91 d0 20 00 	ta  0
4000af74:	01 00 00 00 	nop 
4000af78:	01 00 00 00 	nop 
4000af7c:	01 00 00 00 	nop 

4000af80 <SW_trap_0xf8>:
4000af80:	91 d0 20 00 	ta  0
4000af84:	01 00 00 00 	nop 
4000af88:	01 00 00 00 	nop 
4000af8c:	01 00 00 00 	nop 

4000af90 <SW_trap_0xf9>:
4000af90:	91 d0 20 00 	ta  0
4000af94:	01 00 00 00 	nop 
4000af98:	01 00 00 00 	nop 
4000af9c:	01 00 00 00 	nop 

4000afa0 <SW_trap_0xfa>:
4000afa0:	91 d0 20 00 	ta  0
4000afa4:	01 00 00 00 	nop 
4000afa8:	01 00 00 00 	nop 
4000afac:	01 00 00 00 	nop 

4000afb0 <SW_trap_0xfb>:
4000afb0:	91 d0 20 00 	ta  0
4000afb4:	01 00 00 00 	nop 
4000afb8:	01 00 00 00 	nop 
4000afbc:	01 00 00 00 	nop 

4000afc0 <SW_trap_0xfc>:
4000afc0:	91 d0 20 00 	ta  0
4000afc4:	01 00 00 00 	nop 
4000afc8:	01 00 00 00 	nop 
4000afcc:	01 00 00 00 	nop 

4000afd0 <SW_trap_0xfd>:
4000afd0:	91 d0 20 00 	ta  0
4000afd4:	01 00 00 00 	nop 
4000afd8:	01 00 00 00 	nop 
4000afdc:	01 00 00 00 	nop 

4000afe0 <SW_trap_0xfe>:
4000afe0:	91 d0 20 00 	ta  0
4000afe4:	01 00 00 00 	nop 
4000afe8:	01 00 00 00 	nop 
4000afec:	01 00 00 00 	nop 
4000aff0:	01 00 00 00 	nop 
4000aff4:	01 00 00 00 	nop 
4000aff8:	01 00 00 00 	nop 
4000affc:	01 00 00 00 	nop 

4000b000 <main>:
4000b000:	9d e3 bf 78 	save  %sp, -136, %sp
4000b004:	7f ff e2 a7 	call  40003aa0 <__ajit_write_serial_control_register_via_bypass__>
4000b008:	90 10 20 01 	mov  1, %o0
4000b00c:	11 10 00 40 	sethi  %hi(0x40010000), %o0
4000b010:	7f ff d5 3b 	call  400004fc <cortos_printf>
4000b014:	90 12 23 70 	or  %o0, 0x370, %o0	! 40010370 <__clz_tab+0x2e0>
4000b018:	92 10 20 08 	mov  8, %o1
4000b01c:	94 10 20 01 	mov  1, %o2
4000b020:	7f ff df 19 	call  40002c84 <cortos_reserveQueue>
4000b024:	90 10 20 04 	mov  4, %o0
4000b028:	92 10 20 08 	mov  8, %o1
4000b02c:	b0 10 00 08 	mov  %o0, %i0
4000b030:	94 10 20 01 	mov  1, %o2
4000b034:	7f ff df 14 	call  40002c84 <cortos_reserveQueue>
4000b038:	90 10 20 04 	mov  4, %o0
4000b03c:	92 10 20 08 	mov  8, %o1
4000b040:	b6 10 00 08 	mov  %o0, %i3
4000b044:	94 10 20 01 	mov  1, %o2
4000b048:	7f ff df 0f 	call  40002c84 <cortos_reserveQueue>
4000b04c:	90 10 20 04 	mov  4, %o0
4000b050:	92 10 00 18 	mov  %i0, %o1
4000b054:	b2 10 00 08 	mov  %o0, %i1
4000b058:	94 10 00 1b 	mov  %i3, %o2
4000b05c:	11 10 00 40 	sethi  %hi(0x40010000), %o0
4000b060:	96 10 00 19 	mov  %i1, %o3
4000b064:	90 12 23 80 	or  %o0, 0x380, %o0
4000b068:	39 10 00 40 	sethi  %hi(0x40010000), %i4
4000b06c:	7f ff d5 24 	call  400004fc <cortos_printf>
4000b070:	ba 10 20 00 	clr  %i5
4000b074:	b4 07 bf e0 	add  %fp, -32, %i2
4000b078:	b8 17 23 b8 	or  %i4, 0x3b8, %i4
4000b07c:	7f ff e0 66 	call  40003214 <cortos_bget_ncram>
4000b080:	90 10 20 b4 	mov  0xb4, %o0
4000b084:	83 2f 60 02 	sll  %i5, 2, %g1
4000b088:	94 10 00 08 	mov  %o0, %o2
4000b08c:	92 10 00 1d 	mov  %i5, %o1
4000b090:	d0 20 40 1a 	st  %o0, [ %g1 + %i2 ]
4000b094:	7f ff d5 1a 	call  400004fc <cortos_printf>
4000b098:	90 10 00 1c 	mov  %i4, %o0
4000b09c:	ba 07 60 01 	inc  %i5
4000b0a0:	80 a7 60 08 	cmp  %i5, 8
4000b0a4:	12 bf ff f6 	bne  4000b07c <main+0x7c>
4000b0a8:	92 10 00 1a 	mov  %i2, %o1
4000b0ac:	94 10 20 04 	mov  4, %o2
4000b0b0:	7f ff df 21 	call  40002d34 <cortos_writeMessages>
4000b0b4:	90 10 00 18 	mov  %i0, %o0
4000b0b8:	90 10 00 18 	mov  %i0, %o0
4000b0bc:	92 10 00 1b 	mov  %i3, %o1
4000b0c0:	7f ff e5 e7 	call  4000485c <nicRegConfig>
4000b0c4:	94 10 00 19 	mov  %i1, %o2
4000b0c8:	11 10 00 40 	sethi  %hi(0x40010000), %o0
4000b0cc:	3b 10 00 41 	sethi  %hi(0x40010400), %i5
4000b0d0:	90 12 23 d8 	or  %o0, 0x3d8, %o0
4000b0d4:	7f ff d5 0a 	call  400004fc <cortos_printf>
4000b0d8:	b8 10 20 00 	clr  %i4
4000b0dc:	10 80 00 0e 	b  4000b114 <main+0x114>
4000b0e0:	ba 17 60 00 	mov  %i5, %i5
4000b0e4:	7f ff e6 3e 	call  400049dc <swapMacAddress>
4000b0e8:	b8 07 20 01 	inc  %i4
4000b0ec:	92 07 bf dc 	add  %fp, -36, %o1
4000b0f0:	94 10 20 01 	mov  1, %o2
4000b0f4:	7f ff df 10 	call  40002d34 <cortos_writeMessages>
4000b0f8:	90 10 00 19 	mov  %i1, %o0
4000b0fc:	90 10 00 1d 	mov  %i5, %o0
4000b100:	7f ff d4 ff 	call  400004fc <cortos_printf>
4000b104:	92 10 00 1c 	mov  %i4, %o1
4000b108:	80 a7 20 14 	cmp  %i4, 0x14
4000b10c:	02 80 00 0e 	be  4000b144 <main+0x144>
4000b110:	01 00 00 00 	nop 
4000b114:	92 07 bf dc 	add  %fp, -36, %o1
4000b118:	94 10 20 01 	mov  1, %o2
4000b11c:	7f ff df 48 	call  40002e3c <cortos_readMessages>
4000b120:	90 10 00 1b 	mov  %i3, %o0
4000b124:	80 a2 20 00 	cmp  %o0, 0
4000b128:	12 bf ff ef 	bne  4000b0e4 <main+0xe4>
4000b12c:	90 07 bf dc 	add  %fp, -36, %o0
4000b130:	7f ff e1 a3 	call  400037bc <__ajit_sleep__>
4000b134:	90 10 24 00 	mov  0x400, %o0
4000b138:	80 a7 20 14 	cmp  %i4, 0x14
4000b13c:	12 bf ff f7 	bne  4000b118 <main+0x118>
4000b140:	92 07 bf dc 	add  %fp, -36, %o1
4000b144:	7f ff e5 a5 	call  400047d8 <readNicReg>
4000b148:	90 10 20 15 	mov  0x15, %o0
4000b14c:	92 10 00 08 	mov  %o0, %o1
4000b150:	11 10 00 41 	sethi  %hi(0x40010400), %o0
4000b154:	7f ff d4 ea 	call  400004fc <cortos_printf>
4000b158:	90 12 20 18 	or  %o0, 0x18, %o0	! 40010418 <__clz_tab+0x388>
4000b15c:	92 10 20 00 	clr  %o1
4000b160:	7f ff e5 b6 	call  40004838 <writeNicReg>
4000b164:	90 10 20 00 	clr  %o0
4000b168:	7f ff de e7 	call  40002d04 <cortos_freeQueue>
4000b16c:	90 10 00 1b 	mov  %i3, %o0
4000b170:	7f ff de e5 	call  40002d04 <cortos_freeQueue>
4000b174:	90 10 00 19 	mov  %i1, %o0
4000b178:	ba 10 00 1a 	mov  %i2, %i5
4000b17c:	b8 10 00 1e 	mov  %fp, %i4
4000b180:	7f ff de e1 	call  40002d04 <cortos_freeQueue>
4000b184:	90 10 00 18 	mov  %i0, %o0
4000b188:	7f ff e0 08 	call  400031a8 <cortos_brel>
4000b18c:	d0 07 40 00 	ld  [ %i5 ], %o0
4000b190:	ba 07 60 04 	add  %i5, 4, %i5
4000b194:	80 a7 40 1c 	cmp  %i5, %i4
4000b198:	12 bf ff fc 	bne  4000b188 <main+0x188>
4000b19c:	01 00 00 00 	nop 
4000b1a0:	81 c7 e0 08 	ret 
4000b1a4:	91 e8 20 00 	restore  %g0, 0, %o0

4000b1a8 <__sparc_get_pc_thunk.l7>:
4000b1a8:	81 c3 e0 08 	retl 
4000b1ac:	ae 03 c0 17 	add  %o7, %l7, %l7
