# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:26 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add.sv 
# -- Compiling module sign_mag_add
# 
# Top level modules:
# 	sign_mag_add
# End time: 20:38:26 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:26 on Oct 11,2023
# vlog -reportprogress 300 ./sync_rom.sv 
# -- Compiling module sync_rom
# ** Error: ./sync_rom.sv(12): (vlog-2730) Undefined variable: 'addr1'.
# ** Error: ./sync_rom.sv(12): (vlog-2730) Undefined variable: 'addr2'.
# End time: 20:38:27 on Oct 11,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_sign_mag.txt line 19
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./sync_rom.sv""
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:50 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add.sv 
# -- Compiling module sign_mag_add
# 
# Top level modules:
# 	sign_mag_add
# End time: 20:38:50 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:50 on Oct 11,2023
# vlog -reportprogress 300 ./sync_rom.sv 
# -- Compiling module sync_rom
# ** Error: (vlog-13069) ./sync_rom.sv(12): near "[": syntax error, unexpected '['.
# End time: 20:38:50 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_sign_mag.txt line 19
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./sync_rom.sv""
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:25 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add.sv 
# -- Compiling module sign_mag_add
# 
# Top level modules:
# 	sign_mag_add
# End time: 20:39:25 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:25 on Oct 11,2023
# vlog -reportprogress 300 ./sync_rom.sv 
# -- Compiling module sync_rom
# ** Error: (vlog-3373) ./sync_rom.sv(12): Range of part-select [0:3] into 'addr' [7:0] is reversed.
# ** Error: (vlog-3373) ./sync_rom.sv(12): Range of part-select [4:7] into 'addr' [7:0] is reversed.
# End time: 20:39:25 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_sign_mag.txt line 19
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./sync_rom.sv""
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:56 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add.sv 
# -- Compiling module sign_mag_add
# 
# Top level modules:
# 	sign_mag_add
# End time: 20:39:56 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:56 on Oct 11,2023
# vlog -reportprogress 300 ./sync_rom.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 20:39:56 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_mag_add_tb 
# Start time: 20:39:56 on Oct 11,2023
# Loading sv_std.std
# Loading work.sign_mag_add_tb
# Loading work.sign_mag_add
# Loading work.sync_rom
# ** Fatal: (vsim-3365) ./sign_mag_add.sv(48): Too many port connections. Expected 3, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /sign_mag_add_tb/dut2 File: ./sync_rom.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_sign_mag.txt PAUSED at line 28
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:49 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add.sv 
# -- Compiling module sign_mag_add
# 
# Top level modules:
# 	sign_mag_add
# End time: 20:40:49 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:40:49 on Oct 11,2023
# vlog -reportprogress 300 ./sync_rom.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 20:40:49 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_mag_add_tb 
# Start time: 20:39:56 on Oct 11,2023
# Loading sv_std.std
# Loading work.sign_mag_add_tb
# Loading work.sign_mag_add
# Loading work.sync_rom
# ** Fatal: (vsim-3365) ./sign_mag_add.sv(48): Too many port connections. Expected 3, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /sign_mag_add_tb/dut2 File: ./sync_rom.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_sign_mag.txt PAUSED at line 28
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:41 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add_tb.sv 
# -- Compiling module sign_mag_add_tb
# ** Error: (vlog-13069) ./sign_mag_add_tb.sv(8): near "sign_mag_add": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# End time: 20:42:41 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_sign_mag.txt line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./sign_mag_add_tb.sv""
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:26 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add_tb.sv 
# -- Compiling module sign_mag_add_tb
# 
# Top level modules:
# 	sign_mag_add_tb
# End time: 20:45:26 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:26 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add.sv 
# -- Compiling module sign_mag_add
# 
# Top level modules:
# 	sign_mag_add
# End time: 20:45:26 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:26 on Oct 11,2023
# vlog -reportprogress 300 ./sync_rom.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 20:45:26 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_mag_add_tb 
# Start time: 20:39:56 on Oct 11,2023
# Loading sv_std.std
# Loading work.sign_mag_add_tb
# Loading work.sign_mag_add
# Loading work.sync_rom
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-PLI-3409) Illegal binary digit '2' in data on line 1 of file "truthtable4.txt".    : ./sync_rom.sv(8)
#    Time: 0 ps  Iteration: 0  Instance: /sign_mag_add_tb/dut2
# ** Note: $stop    : ./sign_mag_add_tb.sv(39)
#    Time: 950 ps  Iteration: 1  Instance: /sign_mag_add_tb
# Break in Module sign_mag_add_tb at ./sign_mag_add_tb.sv line 39
add wave -position end  sim:/sign_mag_add_tb/dut2/rom
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW2/Verilog/wave_sign_mag}
add wave -position end  sim:/sign_mag_add_tb/dut2/addr
add wave -position end  sim:/sign_mag_add_tb/dut2/data
add wave -position end  sim:/sign_mag_add_tb/dut2/rom
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW2/Verilog/wave_sign_mag}
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:04 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add_tb.sv 
# -- Compiling module sign_mag_add_tb
# 
# Top level modules:
# 	sign_mag_add_tb
# End time: 20:47:04 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:04 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add.sv 
# -- Compiling module sign_mag_add
# 
# Top level modules:
# 	sign_mag_add
# End time: 20:47:04 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:04 on Oct 11,2023
# vlog -reportprogress 300 ./sync_rom.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 20:47:04 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:47:09 on Oct 11,2023, Elapsed time: 0:07:13
# Errors: 2, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_mag_add_tb 
# Start time: 20:47:10 on Oct 11,2023
# Loading sv_std.std
# Loading work.sign_mag_add_tb
# Loading work.sign_mag_add
# Loading work.sync_rom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-PLI-3409) Illegal binary digit '2' in data on line 1 of file "truthtable4.txt".    : ./sync_rom.sv(8)
#    Time: 0 ps  Iteration: 0  Instance: /sign_mag_add_tb/dut2
# ** Note: $stop    : ./sign_mag_add_tb.sv(39)
#    Time: 950 ps  Iteration: 1  Instance: /sign_mag_add_tb
# Break in Module sign_mag_add_tb at ./sign_mag_add_tb.sv line 39
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:36 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add_tb.sv 
# -- Compiling module sign_mag_add_tb
# 
# Top level modules:
# 	sign_mag_add_tb
# End time: 20:47:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:36 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add.sv 
# -- Compiling module sign_mag_add
# 
# Top level modules:
# 	sign_mag_add
# End time: 20:47:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:36 on Oct 11,2023
# vlog -reportprogress 300 ./sync_rom.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 20:47:36 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:47:42 on Oct 11,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_mag_add_tb 
# Start time: 20:47:42 on Oct 11,2023
# Loading sv_std.std
# Loading work.sign_mag_add_tb
# Loading work.sign_mag_add
# Loading work.sync_rom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./sign_mag_add_tb.sv(39)
#    Time: 950 ps  Iteration: 1  Instance: /sign_mag_add_tb
# Break in Module sign_mag_add_tb at ./sign_mag_add_tb.sv line 39
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/HW2/Verilog/wave_sign_mag}
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:16 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add_tb.sv 
# -- Compiling module sign_mag_add_tb
# 
# Top level modules:
# 	sign_mag_add_tb
# End time: 20:48:17 on Oct 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add.sv 
# -- Compiling module sign_mag_add
# 
# Top level modules:
# 	sign_mag_add
# End time: 20:48:17 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Oct 11,2023
# vlog -reportprogress 300 ./sync_rom.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 20:48:17 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:48:20 on Oct 11,2023, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_mag_add_tb 
# Start time: 20:48:20 on Oct 11,2023
# Loading sv_std.std
# Loading work.sign_mag_add_tb
# Loading work.sign_mag_add
# Loading work.sync_rom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./sign_mag_add_tb.sv(39)
#    Time: 950 ps  Iteration: 1  Instance: /sign_mag_add_tb
# Break in Module sign_mag_add_tb at ./sign_mag_add_tb.sv line 39
do runlab_sign_mag.txt
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:49 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add_tb.sv 
# -- Compiling module sign_mag_add_tb
# 
# Top level modules:
# 	sign_mag_add_tb
# End time: 20:55:49 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:49 on Oct 11,2023
# vlog -reportprogress 300 ./sign_mag_add.sv 
# -- Compiling module sign_mag_add
# 
# Top level modules:
# 	sign_mag_add
# End time: 20:55:49 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:49 on Oct 11,2023
# vlog -reportprogress 300 ./sync_rom.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 20:55:49 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:55:56 on Oct 11,2023, Elapsed time: 0:07:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_mag_add_tb 
# Start time: 20:55:56 on Oct 11,2023
# Loading sv_std.std
# Loading work.sign_mag_add_tb
# Loading work.sign_mag_add
# Loading work.sync_rom
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./sign_mag_add_tb.sv(39)
#    Time: 950 ps  Iteration: 1  Instance: /sign_mag_add_tb
# Break in Module sign_mag_add_tb at ./sign_mag_add_tb.sv line 39
# End time: 21:23:10 on Oct 11,2023, Elapsed time: 0:27:14
# Errors: 0, Warnings: 0
