==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 179.477 ; gain = 87.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 179.477 ; gain = 87.020
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'LSTM' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.871 ; gain = 86.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.871 ; gain = 86.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 178.871 ; gain = 86.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:176) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 178.871 ; gain = 86.426
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:176) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 185.344 ; gain = 92.898
WARNING: [XFORM 203-631] Renaming function 'std::fill_n<float*, int, double>.1' to 'fill_n' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (LSTM/rnn_top.cpp:5:26)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:25:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:76:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:77:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:78:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:79:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:80:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:81:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:114:32)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:115:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:122:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:131:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:140:102)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:38:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:149:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:38:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:175:90)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:51:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:64:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:51:3)
INFO: [HLS 200-472] Inferring partial write operation for '__first' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 241.066 ; gain = 148.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.655 seconds; current allocated memory: 188.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 189.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 189.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 189.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 189.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 189.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 190.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 192.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 192.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 193.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 193.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 193.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_n'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 193.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 193.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 194.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 194.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 198.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 199.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 199.885 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight_lc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias_lc_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_res_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 286.113 ; gain = 193.668
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 42.979 seconds; peak allocated memory: 199.885 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.719 ; gain = 86.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.719 ; gain = 86.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.719 ; gain = 86.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.719 ; gain = 86.270
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7' (LSTM/rnn.cpp:115) in function 'infer' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hprod' (LSTM/rnn.cpp:84).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tanh' (LSTM/rnn.cpp:58).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sigmoid' (LSTM/rnn.cpp:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'geva.1' (LSTM/rnn.cpp:77:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'std::__fill_n_a<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23).
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (LSTM/rnn.cpp:142) in function 'infer' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.2' (LSTM/rnn.cpp:143) in function 'infer' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.3' (LSTM/rnn.cpp:151) in function 'infer' completely with a factor of 128.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-7.3' (LSTM/rnn.cpp:151) in function 'infer' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.199 ; gain = 86.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 179.199 ; gain = 86.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.199 ; gain = 86.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.199 ; gain = 86.754
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 184.824 ; gain = 92.379
WARNING: [XFORM 203-631] Renaming function 'std::fill_n<float*, int, double>.1' to 'fill_n' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (LSTM/rnn_top.cpp:5:26)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:53:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:104:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:105:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:107:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:108:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:109:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:142:32)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:143:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:151:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:160:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:169:102)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:178:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:205:90)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for '__first' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 241.586 ; gain = 149.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.209 seconds; current allocated memory: 189.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 189.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 189.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 189.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 189.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 189.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 189.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 191.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 192.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 192.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 193.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 193.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 193.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_n'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 193.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 193.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 194.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 194.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 198.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.605 seconds; current allocated memory: 199.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 200.011 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight_lc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias_lc_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_res_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 285.371 ; gain = 192.926
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 41.663 seconds; peak allocated memory: 200.011 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:22:18: error: subscripted value is not an array, pointer, or vector
   res[r] += a[r][c] * b[c];
             ~~~~^~
LSTM/rnn.cpp:151:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i, 128, 28 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][156]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:160:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i, 128, 28 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][156]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:169:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i, 128, 28 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][156]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:178:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i, 128, 28 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][156]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:205:2: error: no matching function for call to 'gemvm'
 gemvm(res, Weight_lc, h_t, 10, 128);
 ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [10][128]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:22:18: error: subscripted value is not an array, pointer, or vector
   res[r] += a[r][c] * b[c];
             ~~~~^~
LSTM/rnn.cpp:151:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i, 128, 28 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][156]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:160:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i, 128, 28 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][156]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:169:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i, 128, 28 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][156]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:178:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i, 128, 28 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][156]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:205:2: error: no matching function for call to 'gemvm'
 gemvm(res, Weight_lc, h_t, 10, 128);
 ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [10][128]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:163:84: error: redefinition of label 'c_loop'
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_i[r][c] * vec_i[c]; };
                                                                                   ^
LSTM/rnn.cpp:154:84: note: previous definition is here
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_f[r][c] * vec_i[c]; };
                                                                                   ^
LSTM/rnn.cpp:163:46: error: redefinition of label 'r_loop'
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_i[r][c] * vec_i[c]; };
                                             ^
LSTM/rnn.cpp:154:46: note: previous definition is here
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_f[r][c] * vec_i[c]; };
                                             ^
LSTM/rnn.cpp:172:84: error: redefinition of label 'c_loop'
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_c[r][c] * vec_i[c]; };
                                                                                   ^
LSTM/rnn.cpp:154:84: note: previous definition is here
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_f[r][c] * vec_i[c]; };
                                                                                   ^
LSTM/rnn.cpp:172:46: error: redefinition of label 'r_loop'
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_c[r][c] * vec_i[c]; };
                                             ^
LSTM/rnn.cpp:154:46: note: previous definition is here
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_f[r][c] * vec_i[c]; };
                                             ^
LSTM/rnn.cpp:181:84: error: redefinition of label 'c_loop'
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_o[r][c] * vec_i[c]; };
                                                                                   ^
LSTM/rnn.cpp:154:84: note: previous definition is here
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_f[r][c] * vec_i[c]; };
                                                                                   ^
LSTM/rnn.cpp:181:46: error: redefinition of label 'r_loop'
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_o[r][c] * vec_i[c]; };
                                             ^
LSTM/rnn.cpp:154:46: note: previous definition is here
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_f[r][c] * vec_i[c]; };
                                             ^
LSTM/rnn.cpp:208:77: error: redefinition of label 'c_loop'
 { std::fill_n(res, 10, 0.0); int r,c; r_loop: for (int r = 0; r < 10; r++) c_loop: for (int c = 0; c < 128; c++) res[r] += Weight_lc[r][c] * h_t[c]; };
                                                                            ^
LSTM/rnn.cpp:154:84: note: previous definition is here
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_f[r][c] * vec_i[c]; };
                                                                                   ^
LSTM/rnn.cpp:208:40: error: redefinition of label 'r_loop'
 { std::fill_n(res, 10, 0.0); int r,c; r_loop: for (int r = 0; r < 10; r++) c_loop: for (int c = 0; c < 128; c++) res[r] += Weight_lc[r][c] * h_t[c]; };
                                       ^
LSTM/rnn.cpp:154:46: note: previous definition is here
  { std::fill_n(vec_tmp, 128, 0.0); int r,c; r_loop: for (int r = 0; r < 128; r++) c_loop: for (int c = 0; c < 28 + 128; c++) vec_tmp[r] += Weight0_f[r][c] * vec_i[c]; };
                                             ^
8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.441 ; gain = 88.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.441 ; gain = 88.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.441 ; gain = 88.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 178.441 ; gain = 88.250
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 184.836 ; gain = 94.645
WARNING: [XFORM 203-631] Renaming function 'std::fill_n<float*, int, double>.1' to 'fill_n' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (LSTM/rnn_top.cpp:5:26)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:53:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:104:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:105:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:107:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:108:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:109:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:142:32)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:143:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:151:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:160:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:169:102)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:178:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:205:90)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for '__first' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 241.336 ; gain = 151.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.467 seconds; current allocated memory: 189.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 189.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 189.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 189.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 189.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 189.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 189.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 191.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 192.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 192.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 193.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 193.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 193.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_n'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 193.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 193.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 194.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 194.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 198.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 199.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 200.011 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight_lc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias_lc_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_res_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 285.938 ; gain = 195.746
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 41.914 seconds; peak allocated memory: 200.011 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 178.535 ; gain = 86.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 178.535 ; gain = 86.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 178.535 ; gain = 86.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 178.535 ; gain = 86.082
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 184.852 ; gain = 92.398
WARNING: [XFORM 203-631] Renaming function 'std::fill_n<float*, int, double>.1' to 'fill_n' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:53:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:104:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:105:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:107:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:108:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:109:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:142:32)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:143:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:151:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:160:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:169:102)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:178:102)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:205:88)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for '__first' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 241.250 ; gain = 148.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.272 seconds; current allocated memory: 189.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 189.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 189.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 189.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 189.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 189.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 189.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 189.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 190.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 192.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 192.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 193.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 193.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 193.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_n'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 193.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 193.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 194.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 194.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 198.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.889 seconds; current allocated memory: 199.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 199.908 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight_lc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias_lc_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_res_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 284.945 ; gain = 192.492
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 51.603 seconds; peak allocated memory: 199.908 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 178.895 ; gain = 86.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 178.895 ; gain = 86.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 178.895 ; gain = 86.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 178.895 ; gain = 86.520
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 197.023 ; gain = 104.648
WARNING: [XFORM 203-631] Renaming function 'std::fill_n<float*, int, double>.1' to 'fill_n' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:53:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:104:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:105:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:107:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:108:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:109:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:142:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:143:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:151:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:160:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:169:103)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:178:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for '__first' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 5 for loop 'Loop-7' in function 'infer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 5 for loop 'Loop-7' in function 'infer'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 256.363 ; gain = 163.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.242 seconds; current allocated memory: 203.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 203.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 203.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 203.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 203.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 204.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 204.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 204.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 205.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 207.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 207.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 208.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 208.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 208.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_n'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 208.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 209.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 209.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 210.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 213.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm'.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 215.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 215.871 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight_lc_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 314.484 ; gain = 222.109
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 56.615 seconds; peak allocated memory: 215.871 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
In file included from LSTM/rnn.cpp:5:
LSTM/weight.h:9:1: error: unknown type name 'ac_fixed'
ac_fixed<4,-1,true> Weight0_f[128][168 + 128] =
^
LSTM/weight.h:9:9: error: expected unqualified-id
ac_fixed<4,-1,true> Weight0_f[128][168 + 128] =
        ^
In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:151:117: error: use of undeclared identifier 'Weight0_f'
  { std::fill_n(vec_tmp, 128, 0.0); for (int r = 0; r < 128; r++) for (int c = 0; c < 168 + 128; c++) vec_tmp[r] += Weight0_f[r][c] * vec_i[c]; };
                                                                                                                    ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:12: error: no template named 'ac_fixed'; did you mean 'ap_fixed'?
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
           ^~~~~~~~
           ap_fixed
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:63:8: note: 'ap_fixed' declared here
struct ap_fixed : ap_fixed_base<_AP_W, _AP_I, true, _AP_Q, _AP_O, _AP_N> {
       ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:26: error: non-type template argument of type 'bool' cannot be converted to a value of type 'ap_q_mode'
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                         ^~~~
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:62:43: note: template parameter is declared here
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q, ap_o_mode _AP_O, int _AP_N>
                                          ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:50: error: no template named 'ac_fixed'; did you mean 'ap_fixed'?
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                                                 ^~~~~~~~
                                                 ap_fixed
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:63:8: note: 'ap_fixed' declared here
struct ap_fixed : ap_fixed_base<_AP_W, _AP_I, true, _AP_Q, _AP_O, _AP_N> {
       ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:64: error: non-type template argument of type 'bool' cannot be converted to a value of type 'ap_q_mode'
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                                                               ^~~~
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:62:43: note: template parameter is declared here
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q, ap_o_mode _AP_O, int _AP_N>
                                          ^
In file included from LSTM/rnn_top.cpp:1:
LSTM/rnn_top.cpp:19:2: error: no matching function for call to 'infer'
 infer(img_dat, res);
 ^~~~~
LSTM/rnn.h:20:6: note: candidate function not viable: no known conversion from 'float [28224]' to 'int *' for 1st argument; 
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
     ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:12: error: no template named 'ac_fixed'; did you mean 'ap_fixed'?
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
           ^~~~~~~~
           ap_fixed
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:63:8: note: 'ap_fixed' declared here
struct ap_fixed : ap_fixed_base<_AP_W, _AP_I, true, _AP_Q, _AP_O, _AP_N> {
       ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:26: error: non-type template argument of type 'bool' cannot be converted to a value of type 'ap_q_mode'
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                         ^~~~
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:62:43: note: template parameter is declared here
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q, ap_o_mode _AP_O, int _AP_N>
                                          ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:50: error: no template named 'ac_fixed'; did you mean 'ap_fixed'?
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                                                 ^~~~~~~~
                                                 ap_fixed
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:63:8: note: 'ap_fixed' declared here
struct ap_fixed : ap_fixed_base<_AP_W, _AP_I, true, _AP_Q, _AP_O, _AP_N> {
       ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:64: error: non-type template argument of type 'bool' cannot be converted to a value of type 'ap_q_mode'
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                                                               ^~~~
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:62:43: note: template parameter is declared here
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q, ap_o_mode _AP_O, int _AP_N>
                                          ^
In file included from LSTM/rnn_top.cpp:1:
LSTM/rnn_top.cpp:19:2: error: no matching function for call to 'infer'
 infer(img_dat, res);
 ^~~~~
LSTM/rnn.h:20:6: note: candidate function not viable: no known conversion from 'float [28224]' to 'int *' for 1st argument; 
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
     ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:12: error: no template named 'ac_fixed'; did you mean 'ap_fixed'?
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
           ^~~~~~~~
           ap_fixed
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:63:8: note: 'ap_fixed' declared here
struct ap_fixed : ap_fixed_base<_AP_W, _AP_I, true, _AP_Q, _AP_O, _AP_N> {
       ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:26: error: non-type template argument of type 'bool' cannot be converted to a value of type 'ap_q_mode'
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                         ^~~~
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:62:43: note: template parameter is declared here
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q, ap_o_mode _AP_O, int _AP_N>
                                          ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:50: error: no template named 'ac_fixed'; did you mean 'ap_fixed'?
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                                                 ^~~~~~~~
                                                 ap_fixed
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:63:8: note: 'ap_fixed' declared here
struct ap_fixed : ap_fixed_base<_AP_W, _AP_I, true, _AP_Q, _AP_O, _AP_N> {
       ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:64: error: non-type template argument of type 'bool' cannot be converted to a value of type 'ap_q_mode'
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                                                               ^~~~
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:62:43: note: template parameter is declared here
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q, ap_o_mode _AP_O, int _AP_N>
                                          ^
In file included from LSTM/rnn_top.cpp:1:
LSTM/rnn_top.cpp:19:2: error: no matching function for call to 'infer'
 infer(img_dat, res);
 ^~~~~
LSTM/rnn.h:20:6: note: candidate function not viable: no known conversion from 'float [28224]' to 'int *' for 1st argument; 
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
     ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:12: error: no template named 'ac_fixed'; did you mean 'ap_fixed'?
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
           ^~~~~~~~
           ap_fixed
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:63:8: note: 'ap_fixed' declared here
struct ap_fixed : ap_fixed_base<_AP_W, _AP_I, true, _AP_Q, _AP_O, _AP_N> {
       ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:26: error: non-type template argument of type 'bool' cannot be converted to a value of type 'ap_q_mode'
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                         ^~~~
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:62:43: note: template parameter is declared here
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q, ap_o_mode _AP_O, int _AP_N>
                                          ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:50: error: no template named 'ac_fixed'; did you mean 'ap_fixed'?
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                                                 ^~~~~~~~
                                                 ap_fixed
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:63:8: note: 'ap_fixed' declared here
struct ap_fixed : ap_fixed_base<_AP_W, _AP_I, true, _AP_Q, _AP_O, _AP_N> {
       ^
In file included from LSTM/rnn_top.cpp:1:
In file included from LSTM/rnn_top.cpp:2:
LSTM/rnn.h:20:64: error: non-type template argument of type 'bool' cannot be converted to a value of type 'ap_q_mode'
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
                                                               ^~~~
E:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:62:43: note: template parameter is declared here
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q, ap_o_mode _AP_O, int _AP_N>
                                          ^
In file included from LSTM/rnn_top.cpp:1:
LSTM/rnn_top.cpp:19:2: error: no matching function for call to 'infer'
 infer(img_dat, res);
 ^~~~~
LSTM/rnn.h:20:6: note: candidate function not viable: no known conversion from 'float [28224]' to 'int *' for 1st argument; 
void infer(ac_fixed<4,-1,true> input[168 * 168], ac_fixed<4,-1,true> res[4]);
     ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 178.441 ; gain = 86.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 178.441 ; gain = 86.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 178.441 ; gain = 86.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 178.441 ; gain = 86.035
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 197.262 ; gain = 104.855
WARNING: [XFORM 203-631] Renaming function 'std::fill_n<float*, int, double>.1' to 'fill_n' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:53:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:104:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:105:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:107:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:108:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:109:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:142:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:143:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:151:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:160:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:169:103)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:178:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for '__first' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 5 for loop 'Loop-7' in function 'infer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 5 for loop 'Loop-7' in function 'infer'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 257.156 ; gain = 164.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.882 seconds; current allocated memory: 203.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 203.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 203.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 203.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 203.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 204.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 204.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 204.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 205.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 207.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 207.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 208.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 208.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 208.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_n'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 208.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 209.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 209.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 209.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 213.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.889 seconds; current allocated memory: 215.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 215.840 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight_lc_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:53 . Memory (MB): peak = 314.645 ; gain = 222.238
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 52.681 seconds; peak allocated memory: 215.840 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
WARNING: [HLS 200-40] LSTM/rnn.cpp:12:3: error: '#' is not followed by a macro parameter
        #pragma HLS unroll factor=2  \
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:22:15: error: subscript of pointer to incomplete type 'float *[]'
   res[r] += a[r][c] * b[c];
             ~^
LSTM/rnn.cpp:151:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[], float* a[][], float* b[], int row, int col)
            ^
LSTM/rnn.cpp:160:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[], float* a[][], float* b[], int row, int col)
            ^
LSTM/rnn.cpp:169:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[], float* a[][], float* b[], int row, int col)
            ^
LSTM/rnn.cpp:178:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[], float* a[][], float* b[], int row, int col)
            ^
LSTM/rnn.cpp:205:2: error: no matching function for call to 'gemvm'
 gemvm(res, Weight_lc, h_t, 4, 128);
 ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float *' to 'float **' for 1st argument; take the address of the argument with &
inline void gemvm(float* res[], float* a[][], float* b[], int row, int col)
            ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:22:18: error: subscripted value is not an array, pointer, or vector
   res[r] += a[r][c] * b[c];
             ~~~~^~
LSTM/rnn.cpp:151:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][296]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:160:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][296]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:169:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][296]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:178:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][296]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:205:2: error: no matching function for call to 'gemvm'
 gemvm(res, Weight_lc, h_t, 4, 128);
 ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [4][128]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:22:18: error: subscripted value is not an array, pointer, or vector
   res[r] += a[r][c] * b[c];
             ~~~~^~
LSTM/rnn.cpp:151:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][296]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:160:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][296]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:169:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][296]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:178:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128][296]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
LSTM/rnn.cpp:205:2: error: no matching function for call to 'gemvm'
 gemvm(res, Weight_lc, h_t, 4, 128);
 ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [4][128]' to 'float *' for 2nd argument; 
inline void gemvm(float* res, float* a, float* b, int row, int col)
            ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 178.914 ; gain = 86.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 178.914 ; gain = 86.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 178.914 ; gain = 86.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 178.914 ; gain = 86.492
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:205) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:206) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 197.668 ; gain = 105.246
WARNING: [XFORM 203-631] Renaming function 'std::fill_n<float*, int, double>.1' to 'fill_n' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:53:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:104:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:105:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:107:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:108:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:109:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:142:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:143:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:151:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:160:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:169:103)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:178:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for '__first' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 5 for loop 'Loop-7' in function 'infer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 5 for loop 'Loop-7' in function 'infer'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 256.531 ; gain = 164.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.178 seconds; current allocated memory: 203.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 203.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 203.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 203.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 203.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 204.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 204.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 204.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 205.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 207.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 207.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 208.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 208.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 208.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_n'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 208.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 209.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 209.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 209.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 213.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.994 seconds; current allocated memory: 215.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 215.840 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight_lc_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 314.633 ; gain = 222.211
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 54.064 seconds; peak allocated memory: 215.840 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 178.477 ; gain = 85.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 178.477 ; gain = 85.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 178.477 ; gain = 85.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:213) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 178.477 ; gain = 85.953
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:212) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:213) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 198.293 ; gain = 105.770
WARNING: [XFORM 203-631] Renaming function 'std::fill_n<float*, int, double>.1' to 'fill_n' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:53:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:104:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:105:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:106:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:107:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:108:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:109:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:142:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:143:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:154:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:163:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:172:103)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:181:103)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:66:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:92:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:3)
INFO: [HLS 200-472] Inferring partial write operation for '__first' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763:2)
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 5 for loop 'Loop-7' in function 'infer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 5 for loop 'Loop-7' in function 'infer'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 256.645 ; gain = 164.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.007 seconds; current allocated memory: 203.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 203.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 203.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 203.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 203.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 204.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 204.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 204.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 205.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 207.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 207.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 208.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 208.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 208.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_n'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 208.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 209.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 209.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 210.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 213.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm'.
INFO: [HLS 200-111]  Elapsed time: 2.077 seconds; current allocated memory: 215.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 215.905 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.17 MHz
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight_lc_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:58 . Memory (MB): peak = 314.504 ; gain = 221.980
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 57.942 seconds; peak allocated memory: 215.905 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:22:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:154:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:163:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:172:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:181:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:212:2: error: no matching function for call to 'gemvm'
 gemvm(res, Weight_lc, h_t, 4, 128);
 ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:22:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:154:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:163:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:172:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:181:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i, 128, 168 + 128);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:212:2: error: no matching function for call to 'gemvm'
 gemvm(res, Weight_lc, h_t, 4, 128);
 ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:22:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:30:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:161:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:171:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:182:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:192:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i);
  ^~~~~
LSTM/rnn.cpp:17:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:223:2: error: no matching function for call to 'gemvm1'
 gemvm1(res, Weight_lc, h_t);
 ^~~~~~
LSTM/rnn.cpp:25:13: note: candidate function not viable: no known conversion from 'float *' to 'float **' for 1st argument; take the address of the argument with &
inline void gemvm1(float* res[4], float* a[4][128], float* b[128])
            ^
7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:32:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:45:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:178:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:188:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:199:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:209:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:240:2: error: no matching function for call to 'gemvm1'
 gemvm1(res, Weight_lc, h_t);
 ^~~~~~
LSTM/rnn.cpp:37:13: note: candidate function not viable: no known conversion from 'float *' to 'float **' for 1st argument; take the address of the argument with &
inline void gemvm1(float* res[4], float* a[4][128], float* b[128])
            ^
7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:32:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:178:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:188:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:199:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:209:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:240:2: error: use of undeclared identifier 'gemvm1'; did you mean 'gemvm'?
 gemvm1(res, Weight_lc, h_t);
 ^~~~~~
 gemvm
LSTM/rnn.cpp:24:13: note: 'gemvm' declared here
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:240:9: error: cannot initialize a parameter of type 'float **' with an lvalue of type 'float *'
 gemvm1(res, Weight_lc, h_t);
        ^~~
LSTM/rnn.cpp:24:26: note: passing argument to parameter 'res' here
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
                         ^
7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:32:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:45:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:180:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_f[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:190:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_i, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:201:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_c, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:211:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_o, vec_i);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:242:2: error: no matching function for call to 'gemvm1'
 gemvm1(res, Weight_lc, h_t);
 ^~~~~~
LSTM/rnn.cpp:37:13: note: candidate function not viable: no known conversion from 'float *' to 'float **' for 1st argument; take the address of the argument with &
inline void gemvm1(float* res[4], float* a[4][128], float* b[128])
            ^
7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:32:25: error: invalid operands to binary expression ('float *' and 'float *')
   res[r][1] += a[r][c] * b[1][c];
                ~~~~~~~ ^ ~~~~~~~
LSTM/rnn.cpp:45:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:180:21: error: subscripted value is not an array, pointer, or vector
  gemvm(vec_tmp[128][1], Weight0_f[128][168 + 128], vec_i[1][168 + 128]);
        ~~~~~~~~~~~~^~
LSTM/rnn.cpp:190:21: error: subscripted value is not an array, pointer, or vector
  gemvm(vec_tmp[128][1], Weight0_i[128][168 + 128], vec_i[1][168 + 128]);
        ~~~~~~~~~~~~^~
LSTM/rnn.cpp:201:21: error: subscripted value is not an array, pointer, or vector
  gemvm(vec_tmp[128][1], Weight0_c[128][168 + 128], vec_i[1][168 + 128]);
        ~~~~~~~~~~~~^~
LSTM/rnn.cpp:211:21: error: subscripted value is not an array, pointer, or vector
  gemvm(vec_tmp[128][1], Weight0_o[128][168 + 128], vec_i[1][168 + 128]);
        ~~~~~~~~~~~~^~
LSTM/rnn.cpp:242:2: error: no matching function for call to 'gemvm1'
 gemvm1(res, Weight_lc, h_t);
 ^~~~~~
LSTM/rnn.cpp:37:13: note: candidate function not viable: no known conversion from 'float *' to 'float **' for 1st argument; take the address of the argument with &
inline void gemvm1(float* res[4], float* a[4][128], float* b[128])
            ^
7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:33:17: error: invalid operands to binary expression ('float *' and 'float *')
   y += a[r][c] * b[c];
        ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:35:10: error: assigning to 'float *' from incompatible type 'double (double)'
  res[r] = y0;
         ^ ~~
LSTM/rnn.cpp:47:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:182:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_f[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:192:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_i[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:203:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_c[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:213:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_o[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:244:2: error: no matching function for call to 'gemvm1'
 gemvm1(res, Weight_lc, h_t);
 ^~~~~~
LSTM/rnn.cpp:39:13: note: candidate function not viable: no known conversion from 'float *' to 'float **' for 1st argument; take the address of the argument with &
inline void gemvm1(float* res[4], float* a[4][128], float* b[128])
            ^
8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:33:18: error: invalid operands to binary expression ('float *' and 'float *')
   y0 += a[r][c] * b[c];
         ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:35:10: error: assigning to 'float *' from incompatible type 'float'; take the address with &
  res[r] = y0;
         ^ ~~
           &
LSTM/rnn.cpp:47:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:182:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_f[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:192:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_i[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:203:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_c[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:213:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_o[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:24:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:244:2: error: no matching function for call to 'gemvm1'
 gemvm1(res, Weight_lc, h_t);
 ^~~~~~
LSTM/rnn.cpp:39:13: note: candidate function not viable: no known conversion from 'float *' to 'float **' for 1st argument; take the address of the argument with &
inline void gemvm1(float* res[4], float* a[4][128], float* b[128])
            ^
8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:36:18: error: invalid operands to binary expression ('float *' and 'float *')
   y0 += a[r][c] * b[c];
         ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:38:10: error: assigning to 'float *' from incompatible type 'float'; take the address with &
  res[r] = y0;
         ^ ~~
           &
LSTM/rnn.cpp:185:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_f[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:195:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_i[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:206:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_c[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:216:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_o[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:248:2: error: no matching function for call to 'gemvm'
 gemvm(res, Weight_lc, h_t, 4, 128);
 ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: requires 3 arguments, but 5 were provided
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
7 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:36:22: error: invalid operands to binary expression ('float *' and 'float *')
   res[r] += a[r][c] * b[c];
             ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:184:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_f[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:194:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_i[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:205:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_c[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:215:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_o[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:34:19: error: invalid operands to binary expression ('float *' and 'float *')
   sum += a[r][c] * b[c];
          ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:36:10: error: assigning to 'float *' from incompatible type 'float'; take the address with &
  res[r] = sum;
         ^ ~~~
           &
LSTM/rnn.cpp:183:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_f[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:193:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_i[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:204:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_c[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
LSTM/rnn.cpp:214:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_o[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128])
            ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:35:25: error: invalid operands to binary expression ('float *' and 'float *')
   res[r][1] += a[r][c] * b[1][c];
                ~~~~~~~ ^ ~~~~~~~
LSTM/rnn.cpp:184:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128][1], Weight0_f[128][168 + 128], vec_i[1][168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float *(*)[1]' for 1st argument; 
inline void gemvm(float* res[128][1], float* a[128][168 + 128], float* b[1][168 + 128])
            ^
LSTM/rnn.cpp:186:3: error: no matching function for call to 'geva'
  geva(vec_tmp, Bias0_f, 128);
  ^~~~
LSTM/rnn.cpp:101:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 1st argument; 
inline void geva(float* res, float* a, int size)
            ^
LSTM/rnn.cpp:187:3: error: no matching function for call to 'sigmoid'
  sigmoid(gate_f, vec_tmp, 128);
  ^~~~~~~
LSTM/rnn.cpp:75:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 2nd argument; 
inline void sigmoid(float* res, float* a, int size)
            ^
LSTM/rnn.cpp:194:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_i[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float [1]' to 'float *(*)[1]' for 1st argument; 
inline void gemvm(float* res[128][1], float* a[128][168 + 128], float* b[1][168 + 128])
            ^
LSTM/rnn.cpp:196:3: error: no matching function for call to 'geva'
  geva(vec_tmp, Bias0_i, 128);
  ^~~~
LSTM/rnn.cpp:101:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 1st argument; 
inline void geva(float* res, float* a, int size)
            ^
LSTM/rnn.cpp:197:3: error: no matching function for call to 'sigmoid'
  sigmoid(gate_i, vec_tmp, 128);
  ^~~~~~~
LSTM/rnn.cpp:75:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 2nd argument; 
inline void sigmoid(float* res, float* a, int size)
            ^
LSTM/rnn.cpp:205:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_c[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float [1]' to 'float *(*)[1]' for 1st argument; 
inline void gemvm(float* res[128][1], float* a[128][168 + 128], float* b[1][168 + 128])
            ^
LSTM/rnn.cpp:206:3: error: no matching function for call to 'geva'
  geva(vec_tmp, Bias0_c, 128);
  ^~~~
LSTM/rnn.cpp:101:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 1st argument; 
inline void geva(float* res, float* a, int size)
            ^
LSTM/rnn.cpp:207:3: error: no matching function for call to 'tanh'
  tanh(stat_C, vec_tmp, 128);
  ^~~~
LSTM/rnn.cpp:88:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 2nd argument; 
inline void tanh(float* res, float* a, int size)
            ^
E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:111:10: note: candidate function not viable: requires 1 argument, but 3 were provided
  double tanh(double _X);
         ^
In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:215:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_o[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float [1]' to 'float *(*)[1]' for 1st argument; 
inline void gemvm(float* res[128][1], float* a[128][168 + 128], float* b[1][168 + 128])
            ^
LSTM/rnn.cpp:216:3: error: no matching function for call to 'geva'
  geva(vec_tmp, Bias0_o, 128);
  ^~~~
LSTM/rnn.cpp:101:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 1st argument; 
inline void geva(float* res, float* a, int size)
            ^
LSTM/rnn.cpp:217:3: error: no matching function for call to 'sigmoid'
  sigmoid(gate_o, vec_tmp, 128);
  ^~~~~~~
LSTM/rnn.cpp:75:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 2nd argument; 
inline void sigmoid(float* res, float* a, int size)
            ^
LSTM/rnn.cpp:224:3: error: no matching function for call to 'hprod'
  hprod(vec_tmp, gate_f, C_t, 128);
  ^~~~~
LSTM/rnn.cpp:114:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 1st argument; 
inline void hprod(float* res, float* a, float* b, int size)
            ^
LSTM/rnn.cpp:226:3: error: no matching function for call to 'geva'
  geva(C_t, vec_tmp,128);
  ^~~~
LSTM/rnn.cpp:101:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 2nd argument; 
inline void geva(float* res, float* a, int size)
            ^
LSTM/rnn.cpp:233:3: error: no matching function for call to 'tanh'
  tanh(vec_tmp, C_t, 128);
  ^~~~
LSTM/rnn.cpp:88:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 1st argument; 
inline void tanh(float* res, float* a, int size)
            ^
E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\math.h:111:10: note: candidate function not viable: requires 1 argument, but 3 were provided
  double tanh(double _X);
         ^
In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:234:3: error: no matching function for call to 'hprod'
  hprod(h_t, gate_o, vec_tmp, 128);
  ^~~~~
LSTM/rnn.cpp:114:13: note: candidate function not viable: no known conversion from 'float [128][1]' to 'float *' for 3rd argument; 
inline void hprod(float* res, float* a, float* b, int size)
            ^
17 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
LSTM/rnn.cpp:27:185: error: invalid operands to binary expression ('float *' and 'float *')
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128]) { float sum = 0; for (int r = 0; r < 128; r++) { for (int c = 0; c < 168 + 128; c++) { sum += a[r][c] * b[c]; } res[r] = sum; }
                                                                                                                                                                                ~~~~~~~ ^ ~~~~
LSTM/rnn.cpp:27:202: error: assigning to 'float *' from incompatible type 'float'; take the address with &
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128]) { float sum = 0; for (int r = 0; r < 128; r++) { for (int c = 0; c < 168 + 128; c++) { sum += a[r][c] * b[c]; } res[r] = sum; }
                                                                                                                                                                                                         ^ ~~~
                                                                                                                                                                                                           &
LSTM/rnn.cpp:185:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp, Weight0_f, vec_i);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float [128]' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128]) { float sum = 0; for (int r = 0; r < 128; r++) { for (int c = 0; c < 168 + 128; c++) { sum += a[r][c] * b[c]; } res[r] = sum; }
            ^
LSTM/rnn.cpp:195:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_i[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128]) { float sum = 0; for (int r = 0; r < 128; r++) { for (int c = 0; c < 168 + 128; c++) { sum += a[r][c] * b[c]; } res[r] = sum; }
            ^
LSTM/rnn.cpp:206:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_c[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128]) { float sum = 0; for (int r = 0; r < 128; r++) { for (int c = 0; c < 168 + 128; c++) { sum += a[r][c] * b[c]; } res[r] = sum; }
            ^
LSTM/rnn.cpp:216:3: error: no matching function for call to 'gemvm'
  gemvm(vec_tmp[128], Weight0_o[128][168 + 128], vec_i[168 + 128]);
  ^~~~~
LSTM/rnn.cpp:27:13: note: candidate function not viable: no known conversion from 'float' to 'float **' for 1st argument; 
inline void gemvm(float* res[128], float* a[128][168 + 128], float* b[168 + 128]) { float sum = 0; for (int r = 0; r < 128; r++) { for (int c = 0; c < 168 + 128; c++) { sum += a[r][c] * b[c]; } res[r] = sum; }
            ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 179.312 ; gain = 86.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 179.312 ; gain = 86.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 179.312 ; gain = 86.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:248) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:249) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 179.312 ; gain = 86.926
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:107) in function 'geva' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:107) in function 'geva.1' partially with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>' (E:/Xilinx/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (LSTM/rnn.cpp:248) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 197.516 ; gain = 105.129
WARNING: [XFORM 203-631] Renaming function 'lipnet_lstm<float, 1, 1, 1>' to 'lipnet_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:82:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:135:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:136:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:137:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:138:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:140:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:173:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:174:33)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:95:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:95:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:123:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:110:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:36:3)
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 5 for loop 'Loop-7' in function 'infer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 5 for loop 'Loop-7' in function 'infer'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 265.238 ; gain = 172.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.225 seconds; current allocated memory: 212.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 212.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('res_addr_write_ln110', LSTM/rnn.cpp:110) of variable 'tmp5', LSTM/rnn.cpp:110 on array 'res' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 212.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 212.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 213.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 213.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 213.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 213.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('empty_29', LSTM/rnn.cpp:110) and 'mux' operation ('tmp_6', LSTM/rnn.cpp:110).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('empty_29', LSTM/rnn.cpp:110) and 'mux' operation ('tmp_6', LSTM/rnn.cpp:110).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('empty_29', LSTM/rnn.cpp:110) and 'mux' operation ('tmp_6', LSTM/rnn.cpp:110).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('select_ln110_2', LSTM/rnn.cpp:110) and 'mux' operation ('tmp_6', LSTM/rnn.cpp:110).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'select' operation ('select_ln110_2', LSTM/rnn.cpp:110) and 'mux' operation ('tmp_6', LSTM/rnn.cpp:110).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (17.168ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'geva' consists of the following:
	'fadd' operation ('res_3_assign', LSTM/rnn.cpp:110) [26]  (7.26 ns)
	'select' operation ('select_ln110', LSTM/rnn.cpp:110) [28]  (0 ns)
	'select' operation ('empty_29', LSTM/rnn.cpp:110) [30]  (0.698 ns)
	'mux' operation ('tmp_8', LSTM/rnn.cpp:110) [37]  (1.96 ns)
	'fadd' operation ('tmp_1', LSTM/rnn.cpp:110) [38]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 213.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 213.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 214.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 216.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 216.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 216.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 216.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 217.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 217.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 217.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 218.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 218.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3ibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 219.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 222.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lipnet_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.419 seconds; current allocated memory: 223.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Weight0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_o' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 224.094 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 58.25 MHz
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight_lc_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_C_t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 321.582 ; gain = 229.195
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 52.793 seconds; peak allocated memory: 224.094 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 179.137 ; gain = 86.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 179.137 ; gain = 86.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 179.137 ; gain = 86.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'gemvm1' into 'infer' (LSTM/rnn.cpp:248) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:249) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 179.137 ; gain = 86.742
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:107) in function 'geva' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:107) in function 'geva.1' partially with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:208) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 197.191 ; gain = 104.797
WARNING: [XFORM 203-631] Renaming function 'lipnet_lstm<float, 1, 1, 1>' to 'lipnet_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:82:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:135:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:136:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:137:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:138:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:139:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:140:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:173:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:174:33)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:95:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:95:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:123:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:110:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:36:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 274.582 ; gain = 182.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.107 seconds; current allocated memory: 221.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 222.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('res_addr_write_ln110', LSTM/rnn.cpp:110) of variable 'tmp4', LSTM/rnn.cpp:110 on array 'res' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 222.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 222.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 222.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 222.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 222.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 222.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 222.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 223.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('empty_18', LSTM/rnn.cpp:110) and 'mux' operation ('tmp_5', LSTM/rnn.cpp:110).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('empty_18', LSTM/rnn.cpp:110) and 'mux' operation ('tmp_5', LSTM/rnn.cpp:110).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('empty_18', LSTM/rnn.cpp:110) and 'mux' operation ('tmp_5', LSTM/rnn.cpp:110).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('select_ln110_2', LSTM/rnn.cpp:110) and 'mux' operation ('tmp_5', LSTM/rnn.cpp:110).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'select' operation ('select_ln110_2', LSTM/rnn.cpp:110) and 'mux' operation ('tmp_5', LSTM/rnn.cpp:110).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (17.168ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'geva' consists of the following:
	'fadd' operation ('res_3_assign', LSTM/rnn.cpp:110) [26]  (7.26 ns)
	'select' operation ('select_ln110_1', LSTM/rnn.cpp:110) [32]  (0 ns)
	'select' operation ('empty_20', LSTM/rnn.cpp:110) [33]  (0.698 ns)
	'mux' operation ('tmp_7', LSTM/rnn.cpp:110) [37]  (1.96 ns)
	'fadd' operation ('tmp_1', LSTM/rnn.cpp:110) [38]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 223.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 223.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 224.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 225.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 225.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 225.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 226.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 226.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 227.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 227.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 227.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm1'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 228.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3ibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 229.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 231.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lipnet_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 232.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Weight0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_o' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 233.282 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 58.25 MHz
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_C_t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:51 . Memory (MB): peak = 330.500 ; gain = 238.105
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 50.814 seconds; peak allocated memory: 233.282 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 178.527 ; gain = 86.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 178.527 ; gain = 86.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 178.527 ; gain = 86.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'gemvm1' into 'infer' (LSTM/rnn.cpp:257) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:258) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 178.527 ; gain = 86.133
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:46) in function 'gemvm1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:50) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:31) in function 'gemvm' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:35) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:50) in function 'gemvm1' completely with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:129) in function 'hprod' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:99) in function 'tanh' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:114) in function 'geva' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:114) in function 'geva.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:35) in function 'gemvm' completely with a factor of 296.
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 203.414 ; gain = 111.020
WARNING: [XFORM 203-631] Renaming function 'lipnet_lstm<float, 1, 1, 1>' to 'lipnet_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:102:52)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:87:21)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:144:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:145:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:147:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:148:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:149:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:132:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:117:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:37:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 304.172 ; gain = 211.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', LSTM/rnn.cpp:37) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 148, Depth = 1487.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.517 seconds; current allocated memory: 258.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.656 seconds; current allocated memory: 283.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('res_addr_write_ln117', LSTM/rnn.cpp:117) of variable 'tmp9', LSTM/rnn.cpp:117 on array 'res' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.989 seconds; current allocated memory: 284.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 284.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 59.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 284.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 284.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 59.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 285.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 285.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 285.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 285.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.279 seconds; current allocated memory: 290.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.354 seconds; current allocated memory: 297.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('empty_21', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_3', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('empty_21', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_3', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('empty_21', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_3', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('select_ln117_2', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_3', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'select' operation ('select_ln117_2', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_3', LSTM/rnn.cpp:117).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (17.168ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'geva' consists of the following:
	'fadd' operation ('res_3_assign', LSTM/rnn.cpp:117) [26]  (7.26 ns)
	'select' operation ('empty_22', LSTM/rnn.cpp:117) [31]  (0.698 ns)
	'mux' operation ('tmp_5', LSTM/rnn.cpp:117) [37]  (1.96 ns)
	'fadd' operation ('tmp_1', LSTM/rnn.cpp:117) [38]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.021 seconds; current allocated memory: 297.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 297.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 298.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 299.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 299.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 300.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 300.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 300.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm'.
INFO: [HLS 200-111]  Elapsed time: 2.383 seconds; current allocated memory: 319.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 10.472 seconds; current allocated memory: 322.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 323.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'tanh' is 7224 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 324.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 325.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm1'.
INFO: [HLS 200-111]  Elapsed time: 1.552 seconds; current allocated memory: 336.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva'.
INFO: [HLS 200-111]  Elapsed time: 4.778 seconds; current allocated memory: 337.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 339.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lipnet_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 340.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Weight0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_o' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 1.019 seconds; current allocated memory: 341.211 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 58.25 MHz
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_stat_C_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_h_t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:01:50 . Memory (MB): peak = 498.453 ; gain = 406.059
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 109.912 seconds; peak allocated memory: 341.211 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 179.355 ; gain = 86.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 179.355 ; gain = 86.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 179.355 ; gain = 86.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'gemvm1' into 'infer' (LSTM/rnn.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:270) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 179.355 ; gain = 86.941
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:49) in function 'gemvm1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:53) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (LSTM/rnn.cpp:188) in function 'infer' partially with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:53) in function 'gemvm1' completely with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:131) in function 'hprod' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:103) in function 'tanh' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:89) in function 'sigmoid' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:117) in function 'geva' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:117) in function 'geva.1' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'i_loop' in function 'hprod'.
WARNING: [XFORM 203-561] Updating loop lower bound from 13 to 12 for loop 'i_loop' in function 'hprod'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'i_loop' in function 'tanh'.
WARNING: [XFORM 203-561] Updating loop lower bound from 13 to 12 for loop 'i_loop' in function 'tanh'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'i_loop' in function 'sigmoid'.
WARNING: [XFORM 203-561] Updating loop lower bound from 13 to 12 for loop 'i_loop' in function 'sigmoid'.
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:270) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 201.527 ; gain = 109.113
INFO: [XFORM 203-541] Flattening a loop nest 'loop_outer' (LSTM/rnn.cpp:32:3) in function 'gemvm'.
WARNING: [XFORM 203-631] Renaming function 'lipnet_lstm<float, 1, 1, 1>' to 'lipnet_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:105:52)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:91:21)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:145:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:147:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:148:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:149:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:150:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:133:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:119:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:39:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 284.410 ; gain = 191.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer_loop_iner'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln39', LSTM/rnn.cpp:39) of variable 'tmp_s', LSTM/rnn.cpp:39 on array 'res' and 'load' operation ('res_load', LSTM/rnn.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln39', LSTM/rnn.cpp:39) of variable 'tmp_s', LSTM/rnn.cpp:39 on array 'res' and 'load' operation ('res_load', LSTM/rnn.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln39', LSTM/rnn.cpp:39) of variable 'tmp_s', LSTM/rnn.cpp:39 on array 'res' and 'load' operation ('res_load', LSTM/rnn.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln39', LSTM/rnn.cpp:39) of variable 'tmp_s', LSTM/rnn.cpp:39 on array 'res' and 'load' operation ('res_load', LSTM/rnn.cpp:39) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln39', LSTM/rnn.cpp:39) of variable 'tmp_s', LSTM/rnn.cpp:39 on array 'res' and 'load' operation ('res_load', LSTM/rnn.cpp:39) on array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'gemvm' consists of the following:
	'mul' operation of DSP[27] ('mul_ln39', LSTM/rnn.cpp:39) [21]  (3.36 ns)
	'add' operation of DSP[27] ('add_ln39', LSTM/rnn.cpp:39) [27]  (3.02 ns)
	'getelementptr' operation ('a_addr', LSTM/rnn.cpp:39) [29]  (0 ns)
	'load' operation ('a_load', LSTM/rnn.cpp:39) on array 'a' [30]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.865 seconds; current allocated memory: 229.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 230.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 230.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 230.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 231.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 232.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 234.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.624 seconds; current allocated memory: 235.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.825 seconds; current allocated memory: 236.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 236.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_148', LSTM/rnn.cpp:56) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:56).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.612 seconds; current allocated memory: 241.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.317 seconds; current allocated memory: 248.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.905 seconds; current allocated memory: 249.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 250.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 250.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 250.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 251.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 251.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mac_muladd_8ns_10ns_9ns_17_1_1' to 'LSTM_Top_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 251.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 253.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 254.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh'.
INFO: [HLS 200-111]  Elapsed time: 2.031 seconds; current allocated memory: 256.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 2.483 seconds; current allocated memory: 257.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm1'.
INFO: [HLS 200-111]  Elapsed time: 2.002 seconds; current allocated memory: 268.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 5.42 seconds; current allocated memory: 272.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lipnet_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.847 seconds; current allocated memory: 273.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Weight0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_o' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 273.929 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.41 MHz
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_h_t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:48 ; elapsed = 00:01:29 . Memory (MB): peak = 399.016 ; gain = 306.602
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 88.899 seconds; peak allocated memory: 273.929 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 178.402 ; gain = 86.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 178.402 ; gain = 86.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 178.402 ; gain = 86.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'gemvm1' into 'infer' (LSTM/rnn.cpp:257) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:258) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 178.402 ; gain = 86.051
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:46) in function 'gemvm1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:50) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:31) in function 'gemvm' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:35) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:50) in function 'gemvm1' completely with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:129) in function 'hprod' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:99) in function 'tanh' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:114) in function 'geva' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:114) in function 'geva.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:35) in function 'gemvm' completely with a factor of 296.
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 203.746 ; gain = 111.395
WARNING: [XFORM 203-631] Renaming function 'lipnet_lstm<float, 1, 1, 1>' to 'lipnet_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:102:52)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:87:21)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:144:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:145:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:147:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:148:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:149:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:132:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:117:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:37:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 304.621 ; gain = 212.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', LSTM/rnn.cpp:37) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 148, Depth = 1487.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.343 seconds; current allocated memory: 258.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.413 seconds; current allocated memory: 283.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('res_addr_write_ln117', LSTM/rnn.cpp:117) of variable 'tmp9', LSTM/rnn.cpp:117 on array 'res' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.492 seconds; current allocated memory: 284.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 284.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 59.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 284.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 284.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 59.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 285.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 285.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 285.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 285.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_151', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.514 seconds; current allocated memory: 290.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.671 seconds; current allocated memory: 297.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('empty_21', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_3', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('empty_21', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_3', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('empty_21', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_3', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('select_ln117_2', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_3', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'select' operation ('select_ln117_2', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_3', LSTM/rnn.cpp:117).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (17.168ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'geva' consists of the following:
	'fadd' operation ('res_3_assign', LSTM/rnn.cpp:117) [26]  (7.26 ns)
	'select' operation ('empty_22', LSTM/rnn.cpp:117) [31]  (0.698 ns)
	'mux' operation ('tmp_5', LSTM/rnn.cpp:117) [37]  (1.96 ns)
	'fadd' operation ('tmp_1', LSTM/rnn.cpp:117) [38]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.364 seconds; current allocated memory: 297.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 297.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 298.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.094 seconds; current allocated memory: 299.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 299.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 300.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 300.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 300.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm'.
INFO: [HLS 200-111]  Elapsed time: 3.147 seconds; current allocated memory: 319.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 13.597 seconds; current allocated memory: 322.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 323.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'tanh' is 7224 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh'.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 324.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 325.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm1'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 336.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva'.
INFO: [HLS 200-111]  Elapsed time: 5.552 seconds; current allocated memory: 337.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 339.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lipnet_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 340.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Weight0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_o' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 1.327 seconds; current allocated memory: 341.211 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 58.25 MHz
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_stat_C_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_h_t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:02:15 . Memory (MB): peak = 498.582 ; gain = 406.230
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 134.929 seconds; peak allocated memory: 341.211 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 179.203 ; gain = 86.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 179.203 ; gain = 86.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 179.203 ; gain = 86.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'gemvm1' into 'infer' (LSTM/rnn.cpp:257) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:258) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 179.203 ; gain = 86.805
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:129) in function 'hprod' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:99) in function 'tanh' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:114) in function 'geva' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:114) in function 'geva.1' partially with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 197.395 ; gain = 104.996
INFO: [XFORM 203-541] Flattening a loop nest 'loop_outer' (LSTM/rnn.cpp:46:3) in function 'gemvm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_outer' (LSTM/rnn.cpp:31:3) in function 'gemvm'.
WARNING: [XFORM 203-631] Renaming function 'lipnet_lstm<float, 1, 1, 1>' to 'lipnet_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:102:52)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:87:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:144:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:145:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:147:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:148:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:149:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:132:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:117:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:37:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 284.277 ; gain = 191.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer_loop_iner'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln37', LSTM/rnn.cpp:37) of variable 'tmp_s', LSTM/rnn.cpp:37 on array 'res' and 'load' operation ('res_load', LSTM/rnn.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln37', LSTM/rnn.cpp:37) of variable 'tmp_s', LSTM/rnn.cpp:37 on array 'res' and 'load' operation ('res_load', LSTM/rnn.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln37', LSTM/rnn.cpp:37) of variable 'tmp_s', LSTM/rnn.cpp:37 on array 'res' and 'load' operation ('res_load', LSTM/rnn.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln37', LSTM/rnn.cpp:37) of variable 'tmp_s', LSTM/rnn.cpp:37 on array 'res' and 'load' operation ('res_load', LSTM/rnn.cpp:37) on array 'res'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('res_addr_write_ln37', LSTM/rnn.cpp:37) of variable 'tmp_s', LSTM/rnn.cpp:37 on array 'res' and 'load' operation ('res_load', LSTM/rnn.cpp:37) on array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'gemvm' consists of the following:
	'mul' operation of DSP[27] ('mul_ln37', LSTM/rnn.cpp:37) [21]  (3.36 ns)
	'add' operation of DSP[27] ('add_ln37', LSTM/rnn.cpp:37) [27]  (3.02 ns)
	'getelementptr' operation ('a_addr', LSTM/rnn.cpp:37) [29]  (0 ns)
	'load' operation ('a_load', LSTM/rnn.cpp:37) on array 'a' [30]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.759 seconds; current allocated memory: 231.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 231.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('res_addr_write_ln117', LSTM/rnn.cpp:117) of variable 'tmp5', LSTM/rnn.cpp:117 on array 'res' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 231.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 231.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 232.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 232.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 232.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 232.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 233.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 233.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer_loop_iner'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_s', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_8', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_s', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_8', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_s', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_8', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_s', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_8', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer_loop_iner): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_s', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_8', LSTM/rnn.cpp:52).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 233.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 233.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('empty_19', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_5', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('empty_19', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_5', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('empty_19', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_5', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('select_ln117_2', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_5', LSTM/rnn.cpp:117).
WARNING: [SCHED 204-68] The II Violation in module 'geva' (Loop: i_loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0)
   between 'select' operation ('select_ln117_2', LSTM/rnn.cpp:117) and 'mux' operation ('tmp_5', LSTM/rnn.cpp:117).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (17.168ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'geva' consists of the following:
	'fadd' operation ('res_3_assign', LSTM/rnn.cpp:117) [26]  (7.26 ns)
	'select' operation ('select_ln117', LSTM/rnn.cpp:117) [28]  (0 ns)
	'select' operation ('empty_19', LSTM/rnn.cpp:117) [30]  (0.698 ns)
	'mux' operation ('tmp_7', LSTM/rnn.cpp:117) [37]  (1.96 ns)
	'fadd' operation ('tmp_1', LSTM/rnn.cpp:117) [38]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 234.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 234.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 234.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 235.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 235.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 235.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 235.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 236.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mac_muladd_8ns_10ns_9ns_17_1_1' to 'LSTM_Top_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 236.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 237.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 237.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 238.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 239.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm1'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 239.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 240.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 242.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lipnet_lstm'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 243.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Weight0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_o' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 243.746 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 58.25 MHz
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_stat_C_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_h_t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:59 . Memory (MB): peak = 341.703 ; gain = 249.305
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 58.61 seconds; peak allocated memory: 243.746 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 178.562 ; gain = 86.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 178.562 ; gain = 86.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 178.562 ; gain = 86.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'gemvm1' into 'infer' (LSTM/rnn.cpp:257) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:258) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 178.562 ; gain = 86.109
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:46) in function 'gemvm1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:50) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:31) in function 'gemvm' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:35) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:50) in function 'gemvm1' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:35) in function 'gemvm' completely with a factor of 296.
INFO: [XFORM 203-102] Automatically partitioning small array 'Bias_lc' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res' (LSTM/rnn_top.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'Bias_lc' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (LSTM/rnn_top.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:258) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 202.594 ; gain = 110.141
WARNING: [XFORM 203-631] Renaming function 'lipnet_lstm<float, 1, 1, 1>' to 'lipnet_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:87:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:144:29)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:145:29)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:147:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:148:29)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:149:26)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:182:33)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:183:33)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:102:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:102:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:132:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:117:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:37:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 285.148 ; gain = 192.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', LSTM/rnn.cpp:37) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 148, Depth = 1487.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.455 seconds; current allocated memory: 239.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.533 seconds; current allocated memory: 263.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.076 seconds; current allocated memory: 265.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 265.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 265.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 265.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 265.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 265.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
WARNING: [SCHED 204-68] The II Violation in module 'gemvm1' (Loop: loop_outer): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_126_144', LSTM/rnn.cpp:52) and 'mux' operation ('tmp_128', LSTM/rnn.cpp:52).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.044 seconds; current allocated memory: 270.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.213 seconds; current allocated memory: 276.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.769 seconds; current allocated memory: 277.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.026 seconds; current allocated memory: 279.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.835 seconds; current allocated memory: 280.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 280.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 280.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 281.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm'.
INFO: [HLS 200-111]  Elapsed time: 2.334 seconds; current allocated memory: 299.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 10.527 seconds; current allocated memory: 302.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 303.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 303.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mux_42_32_1_1' to 'LSTM_Top_mux_42_3ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm1'.
INFO: [HLS 200-111]  Elapsed time: 1.458 seconds; current allocated memory: 314.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 4.72 seconds; current allocated memory: 317.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mux_42_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lipnet_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.729 seconds; current allocated memory: 318.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Weight0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_o' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 319.826 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.75 MHz
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 475.496 ; gain = 383.043
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 102.694 seconds; peak allocated memory: 319.826 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from LSTM/rnn.cpp:1:
In file included from LSTM/rnn.cpp:5:
LSTM/weight.h:233:2: error: expected ';' after top level declarator
}
 ^
 ;
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 179.129 ; gain = 86.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 179.129 ; gain = 86.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.129 ; gain = 86.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'gemvm1' into 'infer' (LSTM/rnn.cpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:250) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.129 ; gain = 86.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:38) in function 'gemvm1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:42) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:23) in function 'gemvm' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:27) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:42) in function 'gemvm1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:27) in function 'gemvm' completely with a factor of 92.
INFO: [XFORM 203-102] Partitioning array 'Weight_lc' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (LSTM/rnn.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:250) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 179.129 ; gain = 86.703
WARNING: [XFORM 203-631] Renaming function 'lipnet_lstm<float, 1, 1, 1>' to 'lipnet_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:22)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:136:28)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:137:28)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:138:28)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:139:25)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:140:28)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:141:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:174:32)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:175:32)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:94:53)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_tmp' (LSTM/rnn.cpp:94:53)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:124:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:109:3)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:44:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 243.645 ; gain = 151.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', LSTM/rnn.cpp:29) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 46, Depth = 467.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.617 seconds; current allocated memory: 194.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.575 seconds; current allocated memory: 199.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.286 seconds; current allocated memory: 200.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 200.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 200.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 200.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 200.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 200.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_2', LSTM/rnn.cpp:44) on array 'b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 327.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.542 seconds; current allocated memory: 202.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 205.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 206.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 208.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 208.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 208.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 209.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 209.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 215.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 3.765 seconds; current allocated memory: 216.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 216.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 217.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm1'.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 221.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 2.824 seconds; current allocated memory: 224.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lipnet_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.647 seconds; current allocated memory: 226.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Weight0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_o' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 227.510 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.48 MHz
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_63_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias_lc_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_h_t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_res_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 326.031 ; gain = 233.605
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 63.269 seconds; peak allocated memory: 227.510 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LSTM/rnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.984 ; gain = 86.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.984 ; gain = 86.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:13).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'lipnet_lstm<float, 1, 1, 1>' (LSTM/rnn_top.cpp:26).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.984 ; gain = 86.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'gemvm1' into 'infer' (LSTM/rnn.cpp:249) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:250) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.984 ; gain = 86.602
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (LSTM/rnn_top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (LSTM/rnn_top.cpp:33).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:38) in function 'gemvm1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:42) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_outer' (LSTM/rnn.cpp:23) in function 'gemvm' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'loop_iner' (LSTM/rnn.cpp:27) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:42) in function 'gemvm1' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:121) in function 'hprod' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:91) in function 'tanh' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:106) in function 'geva' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'i_loop' (LSTM/rnn.cpp:106) in function 'geva.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'loop_iner' (LSTM/rnn.cpp:27) in function 'gemvm' completely with a factor of 92.
INFO: [XFORM 203-102] Partitioning array 'Weight_lc' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (LSTM/rnn.cpp:250) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 178.984 ; gain = 86.602
WARNING: [XFORM 203-631] Renaming function 'lipnet_lstm<float, 1, 1, 1>' to 'lipnet_lstm' (LSTM/rnn_top.cpp:5:25)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:94:52)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:79:21)
INFO: [HLS 200-472] Inferring partial write operation for 'img_dat' (LSTM/rnn_top.cpp:14:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_f' (LSTM/rnn.cpp:136:28)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_i' (LSTM/rnn.cpp:137:28)
INFO: [HLS 200-472] Inferring partial write operation for 'stat_C' (LSTM/rnn.cpp:138:28)
INFO: [HLS 200-472] Inferring partial write operation for 'C_t' (LSTM/rnn.cpp:139:25)
INFO: [HLS 200-472] Inferring partial write operation for 'gate_o' (LSTM/rnn.cpp:140:28)
INFO: [HLS 200-472] Inferring partial write operation for 'h_t' (LSTM/rnn.cpp:141:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:174:32)
INFO: [HLS 200-472] Inferring partial write operation for 'vec_i' (LSTM/rnn.cpp:175:32)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:109:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:124:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:109:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:44:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (LSTM/rnn.cpp:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 253.574 ; gain = 161.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', LSTM/rnn.cpp:29) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 46, Depth = 467.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.537 seconds; current allocated memory: 204.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.456 seconds; current allocated memory: 209.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('res_addr_write_ln109', LSTM/rnn.cpp:109) of variable 'tmp8', LSTM/rnn.cpp:109 on array 'res' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.287 seconds; current allocated memory: 209.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 210.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 59.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 210.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 210.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 59.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 210.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 211.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 211.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 211.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_outer'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_2', LSTM/rnn.cpp:44) on array 'b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 327.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 213.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 216.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'i_loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('res_addr_write_ln109', LSTM/rnn.cpp:109->LSTM/rnn.cpp:250) of variable 'tmp9_i', LSTM/rnn.cpp:109->LSTM/rnn.cpp:250 on array 'res' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 217.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 218.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 218.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 219.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 219.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 219.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 225.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 3.724 seconds; current allocated memory: 226.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_2_1' to 'LSTM_Top_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_2_1' to 'LSTM_Top_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dexp_64ns_64ns_64_18_full_dsp_1' to 'LSTM_Top_dexp_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 227.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dsub_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dsub_64nibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'tanh' is 7224 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dexp_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dsub_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tanh'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 228.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 229.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemvm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemvm1'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 233.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 2.762 seconds; current allocated memory: 236.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lipnet_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lipnet_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.292 seconds; current allocated memory: 237.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Weight0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Weight0_o' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 239.259 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.48 MHz
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_15_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_16_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_17_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_18_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_19_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_20_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_21_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_22_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_23_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_24_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_25_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_26_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_27_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_28_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_29_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_30_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_31_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_32_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_33_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_34_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_35_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_36_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_37_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_38_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_39_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_40_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_41_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_42_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_43_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_44_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_45_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_46_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_47_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_48_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_49_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_50_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_51_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_52_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_53_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_54_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_55_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_56_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_57_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_58_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_59_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_60_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_61_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_62_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gemvm1_Weight_lc_63_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Weight0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias_lc_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_stat_C_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'lipnet_lstm_res_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 338.715 ; gain = 246.332
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 63.077 seconds; peak allocated memory: 239.259 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
