// Seed: 315503597
module module_0 (
    output tri1  id_0
    , id_2,
    input  logic id_1
);
  assign id_2 = id_2[1];
  assign id_0 = id_2;
  assign id_2[""] = 1;
  logic id_3 = 1;
endmodule
