Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 00:48:06 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_68_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 Delay1No41_instance/Y_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1Tree0_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.037ns (29.790%)  route 2.444ns (70.210%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 6.876 - 4.000 ) 
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.620ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.216ns (routing 1.471ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=12495, routed)       2.617     3.568    Delay1No41_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X121Y200       FDCE                                         r  Delay1No41_instance/Y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y200       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.646 r  Delay1No41_instance/Y_reg[15]/Q
                         net (fo=4, routed)           0.429     4.075    Delay1No40_instance/Y_reg[33]_0[15]
    SLICE_X117Y207       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.199 r  Delay1No40_instance/geqOp_carry_i_9__10/O
                         net (fo=1, routed)           0.010     4.209    Sum1Tree0_5_impl_instance/FPAddSubOp_instance/S[7]
    SLICE_X117Y207       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.324 r  Sum1Tree0_5_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.350    Sum1Tree0_5_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X117Y208       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.365 r  Sum1Tree0_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.391    Sum1Tree0_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X117Y209       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.443 r  Sum1Tree0_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.453     4.896    Delay1No40_instance/CO[0]
    SLICE_X121Y206       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.109     5.005 f  Delay1No40_instance/shiftedFracY_d1[32]_i_16__10/O
                         net (fo=2, routed)           0.187     5.192    Delay1No40_instance/Sum1Tree0_5_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X122Y206       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     5.337 f  Delay1No40_instance/shiftedFracY_d1[32]_i_9__10/O
                         net (fo=3, routed)           0.055     5.392    Delay1No40_instance/shiftedFracY_d1[32]_i_9__10_n_0
    SLICE_X122Y206       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.517 r  Delay1No40_instance/shiftedFracY_d1[49]_i_7__10/O
                         net (fo=32, routed)          0.553     6.070    Delay1No41_instance/Y_reg[23]_0
    SLICE_X117Y209       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.105 r  Delay1No41_instance/shiftedFracY_d1[41]_i_3__10/O
                         net (fo=4, routed)           0.414     6.519    Delay1No40_instance/level2[10]
    SLICE_X116Y210       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.669 r  Delay1No40_instance/shiftedFracY_d1[37]_i_1__10/O
                         net (fo=2, routed)           0.242     6.911    Delay1No40_instance/level4__0[5]
    SLICE_X116Y207       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     7.000 r  Delay1No40_instance/shiftedFracY_d1[21]_i_1__10/O
                         net (fo=1, routed)           0.049     7.049    Sum1Tree0_5_impl_instance/FPAddSubOp_instance/D[10]
    SLICE_X116Y207       FDRE                                         r  Sum1Tree0_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=12495, routed)       2.216     6.876    Sum1Tree0_5_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X116Y207       FDRE                                         r  Sum1Tree0_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.477     7.353    
                         clock uncertainty           -0.035     7.318    
    SLICE_X116Y207       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.343    Sum1Tree0_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  0.294    




