
SMART_HOME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dcc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08006e8c  08006e8c  00016e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f7c  08006f7c  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  08006f7c  08006f7c  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006f7c  08006f7c  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f7c  08006f7c  00016f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f80  08006f80  00016f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08006f84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000478  20000060  08006fe4  00020060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  08006fe4  000204d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f8ca  00000000  00000000  000200cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026f9  00000000  00000000  0002f995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f58  00000000  00000000  00032090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c04  00000000  00000000  00032fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000117ee  00000000  00000000  00033bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001341d  00000000  00000000  000453da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00068919  00000000  00000000  000587f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003b84  00000000  00000000  000c1110  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000c4c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006e74 	.word	0x08006e74

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08006e74 	.word	0x08006e74

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <FlashRead>:
static void MX_TIM3_Init(void);
static void MX_IWDG_Init(void);
/* USER CODE BEGIN PFP */


uint32_t FlashRead(uint32_t address) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
 return (*(__IO uint32_t*)address);
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	681b      	ldr	r3, [r3, #0]
}
 8000240:	0018      	movs	r0, r3
 8000242:	46bd      	mov	sp, r7
 8000244:	b002      	add	sp, #8
 8000246:	bd80      	pop	{r7, pc}

08000248 <WriteConfig>:



void WriteConfig() {
 8000248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800024a:	b089      	sub	sp, #36	; 0x24
 800024c:	af00      	add	r7, sp, #0
 HAL_FLASH_Unlock(); // Открыть доступ к FLASH (она закрыта от случайной записи)
 800024e:	f003 f94f 	bl	80034f0 <HAL_FLASH_Unlock>
 // В структуре settings хранятся настройки, преобразую ее в 16-битный массив для удобства доступа
 uint16_t* data = (uint16_t*) &settings;
 8000252:	4b1e      	ldr	r3, [pc, #120]	; (80002cc <WriteConfig+0x84>)
 8000254:	61fb      	str	r3, [r7, #28]
 FLASH_EraseInitTypeDef ef; // Объявляю структуру, необходимую для функции стирания страницы
 HAL_StatusTypeDef stat;
 ef.TypeErase = FLASH_TYPEERASE_PAGES; // Стирать постранично
 8000256:	2108      	movs	r1, #8
 8000258:	187b      	adds	r3, r7, r1
 800025a:	2200      	movs	r2, #0
 800025c:	601a      	str	r2, [r3, #0]
 ef.PageAddress = SETTINGS_ADDRESS; // Адрес страницы для стирания
 800025e:	187b      	adds	r3, r7, r1
 8000260:	4a1b      	ldr	r2, [pc, #108]	; (80002d0 <WriteConfig+0x88>)
 8000262:	605a      	str	r2, [r3, #4]
 ef.NbPages = 1; //Число страниц = 1
 8000264:	187b      	adds	r3, r7, r1
 8000266:	2201      	movs	r2, #1
 8000268:	609a      	str	r2, [r3, #8]
 uint32_t temp; // Временная переменная для результата стирания (не использую)
 HAL_FLASHEx_Erase(&ef, &temp); // Вызов функции стирания
 800026a:	1d3a      	adds	r2, r7, #4
 800026c:	187b      	adds	r3, r7, r1
 800026e:	0011      	movs	r1, r2
 8000270:	0018      	movs	r0, r3
 8000272:	f003 f9fd 	bl	8003670 <HAL_FLASHEx_Erase>
 // Будьте уверены, что размер структуры настроек кратен 2 байтам
 for (int i = 0; i < sizeof(settings); i += 2) { // Запись всех настроек
 8000276:	2300      	movs	r3, #0
 8000278:	61bb      	str	r3, [r7, #24]
 800027a:	e01c      	b.n	80002b6 <WriteConfig+0x6e>
  stat = HAL_FLASH_Program (FLASH_TYPEPROGRAM_HALFWORD, SETTINGS_ADDRESS + i, *(data++));
 800027c:	69bb      	ldr	r3, [r7, #24]
 800027e:	4a14      	ldr	r2, [pc, #80]	; (80002d0 <WriteConfig+0x88>)
 8000280:	4694      	mov	ip, r2
 8000282:	4463      	add	r3, ip
 8000284:	0019      	movs	r1, r3
 8000286:	69fb      	ldr	r3, [r7, #28]
 8000288:	1c9a      	adds	r2, r3, #2
 800028a:	61fa      	str	r2, [r7, #28]
 800028c:	881b      	ldrh	r3, [r3, #0]
 800028e:	001c      	movs	r4, r3
 8000290:	2300      	movs	r3, #0
 8000292:	001d      	movs	r5, r3
 8000294:	2317      	movs	r3, #23
 8000296:	18fe      	adds	r6, r7, r3
 8000298:	0022      	movs	r2, r4
 800029a:	002b      	movs	r3, r5
 800029c:	2001      	movs	r0, #1
 800029e:	f003 f891 	bl	80033c4 <HAL_FLASH_Program>
 80002a2:	0003      	movs	r3, r0
 80002a4:	7033      	strb	r3, [r6, #0]
  if (stat != HAL_OK) break; // Если что-то пошло не так - выскочить из цикла
 80002a6:	2317      	movs	r3, #23
 80002a8:	18fb      	adds	r3, r7, r3
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d106      	bne.n	80002be <WriteConfig+0x76>
 for (int i = 0; i < sizeof(settings); i += 2) { // Запись всех настроек
 80002b0:	69bb      	ldr	r3, [r7, #24]
 80002b2:	3302      	adds	r3, #2
 80002b4:	61bb      	str	r3, [r7, #24]
 80002b6:	69bb      	ldr	r3, [r7, #24]
 80002b8:	2b03      	cmp	r3, #3
 80002ba:	d9df      	bls.n	800027c <WriteConfig+0x34>
 80002bc:	e000      	b.n	80002c0 <WriteConfig+0x78>
  if (stat != HAL_OK) break; // Если что-то пошло не так - выскочить из цикла
 80002be:	46c0      	nop			; (mov r8, r8)
 }
 HAL_FLASH_Lock(); // Закрыть флешку от случайной записи
 80002c0:	f003 f93c 	bl	800353c <HAL_FLASH_Lock>
}
 80002c4:	46c0      	nop			; (mov r8, r8)
 80002c6:	46bd      	mov	sp, r7
 80002c8:	b009      	add	sp, #36	; 0x24
 80002ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002cc:	20000360 	.word	0x20000360
 80002d0:	08007c00 	.word	0x08007c00

080002d4 <ReadConfig>:



// Пример чтения только 4 байт настроек. Для бОльшего объема данных используйте цикл
void ReadConfig() {
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b082      	sub	sp, #8
 80002d8:	af00      	add	r7, sp, #0
 // Структуру настроек превращаю в указатель на массив 8-ми битных значений
 uint8_t* setData = (uint8_t*)&settings;
 80002da:	4b16      	ldr	r3, [pc, #88]	; (8000334 <ReadConfig+0x60>)
 80002dc:	607b      	str	r3, [r7, #4]
 LED1_ON;
 80002de:	2380      	movs	r3, #128	; 0x80
 80002e0:	0119      	lsls	r1, r3, #4
 80002e2:	2390      	movs	r3, #144	; 0x90
 80002e4:	05db      	lsls	r3, r3, #23
 80002e6:	2201      	movs	r2, #1
 80002e8:	0018      	movs	r0, r3
 80002ea:	f003 fbfa 	bl	8003ae2 <HAL_GPIO_WritePin>

 uint32_t tempData = FlashRead(SETTINGS_ADDRESS); // Прочесть слово из флешки
 80002ee:	4b12      	ldr	r3, [pc, #72]	; (8000338 <ReadConfig+0x64>)
 80002f0:	0018      	movs	r0, r3
 80002f2:	f7ff ff9f 	bl	8000234 <FlashRead>
 80002f6:	0003      	movs	r3, r0
 80002f8:	603b      	str	r3, [r7, #0]
// uint32_t tempData  = *(__IO uint32_t *)SETTINGS_ADDRESS;
 if (tempData != 0xffffffff) { // Если флешка не пустая
 80002fa:	683b      	ldr	r3, [r7, #0]
 80002fc:	3301      	adds	r3, #1
 80002fe:	d015      	beq.n	800032c <ReadConfig+0x58>
 setData[0] = (uint8_t)((tempData & 0xff000000) >> 24); // �?звлечь первый байт из слова
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	0e1b      	lsrs	r3, r3, #24
 8000304:	b2da      	uxtb	r2, r3
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	701a      	strb	r2, [r3, #0]
 setData[1] = (uint8_t)((tempData & 0x00ff0000) >> 16); // �?звлечь второй байт из слова
 800030a:	683b      	ldr	r3, [r7, #0]
 800030c:	0c1a      	lsrs	r2, r3, #16
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	3301      	adds	r3, #1
 8000312:	b2d2      	uxtb	r2, r2
 8000314:	701a      	strb	r2, [r3, #0]
 setData[2] = (uint8_t)((tempData & 0x0000ff00) >> 8); // �?злечь третий байт из слова
 8000316:	683b      	ldr	r3, [r7, #0]
 8000318:	0a1a      	lsrs	r2, r3, #8
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	3302      	adds	r3, #2
 800031e:	b2d2      	uxtb	r2, r2
 8000320:	701a      	strb	r2, [r3, #0]
 setData[3] = tempData & 0xff; // �?звлечь четвертый байт из слова
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	3303      	adds	r3, #3
 8000326:	683a      	ldr	r2, [r7, #0]
 8000328:	b2d2      	uxtb	r2, r2
 800032a:	701a      	strb	r2, [r3, #0]
 }
}
 800032c:	46c0      	nop			; (mov r8, r8)
 800032e:	46bd      	mov	sp, r7
 8000330:	b002      	add	sp, #8
 8000332:	bd80      	pop	{r7, pc}
 8000334:	20000360 	.word	0x20000360
 8000338:	08007c00 	.word	0x08007c00

0800033c <Print_test>:





void Print_test(void){
 800033c:	b5b0      	push	{r4, r5, r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af02      	add	r7, sp, #8

	//sprintf(str, "\n\r Cnt-%02d,per-%04d,pul-%04d,adr-%04d,dir-%04d\n\r",count,period,pulse,rcv_addres,directive);
	sprintf(str, "\n\r Cnt-%02d,pul-%04d,adr-%04d,dir-%04d\n\r",count,rcvd[count],rcv_addres,directive);
 8000342:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <Print_test+0x44>)
 8000344:	781b      	ldrb	r3, [r3, #0]
 8000346:	001c      	movs	r4, r3
 8000348:	4b0d      	ldr	r3, [pc, #52]	; (8000380 <Print_test+0x44>)
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	001a      	movs	r2, r3
 800034e:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <Print_test+0x48>)
 8000350:	5c9b      	ldrb	r3, [r3, r2]
 8000352:	001d      	movs	r5, r3
 8000354:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <Print_test+0x4c>)
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	001a      	movs	r2, r3
 800035a:	4b0c      	ldr	r3, [pc, #48]	; (800038c <Print_test+0x50>)
 800035c:	781b      	ldrb	r3, [r3, #0]
 800035e:	490c      	ldr	r1, [pc, #48]	; (8000390 <Print_test+0x54>)
 8000360:	480c      	ldr	r0, [pc, #48]	; (8000394 <Print_test+0x58>)
 8000362:	9301      	str	r3, [sp, #4]
 8000364:	9200      	str	r2, [sp, #0]
 8000366:	002b      	movs	r3, r5
 8000368:	0022      	movs	r2, r4
 800036a:	f006 f8dd 	bl	8006528 <siprintf>
	// LED2_ON;
	 HAL_UART_Transmit_DMA(&huart1, str, sizeof(str));
 800036e:	4909      	ldr	r1, [pc, #36]	; (8000394 <Print_test+0x58>)
 8000370:	4b09      	ldr	r3, [pc, #36]	; (8000398 <Print_test+0x5c>)
 8000372:	2226      	movs	r2, #38	; 0x26
 8000374:	0018      	movs	r0, r3
 8000376:	f005 f90f 	bl	8005598 <HAL_UART_Transmit_DMA>

}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	46bd      	mov	sp, r7
 800037e:	bdb0      	pop	{r4, r5, r7, pc}
 8000380:	20000358 	.word	0x20000358
 8000384:	20000260 	.word	0x20000260
 8000388:	20000359 	.word	0x20000359
 800038c:	2000035b 	.word	0x2000035b
 8000390:	08006e8c 	.word	0x08006e8c
 8000394:	20000238 	.word	0x20000238
 8000398:	2000015c 	.word	0x2000015c

0800039c <TCT>:

void TCT(void){
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0

	                 if (count==13){OWR_ON;}
 80003a0:	4b6a      	ldr	r3, [pc, #424]	; (800054c <TCT+0x1b0>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	2b0d      	cmp	r3, #13
 80003a6:	d106      	bne.n	80003b6 <TCT+0x1a>
 80003a8:	2390      	movs	r3, #144	; 0x90
 80003aa:	05db      	lsls	r3, r3, #23
 80003ac:	2201      	movs	r2, #1
 80003ae:	2180      	movs	r1, #128	; 0x80
 80003b0:	0018      	movs	r0, r3
 80003b2:	f003 fb96 	bl	8003ae2 <HAL_GPIO_WritePin>
	                 if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 80003b6:	4b65      	ldr	r3, [pc, #404]	; (800054c <TCT+0x1b0>)
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	2b0e      	cmp	r3, #14
 80003bc:	d112      	bne.n	80003e4 <TCT+0x48>
 80003be:	4b64      	ldr	r3, [pc, #400]	; (8000550 <TCT+0x1b4>)
 80003c0:	781b      	ldrb	r3, [r3, #0]
 80003c2:	2b01      	cmp	r3, #1
 80003c4:	d10e      	bne.n	80003e4 <TCT+0x48>
 80003c6:	2390      	movs	r3, #144	; 0x90
 80003c8:	05db      	lsls	r3, r3, #23
 80003ca:	2201      	movs	r2, #1
 80003cc:	2180      	movs	r1, #128	; 0x80
 80003ce:	0018      	movs	r0, r3
 80003d0:	f003 fb87 	bl	8003ae2 <HAL_GPIO_WritePin>
 80003d4:	2380      	movs	r3, #128	; 0x80
 80003d6:	0159      	lsls	r1, r3, #5
 80003d8:	2390      	movs	r3, #144	; 0x90
 80003da:	05db      	lsls	r3, r3, #23
 80003dc:	2201      	movs	r2, #1
 80003de:	0018      	movs	r0, r3
 80003e0:	f003 fb7f 	bl	8003ae2 <HAL_GPIO_WritePin>
	                // if (count==14){Print_test();}
		        	 if (count==22){OWR_ON;}
 80003e4:	4b59      	ldr	r3, [pc, #356]	; (800054c <TCT+0x1b0>)
 80003e6:	781b      	ldrb	r3, [r3, #0]
 80003e8:	2b16      	cmp	r3, #22
 80003ea:	d106      	bne.n	80003fa <TCT+0x5e>
 80003ec:	2390      	movs	r3, #144	; 0x90
 80003ee:	05db      	lsls	r3, r3, #23
 80003f0:	2201      	movs	r2, #1
 80003f2:	2180      	movs	r1, #128	; 0x80
 80003f4:	0018      	movs	r0, r3
 80003f6:	f003 fb74 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==31){OWR_ON;}
 80003fa:	4b54      	ldr	r3, [pc, #336]	; (800054c <TCT+0x1b0>)
 80003fc:	781b      	ldrb	r3, [r3, #0]
 80003fe:	2b1f      	cmp	r3, #31
 8000400:	d106      	bne.n	8000410 <TCT+0x74>
 8000402:	2390      	movs	r3, #144	; 0x90
 8000404:	05db      	lsls	r3, r3, #23
 8000406:	2201      	movs	r2, #1
 8000408:	2180      	movs	r1, #128	; 0x80
 800040a:	0018      	movs	r0, r3
 800040c:	f003 fb69 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==40){OWR_ON;}
 8000410:	4b4e      	ldr	r3, [pc, #312]	; (800054c <TCT+0x1b0>)
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	2b28      	cmp	r3, #40	; 0x28
 8000416:	d106      	bne.n	8000426 <TCT+0x8a>
 8000418:	2390      	movs	r3, #144	; 0x90
 800041a:	05db      	lsls	r3, r3, #23
 800041c:	2201      	movs	r2, #1
 800041e:	2180      	movs	r1, #128	; 0x80
 8000420:	0018      	movs	r0, r3
 8000422:	f003 fb5e 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==49){OWR_ON;}
 8000426:	4b49      	ldr	r3, [pc, #292]	; (800054c <TCT+0x1b0>)
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	2b31      	cmp	r3, #49	; 0x31
 800042c:	d106      	bne.n	800043c <TCT+0xa0>
 800042e:	2390      	movs	r3, #144	; 0x90
 8000430:	05db      	lsls	r3, r3, #23
 8000432:	2201      	movs	r2, #1
 8000434:	2180      	movs	r1, #128	; 0x80
 8000436:	0018      	movs	r0, r3
 8000438:	f003 fb53 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==58){OWR_ON;}
 800043c:	4b43      	ldr	r3, [pc, #268]	; (800054c <TCT+0x1b0>)
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	2b3a      	cmp	r3, #58	; 0x3a
 8000442:	d106      	bne.n	8000452 <TCT+0xb6>
 8000444:	2390      	movs	r3, #144	; 0x90
 8000446:	05db      	lsls	r3, r3, #23
 8000448:	2201      	movs	r2, #1
 800044a:	2180      	movs	r1, #128	; 0x80
 800044c:	0018      	movs	r0, r3
 800044e:	f003 fb48 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==67){OWR_ON;}
 8000452:	4b3e      	ldr	r3, [pc, #248]	; (800054c <TCT+0x1b0>)
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	2b43      	cmp	r3, #67	; 0x43
 8000458:	d106      	bne.n	8000468 <TCT+0xcc>
 800045a:	2390      	movs	r3, #144	; 0x90
 800045c:	05db      	lsls	r3, r3, #23
 800045e:	2201      	movs	r2, #1
 8000460:	2180      	movs	r1, #128	; 0x80
 8000462:	0018      	movs	r0, r3
 8000464:	f003 fb3d 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==76){OWR_ON;}
 8000468:	4b38      	ldr	r3, [pc, #224]	; (800054c <TCT+0x1b0>)
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	2b4c      	cmp	r3, #76	; 0x4c
 800046e:	d106      	bne.n	800047e <TCT+0xe2>
 8000470:	2390      	movs	r3, #144	; 0x90
 8000472:	05db      	lsls	r3, r3, #23
 8000474:	2201      	movs	r2, #1
 8000476:	2180      	movs	r1, #128	; 0x80
 8000478:	0018      	movs	r0, r3
 800047a:	f003 fb32 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==85){OWR_ON;}
 800047e:	4b33      	ldr	r3, [pc, #204]	; (800054c <TCT+0x1b0>)
 8000480:	781b      	ldrb	r3, [r3, #0]
 8000482:	2b55      	cmp	r3, #85	; 0x55
 8000484:	d106      	bne.n	8000494 <TCT+0xf8>
 8000486:	2390      	movs	r3, #144	; 0x90
 8000488:	05db      	lsls	r3, r3, #23
 800048a:	2201      	movs	r2, #1
 800048c:	2180      	movs	r1, #128	; 0x80
 800048e:	0018      	movs	r0, r3
 8000490:	f003 fb27 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==94){OWR_ON;}
 8000494:	4b2d      	ldr	r3, [pc, #180]	; (800054c <TCT+0x1b0>)
 8000496:	781b      	ldrb	r3, [r3, #0]
 8000498:	2b5e      	cmp	r3, #94	; 0x5e
 800049a:	d106      	bne.n	80004aa <TCT+0x10e>
 800049c:	2390      	movs	r3, #144	; 0x90
 800049e:	05db      	lsls	r3, r3, #23
 80004a0:	2201      	movs	r2, #1
 80004a2:	2180      	movs	r1, #128	; 0x80
 80004a4:	0018      	movs	r0, r3
 80004a6:	f003 fb1c 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==103){OWR_ON;}
 80004aa:	4b28      	ldr	r3, [pc, #160]	; (800054c <TCT+0x1b0>)
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	2b67      	cmp	r3, #103	; 0x67
 80004b0:	d106      	bne.n	80004c0 <TCT+0x124>
 80004b2:	2390      	movs	r3, #144	; 0x90
 80004b4:	05db      	lsls	r3, r3, #23
 80004b6:	2201      	movs	r2, #1
 80004b8:	2180      	movs	r1, #128	; 0x80
 80004ba:	0018      	movs	r0, r3
 80004bc:	f003 fb11 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==112){OWR_ON;}
 80004c0:	4b22      	ldr	r3, [pc, #136]	; (800054c <TCT+0x1b0>)
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b70      	cmp	r3, #112	; 0x70
 80004c6:	d106      	bne.n	80004d6 <TCT+0x13a>
 80004c8:	2390      	movs	r3, #144	; 0x90
 80004ca:	05db      	lsls	r3, r3, #23
 80004cc:	2201      	movs	r2, #1
 80004ce:	2180      	movs	r1, #128	; 0x80
 80004d0:	0018      	movs	r0, r3
 80004d2:	f003 fb06 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==121){OWR_ON;}
 80004d6:	4b1d      	ldr	r3, [pc, #116]	; (800054c <TCT+0x1b0>)
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	2b79      	cmp	r3, #121	; 0x79
 80004dc:	d106      	bne.n	80004ec <TCT+0x150>
 80004de:	2390      	movs	r3, #144	; 0x90
 80004e0:	05db      	lsls	r3, r3, #23
 80004e2:	2201      	movs	r2, #1
 80004e4:	2180      	movs	r1, #128	; 0x80
 80004e6:	0018      	movs	r0, r3
 80004e8:	f003 fafb 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==130){OWR_ON;}
 80004ec:	4b17      	ldr	r3, [pc, #92]	; (800054c <TCT+0x1b0>)
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	2b82      	cmp	r3, #130	; 0x82
 80004f2:	d106      	bne.n	8000502 <TCT+0x166>
 80004f4:	2390      	movs	r3, #144	; 0x90
 80004f6:	05db      	lsls	r3, r3, #23
 80004f8:	2201      	movs	r2, #1
 80004fa:	2180      	movs	r1, #128	; 0x80
 80004fc:	0018      	movs	r0, r3
 80004fe:	f003 faf0 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==139){OWR_ON;}
 8000502:	4b12      	ldr	r3, [pc, #72]	; (800054c <TCT+0x1b0>)
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	2b8b      	cmp	r3, #139	; 0x8b
 8000508:	d106      	bne.n	8000518 <TCT+0x17c>
 800050a:	2390      	movs	r3, #144	; 0x90
 800050c:	05db      	lsls	r3, r3, #23
 800050e:	2201      	movs	r2, #1
 8000510:	2180      	movs	r1, #128	; 0x80
 8000512:	0018      	movs	r0, r3
 8000514:	f003 fae5 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==148){OWR_ON;}
 8000518:	4b0c      	ldr	r3, [pc, #48]	; (800054c <TCT+0x1b0>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	2b94      	cmp	r3, #148	; 0x94
 800051e:	d106      	bne.n	800052e <TCT+0x192>
 8000520:	2390      	movs	r3, #144	; 0x90
 8000522:	05db      	lsls	r3, r3, #23
 8000524:	2201      	movs	r2, #1
 8000526:	2180      	movs	r1, #128	; 0x80
 8000528:	0018      	movs	r0, r3
 800052a:	f003 fada 	bl	8003ae2 <HAL_GPIO_WritePin>
		        	 if (count==157){OWR_ON;}
 800052e:	4b07      	ldr	r3, [pc, #28]	; (800054c <TCT+0x1b0>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b9d      	cmp	r3, #157	; 0x9d
 8000534:	d106      	bne.n	8000544 <TCT+0x1a8>
 8000536:	2390      	movs	r3, #144	; 0x90
 8000538:	05db      	lsls	r3, r3, #23
 800053a:	2201      	movs	r2, #1
 800053c:	2180      	movs	r1, #128	; 0x80
 800053e:	0018      	movs	r0, r3
 8000540:	f003 facf 	bl	8003ae2 <HAL_GPIO_WritePin>

}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	20000358 	.word	0x20000358
 8000550:	20000234 	.word	0x20000234

08000554 <Quick_protocol>:

void Quick_protocol(void){
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
	 if((rcvd[1]==1)&&(rcvd[2]==0))
 8000558:	4b1f      	ldr	r3, [pc, #124]	; (80005d8 <Quick_protocol+0x84>)
 800055a:	785b      	ldrb	r3, [r3, #1]
 800055c:	2b01      	cmp	r3, #1
 800055e:	d137      	bne.n	80005d0 <Quick_protocol+0x7c>
 8000560:	4b1d      	ldr	r3, [pc, #116]	; (80005d8 <Quick_protocol+0x84>)
 8000562:	789b      	ldrb	r3, [r3, #2]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d133      	bne.n	80005d0 <Quick_protocol+0x7c>
	        	  {

		               if(count==2){
 8000568:	4b1c      	ldr	r3, [pc, #112]	; (80005dc <Quick_protocol+0x88>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b02      	cmp	r3, #2
 800056e:	d112      	bne.n	8000596 <Quick_protocol+0x42>
	        	       addres_call=addres_call+1;
 8000570:	4b1b      	ldr	r3, [pc, #108]	; (80005e0 <Quick_protocol+0x8c>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	3301      	adds	r3, #1
 8000576:	b2da      	uxtb	r2, r3
 8000578:	4b19      	ldr	r3, [pc, #100]	; (80005e0 <Quick_protocol+0x8c>)
 800057a:	701a      	strb	r2, [r3, #0]
	        	       if(addres_call==addres){OWR_ON;}}
 800057c:	4b18      	ldr	r3, [pc, #96]	; (80005e0 <Quick_protocol+0x8c>)
 800057e:	781a      	ldrb	r2, [r3, #0]
 8000580:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <Quick_protocol+0x90>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	429a      	cmp	r2, r3
 8000586:	d106      	bne.n	8000596 <Quick_protocol+0x42>
 8000588:	2390      	movs	r3, #144	; 0x90
 800058a:	05db      	lsls	r3, r3, #23
 800058c:	2201      	movs	r2, #1
 800058e:	2180      	movs	r1, #128	; 0x80
 8000590:	0018      	movs	r0, r3
 8000592:	f003 faa6 	bl	8003ae2 <HAL_GPIO_WritePin>
		               if((count==3)&&(addres_call==addres)&&(alarm==1)){OWR_ON;LED2_ON;}}}
 8000596:	4b11      	ldr	r3, [pc, #68]	; (80005dc <Quick_protocol+0x88>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	2b03      	cmp	r3, #3
 800059c:	d118      	bne.n	80005d0 <Quick_protocol+0x7c>
 800059e:	4b10      	ldr	r3, [pc, #64]	; (80005e0 <Quick_protocol+0x8c>)
 80005a0:	781a      	ldrb	r2, [r3, #0]
 80005a2:	4b10      	ldr	r3, [pc, #64]	; (80005e4 <Quick_protocol+0x90>)
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d112      	bne.n	80005d0 <Quick_protocol+0x7c>
 80005aa:	4b0f      	ldr	r3, [pc, #60]	; (80005e8 <Quick_protocol+0x94>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d10e      	bne.n	80005d0 <Quick_protocol+0x7c>
 80005b2:	2390      	movs	r3, #144	; 0x90
 80005b4:	05db      	lsls	r3, r3, #23
 80005b6:	2201      	movs	r2, #1
 80005b8:	2180      	movs	r1, #128	; 0x80
 80005ba:	0018      	movs	r0, r3
 80005bc:	f003 fa91 	bl	8003ae2 <HAL_GPIO_WritePin>
 80005c0:	2380      	movs	r3, #128	; 0x80
 80005c2:	0159      	lsls	r1, r3, #5
 80005c4:	2390      	movs	r3, #144	; 0x90
 80005c6:	05db      	lsls	r3, r3, #23
 80005c8:	2201      	movs	r2, #1
 80005ca:	0018      	movs	r0, r3
 80005cc:	f003 fa89 	bl	8003ae2 <HAL_GPIO_WritePin>
 80005d0:	46c0      	nop			; (mov r8, r8)
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	20000260 	.word	0x20000260
 80005dc:	20000358 	.word	0x20000358
 80005e0:	2000035a 	.word	0x2000035a
 80005e4:	20000000 	.word	0x20000000
 80005e8:	20000234 	.word	0x20000234

080005ec <Protocol>:


void Protocol(void){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0

	//Print_test();
	           // if ((count==9)&&(alarm=1)){OWR_ON;}
	 if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 80005f0:	4bc9      	ldr	r3, [pc, #804]	; (8000918 <Protocol+0x32c>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b0e      	cmp	r3, #14
 80005f6:	d112      	bne.n	800061e <Protocol+0x32>
 80005f8:	4bc8      	ldr	r3, [pc, #800]	; (800091c <Protocol+0x330>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d10e      	bne.n	800061e <Protocol+0x32>
 8000600:	2390      	movs	r3, #144	; 0x90
 8000602:	05db      	lsls	r3, r3, #23
 8000604:	2201      	movs	r2, #1
 8000606:	2180      	movs	r1, #128	; 0x80
 8000608:	0018      	movs	r0, r3
 800060a:	f003 fa6a 	bl	8003ae2 <HAL_GPIO_WritePin>
 800060e:	2380      	movs	r3, #128	; 0x80
 8000610:	0159      	lsls	r1, r3, #5
 8000612:	2390      	movs	r3, #144	; 0x90
 8000614:	05db      	lsls	r3, r3, #23
 8000616:	2201      	movs	r2, #1
 8000618:	0018      	movs	r0, r3
 800061a:	f003 fa62 	bl	8003ae2 <HAL_GPIO_WritePin>
              TCT();
 800061e:	f7ff febd 	bl	800039c <TCT>

	        	 if (count==13)
 8000622:	4bbd      	ldr	r3, [pc, #756]	; (8000918 <Protocol+0x32c>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2b0d      	cmp	r3, #13
 8000628:	d12c      	bne.n	8000684 <Protocol+0x98>
	        	         	   {  directive=0;
 800062a:	4bbd      	ldr	r3, [pc, #756]	; (8000920 <Protocol+0x334>)
 800062c:	2200      	movs	r2, #0
 800062e:	701a      	strb	r2, [r3, #0]

	        	         	     directive|= (rcvd[9]<<4)|(rcvd[10]<<3)|(rcvd[11]<<2)|(rcvd[12]<<1)|(rcvd[13]) ;
 8000630:	4bbc      	ldr	r3, [pc, #752]	; (8000924 <Protocol+0x338>)
 8000632:	7a5b      	ldrb	r3, [r3, #9]
 8000634:	011b      	lsls	r3, r3, #4
 8000636:	b25a      	sxtb	r2, r3
 8000638:	4bba      	ldr	r3, [pc, #744]	; (8000924 <Protocol+0x338>)
 800063a:	7a9b      	ldrb	r3, [r3, #10]
 800063c:	00db      	lsls	r3, r3, #3
 800063e:	b25b      	sxtb	r3, r3
 8000640:	4313      	orrs	r3, r2
 8000642:	b25a      	sxtb	r2, r3
 8000644:	4bb7      	ldr	r3, [pc, #732]	; (8000924 <Protocol+0x338>)
 8000646:	7adb      	ldrb	r3, [r3, #11]
 8000648:	009b      	lsls	r3, r3, #2
 800064a:	b25b      	sxtb	r3, r3
 800064c:	4313      	orrs	r3, r2
 800064e:	b25a      	sxtb	r2, r3
 8000650:	4bb4      	ldr	r3, [pc, #720]	; (8000924 <Protocol+0x338>)
 8000652:	7b1b      	ldrb	r3, [r3, #12]
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	b25b      	sxtb	r3, r3
 8000658:	4313      	orrs	r3, r2
 800065a:	b25a      	sxtb	r2, r3
 800065c:	4bb1      	ldr	r3, [pc, #708]	; (8000924 <Protocol+0x338>)
 800065e:	7b5b      	ldrb	r3, [r3, #13]
 8000660:	b25b      	sxtb	r3, r3
 8000662:	4313      	orrs	r3, r2
 8000664:	b25a      	sxtb	r2, r3
 8000666:	4bae      	ldr	r3, [pc, #696]	; (8000920 <Protocol+0x334>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	b25b      	sxtb	r3, r3
 800066c:	4313      	orrs	r3, r2
 800066e:	b25b      	sxtb	r3, r3
 8000670:	b2da      	uxtb	r2, r3
 8000672:	4bab      	ldr	r3, [pc, #684]	; (8000920 <Protocol+0x334>)
 8000674:	701a      	strb	r2, [r3, #0]

	        	         	   OWR_ON;
 8000676:	2390      	movs	r3, #144	; 0x90
 8000678:	05db      	lsls	r3, r3, #23
 800067a:	2201      	movs	r2, #1
 800067c:	2180      	movs	r1, #128	; 0x80
 800067e:	0018      	movs	r0, r3
 8000680:	f003 fa2f 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         	    }


	        	         	 switch(directive)
 8000684:	4ba6      	ldr	r3, [pc, #664]	; (8000920 <Protocol+0x334>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b0e      	cmp	r3, #14
 800068a:	d901      	bls.n	8000690 <Protocol+0xa4>
 800068c:	f000 fba0 	bl	8000dd0 <Protocol+0x7e4>
 8000690:	009a      	lsls	r2, r3, #2
 8000692:	4ba5      	ldr	r3, [pc, #660]	; (8000928 <Protocol+0x33c>)
 8000694:	18d3      	adds	r3, r2, r3
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	469f      	mov	pc, r3
	        	         			   {

	        	         	case 0 :
	        	         		//led_status=0;
                                  TCT();
 800069a:	f7ff fe7f 	bl	800039c <TCT>
                                  if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 800069e:	4b9e      	ldr	r3, [pc, #632]	; (8000918 <Protocol+0x32c>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b0e      	cmp	r3, #14
 80006a4:	d112      	bne.n	80006cc <Protocol+0xe0>
 80006a6:	4b9d      	ldr	r3, [pc, #628]	; (800091c <Protocol+0x330>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d10e      	bne.n	80006cc <Protocol+0xe0>
 80006ae:	2390      	movs	r3, #144	; 0x90
 80006b0:	05db      	lsls	r3, r3, #23
 80006b2:	2201      	movs	r2, #1
 80006b4:	2180      	movs	r1, #128	; 0x80
 80006b6:	0018      	movs	r0, r3
 80006b8:	f003 fa13 	bl	8003ae2 <HAL_GPIO_WritePin>
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	0159      	lsls	r1, r3, #5
 80006c0:	2390      	movs	r3, #144	; 0x90
 80006c2:	05db      	lsls	r3, r3, #23
 80006c4:	2201      	movs	r2, #1
 80006c6:	0018      	movs	r0, r3
 80006c8:	f003 fa0b 	bl	8003ae2 <HAL_GPIO_WritePin>
                                  if (count==15){OWR_ON;LED2_ON;}
 80006cc:	4b92      	ldr	r3, [pc, #584]	; (8000918 <Protocol+0x32c>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	2b0f      	cmp	r3, #15
 80006d2:	d000      	beq.n	80006d6 <Protocol+0xea>
 80006d4:	e36d      	b.n	8000db2 <Protocol+0x7c6>
 80006d6:	2390      	movs	r3, #144	; 0x90
 80006d8:	05db      	lsls	r3, r3, #23
 80006da:	2201      	movs	r2, #1
 80006dc:	2180      	movs	r1, #128	; 0x80
 80006de:	0018      	movs	r0, r3
 80006e0:	f003 f9ff 	bl	8003ae2 <HAL_GPIO_WritePin>
 80006e4:	2380      	movs	r3, #128	; 0x80
 80006e6:	0159      	lsls	r1, r3, #5
 80006e8:	2390      	movs	r3, #144	; 0x90
 80006ea:	05db      	lsls	r3, r3, #23
 80006ec:	2201      	movs	r2, #1
 80006ee:	0018      	movs	r0, r3
 80006f0:	f003 f9f7 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	            break;
 80006f4:	e35d      	b.n	8000db2 <Protocol+0x7c6>

	        	         	case 1 :
	        	         		led_status=1;
 80006f6:	4b8d      	ldr	r3, [pc, #564]	; (800092c <Protocol+0x340>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	701a      	strb	r2, [r3, #0]
	        	         	      TCT();
 80006fc:	f7ff fe4e 	bl	800039c <TCT>

	        	         	     if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 8000700:	4b85      	ldr	r3, [pc, #532]	; (8000918 <Protocol+0x32c>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b0e      	cmp	r3, #14
 8000706:	d112      	bne.n	800072e <Protocol+0x142>
 8000708:	4b84      	ldr	r3, [pc, #528]	; (800091c <Protocol+0x330>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	2b01      	cmp	r3, #1
 800070e:	d10e      	bne.n	800072e <Protocol+0x142>
 8000710:	2390      	movs	r3, #144	; 0x90
 8000712:	05db      	lsls	r3, r3, #23
 8000714:	2201      	movs	r2, #1
 8000716:	2180      	movs	r1, #128	; 0x80
 8000718:	0018      	movs	r0, r3
 800071a:	f003 f9e2 	bl	8003ae2 <HAL_GPIO_WritePin>
 800071e:	2380      	movs	r3, #128	; 0x80
 8000720:	0159      	lsls	r1, r3, #5
 8000722:	2390      	movs	r3, #144	; 0x90
 8000724:	05db      	lsls	r3, r3, #23
 8000726:	2201      	movs	r2, #1
 8000728:	0018      	movs	r0, r3
 800072a:	f003 f9da 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         	    if(count==29){OWR_ON;LED2_ON;LED1_ON;} //Светодиод
 800072e:	4b7a      	ldr	r3, [pc, #488]	; (8000918 <Protocol+0x32c>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	2b1d      	cmp	r3, #29
 8000734:	d000      	beq.n	8000738 <Protocol+0x14c>
 8000736:	e33e      	b.n	8000db6 <Protocol+0x7ca>
 8000738:	2390      	movs	r3, #144	; 0x90
 800073a:	05db      	lsls	r3, r3, #23
 800073c:	2201      	movs	r2, #1
 800073e:	2180      	movs	r1, #128	; 0x80
 8000740:	0018      	movs	r0, r3
 8000742:	f003 f9ce 	bl	8003ae2 <HAL_GPIO_WritePin>
 8000746:	2380      	movs	r3, #128	; 0x80
 8000748:	0159      	lsls	r1, r3, #5
 800074a:	2390      	movs	r3, #144	; 0x90
 800074c:	05db      	lsls	r3, r3, #23
 800074e:	2201      	movs	r2, #1
 8000750:	0018      	movs	r0, r3
 8000752:	f003 f9c6 	bl	8003ae2 <HAL_GPIO_WritePin>
 8000756:	2380      	movs	r3, #128	; 0x80
 8000758:	0119      	lsls	r1, r3, #4
 800075a:	2390      	movs	r3, #144	; 0x90
 800075c:	05db      	lsls	r3, r3, #23
 800075e:	2201      	movs	r2, #1
 8000760:	0018      	movs	r0, r3
 8000762:	f003 f9be 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	            break;
 8000766:	e326      	b.n	8000db6 <Protocol+0x7ca>

	        	         	 case 2 :
	        	         		      TCT();
 8000768:	f7ff fe18 	bl	800039c <TCT>

	        	         		      if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 800076c:	4b6a      	ldr	r3, [pc, #424]	; (8000918 <Protocol+0x32c>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b0e      	cmp	r3, #14
 8000772:	d000      	beq.n	8000776 <Protocol+0x18a>
 8000774:	e321      	b.n	8000dba <Protocol+0x7ce>
 8000776:	4b69      	ldr	r3, [pc, #420]	; (800091c <Protocol+0x330>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b01      	cmp	r3, #1
 800077c:	d000      	beq.n	8000780 <Protocol+0x194>
 800077e:	e31c      	b.n	8000dba <Protocol+0x7ce>
 8000780:	2390      	movs	r3, #144	; 0x90
 8000782:	05db      	lsls	r3, r3, #23
 8000784:	2201      	movs	r2, #1
 8000786:	2180      	movs	r1, #128	; 0x80
 8000788:	0018      	movs	r0, r3
 800078a:	f003 f9aa 	bl	8003ae2 <HAL_GPIO_WritePin>
 800078e:	2380      	movs	r3, #128	; 0x80
 8000790:	0159      	lsls	r1, r3, #5
 8000792:	2390      	movs	r3, #144	; 0x90
 8000794:	05db      	lsls	r3, r3, #23
 8000796:	2201      	movs	r2, #1
 8000798:	0018      	movs	r0, r3
 800079a:	f003 f9a2 	bl	8003ae2 <HAL_GPIO_WritePin>


	        	         	 break;
 800079e:	e30c      	b.n	8000dba <Protocol+0x7ce>

	        	          	 case 3 :
	        	          	//	led_status=0;
	        	         	                                   TCT();
 80007a0:	f7ff fdfc 	bl	800039c <TCT>
	        	         	                                  if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 80007a4:	4b5c      	ldr	r3, [pc, #368]	; (8000918 <Protocol+0x32c>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	2b0e      	cmp	r3, #14
 80007aa:	d112      	bne.n	80007d2 <Protocol+0x1e6>
 80007ac:	4b5b      	ldr	r3, [pc, #364]	; (800091c <Protocol+0x330>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d10e      	bne.n	80007d2 <Protocol+0x1e6>
 80007b4:	2390      	movs	r3, #144	; 0x90
 80007b6:	05db      	lsls	r3, r3, #23
 80007b8:	2201      	movs	r2, #1
 80007ba:	2180      	movs	r1, #128	; 0x80
 80007bc:	0018      	movs	r0, r3
 80007be:	f003 f990 	bl	8003ae2 <HAL_GPIO_WritePin>
 80007c2:	2380      	movs	r3, #128	; 0x80
 80007c4:	0159      	lsls	r1, r3, #5
 80007c6:	2390      	movs	r3, #144	; 0x90
 80007c8:	05db      	lsls	r3, r3, #23
 80007ca:	2201      	movs	r2, #1
 80007cc:	0018      	movs	r0, r3
 80007ce:	f003 f988 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         		 if((count>=14)&&(count<22))
 80007d2:	4b51      	ldr	r3, [pc, #324]	; (8000918 <Protocol+0x32c>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	2b0d      	cmp	r3, #13
 80007d8:	d932      	bls.n	8000840 <Protocol+0x254>
 80007da:	4b4f      	ldr	r3, [pc, #316]	; (8000918 <Protocol+0x32c>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	2b15      	cmp	r3, #21
 80007e0:	d82e      	bhi.n	8000840 <Protocol+0x254>
	        	         		        	         		        	         	       {
	        	         		        	         		        	         	            temp_ID|=((Device_ID>>(21-count))&(0b1));
 80007e2:	4b53      	ldr	r3, [pc, #332]	; (8000930 <Protocol+0x344>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	001a      	movs	r2, r3
 80007e8:	4b4b      	ldr	r3, [pc, #300]	; (8000918 <Protocol+0x32c>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	0019      	movs	r1, r3
 80007ee:	2315      	movs	r3, #21
 80007f0:	1a5b      	subs	r3, r3, r1
 80007f2:	411a      	asrs	r2, r3
 80007f4:	0013      	movs	r3, r2
 80007f6:	b25b      	sxtb	r3, r3
 80007f8:	2201      	movs	r2, #1
 80007fa:	4013      	ands	r3, r2
 80007fc:	b25a      	sxtb	r2, r3
 80007fe:	4b4d      	ldr	r3, [pc, #308]	; (8000934 <Protocol+0x348>)
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	b25b      	sxtb	r3, r3
 8000804:	4313      	orrs	r3, r2
 8000806:	b25b      	sxtb	r3, r3
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4b4a      	ldr	r3, [pc, #296]	; (8000934 <Protocol+0x348>)
 800080c:	701a      	strb	r2, [r3, #0]
	        	         		        	         		        	         	            if(temp_ID==1){OWR_ON;}
 800080e:	4b49      	ldr	r3, [pc, #292]	; (8000934 <Protocol+0x348>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	2b01      	cmp	r3, #1
 8000814:	d106      	bne.n	8000824 <Protocol+0x238>
 8000816:	2390      	movs	r3, #144	; 0x90
 8000818:	05db      	lsls	r3, r3, #23
 800081a:	2201      	movs	r2, #1
 800081c:	2180      	movs	r1, #128	; 0x80
 800081e:	0018      	movs	r0, r3
 8000820:	f003 f95f 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         		        	         	            if(temp_ID==0){OWR_OFF;}
 8000824:	4b43      	ldr	r3, [pc, #268]	; (8000934 <Protocol+0x348>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d106      	bne.n	800083a <Protocol+0x24e>
 800082c:	2390      	movs	r3, #144	; 0x90
 800082e:	05db      	lsls	r3, r3, #23
 8000830:	2200      	movs	r2, #0
 8000832:	2180      	movs	r1, #128	; 0x80
 8000834:	0018      	movs	r0, r3
 8000836:	f003 f954 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         		        	         	            temp_ID=0;
 800083a:	4b3e      	ldr	r3, [pc, #248]	; (8000934 <Protocol+0x348>)
 800083c:	2200      	movs	r2, #0
 800083e:	701a      	strb	r2, [r3, #0]


	        	         		        	         //if(count==26){OWR_ON;}//EEPROM ERROR
	        	         		        	         //	if(count==27){OWR_ON;} //�?золятор линии
	        	         		        	         //	if(count==28){OWR_ON;} //Сработка изолятора
	        	         		        	         	if((count==29)&&(led_status==1)){OWR_ON;LED2_ON;} //Светодиод
 8000840:	4b35      	ldr	r3, [pc, #212]	; (8000918 <Protocol+0x32c>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b1d      	cmp	r3, #29
 8000846:	d112      	bne.n	800086e <Protocol+0x282>
 8000848:	4b38      	ldr	r3, [pc, #224]	; (800092c <Protocol+0x340>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b01      	cmp	r3, #1
 800084e:	d10e      	bne.n	800086e <Protocol+0x282>
 8000850:	2390      	movs	r3, #144	; 0x90
 8000852:	05db      	lsls	r3, r3, #23
 8000854:	2201      	movs	r2, #1
 8000856:	2180      	movs	r1, #128	; 0x80
 8000858:	0018      	movs	r0, r3
 800085a:	f003 f942 	bl	8003ae2 <HAL_GPIO_WritePin>
 800085e:	2380      	movs	r3, #128	; 0x80
 8000860:	0159      	lsls	r1, r3, #5
 8000862:	2390      	movs	r3, #144	; 0x90
 8000864:	05db      	lsls	r3, r3, #23
 8000866:	2201      	movs	r2, #1
 8000868:	0018      	movs	r0, r3
 800086a:	f003 f93a 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	          if((count==30)&&(alarm==1)){OWR_ON;LED2_ON;} //Тревога
 800086e:	4b2a      	ldr	r3, [pc, #168]	; (8000918 <Protocol+0x32c>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b1e      	cmp	r3, #30
 8000874:	d112      	bne.n	800089c <Protocol+0x2b0>
 8000876:	4b29      	ldr	r3, [pc, #164]	; (800091c <Protocol+0x330>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b01      	cmp	r3, #1
 800087c:	d10e      	bne.n	800089c <Protocol+0x2b0>
 800087e:	2390      	movs	r3, #144	; 0x90
 8000880:	05db      	lsls	r3, r3, #23
 8000882:	2201      	movs	r2, #1
 8000884:	2180      	movs	r1, #128	; 0x80
 8000886:	0018      	movs	r0, r3
 8000888:	f003 f92b 	bl	8003ae2 <HAL_GPIO_WritePin>
 800088c:	2380      	movs	r3, #128	; 0x80
 800088e:	0159      	lsls	r1, r3, #5
 8000890:	2390      	movs	r3, #144	; 0x90
 8000892:	05db      	lsls	r3, r3, #23
 8000894:	2201      	movs	r2, #1
 8000896:	0018      	movs	r0, r3
 8000898:	f003 f923 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	//if((count==34)||(count==35)){OWR_ON;}  //Тревога шлейфа1
	        	         		        	            //if((count==36)||(count==37)){OWR_ON;}  //Неиспр реле
	        	         		        	            //  if((count==38)||(count==39)){OWR_ON;}  //обрыв цепи управления


	        	         		        	         if((count>=50)&&(count<58))
 800089c:	4b1e      	ldr	r3, [pc, #120]	; (8000918 <Protocol+0x32c>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b31      	cmp	r3, #49	; 0x31
 80008a2:	d800      	bhi.n	80008a6 <Protocol+0x2ba>
 80008a4:	e28b      	b.n	8000dbe <Protocol+0x7d2>
 80008a6:	4b1c      	ldr	r3, [pc, #112]	; (8000918 <Protocol+0x32c>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	2b39      	cmp	r3, #57	; 0x39
 80008ac:	d900      	bls.n	80008b0 <Protocol+0x2c4>
 80008ae:	e286      	b.n	8000dbe <Protocol+0x7d2>
	        	         		        	            {
	        	         		        	        	  temp_ID|=((v_CPU>>(57-count))&(0b1));
 80008b0:	4b21      	ldr	r3, [pc, #132]	; (8000938 <Protocol+0x34c>)
 80008b2:	881b      	ldrh	r3, [r3, #0]
 80008b4:	001a      	movs	r2, r3
 80008b6:	4b18      	ldr	r3, [pc, #96]	; (8000918 <Protocol+0x32c>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	0019      	movs	r1, r3
 80008bc:	2339      	movs	r3, #57	; 0x39
 80008be:	1a5b      	subs	r3, r3, r1
 80008c0:	411a      	asrs	r2, r3
 80008c2:	0013      	movs	r3, r2
 80008c4:	b25b      	sxtb	r3, r3
 80008c6:	2201      	movs	r2, #1
 80008c8:	4013      	ands	r3, r2
 80008ca:	b25a      	sxtb	r2, r3
 80008cc:	4b19      	ldr	r3, [pc, #100]	; (8000934 <Protocol+0x348>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	b25b      	sxtb	r3, r3
 80008d2:	4313      	orrs	r3, r2
 80008d4:	b25b      	sxtb	r3, r3
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	4b16      	ldr	r3, [pc, #88]	; (8000934 <Protocol+0x348>)
 80008da:	701a      	strb	r2, [r3, #0]
	        	         		        	        	  if(temp_ID==1){OWR_ON;}
 80008dc:	4b15      	ldr	r3, [pc, #84]	; (8000934 <Protocol+0x348>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d106      	bne.n	80008f2 <Protocol+0x306>
 80008e4:	2390      	movs	r3, #144	; 0x90
 80008e6:	05db      	lsls	r3, r3, #23
 80008e8:	2201      	movs	r2, #1
 80008ea:	2180      	movs	r1, #128	; 0x80
 80008ec:	0018      	movs	r0, r3
 80008ee:	f003 f8f8 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	        	  if(temp_ID==0){OWR_OFF;}
 80008f2:	4b10      	ldr	r3, [pc, #64]	; (8000934 <Protocol+0x348>)
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d106      	bne.n	8000908 <Protocol+0x31c>
 80008fa:	2390      	movs	r3, #144	; 0x90
 80008fc:	05db      	lsls	r3, r3, #23
 80008fe:	2200      	movs	r2, #0
 8000900:	2180      	movs	r1, #128	; 0x80
 8000902:	0018      	movs	r0, r3
 8000904:	f003 f8ed 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	        	  temp_ID=0;
 8000908:	4b0a      	ldr	r3, [pc, #40]	; (8000934 <Protocol+0x348>)
 800090a:	2200      	movs	r2, #0
 800090c:	701a      	strb	r2, [r3, #0]
	        	         		        	         	//      if(count==44){ OWR_ON;}




	        	         		        	         	  break;
 800090e:	e256      	b.n	8000dbe <Protocol+0x7d2>


	        	         	case 4 :
	        	         		      TCT();
 8000910:	f7ff fd44 	bl	800039c <TCT>
	        	         		break;
 8000914:	e25c      	b.n	8000dd0 <Protocol+0x7e4>
 8000916:	46c0      	nop			; (mov r8, r8)
 8000918:	20000358 	.word	0x20000358
 800091c:	20000234 	.word	0x20000234
 8000920:	2000035b 	.word	0x2000035b
 8000924:	20000260 	.word	0x20000260
 8000928:	08006eb8 	.word	0x08006eb8
 800092c:	20000365 	.word	0x20000365
 8000930:	20000001 	.word	0x20000001
 8000934:	2000035d 	.word	0x2000035d
 8000938:	20000232 	.word	0x20000232



	        	         	 case 6 :

	        	         		 if(count==30){OWR_ON;}
 800093c:	4b56      	ldr	r3, [pc, #344]	; (8000a98 <Protocol+0x4ac>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	2b1e      	cmp	r3, #30
 8000942:	d106      	bne.n	8000952 <Protocol+0x366>
 8000944:	2390      	movs	r3, #144	; 0x90
 8000946:	05db      	lsls	r3, r3, #23
 8000948:	2201      	movs	r2, #1
 800094a:	2180      	movs	r1, #128	; 0x80
 800094c:	0018      	movs	r0, r3
 800094e:	f003 f8c8 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         	  if(count==45){OWR_ON;}
 8000952:	4b51      	ldr	r3, [pc, #324]	; (8000a98 <Protocol+0x4ac>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	2b2d      	cmp	r3, #45	; 0x2d
 8000958:	d106      	bne.n	8000968 <Protocol+0x37c>
 800095a:	2390      	movs	r3, #144	; 0x90
 800095c:	05db      	lsls	r3, r3, #23
 800095e:	2201      	movs	r2, #1
 8000960:	2180      	movs	r1, #128	; 0x80
 8000962:	0018      	movs	r0, r3
 8000964:	f003 f8bd 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	            if(count==46)
 8000968:	4b4b      	ldr	r3, [pc, #300]	; (8000a98 <Protocol+0x4ac>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2b2e      	cmp	r3, #46	; 0x2e
 800096e:	d000      	beq.n	8000972 <Protocol+0x386>
 8000970:	e227      	b.n	8000dc2 <Protocol+0x7d6>
	        	           {
	        	            	if((rcvd[35]==1)&&(rcvd[42]==1)) {LED1_ON;}
 8000972:	4b4a      	ldr	r3, [pc, #296]	; (8000a9c <Protocol+0x4b0>)
 8000974:	2223      	movs	r2, #35	; 0x23
 8000976:	5c9b      	ldrb	r3, [r3, r2]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d10c      	bne.n	8000996 <Protocol+0x3aa>
 800097c:	4b47      	ldr	r3, [pc, #284]	; (8000a9c <Protocol+0x4b0>)
 800097e:	222a      	movs	r2, #42	; 0x2a
 8000980:	5c9b      	ldrb	r3, [r3, r2]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d107      	bne.n	8000996 <Protocol+0x3aa>
 8000986:	2380      	movs	r3, #128	; 0x80
 8000988:	0119      	lsls	r1, r3, #4
 800098a:	2390      	movs	r3, #144	; 0x90
 800098c:	05db      	lsls	r3, r3, #23
 800098e:	2201      	movs	r2, #1
 8000990:	0018      	movs	r0, r3
 8000992:	f003 f8a6 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	                if((rcvd[36]==1)&&(rcvd[43]==1)) {LED1_OFF;}
 8000996:	4b41      	ldr	r3, [pc, #260]	; (8000a9c <Protocol+0x4b0>)
 8000998:	2224      	movs	r2, #36	; 0x24
 800099a:	5c9b      	ldrb	r3, [r3, r2]
 800099c:	2b01      	cmp	r3, #1
 800099e:	d10c      	bne.n	80009ba <Protocol+0x3ce>
 80009a0:	4b3e      	ldr	r3, [pc, #248]	; (8000a9c <Protocol+0x4b0>)
 80009a2:	222b      	movs	r2, #43	; 0x2b
 80009a4:	5c9b      	ldrb	r3, [r3, r2]
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d107      	bne.n	80009ba <Protocol+0x3ce>
 80009aa:	2380      	movs	r3, #128	; 0x80
 80009ac:	0119      	lsls	r1, r3, #4
 80009ae:	2390      	movs	r3, #144	; 0x90
 80009b0:	05db      	lsls	r3, r3, #23
 80009b2:	2200      	movs	r2, #0
 80009b4:	0018      	movs	r0, r3
 80009b6:	f003 f894 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	                if((rcvd[37]==1)&&(rcvd[44]==1)) {LED2_ON;}
 80009ba:	4b38      	ldr	r3, [pc, #224]	; (8000a9c <Protocol+0x4b0>)
 80009bc:	2225      	movs	r2, #37	; 0x25
 80009be:	5c9b      	ldrb	r3, [r3, r2]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d10c      	bne.n	80009de <Protocol+0x3f2>
 80009c4:	4b35      	ldr	r3, [pc, #212]	; (8000a9c <Protocol+0x4b0>)
 80009c6:	222c      	movs	r2, #44	; 0x2c
 80009c8:	5c9b      	ldrb	r3, [r3, r2]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d107      	bne.n	80009de <Protocol+0x3f2>
 80009ce:	2380      	movs	r3, #128	; 0x80
 80009d0:	0159      	lsls	r1, r3, #5
 80009d2:	2390      	movs	r3, #144	; 0x90
 80009d4:	05db      	lsls	r3, r3, #23
 80009d6:	2201      	movs	r2, #1
 80009d8:	0018      	movs	r0, r3
 80009da:	f003 f882 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	                if((rcvd[38]==1)&&(rcvd[45]==1)) {LED2_OFF;}
 80009de:	4b2f      	ldr	r3, [pc, #188]	; (8000a9c <Protocol+0x4b0>)
 80009e0:	2226      	movs	r2, #38	; 0x26
 80009e2:	5c9b      	ldrb	r3, [r3, r2]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d000      	beq.n	80009ea <Protocol+0x3fe>
 80009e8:	e1eb      	b.n	8000dc2 <Protocol+0x7d6>
 80009ea:	4b2c      	ldr	r3, [pc, #176]	; (8000a9c <Protocol+0x4b0>)
 80009ec:	222d      	movs	r2, #45	; 0x2d
 80009ee:	5c9b      	ldrb	r3, [r3, r2]
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d000      	beq.n	80009f6 <Protocol+0x40a>
 80009f4:	e1e5      	b.n	8000dc2 <Protocol+0x7d6>
 80009f6:	2380      	movs	r3, #128	; 0x80
 80009f8:	0159      	lsls	r1, r3, #5
 80009fa:	2390      	movs	r3, #144	; 0x90
 80009fc:	05db      	lsls	r3, r3, #23
 80009fe:	2200      	movs	r2, #0
 8000a00:	0018      	movs	r0, r3
 8000a02:	f003 f86e 	bl	8003ae2 <HAL_GPIO_WritePin>

	        	         			        	         			   }


	        	         	 break;
 8000a06:	e1dc      	b.n	8000dc2 <Protocol+0x7d6>
	        	         	case 7 :
	        	         		  TCT();
 8000a08:	f7ff fcc8 	bl	800039c <TCT>

	        	         	 if ((count==14)&&(alarm==1)){OWR_ON;LED2_ON;}
 8000a0c:	4b22      	ldr	r3, [pc, #136]	; (8000a98 <Protocol+0x4ac>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2b0e      	cmp	r3, #14
 8000a12:	d112      	bne.n	8000a3a <Protocol+0x44e>
 8000a14:	4b22      	ldr	r3, [pc, #136]	; (8000aa0 <Protocol+0x4b4>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d10e      	bne.n	8000a3a <Protocol+0x44e>
 8000a1c:	2390      	movs	r3, #144	; 0x90
 8000a1e:	05db      	lsls	r3, r3, #23
 8000a20:	2201      	movs	r2, #1
 8000a22:	2180      	movs	r1, #128	; 0x80
 8000a24:	0018      	movs	r0, r3
 8000a26:	f003 f85c 	bl	8003ae2 <HAL_GPIO_WritePin>
 8000a2a:	2380      	movs	r3, #128	; 0x80
 8000a2c:	0159      	lsls	r1, r3, #5
 8000a2e:	2390      	movs	r3, #144	; 0x90
 8000a30:	05db      	lsls	r3, r3, #23
 8000a32:	2201      	movs	r2, #1
 8000a34:	0018      	movs	r0, r3
 8000a36:	f003 f854 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         	 if (count==50){OWR_ON;}
 8000a3a:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <Protocol+0x4ac>)
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	2b32      	cmp	r3, #50	; 0x32
 8000a40:	d106      	bne.n	8000a50 <Protocol+0x464>
 8000a42:	2390      	movs	r3, #144	; 0x90
 8000a44:	05db      	lsls	r3, r3, #23
 8000a46:	2201      	movs	r2, #1
 8000a48:	2180      	movs	r1, #128	; 0x80
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f003 f849 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         	if (count==58){OWR_ON;}
 8000a50:	4b11      	ldr	r3, [pc, #68]	; (8000a98 <Protocol+0x4ac>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b3a      	cmp	r3, #58	; 0x3a
 8000a56:	d106      	bne.n	8000a66 <Protocol+0x47a>
 8000a58:	2390      	movs	r3, #144	; 0x90
 8000a5a:	05db      	lsls	r3, r3, #23
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	2180      	movs	r1, #128	; 0x80
 8000a60:	0018      	movs	r0, r3
 8000a62:	f003 f83e 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         	 if (count==60){OWR_ON;}
 8000a66:	4b0c      	ldr	r3, [pc, #48]	; (8000a98 <Protocol+0x4ac>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	2b3c      	cmp	r3, #60	; 0x3c
 8000a6c:	d106      	bne.n	8000a7c <Protocol+0x490>
 8000a6e:	2390      	movs	r3, #144	; 0x90
 8000a70:	05db      	lsls	r3, r3, #23
 8000a72:	2201      	movs	r2, #1
 8000a74:	2180      	movs	r1, #128	; 0x80
 8000a76:	0018      	movs	r0, r3
 8000a78:	f003 f833 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         	 if (count==61){OWR_ON;}
 8000a7c:	4b06      	ldr	r3, [pc, #24]	; (8000a98 <Protocol+0x4ac>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b3d      	cmp	r3, #61	; 0x3d
 8000a82:	d000      	beq.n	8000a86 <Protocol+0x49a>
 8000a84:	e19f      	b.n	8000dc6 <Protocol+0x7da>
 8000a86:	2390      	movs	r3, #144	; 0x90
 8000a88:	05db      	lsls	r3, r3, #23
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	2180      	movs	r1, #128	; 0x80
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f003 f827 	bl	8003ae2 <HAL_GPIO_WritePin>

	        	         	 break;
 8000a94:	e197      	b.n	8000dc6 <Protocol+0x7da>
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	20000358 	.word	0x20000358
 8000a9c:	20000260 	.word	0x20000260
 8000aa0:	20000234 	.word	0x20000234

	        	         	 case 13 :

	        	         		        	         	 if(count==30){OWR_ON;}
 8000aa4:	4bcc      	ldr	r3, [pc, #816]	; (8000dd8 <Protocol+0x7ec>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	2b1e      	cmp	r3, #30
 8000aaa:	d106      	bne.n	8000aba <Protocol+0x4ce>
 8000aac:	2390      	movs	r3, #144	; 0x90
 8000aae:	05db      	lsls	r3, r3, #23
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	2180      	movs	r1, #128	; 0x80
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	f003 f814 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==45){OWR_ON;}
 8000aba:	4bc7      	ldr	r3, [pc, #796]	; (8000dd8 <Protocol+0x7ec>)
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	2b2d      	cmp	r3, #45	; 0x2d
 8000ac0:	d106      	bne.n	8000ad0 <Protocol+0x4e4>
 8000ac2:	2390      	movs	r3, #144	; 0x90
 8000ac4:	05db      	lsls	r3, r3, #23
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	2180      	movs	r1, #128	; 0x80
 8000aca:	0018      	movs	r0, r3
 8000acc:	f003 f809 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==54){OWR_ON;}
 8000ad0:	4bc1      	ldr	r3, [pc, #772]	; (8000dd8 <Protocol+0x7ec>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b36      	cmp	r3, #54	; 0x36
 8000ad6:	d106      	bne.n	8000ae6 <Protocol+0x4fa>
 8000ad8:	2390      	movs	r3, #144	; 0x90
 8000ada:	05db      	lsls	r3, r3, #23
 8000adc:	2201      	movs	r2, #1
 8000ade:	2180      	movs	r1, #128	; 0x80
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f002 fffe 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==63){OWR_ON;}
 8000ae6:	4bbc      	ldr	r3, [pc, #752]	; (8000dd8 <Protocol+0x7ec>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b3f      	cmp	r3, #63	; 0x3f
 8000aec:	d106      	bne.n	8000afc <Protocol+0x510>
 8000aee:	2390      	movs	r3, #144	; 0x90
 8000af0:	05db      	lsls	r3, r3, #23
 8000af2:	2201      	movs	r2, #1
 8000af4:	2180      	movs	r1, #128	; 0x80
 8000af6:	0018      	movs	r0, r3
 8000af8:	f002 fff3 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==72){OWR_ON;}
 8000afc:	4bb6      	ldr	r3, [pc, #728]	; (8000dd8 <Protocol+0x7ec>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b48      	cmp	r3, #72	; 0x48
 8000b02:	d106      	bne.n	8000b12 <Protocol+0x526>
 8000b04:	2390      	movs	r3, #144	; 0x90
 8000b06:	05db      	lsls	r3, r3, #23
 8000b08:	2201      	movs	r2, #1
 8000b0a:	2180      	movs	r1, #128	; 0x80
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	f002 ffe8 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==81){OWR_ON;}
 8000b12:	4bb1      	ldr	r3, [pc, #708]	; (8000dd8 <Protocol+0x7ec>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	2b51      	cmp	r3, #81	; 0x51
 8000b18:	d106      	bne.n	8000b28 <Protocol+0x53c>
 8000b1a:	2390      	movs	r3, #144	; 0x90
 8000b1c:	05db      	lsls	r3, r3, #23
 8000b1e:	2201      	movs	r2, #1
 8000b20:	2180      	movs	r1, #128	; 0x80
 8000b22:	0018      	movs	r0, r3
 8000b24:	f002 ffdd 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==90){OWR_ON;}
 8000b28:	4bab      	ldr	r3, [pc, #684]	; (8000dd8 <Protocol+0x7ec>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b5a      	cmp	r3, #90	; 0x5a
 8000b2e:	d106      	bne.n	8000b3e <Protocol+0x552>
 8000b30:	2390      	movs	r3, #144	; 0x90
 8000b32:	05db      	lsls	r3, r3, #23
 8000b34:	2201      	movs	r2, #1
 8000b36:	2180      	movs	r1, #128	; 0x80
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f002 ffd2 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==99){OWR_ON;}
 8000b3e:	4ba6      	ldr	r3, [pc, #664]	; (8000dd8 <Protocol+0x7ec>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b63      	cmp	r3, #99	; 0x63
 8000b44:	d106      	bne.n	8000b54 <Protocol+0x568>
 8000b46:	2390      	movs	r3, #144	; 0x90
 8000b48:	05db      	lsls	r3, r3, #23
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	2180      	movs	r1, #128	; 0x80
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f002 ffc7 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==108){OWR_ON;}
 8000b54:	4ba0      	ldr	r3, [pc, #640]	; (8000dd8 <Protocol+0x7ec>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b6c      	cmp	r3, #108	; 0x6c
 8000b5a:	d106      	bne.n	8000b6a <Protocol+0x57e>
 8000b5c:	2390      	movs	r3, #144	; 0x90
 8000b5e:	05db      	lsls	r3, r3, #23
 8000b60:	2201      	movs	r2, #1
 8000b62:	2180      	movs	r1, #128	; 0x80
 8000b64:	0018      	movs	r0, r3
 8000b66:	f002 ffbc 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==117){OWR_ON;}
 8000b6a:	4b9b      	ldr	r3, [pc, #620]	; (8000dd8 <Protocol+0x7ec>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	2b75      	cmp	r3, #117	; 0x75
 8000b70:	d106      	bne.n	8000b80 <Protocol+0x594>
 8000b72:	2390      	movs	r3, #144	; 0x90
 8000b74:	05db      	lsls	r3, r3, #23
 8000b76:	2201      	movs	r2, #1
 8000b78:	2180      	movs	r1, #128	; 0x80
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	f002 ffb1 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	         	 if(count==126){OWR_ON;WriteConfig();}
 8000b80:	4b95      	ldr	r3, [pc, #596]	; (8000dd8 <Protocol+0x7ec>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b7e      	cmp	r3, #126	; 0x7e
 8000b86:	d108      	bne.n	8000b9a <Protocol+0x5ae>
 8000b88:	2390      	movs	r3, #144	; 0x90
 8000b8a:	05db      	lsls	r3, r3, #23
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	2180      	movs	r1, #128	; 0x80
 8000b90:	0018      	movs	r0, r3
 8000b92:	f002 ffa6 	bl	8003ae2 <HAL_GPIO_WritePin>
 8000b96:	f7ff fb57 	bl	8000248 <WriteConfig>
	        	         		        	         	//if(count==127){OWR_ON;WriteConfig();}

	        	         		        	            if(count==46)
 8000b9a:	4b8f      	ldr	r3, [pc, #572]	; (8000dd8 <Protocol+0x7ec>)
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	2b2e      	cmp	r3, #46	; 0x2e
 8000ba0:	d147      	bne.n	8000c32 <Protocol+0x646>
	        	         		        	           {
	        	         		        	            	if((rcvd[35]==1)&&(rcvd[42]==1)) {LED1_ON;}
 8000ba2:	4b8e      	ldr	r3, [pc, #568]	; (8000ddc <Protocol+0x7f0>)
 8000ba4:	2223      	movs	r2, #35	; 0x23
 8000ba6:	5c9b      	ldrb	r3, [r3, r2]
 8000ba8:	2b01      	cmp	r3, #1
 8000baa:	d10c      	bne.n	8000bc6 <Protocol+0x5da>
 8000bac:	4b8b      	ldr	r3, [pc, #556]	; (8000ddc <Protocol+0x7f0>)
 8000bae:	222a      	movs	r2, #42	; 0x2a
 8000bb0:	5c9b      	ldrb	r3, [r3, r2]
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d107      	bne.n	8000bc6 <Protocol+0x5da>
 8000bb6:	2380      	movs	r3, #128	; 0x80
 8000bb8:	0119      	lsls	r1, r3, #4
 8000bba:	2390      	movs	r3, #144	; 0x90
 8000bbc:	05db      	lsls	r3, r3, #23
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f002 ff8e 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	                if((rcvd[36]==1)&&(rcvd[43]==1)) {LED1_OFF;}
 8000bc6:	4b85      	ldr	r3, [pc, #532]	; (8000ddc <Protocol+0x7f0>)
 8000bc8:	2224      	movs	r2, #36	; 0x24
 8000bca:	5c9b      	ldrb	r3, [r3, r2]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d10c      	bne.n	8000bea <Protocol+0x5fe>
 8000bd0:	4b82      	ldr	r3, [pc, #520]	; (8000ddc <Protocol+0x7f0>)
 8000bd2:	222b      	movs	r2, #43	; 0x2b
 8000bd4:	5c9b      	ldrb	r3, [r3, r2]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d107      	bne.n	8000bea <Protocol+0x5fe>
 8000bda:	2380      	movs	r3, #128	; 0x80
 8000bdc:	0119      	lsls	r1, r3, #4
 8000bde:	2390      	movs	r3, #144	; 0x90
 8000be0:	05db      	lsls	r3, r3, #23
 8000be2:	2200      	movs	r2, #0
 8000be4:	0018      	movs	r0, r3
 8000be6:	f002 ff7c 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	                if((rcvd[37]==1)&&(rcvd[44]==1)) {LED2_ON;}
 8000bea:	4b7c      	ldr	r3, [pc, #496]	; (8000ddc <Protocol+0x7f0>)
 8000bec:	2225      	movs	r2, #37	; 0x25
 8000bee:	5c9b      	ldrb	r3, [r3, r2]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d10c      	bne.n	8000c0e <Protocol+0x622>
 8000bf4:	4b79      	ldr	r3, [pc, #484]	; (8000ddc <Protocol+0x7f0>)
 8000bf6:	222c      	movs	r2, #44	; 0x2c
 8000bf8:	5c9b      	ldrb	r3, [r3, r2]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d107      	bne.n	8000c0e <Protocol+0x622>
 8000bfe:	2380      	movs	r3, #128	; 0x80
 8000c00:	0159      	lsls	r1, r3, #5
 8000c02:	2390      	movs	r3, #144	; 0x90
 8000c04:	05db      	lsls	r3, r3, #23
 8000c06:	2201      	movs	r2, #1
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f002 ff6a 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         		        	                if((rcvd[38]==1)&&(rcvd[45]==1)) {LED2_OFF;}
 8000c0e:	4b73      	ldr	r3, [pc, #460]	; (8000ddc <Protocol+0x7f0>)
 8000c10:	2226      	movs	r2, #38	; 0x26
 8000c12:	5c9b      	ldrb	r3, [r3, r2]
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d10c      	bne.n	8000c32 <Protocol+0x646>
 8000c18:	4b70      	ldr	r3, [pc, #448]	; (8000ddc <Protocol+0x7f0>)
 8000c1a:	222d      	movs	r2, #45	; 0x2d
 8000c1c:	5c9b      	ldrb	r3, [r3, r2]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d107      	bne.n	8000c32 <Protocol+0x646>
 8000c22:	2380      	movs	r3, #128	; 0x80
 8000c24:	0159      	lsls	r1, r3, #5
 8000c26:	2390      	movs	r3, #144	; 0x90
 8000c28:	05db      	lsls	r3, r3, #23
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f002 ff58 	bl	8003ae2 <HAL_GPIO_WritePin>

	        	         		        	         			        	         			   }

	        	         		        	           if (count==54)
 8000c32:	4b69      	ldr	r3, [pc, #420]	; (8000dd8 <Protocol+0x7ec>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b36      	cmp	r3, #54	; 0x36
 8000c38:	d000      	beq.n	8000c3c <Protocol+0x650>
 8000c3a:	e0c6      	b.n	8000dca <Protocol+0x7de>
	        	         		        	                           	        	    {
	        	         		        	                           	        	      new_addres=0;
 8000c3c:	4b68      	ldr	r3, [pc, #416]	; (8000de0 <Protocol+0x7f4>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	701a      	strb	r2, [r3, #0]
	        	         		        	                           	        	      new_addres|= (rcvd[47]<<7)|(rcvd[48]<<6)|(rcvd[49]<<5)|(rcvd[50]<<4)|(rcvd[51]<<3)|(rcvd[52]<<2)|(rcvd[53]<<1)|(rcvd[54]);
 8000c42:	4b66      	ldr	r3, [pc, #408]	; (8000ddc <Protocol+0x7f0>)
 8000c44:	222f      	movs	r2, #47	; 0x2f
 8000c46:	5c9b      	ldrb	r3, [r3, r2]
 8000c48:	01db      	lsls	r3, r3, #7
 8000c4a:	b25a      	sxtb	r2, r3
 8000c4c:	4b63      	ldr	r3, [pc, #396]	; (8000ddc <Protocol+0x7f0>)
 8000c4e:	2130      	movs	r1, #48	; 0x30
 8000c50:	5c5b      	ldrb	r3, [r3, r1]
 8000c52:	019b      	lsls	r3, r3, #6
 8000c54:	b25b      	sxtb	r3, r3
 8000c56:	4313      	orrs	r3, r2
 8000c58:	b25a      	sxtb	r2, r3
 8000c5a:	4b60      	ldr	r3, [pc, #384]	; (8000ddc <Protocol+0x7f0>)
 8000c5c:	2131      	movs	r1, #49	; 0x31
 8000c5e:	5c5b      	ldrb	r3, [r3, r1]
 8000c60:	015b      	lsls	r3, r3, #5
 8000c62:	b25b      	sxtb	r3, r3
 8000c64:	4313      	orrs	r3, r2
 8000c66:	b25a      	sxtb	r2, r3
 8000c68:	4b5c      	ldr	r3, [pc, #368]	; (8000ddc <Protocol+0x7f0>)
 8000c6a:	2132      	movs	r1, #50	; 0x32
 8000c6c:	5c5b      	ldrb	r3, [r3, r1]
 8000c6e:	011b      	lsls	r3, r3, #4
 8000c70:	b25b      	sxtb	r3, r3
 8000c72:	4313      	orrs	r3, r2
 8000c74:	b25a      	sxtb	r2, r3
 8000c76:	4b59      	ldr	r3, [pc, #356]	; (8000ddc <Protocol+0x7f0>)
 8000c78:	2133      	movs	r1, #51	; 0x33
 8000c7a:	5c5b      	ldrb	r3, [r3, r1]
 8000c7c:	00db      	lsls	r3, r3, #3
 8000c7e:	b25b      	sxtb	r3, r3
 8000c80:	4313      	orrs	r3, r2
 8000c82:	b25a      	sxtb	r2, r3
 8000c84:	4b55      	ldr	r3, [pc, #340]	; (8000ddc <Protocol+0x7f0>)
 8000c86:	2134      	movs	r1, #52	; 0x34
 8000c88:	5c5b      	ldrb	r3, [r3, r1]
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	b25b      	sxtb	r3, r3
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	b25a      	sxtb	r2, r3
 8000c92:	4b52      	ldr	r3, [pc, #328]	; (8000ddc <Protocol+0x7f0>)
 8000c94:	2135      	movs	r1, #53	; 0x35
 8000c96:	5c5b      	ldrb	r3, [r3, r1]
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	b25b      	sxtb	r3, r3
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	b25a      	sxtb	r2, r3
 8000ca0:	4b4e      	ldr	r3, [pc, #312]	; (8000ddc <Protocol+0x7f0>)
 8000ca2:	2136      	movs	r1, #54	; 0x36
 8000ca4:	5c5b      	ldrb	r3, [r3, r1]
 8000ca6:	b25b      	sxtb	r3, r3
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	b25a      	sxtb	r2, r3
 8000cac:	4b4c      	ldr	r3, [pc, #304]	; (8000de0 <Protocol+0x7f4>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	b25b      	sxtb	r3, r3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	b25b      	sxtb	r3, r3
 8000cb6:	b2da      	uxtb	r2, r3
 8000cb8:	4b49      	ldr	r3, [pc, #292]	; (8000de0 <Protocol+0x7f4>)
 8000cba:	701a      	strb	r2, [r3, #0]
                                                                                          addres=new_addres;
 8000cbc:	4b48      	ldr	r3, [pc, #288]	; (8000de0 <Protocol+0x7f4>)
 8000cbe:	781a      	ldrb	r2, [r3, #0]
 8000cc0:	4b48      	ldr	r3, [pc, #288]	; (8000de4 <Protocol+0x7f8>)
 8000cc2:	701a      	strb	r2, [r3, #0]
                                                                                          settings[0]=new_addres;
 8000cc4:	4b46      	ldr	r3, [pc, #280]	; (8000de0 <Protocol+0x7f4>)
 8000cc6:	781a      	ldrb	r2, [r3, #0]
 8000cc8:	4b47      	ldr	r3, [pc, #284]	; (8000de8 <Protocol+0x7fc>)
 8000cca:	701a      	strb	r2, [r3, #0]
                                                                                          WriteConfig();
 8000ccc:	f7ff fabc 	bl	8000248 <WriteConfig>
                                                                                          HAL_ResumeTick();
 8000cd0:	f001 fb0a 	bl	80022e8 <HAL_ResumeTick>
	        	         		        	                           	        	    }




	        	         		        	         	 break;
 8000cd4:	e079      	b.n	8000dca <Protocol+0x7de>



	        	         	  case 14 :

	        	         			   if(count==30){OWR_ON;}
 8000cd6:	4b40      	ldr	r3, [pc, #256]	; (8000dd8 <Protocol+0x7ec>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b1e      	cmp	r3, #30
 8000cdc:	d106      	bne.n	8000cec <Protocol+0x700>
 8000cde:	2390      	movs	r3, #144	; 0x90
 8000ce0:	05db      	lsls	r3, r3, #23
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2180      	movs	r1, #128	; 0x80
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	f002 fefb 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         			   if(count==45){OWR_ON;}
 8000cec:	4b3a      	ldr	r3, [pc, #232]	; (8000dd8 <Protocol+0x7ec>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b2d      	cmp	r3, #45	; 0x2d
 8000cf2:	d106      	bne.n	8000d02 <Protocol+0x716>
 8000cf4:	2390      	movs	r3, #144	; 0x90
 8000cf6:	05db      	lsls	r3, r3, #23
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2180      	movs	r1, #128	; 0x80
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	f002 fef0 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         			   if(count==54){OWR_ON;}
 8000d02:	4b35      	ldr	r3, [pc, #212]	; (8000dd8 <Protocol+0x7ec>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	2b36      	cmp	r3, #54	; 0x36
 8000d08:	d106      	bne.n	8000d18 <Protocol+0x72c>
 8000d0a:	2390      	movs	r3, #144	; 0x90
 8000d0c:	05db      	lsls	r3, r3, #23
 8000d0e:	2201      	movs	r2, #1
 8000d10:	2180      	movs	r1, #128	; 0x80
 8000d12:	0018      	movs	r0, r3
 8000d14:	f002 fee5 	bl	8003ae2 <HAL_GPIO_WritePin>

	        	         			   if(count==46)
 8000d18:	4b2f      	ldr	r3, [pc, #188]	; (8000dd8 <Protocol+0x7ec>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b2e      	cmp	r3, #46	; 0x2e
 8000d1e:	d156      	bne.n	8000dce <Protocol+0x7e2>
	        	         			   {

	        	         				   if((rcvd[35]==1)&&(rcvd[42]==1)) {LED1_ON;}
 8000d20:	4b2e      	ldr	r3, [pc, #184]	; (8000ddc <Protocol+0x7f0>)
 8000d22:	2223      	movs	r2, #35	; 0x23
 8000d24:	5c9b      	ldrb	r3, [r3, r2]
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d10c      	bne.n	8000d44 <Protocol+0x758>
 8000d2a:	4b2c      	ldr	r3, [pc, #176]	; (8000ddc <Protocol+0x7f0>)
 8000d2c:	222a      	movs	r2, #42	; 0x2a
 8000d2e:	5c9b      	ldrb	r3, [r3, r2]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d107      	bne.n	8000d44 <Protocol+0x758>
 8000d34:	2380      	movs	r3, #128	; 0x80
 8000d36:	0119      	lsls	r1, r3, #4
 8000d38:	2390      	movs	r3, #144	; 0x90
 8000d3a:	05db      	lsls	r3, r3, #23
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f002 fecf 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         				   if((rcvd[36]==1)&&(rcvd[43]==1)) {LED1_OFF;}
 8000d44:	4b25      	ldr	r3, [pc, #148]	; (8000ddc <Protocol+0x7f0>)
 8000d46:	2224      	movs	r2, #36	; 0x24
 8000d48:	5c9b      	ldrb	r3, [r3, r2]
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d10c      	bne.n	8000d68 <Protocol+0x77c>
 8000d4e:	4b23      	ldr	r3, [pc, #140]	; (8000ddc <Protocol+0x7f0>)
 8000d50:	222b      	movs	r2, #43	; 0x2b
 8000d52:	5c9b      	ldrb	r3, [r3, r2]
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d107      	bne.n	8000d68 <Protocol+0x77c>
 8000d58:	2380      	movs	r3, #128	; 0x80
 8000d5a:	0119      	lsls	r1, r3, #4
 8000d5c:	2390      	movs	r3, #144	; 0x90
 8000d5e:	05db      	lsls	r3, r3, #23
 8000d60:	2200      	movs	r2, #0
 8000d62:	0018      	movs	r0, r3
 8000d64:	f002 febd 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         				   if((rcvd[37]==1)&&(rcvd[44]==1)) {LED2_ON;}
 8000d68:	4b1c      	ldr	r3, [pc, #112]	; (8000ddc <Protocol+0x7f0>)
 8000d6a:	2225      	movs	r2, #37	; 0x25
 8000d6c:	5c9b      	ldrb	r3, [r3, r2]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d10c      	bne.n	8000d8c <Protocol+0x7a0>
 8000d72:	4b1a      	ldr	r3, [pc, #104]	; (8000ddc <Protocol+0x7f0>)
 8000d74:	222c      	movs	r2, #44	; 0x2c
 8000d76:	5c9b      	ldrb	r3, [r3, r2]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d107      	bne.n	8000d8c <Protocol+0x7a0>
 8000d7c:	2380      	movs	r3, #128	; 0x80
 8000d7e:	0159      	lsls	r1, r3, #5
 8000d80:	2390      	movs	r3, #144	; 0x90
 8000d82:	05db      	lsls	r3, r3, #23
 8000d84:	2201      	movs	r2, #1
 8000d86:	0018      	movs	r0, r3
 8000d88:	f002 feab 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         				   if((rcvd[38]==1)&&(rcvd[45]==1)) {LED2_OFF;}
 8000d8c:	4b13      	ldr	r3, [pc, #76]	; (8000ddc <Protocol+0x7f0>)
 8000d8e:	2226      	movs	r2, #38	; 0x26
 8000d90:	5c9b      	ldrb	r3, [r3, r2]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d11b      	bne.n	8000dce <Protocol+0x7e2>
 8000d96:	4b11      	ldr	r3, [pc, #68]	; (8000ddc <Protocol+0x7f0>)
 8000d98:	222d      	movs	r2, #45	; 0x2d
 8000d9a:	5c9b      	ldrb	r3, [r3, r2]
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d116      	bne.n	8000dce <Protocol+0x7e2>
 8000da0:	2380      	movs	r3, #128	; 0x80
 8000da2:	0159      	lsls	r1, r3, #5
 8000da4:	2390      	movs	r3, #144	; 0x90
 8000da6:	05db      	lsls	r3, r3, #23
 8000da8:	2200      	movs	r2, #0
 8000daa:	0018      	movs	r0, r3
 8000dac:	f002 fe99 	bl	8003ae2 <HAL_GPIO_WritePin>
	        	         			   }
	        	         			   break;
 8000db0:	e00d      	b.n	8000dce <Protocol+0x7e2>
	        	            break;
 8000db2:	46c0      	nop			; (mov r8, r8)
 8000db4:	e00c      	b.n	8000dd0 <Protocol+0x7e4>
	        	            break;
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	e00a      	b.n	8000dd0 <Protocol+0x7e4>
	        	         	 break;
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	e008      	b.n	8000dd0 <Protocol+0x7e4>
	        	         		        	         	  break;
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	e006      	b.n	8000dd0 <Protocol+0x7e4>
	        	         	 break;
 8000dc2:	46c0      	nop			; (mov r8, r8)
 8000dc4:	e004      	b.n	8000dd0 <Protocol+0x7e4>
	        	         	 break;
 8000dc6:	46c0      	nop			; (mov r8, r8)
 8000dc8:	e002      	b.n	8000dd0 <Protocol+0x7e4>
	        	         		        	         	 break;
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	e000      	b.n	8000dd0 <Protocol+0x7e4>
	        	         			   break;
 8000dce:	46c0      	nop			; (mov r8, r8)



	        	         			   }
                                  }
 8000dd0:	46c0      	nop			; (mov r8, r8)
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	20000358 	.word	0x20000358
 8000ddc:	20000260 	.word	0x20000260
 8000de0:	2000035c 	.word	0x2000035c
 8000de4:	20000000 	.word	0x20000000
 8000de8:	20000360 	.word	0x20000360

08000dec <ADC_reset_ch>:




void ADC_reset_ch(void){
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0

	 ADC_ChannelConfTypeDef sConfig = {0};
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	0018      	movs	r0, r3
 8000df6:	230c      	movs	r3, #12
 8000df8:	001a      	movs	r2, r3
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	f005 fbb4 	bl	8006568 <memset>

	              sConfig.Channel = ADC_CHANNEL_0;
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	4a29      	ldr	r2, [pc, #164]	; (8000eb0 <ADC_reset_ch+0xc4>)
 8000e0a:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e0c:	1d3a      	adds	r2, r7, #4
 8000e0e:	4b29      	ldr	r3, [pc, #164]	; (8000eb4 <ADC_reset_ch+0xc8>)
 8000e10:	0011      	movs	r1, r2
 8000e12:	0018      	movs	r0, r3
 8000e14:	f001 fdaa 	bl	800296c <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_1;
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	4a23      	ldr	r2, [pc, #140]	; (8000eb0 <ADC_reset_ch+0xc4>)
 8000e22:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e24:	1d3a      	adds	r2, r7, #4
 8000e26:	4b23      	ldr	r3, [pc, #140]	; (8000eb4 <ADC_reset_ch+0xc8>)
 8000e28:	0011      	movs	r1, r2
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f001 fd9e 	bl	800296c <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_4;
 8000e30:	1d3b      	adds	r3, r7, #4
 8000e32:	2204      	movs	r2, #4
 8000e34:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	4a1d      	ldr	r2, [pc, #116]	; (8000eb0 <ADC_reset_ch+0xc4>)
 8000e3a:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e3c:	1d3a      	adds	r2, r7, #4
 8000e3e:	4b1d      	ldr	r3, [pc, #116]	; (8000eb4 <ADC_reset_ch+0xc8>)
 8000e40:	0011      	movs	r1, r2
 8000e42:	0018      	movs	r0, r3
 8000e44:	f001 fd92 	bl	800296c <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_5;
 8000e48:	1d3b      	adds	r3, r7, #4
 8000e4a:	2205      	movs	r2, #5
 8000e4c:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000e4e:	1d3b      	adds	r3, r7, #4
 8000e50:	4a17      	ldr	r2, [pc, #92]	; (8000eb0 <ADC_reset_ch+0xc4>)
 8000e52:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e54:	1d3a      	adds	r2, r7, #4
 8000e56:	4b17      	ldr	r3, [pc, #92]	; (8000eb4 <ADC_reset_ch+0xc8>)
 8000e58:	0011      	movs	r1, r2
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f001 fd86 	bl	800296c <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_8;
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	2208      	movs	r2, #8
 8000e64:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000e66:	1d3b      	adds	r3, r7, #4
 8000e68:	4a11      	ldr	r2, [pc, #68]	; (8000eb0 <ADC_reset_ch+0xc4>)
 8000e6a:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e6c:	1d3a      	adds	r2, r7, #4
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <ADC_reset_ch+0xc8>)
 8000e70:	0011      	movs	r1, r2
 8000e72:	0018      	movs	r0, r3
 8000e74:	f001 fd7a 	bl	800296c <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	2210      	movs	r2, #16
 8000e7c:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	4a0b      	ldr	r2, [pc, #44]	; (8000eb0 <ADC_reset_ch+0xc4>)
 8000e82:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e84:	1d3a      	adds	r2, r7, #4
 8000e86:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <ADC_reset_ch+0xc8>)
 8000e88:	0011      	movs	r1, r2
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f001 fd6e 	bl	800296c <HAL_ADC_ConfigChannel>
	              sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000e90:	1d3b      	adds	r3, r7, #4
 8000e92:	2211      	movs	r2, #17
 8000e94:	601a      	str	r2, [r3, #0]
	              sConfig.Rank = ADC_RANK_NONE;
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	4a05      	ldr	r2, [pc, #20]	; (8000eb0 <ADC_reset_ch+0xc4>)
 8000e9a:	605a      	str	r2, [r3, #4]
	              HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000e9c:	1d3a      	adds	r2, r7, #4
 8000e9e:	4b05      	ldr	r3, [pc, #20]	; (8000eb4 <ADC_reset_ch+0xc8>)
 8000ea0:	0011      	movs	r1, r2
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f001 fd62 	bl	800296c <HAL_ADC_ConfigChannel>



}
 8000ea8:	46c0      	nop			; (mov r8, r8)
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	b004      	add	sp, #16
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	00001001 	.word	0x00001001
 8000eb4:	2000007c 	.word	0x2000007c

08000eb8 <ADC_Select_CH0>:
void ADC_Select_CH0 (void)
	  {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
	      ADC_ChannelConfTypeDef sConfig = {0};
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	230c      	movs	r3, #12
 8000ec4:	001a      	movs	r2, r3
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	f005 fb4e 	bl	8006568 <memset>

	  	  sConfig.Channel = ADC_CHANNEL_0;
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
	  	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	2280      	movs	r2, #128	; 0x80
 8000ed6:	0152      	lsls	r2, r2, #5
 8000ed8:	605a      	str	r2, [r3, #4]
	  	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000eda:	1d3b      	adds	r3, r7, #4
 8000edc:	2203      	movs	r2, #3
 8000ede:	609a      	str	r2, [r3, #8]
	  	 HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000ee0:	1d3a      	adds	r2, r7, #4
 8000ee2:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <ADC_Select_CH0+0x3c>)
 8000ee4:	0011      	movs	r1, r2
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	f001 fd40 	bl	800296c <HAL_ADC_ConfigChannel>

	  }
 8000eec:	46c0      	nop			; (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b004      	add	sp, #16
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	2000007c 	.word	0x2000007c

08000ef8 <ADC_Select_CH1>:

	  void ADC_Select_CH1 (void)
	    {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
	    	ADC_ChannelConfTypeDef sConfig = {0};
 8000efe:	1d3b      	adds	r3, r7, #4
 8000f00:	0018      	movs	r0, r3
 8000f02:	230c      	movs	r3, #12
 8000f04:	001a      	movs	r2, r3
 8000f06:	2100      	movs	r1, #0
 8000f08:	f005 fb2e 	bl	8006568 <memset>
	    	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	    	  */
	    	  sConfig.Channel = ADC_CHANNEL_1;
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	2201      	movs	r2, #1
 8000f10:	601a      	str	r2, [r3, #0]
	    	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;;
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	2280      	movs	r2, #128	; 0x80
 8000f16:	0152      	lsls	r2, r2, #5
 8000f18:	605a      	str	r2, [r3, #4]
	    	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	2203      	movs	r2, #3
 8000f1e:	609a      	str	r2, [r3, #8]
	    	  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000f20:	1d3a      	adds	r2, r7, #4
 8000f22:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <ADC_Select_CH1+0x3c>)
 8000f24:	0011      	movs	r1, r2
 8000f26:	0018      	movs	r0, r3
 8000f28:	f001 fd20 	bl	800296c <HAL_ADC_ConfigChannel>

	    }
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	b004      	add	sp, #16
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	2000007c 	.word	0x2000007c

08000f38 <ADC_Select_CH4>:


	  void ADC_Select_CH4 (void)
	     {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
	     	ADC_ChannelConfTypeDef sConfig = {0};
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	0018      	movs	r0, r3
 8000f42:	230c      	movs	r3, #12
 8000f44:	001a      	movs	r2, r3
 8000f46:	2100      	movs	r1, #0
 8000f48:	f005 fb0e 	bl	8006568 <memset>
	     	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	     	  */
	     	  sConfig.Channel = ADC_CHANNEL_4;
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	2204      	movs	r2, #4
 8000f50:	601a      	str	r2, [r3, #0]
	     	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	2280      	movs	r2, #128	; 0x80
 8000f56:	0152      	lsls	r2, r2, #5
 8000f58:	605a      	str	r2, [r3, #4]
	     	  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	2202      	movs	r2, #2
 8000f5e:	609a      	str	r2, [r3, #8]
	     	  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000f60:	1d3a      	adds	r2, r7, #4
 8000f62:	4b04      	ldr	r3, [pc, #16]	; (8000f74 <ADC_Select_CH4+0x3c>)
 8000f64:	0011      	movs	r1, r2
 8000f66:	0018      	movs	r0, r3
 8000f68:	f001 fd00 	bl	800296c <HAL_ADC_ConfigChannel>
	     }
 8000f6c:	46c0      	nop			; (mov r8, r8)
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	b004      	add	sp, #16
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	2000007c 	.word	0x2000007c

08000f78 <ADC_Select_CH5>:


	  void ADC_Select_CH5 (void)
	       {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
	       	ADC_ChannelConfTypeDef sConfig = {0};
 8000f7e:	1d3b      	adds	r3, r7, #4
 8000f80:	0018      	movs	r0, r3
 8000f82:	230c      	movs	r3, #12
 8000f84:	001a      	movs	r2, r3
 8000f86:	2100      	movs	r1, #0
 8000f88:	f005 faee 	bl	8006568 <memset>
	       	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	       	  */
	       	  sConfig.Channel = ADC_CHANNEL_5;
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	2205      	movs	r2, #5
 8000f90:	601a      	str	r2, [r3, #0]
	       	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	2280      	movs	r2, #128	; 0x80
 8000f96:	0152      	lsls	r2, r2, #5
 8000f98:	605a      	str	r2, [r3, #4]
	       	  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	609a      	str	r2, [r3, #8]
	       	  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000fa0:	1d3a      	adds	r2, r7, #4
 8000fa2:	4b04      	ldr	r3, [pc, #16]	; (8000fb4 <ADC_Select_CH5+0x3c>)
 8000fa4:	0011      	movs	r1, r2
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	f001 fce0 	bl	800296c <HAL_ADC_ConfigChannel>
	       }
 8000fac:	46c0      	nop			; (mov r8, r8)
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	b004      	add	sp, #16
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	2000007c 	.word	0x2000007c

08000fb8 <ADC_Select_CH8>:


	  void ADC_Select_CH8 (void)
	         {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
	         	ADC_ChannelConfTypeDef sConfig = {0};
 8000fbe:	1d3b      	adds	r3, r7, #4
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	230c      	movs	r3, #12
 8000fc4:	001a      	movs	r2, r3
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	f005 face 	bl	8006568 <memset>
	         	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	         	  */
	         	  sConfig.Channel = ADC_CHANNEL_8;
 8000fcc:	1d3b      	adds	r3, r7, #4
 8000fce:	2208      	movs	r2, #8
 8000fd0:	601a      	str	r2, [r3, #0]
	         	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000fd2:	1d3b      	adds	r3, r7, #4
 8000fd4:	2280      	movs	r2, #128	; 0x80
 8000fd6:	0152      	lsls	r2, r2, #5
 8000fd8:	605a      	str	r2, [r3, #4]
	         	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	2203      	movs	r2, #3
 8000fde:	609a      	str	r2, [r3, #8]
	         	  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000fe0:	1d3a      	adds	r2, r7, #4
 8000fe2:	4b04      	ldr	r3, [pc, #16]	; (8000ff4 <ADC_Select_CH8+0x3c>)
 8000fe4:	0011      	movs	r1, r2
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f001 fcc0 	bl	800296c <HAL_ADC_ConfigChannel>
	         }
 8000fec:	46c0      	nop			; (mov r8, r8)
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b004      	add	sp, #16
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	2000007c 	.word	0x2000007c

08000ff8 <ADC_Select_CHTemp>:

	  void ADC_Select_CHTemp (void)
	  {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
	  	ADC_ChannelConfTypeDef sConfig = {0};
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	0018      	movs	r0, r3
 8001002:	230c      	movs	r3, #12
 8001004:	001a      	movs	r2, r3
 8001006:	2100      	movs	r1, #0
 8001008:	f005 faae 	bl	8006568 <memset>
	  	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  	  */
	  	  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	2210      	movs	r2, #16
 8001010:	601a      	str	r2, [r3, #0]
	  	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001012:	1d3b      	adds	r3, r7, #4
 8001014:	2280      	movs	r2, #128	; 0x80
 8001016:	0152      	lsls	r2, r2, #5
 8001018:	605a      	str	r2, [r3, #4]
	  	  sConfig.SamplingTime =ADC_SAMPLETIME_28CYCLES_5;
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	2203      	movs	r2, #3
 800101e:	609a      	str	r2, [r3, #8]
	      HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8001020:	1d3a      	adds	r2, r7, #4
 8001022:	4b04      	ldr	r3, [pc, #16]	; (8001034 <ADC_Select_CHTemp+0x3c>)
 8001024:	0011      	movs	r1, r2
 8001026:	0018      	movs	r0, r3
 8001028:	f001 fca0 	bl	800296c <HAL_ADC_ConfigChannel>
	  }
 800102c:	46c0      	nop			; (mov r8, r8)
 800102e:	46bd      	mov	sp, r7
 8001030:	b004      	add	sp, #16
 8001032:	bd80      	pop	{r7, pc}
 8001034:	2000007c 	.word	0x2000007c

08001038 <ADC_Select_CH_V_REF>:


	  void ADC_Select_CH_V_REF (void)
	    {
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
	    	ADC_ChannelConfTypeDef sConfig = {0};
 800103e:	1d3b      	adds	r3, r7, #4
 8001040:	0018      	movs	r0, r3
 8001042:	230c      	movs	r3, #12
 8001044:	001a      	movs	r2, r3
 8001046:	2100      	movs	r1, #0
 8001048:	f005 fa8e 	bl	8006568 <memset>
	    	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	    	  */
	    	  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	2211      	movs	r2, #17
 8001050:	601a      	str	r2, [r3, #0]
	    	  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	2280      	movs	r2, #128	; 0x80
 8001056:	0152      	lsls	r2, r2, #5
 8001058:	605a      	str	r2, [r3, #4]
	    	  sConfig.SamplingTime =ADC_SAMPLETIME_13CYCLES_5;
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2202      	movs	r2, #2
 800105e:	609a      	str	r2, [r3, #8]
	    	  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8001060:	1d3a      	adds	r2, r7, #4
 8001062:	4b04      	ldr	r3, [pc, #16]	; (8001074 <ADC_Select_CH_V_REF+0x3c>)
 8001064:	0011      	movs	r1, r2
 8001066:	0018      	movs	r0, r3
 8001068:	f001 fc80 	bl	800296c <HAL_ADC_ConfigChannel>
	    }
 800106c:	46c0      	nop			; (mov r8, r8)
 800106e:	46bd      	mov	sp, r7
 8001070:	b004      	add	sp, #16
 8001072:	bd80      	pop	{r7, pc}
 8001074:	2000007c 	.word	0x2000007c

08001078 <ADC_read>:

	  uint16_t ADC_read(uint8_t n)

	  {
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	0002      	movs	r2, r0
 8001080:	1dfb      	adds	r3, r7, #7
 8001082:	701a      	strb	r2, [r3, #0]

		  switch (n){
 8001084:	1dfb      	adds	r3, r7, #7
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b06      	cmp	r3, #6
 800108a:	d827      	bhi.n	80010dc <ADC_read+0x64>
 800108c:	009a      	lsls	r2, r3, #2
 800108e:	4b21      	ldr	r3, [pc, #132]	; (8001114 <ADC_read+0x9c>)
 8001090:	18d3      	adds	r3, r2, r3
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	469f      	mov	pc, r3

			  case 0:
		  ADC_reset_ch();
 8001096:	f7ff fea9 	bl	8000dec <ADC_reset_ch>
          ADC_Select_CH0();
 800109a:	f7ff ff0d 	bl	8000eb8 <ADC_Select_CH0>
          break;
 800109e:	e01d      	b.n	80010dc <ADC_read+0x64>
			  case 1:
				  ADC_reset_ch();
 80010a0:	f7ff fea4 	bl	8000dec <ADC_reset_ch>
		  ADC_Select_CH1();
 80010a4:	f7ff ff28 	bl	8000ef8 <ADC_Select_CH1>
          break;
 80010a8:	e018      	b.n	80010dc <ADC_read+0x64>

			  case 2:
				  ADC_reset_ch();
 80010aa:	f7ff fe9f 	bl	8000dec <ADC_reset_ch>
		  ADC_Select_CH4();
 80010ae:	f7ff ff43 	bl	8000f38 <ADC_Select_CH4>
		  break;
 80010b2:	e013      	b.n	80010dc <ADC_read+0x64>

			  case 3:
				  ADC_reset_ch();
 80010b4:	f7ff fe9a 	bl	8000dec <ADC_reset_ch>
		  ADC_Select_CH5();
 80010b8:	f7ff ff5e 	bl	8000f78 <ADC_Select_CH5>
		  break;
 80010bc:	e00e      	b.n	80010dc <ADC_read+0x64>

			  case 4:
				  ADC_reset_ch();
 80010be:	f7ff fe95 	bl	8000dec <ADC_reset_ch>
		  ADC_Select_CH8();
 80010c2:	f7ff ff79 	bl	8000fb8 <ADC_Select_CH8>
		  break;
 80010c6:	e009      	b.n	80010dc <ADC_read+0x64>

			  case 5:
				  ADC_reset_ch();
 80010c8:	f7ff fe90 	bl	8000dec <ADC_reset_ch>
		  ADC_Select_CHTemp();
 80010cc:	f7ff ff94 	bl	8000ff8 <ADC_Select_CHTemp>
		  break;
 80010d0:	e004      	b.n	80010dc <ADC_read+0x64>

			  case 6:
				  ADC_reset_ch();
 80010d2:	f7ff fe8b 	bl	8000dec <ADC_reset_ch>
		  ADC_Select_CH_V_REF();
 80010d6:	f7ff ffaf 	bl	8001038 <ADC_Select_CH_V_REF>
		  break;
 80010da:	46c0      	nop			; (mov r8, r8)

		  }
 		  HAL_ADC_Start(&hadc);
 80010dc:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <ADC_read+0xa0>)
 80010de:	0018      	movs	r0, r3
 80010e0:	f001 fa50 	bl	8002584 <HAL_ADC_Start>
 		  HAL_ADC_PollForConversion(&hadc, 100);
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <ADC_read+0xa0>)
 80010e6:	2164      	movs	r1, #100	; 0x64
 80010e8:	0018      	movs	r0, r3
 80010ea:	f001 fadf 	bl	80026ac <HAL_ADC_PollForConversion>
 		  adc_out = HAL_ADC_GetValue(&hadc);
 80010ee:	4b0a      	ldr	r3, [pc, #40]	; (8001118 <ADC_read+0xa0>)
 80010f0:	0018      	movs	r0, r3
 80010f2:	f001 fb73 	bl	80027dc <HAL_ADC_GetValue>
 80010f6:	0003      	movs	r3, r0
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <ADC_read+0xa4>)
 80010fc:	801a      	strh	r2, [r3, #0]
 		  HAL_ADC_Stop(&hadc);
 80010fe:	4b06      	ldr	r3, [pc, #24]	; (8001118 <ADC_read+0xa0>)
 8001100:	0018      	movs	r0, r3
 8001102:	f001 fa93 	bl	800262c <HAL_ADC_Stop>
 		// adc_val[n]=adc_out;
 		// return adc_val[n];

 		  return adc_out;
 8001106:	4b05      	ldr	r3, [pc, #20]	; (800111c <ADC_read+0xa4>)
 8001108:	881b      	ldrh	r3, [r3, #0]
	  }
 800110a:	0018      	movs	r0, r3
 800110c:	46bd      	mov	sp, r7
 800110e:	b002      	add	sp, #8
 8001110:	bd80      	pop	{r7, pc}
 8001112:	46c0      	nop			; (mov r8, r8)
 8001114:	08006ef4 	.word	0x08006ef4
 8001118:	2000007c 	.word	0x2000007c
 800111c:	20000228 	.word	0x20000228

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001124:	f001 f86e 	bl	8002204 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001128:	f000 f85a 	bl	80011e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112c:	f000 fada 	bl	80016e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001130:	f000 faba 	bl	80016a8 <MX_DMA_Init>
  MX_TIM1_Init();
 8001134:	f000 f97c 	bl	8001430 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001138:	f000 fa86 	bl	8001648 <MX_USART1_UART_Init>
  MX_ADC_Init();
 800113c:	f000 f8b0 	bl	80012a0 <MX_ADC_Init>
  MX_TIM3_Init();
 8001140:	f000 fa2c 	bl	800159c <MX_TIM3_Init>
  MX_IWDG_Init();
 8001144:	f000 f954 	bl	80013f0 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

  ReadConfig();
 8001148:	f7ff f8c4 	bl	80002d4 <ReadConfig>

      ISOL_ON;
 800114c:	2390      	movs	r3, #144	; 0x90
 800114e:	05db      	lsls	r3, r3, #23
 8001150:	2201      	movs	r2, #1
 8001152:	2140      	movs	r1, #64	; 0x40
 8001154:	0018      	movs	r0, r3
 8001156:	f002 fcc4 	bl	8003ae2 <HAL_GPIO_WritePin>
      alarm=0;
 800115a:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <main+0xb0>)
 800115c:	2200      	movs	r2, #0
 800115e:	701a      	strb	r2, [r3, #0]

     HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8001160:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <main+0xb4>)
 8001162:	2100      	movs	r1, #0
 8001164:	0018      	movs	r0, r3
 8001166:	f003 fb39 	bl	80047dc <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 800116a:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <main+0xb4>)
 800116c:	2104      	movs	r1, #4
 800116e:	0018      	movs	r0, r3
 8001170:	f003 fb34 	bl	80047dc <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 8001174:	4b17      	ldr	r3, [pc, #92]	; (80011d4 <main+0xb4>)
 8001176:	2108      	movs	r1, #8
 8001178:	0018      	movs	r0, r3
 800117a:	f003 fb2f 	bl	80047dc <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 800117e:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <main+0xb4>)
 8001180:	210c      	movs	r1, #12
 8001182:	0018      	movs	r0, r3
 8001184:	f003 fb2a 	bl	80047dc <HAL_TIM_IC_Start_IT>


     addres=settings[0];
 8001188:	4b13      	ldr	r3, [pc, #76]	; (80011d8 <main+0xb8>)
 800118a:	781a      	ldrb	r2, [r3, #0]
 800118c:	4b13      	ldr	r3, [pc, #76]	; (80011dc <main+0xbc>)
 800118e:	701a      	strb	r2, [r3, #0]
     if(settings[0]==0xFF){addres=0;}
 8001190:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <main+0xb8>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2bff      	cmp	r3, #255	; 0xff
 8001196:	d102      	bne.n	800119e <main+0x7e>
 8001198:	4b10      	ldr	r3, [pc, #64]	; (80011dc <main+0xbc>)
 800119a:	2200      	movs	r2, #0
 800119c:	701a      	strb	r2, [r3, #0]
     LED1_OFF;
 800119e:	2380      	movs	r3, #128	; 0x80
 80011a0:	0119      	lsls	r1, r3, #4
 80011a2:	2390      	movs	r3, #144	; 0x90
 80011a4:	05db      	lsls	r3, r3, #23
 80011a6:	2200      	movs	r2, #0
 80011a8:	0018      	movs	r0, r3
 80011aa:	f002 fc9a 	bl	8003ae2 <HAL_GPIO_WritePin>
     LED2_OFF;
 80011ae:	2380      	movs	r3, #128	; 0x80
 80011b0:	0159      	lsls	r1, r3, #5
 80011b2:	2390      	movs	r3, #144	; 0x90
 80011b4:	05db      	lsls	r3, r3, #23
 80011b6:	2200      	movs	r2, #0
 80011b8:	0018      	movs	r0, r3
 80011ba:	f002 fc92 	bl	8003ae2 <HAL_GPIO_WritePin>
     HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80011be:	2101      	movs	r1, #1
 80011c0:	2000      	movs	r0, #0
 80011c2:	f002 fd0d 	bl	8003be0 <HAL_PWR_EnterSLEEPMode>
    HAL_SuspendTick();
 80011c6:	f001 f881 	bl	80022cc <HAL_SuspendTick>
   HAL_PWR_EnableSleepOnExit ();
 80011ca:	f002 fd25 	bl	8003c18 <HAL_PWR_EnableSleepOnExit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011ce:	e7fe      	b.n	80011ce <main+0xae>
 80011d0:	20000234 	.word	0x20000234
 80011d4:	200000cc 	.word	0x200000cc
 80011d8:	20000360 	.word	0x20000360
 80011dc:	20000000 	.word	0x20000000

080011e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e0:	b590      	push	{r4, r7, lr}
 80011e2:	b095      	sub	sp, #84	; 0x54
 80011e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e6:	2420      	movs	r4, #32
 80011e8:	193b      	adds	r3, r7, r4
 80011ea:	0018      	movs	r0, r3
 80011ec:	2330      	movs	r3, #48	; 0x30
 80011ee:	001a      	movs	r2, r3
 80011f0:	2100      	movs	r1, #0
 80011f2:	f005 f9b9 	bl	8006568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f6:	2310      	movs	r3, #16
 80011f8:	18fb      	adds	r3, r7, r3
 80011fa:	0018      	movs	r0, r3
 80011fc:	2310      	movs	r3, #16
 80011fe:	001a      	movs	r2, r3
 8001200:	2100      	movs	r1, #0
 8001202:	f005 f9b1 	bl	8006568 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001206:	003b      	movs	r3, r7
 8001208:	0018      	movs	r0, r3
 800120a:	2310      	movs	r3, #16
 800120c:	001a      	movs	r2, r3
 800120e:	2100      	movs	r1, #0
 8001210:	f005 f9aa 	bl	8006568 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8001214:	0021      	movs	r1, r4
 8001216:	187b      	adds	r3, r7, r1
 8001218:	221a      	movs	r2, #26
 800121a:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800121c:	187b      	adds	r3, r7, r1
 800121e:	2201      	movs	r2, #1
 8001220:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001222:	187b      	adds	r3, r7, r1
 8001224:	2201      	movs	r2, #1
 8001226:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001228:	187b      	adds	r3, r7, r1
 800122a:	2210      	movs	r2, #16
 800122c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800122e:	187b      	adds	r3, r7, r1
 8001230:	2210      	movs	r2, #16
 8001232:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001234:	187b      	adds	r3, r7, r1
 8001236:	2201      	movs	r2, #1
 8001238:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800123a:	187b      	adds	r3, r7, r1
 800123c:	2200      	movs	r2, #0
 800123e:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001240:	187b      	adds	r3, r7, r1
 8001242:	0018      	movs	r0, r3
 8001244:	f002 fcf6 	bl	8003c34 <HAL_RCC_OscConfig>
 8001248:	1e03      	subs	r3, r0, #0
 800124a:	d001      	beq.n	8001250 <SystemClock_Config+0x70>
  {
    Error_Handler();
 800124c:	f000 fd7a 	bl	8001d44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001250:	2110      	movs	r1, #16
 8001252:	187b      	adds	r3, r7, r1
 8001254:	2207      	movs	r2, #7
 8001256:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001258:	187b      	adds	r3, r7, r1
 800125a:	2200      	movs	r2, #0
 800125c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125e:	187b      	adds	r3, r7, r1
 8001260:	2200      	movs	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001264:	187b      	adds	r3, r7, r1
 8001266:	2200      	movs	r2, #0
 8001268:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800126a:	187b      	adds	r3, r7, r1
 800126c:	2100      	movs	r1, #0
 800126e:	0018      	movs	r0, r3
 8001270:	f002 fffa 	bl	8004268 <HAL_RCC_ClockConfig>
 8001274:	1e03      	subs	r3, r0, #0
 8001276:	d001      	beq.n	800127c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001278:	f000 fd64 	bl	8001d44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800127c:	003b      	movs	r3, r7
 800127e:	2201      	movs	r2, #1
 8001280:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8001282:	003b      	movs	r3, r7
 8001284:	2203      	movs	r2, #3
 8001286:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001288:	003b      	movs	r3, r7
 800128a:	0018      	movs	r0, r3
 800128c:	f003 f930 	bl	80044f0 <HAL_RCCEx_PeriphCLKConfig>
 8001290:	1e03      	subs	r3, r0, #0
 8001292:	d001      	beq.n	8001298 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001294:	f000 fd56 	bl	8001d44 <Error_Handler>
  }
}
 8001298:	46c0      	nop			; (mov r8, r8)
 800129a:	46bd      	mov	sp, r7
 800129c:	b015      	add	sp, #84	; 0x54
 800129e:	bd90      	pop	{r4, r7, pc}

080012a0 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	0018      	movs	r0, r3
 80012aa:	230c      	movs	r3, #12
 80012ac:	001a      	movs	r2, r3
 80012ae:	2100      	movs	r1, #0
 80012b0:	f005 f95a 	bl	8006568 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80012b4:	4b4c      	ldr	r3, [pc, #304]	; (80013e8 <MX_ADC_Init+0x148>)
 80012b6:	4a4d      	ldr	r2, [pc, #308]	; (80013ec <MX_ADC_Init+0x14c>)
 80012b8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80012ba:	4b4b      	ldr	r3, [pc, #300]	; (80013e8 <MX_ADC_Init+0x148>)
 80012bc:	2200      	movs	r2, #0
 80012be:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80012c0:	4b49      	ldr	r3, [pc, #292]	; (80013e8 <MX_ADC_Init+0x148>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012c6:	4b48      	ldr	r3, [pc, #288]	; (80013e8 <MX_ADC_Init+0x148>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80012cc:	4b46      	ldr	r3, [pc, #280]	; (80013e8 <MX_ADC_Init+0x148>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012d2:	4b45      	ldr	r3, [pc, #276]	; (80013e8 <MX_ADC_Init+0x148>)
 80012d4:	2204      	movs	r2, #4
 80012d6:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80012d8:	4b43      	ldr	r3, [pc, #268]	; (80013e8 <MX_ADC_Init+0x148>)
 80012da:	2200      	movs	r2, #0
 80012dc:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80012de:	4b42      	ldr	r3, [pc, #264]	; (80013e8 <MX_ADC_Init+0x148>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80012e4:	4b40      	ldr	r3, [pc, #256]	; (80013e8 <MX_ADC_Init+0x148>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80012ea:	4b3f      	ldr	r3, [pc, #252]	; (80013e8 <MX_ADC_Init+0x148>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012f0:	4b3d      	ldr	r3, [pc, #244]	; (80013e8 <MX_ADC_Init+0x148>)
 80012f2:	22c2      	movs	r2, #194	; 0xc2
 80012f4:	32ff      	adds	r2, #255	; 0xff
 80012f6:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012f8:	4b3b      	ldr	r3, [pc, #236]	; (80013e8 <MX_ADC_Init+0x148>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80012fe:	4b3a      	ldr	r3, [pc, #232]	; (80013e8 <MX_ADC_Init+0x148>)
 8001300:	2224      	movs	r2, #36	; 0x24
 8001302:	2100      	movs	r1, #0
 8001304:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001306:	4b38      	ldr	r3, [pc, #224]	; (80013e8 <MX_ADC_Init+0x148>)
 8001308:	2201      	movs	r2, #1
 800130a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800130c:	4b36      	ldr	r3, [pc, #216]	; (80013e8 <MX_ADC_Init+0x148>)
 800130e:	0018      	movs	r0, r3
 8001310:	f000 fff8 	bl	8002304 <HAL_ADC_Init>
 8001314:	1e03      	subs	r3, r0, #0
 8001316:	d001      	beq.n	800131c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8001318:	f000 fd14 	bl	8001d44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	2280      	movs	r2, #128	; 0x80
 8001326:	0152      	lsls	r2, r2, #5
 8001328:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	2201      	movs	r2, #1
 800132e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001330:	1d3a      	adds	r2, r7, #4
 8001332:	4b2d      	ldr	r3, [pc, #180]	; (80013e8 <MX_ADC_Init+0x148>)
 8001334:	0011      	movs	r1, r2
 8001336:	0018      	movs	r0, r3
 8001338:	f001 fb18 	bl	800296c <HAL_ADC_ConfigChannel>
 800133c:	1e03      	subs	r3, r0, #0
 800133e:	d001      	beq.n	8001344 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8001340:	f000 fd00 	bl	8001d44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	2201      	movs	r2, #1
 8001348:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800134a:	1d3a      	adds	r2, r7, #4
 800134c:	4b26      	ldr	r3, [pc, #152]	; (80013e8 <MX_ADC_Init+0x148>)
 800134e:	0011      	movs	r1, r2
 8001350:	0018      	movs	r0, r3
 8001352:	f001 fb0b 	bl	800296c <HAL_ADC_ConfigChannel>
 8001356:	1e03      	subs	r3, r0, #0
 8001358:	d001      	beq.n	800135e <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 800135a:	f000 fcf3 	bl	8001d44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	2204      	movs	r2, #4
 8001362:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001364:	1d3a      	adds	r2, r7, #4
 8001366:	4b20      	ldr	r3, [pc, #128]	; (80013e8 <MX_ADC_Init+0x148>)
 8001368:	0011      	movs	r1, r2
 800136a:	0018      	movs	r0, r3
 800136c:	f001 fafe 	bl	800296c <HAL_ADC_ConfigChannel>
 8001370:	1e03      	subs	r3, r0, #0
 8001372:	d001      	beq.n	8001378 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8001374:	f000 fce6 	bl	8001d44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001378:	1d3b      	adds	r3, r7, #4
 800137a:	2205      	movs	r2, #5
 800137c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800137e:	1d3a      	adds	r2, r7, #4
 8001380:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <MX_ADC_Init+0x148>)
 8001382:	0011      	movs	r1, r2
 8001384:	0018      	movs	r0, r3
 8001386:	f001 faf1 	bl	800296c <HAL_ADC_ConfigChannel>
 800138a:	1e03      	subs	r3, r0, #0
 800138c:	d001      	beq.n	8001392 <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 800138e:	f000 fcd9 	bl	8001d44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	2208      	movs	r2, #8
 8001396:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001398:	1d3a      	adds	r2, r7, #4
 800139a:	4b13      	ldr	r3, [pc, #76]	; (80013e8 <MX_ADC_Init+0x148>)
 800139c:	0011      	movs	r1, r2
 800139e:	0018      	movs	r0, r3
 80013a0:	f001 fae4 	bl	800296c <HAL_ADC_ConfigChannel>
 80013a4:	1e03      	subs	r3, r0, #0
 80013a6:	d001      	beq.n	80013ac <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 80013a8:	f000 fccc 	bl	8001d44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	2210      	movs	r2, #16
 80013b0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013b2:	1d3a      	adds	r2, r7, #4
 80013b4:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <MX_ADC_Init+0x148>)
 80013b6:	0011      	movs	r1, r2
 80013b8:	0018      	movs	r0, r3
 80013ba:	f001 fad7 	bl	800296c <HAL_ADC_ConfigChannel>
 80013be:	1e03      	subs	r3, r0, #0
 80013c0:	d001      	beq.n	80013c6 <MX_ADC_Init+0x126>
  {
    Error_Handler();
 80013c2:	f000 fcbf 	bl	8001d44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	2211      	movs	r2, #17
 80013ca:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013cc:	1d3a      	adds	r2, r7, #4
 80013ce:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <MX_ADC_Init+0x148>)
 80013d0:	0011      	movs	r1, r2
 80013d2:	0018      	movs	r0, r3
 80013d4:	f001 faca 	bl	800296c <HAL_ADC_ConfigChannel>
 80013d8:	1e03      	subs	r3, r0, #0
 80013da:	d001      	beq.n	80013e0 <MX_ADC_Init+0x140>
  {
    Error_Handler();
 80013dc:	f000 fcb2 	bl	8001d44 <Error_Handler>
  /* USER CODE BEGIN ADC_Init 2 */


  /* USER CODE END ADC_Init 2 */

}
 80013e0:	46c0      	nop			; (mov r8, r8)
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b004      	add	sp, #16
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	2000007c 	.word	0x2000007c
 80013ec:	40012400 	.word	0x40012400

080013f0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80013f4:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <MX_IWDG_Init+0x34>)
 80013f6:	4a0c      	ldr	r2, [pc, #48]	; (8001428 <MX_IWDG_Init+0x38>)
 80013f8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 80013fa:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <MX_IWDG_Init+0x34>)
 80013fc:	2204      	movs	r2, #4
 80013fe:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001400:	4b08      	ldr	r3, [pc, #32]	; (8001424 <MX_IWDG_Init+0x34>)
 8001402:	4a0a      	ldr	r2, [pc, #40]	; (800142c <MX_IWDG_Init+0x3c>)
 8001404:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8001406:	4b07      	ldr	r3, [pc, #28]	; (8001424 <MX_IWDG_Init+0x34>)
 8001408:	4a08      	ldr	r2, [pc, #32]	; (800142c <MX_IWDG_Init+0x3c>)
 800140a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800140c:	4b05      	ldr	r3, [pc, #20]	; (8001424 <MX_IWDG_Init+0x34>)
 800140e:	0018      	movs	r0, r3
 8001410:	f002 fb84 	bl	8003b1c <HAL_IWDG_Init>
 8001414:	1e03      	subs	r3, r0, #0
 8001416:	d001      	beq.n	800141c <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8001418:	f000 fc94 	bl	8001d44 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800141c:	46c0      	nop			; (mov r8, r8)
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	46c0      	nop			; (mov r8, r8)
 8001424:	200000bc 	.word	0x200000bc
 8001428:	40003000 	.word	0x40003000
 800142c:	00000fff 	.word	0x00000fff

08001430 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	; 0x28
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001436:	2318      	movs	r3, #24
 8001438:	18fb      	adds	r3, r7, r3
 800143a:	0018      	movs	r0, r3
 800143c:	2310      	movs	r3, #16
 800143e:	001a      	movs	r2, r3
 8001440:	2100      	movs	r1, #0
 8001442:	f005 f891 	bl	8006568 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001446:	2310      	movs	r3, #16
 8001448:	18fb      	adds	r3, r7, r3
 800144a:	0018      	movs	r0, r3
 800144c:	2308      	movs	r3, #8
 800144e:	001a      	movs	r2, r3
 8001450:	2100      	movs	r1, #0
 8001452:	f005 f889 	bl	8006568 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001456:	003b      	movs	r3, r7
 8001458:	0018      	movs	r0, r3
 800145a:	2310      	movs	r3, #16
 800145c:	001a      	movs	r2, r3
 800145e:	2100      	movs	r1, #0
 8001460:	f005 f882 	bl	8006568 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001464:	4b4a      	ldr	r3, [pc, #296]	; (8001590 <MX_TIM1_Init+0x160>)
 8001466:	4a4b      	ldr	r2, [pc, #300]	; (8001594 <MX_TIM1_Init+0x164>)
 8001468:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 499;
 800146a:	4b49      	ldr	r3, [pc, #292]	; (8001590 <MX_TIM1_Init+0x160>)
 800146c:	22f4      	movs	r2, #244	; 0xf4
 800146e:	32ff      	adds	r2, #255	; 0xff
 8001470:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001472:	4b47      	ldr	r3, [pc, #284]	; (8001590 <MX_TIM1_Init+0x160>)
 8001474:	2200      	movs	r2, #0
 8001476:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 40000;
 8001478:	4b45      	ldr	r3, [pc, #276]	; (8001590 <MX_TIM1_Init+0x160>)
 800147a:	4a47      	ldr	r2, [pc, #284]	; (8001598 <MX_TIM1_Init+0x168>)
 800147c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800147e:	4b44      	ldr	r3, [pc, #272]	; (8001590 <MX_TIM1_Init+0x160>)
 8001480:	2200      	movs	r2, #0
 8001482:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001484:	4b42      	ldr	r3, [pc, #264]	; (8001590 <MX_TIM1_Init+0x160>)
 8001486:	2200      	movs	r2, #0
 8001488:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148a:	4b41      	ldr	r3, [pc, #260]	; (8001590 <MX_TIM1_Init+0x160>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001490:	4b3f      	ldr	r3, [pc, #252]	; (8001590 <MX_TIM1_Init+0x160>)
 8001492:	0018      	movs	r0, r3
 8001494:	f003 f8fa 	bl	800468c <HAL_TIM_Base_Init>
 8001498:	1e03      	subs	r3, r0, #0
 800149a:	d001      	beq.n	80014a0 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 800149c:	f000 fc52 	bl	8001d44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014a0:	2118      	movs	r1, #24
 80014a2:	187b      	adds	r3, r7, r1
 80014a4:	2280      	movs	r2, #128	; 0x80
 80014a6:	0152      	lsls	r2, r2, #5
 80014a8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014aa:	187a      	adds	r2, r7, r1
 80014ac:	4b38      	ldr	r3, [pc, #224]	; (8001590 <MX_TIM1_Init+0x160>)
 80014ae:	0011      	movs	r1, r2
 80014b0:	0018      	movs	r0, r3
 80014b2:	f003 fc4f 	bl	8004d54 <HAL_TIM_ConfigClockSource>
 80014b6:	1e03      	subs	r3, r0, #0
 80014b8:	d001      	beq.n	80014be <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80014ba:	f000 fc43 	bl	8001d44 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80014be:	4b34      	ldr	r3, [pc, #208]	; (8001590 <MX_TIM1_Init+0x160>)
 80014c0:	0018      	movs	r0, r3
 80014c2:	f003 f933 	bl	800472c <HAL_TIM_IC_Init>
 80014c6:	1e03      	subs	r3, r0, #0
 80014c8:	d001      	beq.n	80014ce <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80014ca:	f000 fc3b 	bl	8001d44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ce:	2110      	movs	r1, #16
 80014d0:	187b      	adds	r3, r7, r1
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d6:	187b      	adds	r3, r7, r1
 80014d8:	2200      	movs	r2, #0
 80014da:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014dc:	187a      	adds	r2, r7, r1
 80014de:	4b2c      	ldr	r3, [pc, #176]	; (8001590 <MX_TIM1_Init+0x160>)
 80014e0:	0011      	movs	r1, r2
 80014e2:	0018      	movs	r0, r3
 80014e4:	f003 ffa2 	bl	800542c <HAL_TIMEx_MasterConfigSynchronization>
 80014e8:	1e03      	subs	r3, r0, #0
 80014ea:	d001      	beq.n	80014f0 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80014ec:	f000 fc2a 	bl	8001d44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80014f0:	003b      	movs	r3, r7
 80014f2:	2202      	movs	r2, #2
 80014f4:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014f6:	003b      	movs	r3, r7
 80014f8:	2201      	movs	r2, #1
 80014fa:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80014fc:	003b      	movs	r3, r7
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8001502:	003b      	movs	r3, r7
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001508:	0039      	movs	r1, r7
 800150a:	4b21      	ldr	r3, [pc, #132]	; (8001590 <MX_TIM1_Init+0x160>)
 800150c:	2200      	movs	r2, #0
 800150e:	0018      	movs	r0, r3
 8001510:	f003 fb7c 	bl	8004c0c <HAL_TIM_IC_ConfigChannel>
 8001514:	1e03      	subs	r3, r0, #0
 8001516:	d001      	beq.n	800151c <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8001518:	f000 fc14 	bl	8001d44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800151c:	003b      	movs	r3, r7
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001522:	003b      	movs	r3, r7
 8001524:	2202      	movs	r2, #2
 8001526:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001528:	0039      	movs	r1, r7
 800152a:	4b19      	ldr	r3, [pc, #100]	; (8001590 <MX_TIM1_Init+0x160>)
 800152c:	2204      	movs	r2, #4
 800152e:	0018      	movs	r0, r3
 8001530:	f003 fb6c 	bl	8004c0c <HAL_TIM_IC_ConfigChannel>
 8001534:	1e03      	subs	r3, r0, #0
 8001536:	d001      	beq.n	800153c <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8001538:	f000 fc04 	bl	8001d44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800153c:	003b      	movs	r3, r7
 800153e:	2202      	movs	r2, #2
 8001540:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001542:	003b      	movs	r3, r7
 8001544:	2201      	movs	r2, #1
 8001546:	605a      	str	r2, [r3, #4]
  sConfigIC.ICFilter = 10;
 8001548:	003b      	movs	r3, r7
 800154a:	220a      	movs	r2, #10
 800154c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800154e:	0039      	movs	r1, r7
 8001550:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <MX_TIM1_Init+0x160>)
 8001552:	2208      	movs	r2, #8
 8001554:	0018      	movs	r0, r3
 8001556:	f003 fb59 	bl	8004c0c <HAL_TIM_IC_ConfigChannel>
 800155a:	1e03      	subs	r3, r0, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM1_Init+0x132>
  {
    Error_Handler();
 800155e:	f000 fbf1 	bl	8001d44 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001562:	003b      	movs	r3, r7
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001568:	003b      	movs	r3, r7
 800156a:	2202      	movs	r2, #2
 800156c:	605a      	str	r2, [r3, #4]
  sConfigIC.ICFilter = 0;
 800156e:	003b      	movs	r3, r7
 8001570:	2200      	movs	r2, #0
 8001572:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001574:	0039      	movs	r1, r7
 8001576:	4b06      	ldr	r3, [pc, #24]	; (8001590 <MX_TIM1_Init+0x160>)
 8001578:	220c      	movs	r2, #12
 800157a:	0018      	movs	r0, r3
 800157c:	f003 fb46 	bl	8004c0c <HAL_TIM_IC_ConfigChannel>
 8001580:	1e03      	subs	r3, r0, #0
 8001582:	d001      	beq.n	8001588 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8001584:	f000 fbde 	bl	8001d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001588:	46c0      	nop			; (mov r8, r8)
 800158a:	46bd      	mov	sp, r7
 800158c:	b00a      	add	sp, #40	; 0x28
 800158e:	bd80      	pop	{r7, pc}
 8001590:	200000cc 	.word	0x200000cc
 8001594:	40012c00 	.word	0x40012c00
 8001598:	00009c40 	.word	0x00009c40

0800159c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a2:	2308      	movs	r3, #8
 80015a4:	18fb      	adds	r3, r7, r3
 80015a6:	0018      	movs	r0, r3
 80015a8:	2310      	movs	r3, #16
 80015aa:	001a      	movs	r2, r3
 80015ac:	2100      	movs	r1, #0
 80015ae:	f004 ffdb 	bl	8006568 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b2:	003b      	movs	r3, r7
 80015b4:	0018      	movs	r0, r3
 80015b6:	2308      	movs	r3, #8
 80015b8:	001a      	movs	r2, r3
 80015ba:	2100      	movs	r1, #0
 80015bc:	f004 ffd4 	bl	8006568 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015c0:	4b1e      	ldr	r3, [pc, #120]	; (800163c <MX_TIM3_Init+0xa0>)
 80015c2:	4a1f      	ldr	r2, [pc, #124]	; (8001640 <MX_TIM3_Init+0xa4>)
 80015c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015c6:	4b1d      	ldr	r3, [pc, #116]	; (800163c <MX_TIM3_Init+0xa0>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015cc:	4b1b      	ldr	r3, [pc, #108]	; (800163c <MX_TIM3_Init+0xa0>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80015d2:	4b1a      	ldr	r3, [pc, #104]	; (800163c <MX_TIM3_Init+0xa0>)
 80015d4:	4a1b      	ldr	r2, [pc, #108]	; (8001644 <MX_TIM3_Init+0xa8>)
 80015d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015d8:	4b18      	ldr	r3, [pc, #96]	; (800163c <MX_TIM3_Init+0xa0>)
 80015da:	2200      	movs	r2, #0
 80015dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015de:	4b17      	ldr	r3, [pc, #92]	; (800163c <MX_TIM3_Init+0xa0>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015e4:	4b15      	ldr	r3, [pc, #84]	; (800163c <MX_TIM3_Init+0xa0>)
 80015e6:	0018      	movs	r0, r3
 80015e8:	f003 f850 	bl	800468c <HAL_TIM_Base_Init>
 80015ec:	1e03      	subs	r3, r0, #0
 80015ee:	d001      	beq.n	80015f4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80015f0:	f000 fba8 	bl	8001d44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015f4:	2108      	movs	r1, #8
 80015f6:	187b      	adds	r3, r7, r1
 80015f8:	2280      	movs	r2, #128	; 0x80
 80015fa:	0152      	lsls	r2, r2, #5
 80015fc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015fe:	187a      	adds	r2, r7, r1
 8001600:	4b0e      	ldr	r3, [pc, #56]	; (800163c <MX_TIM3_Init+0xa0>)
 8001602:	0011      	movs	r1, r2
 8001604:	0018      	movs	r0, r3
 8001606:	f003 fba5 	bl	8004d54 <HAL_TIM_ConfigClockSource>
 800160a:	1e03      	subs	r3, r0, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800160e:	f000 fb99 	bl	8001d44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001612:	003b      	movs	r3, r7
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001618:	003b      	movs	r3, r7
 800161a:	2200      	movs	r2, #0
 800161c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800161e:	003a      	movs	r2, r7
 8001620:	4b06      	ldr	r3, [pc, #24]	; (800163c <MX_TIM3_Init+0xa0>)
 8001622:	0011      	movs	r1, r2
 8001624:	0018      	movs	r0, r3
 8001626:	f003 ff01 	bl	800542c <HAL_TIMEx_MasterConfigSynchronization>
 800162a:	1e03      	subs	r3, r0, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800162e:	f000 fb89 	bl	8001d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	46bd      	mov	sp, r7
 8001636:	b006      	add	sp, #24
 8001638:	bd80      	pop	{r7, pc}
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	20000114 	.word	0x20000114
 8001640:	40000400 	.word	0x40000400
 8001644:	0000ffff 	.word	0x0000ffff

08001648 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800164c:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 800164e:	4a15      	ldr	r2, [pc, #84]	; (80016a4 <MX_USART1_UART_Init+0x5c>)
 8001650:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 256000;
 8001652:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 8001654:	22fa      	movs	r2, #250	; 0xfa
 8001656:	0292      	lsls	r2, r2, #10
 8001658:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800165a:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 8001662:	2200      	movs	r2, #0
 8001664:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001666:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800166c:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 800166e:	220c      	movs	r2, #12
 8001670:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001672:	4b0b      	ldr	r3, [pc, #44]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 8001674:	2200      	movs	r2, #0
 8001676:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001678:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 800167a:	2200      	movs	r2, #0
 800167c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800167e:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 8001680:	2200      	movs	r2, #0
 8001682:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001684:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 8001686:	2200      	movs	r2, #0
 8001688:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800168a:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <MX_USART1_UART_Init+0x58>)
 800168c:	0018      	movs	r0, r3
 800168e:	f003 ff2f 	bl	80054f0 <HAL_UART_Init>
 8001692:	1e03      	subs	r3, r0, #0
 8001694:	d001      	beq.n	800169a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001696:	f000 fb55 	bl	8001d44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800169a:	46c0      	nop			; (mov r8, r8)
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	2000015c 	.word	0x2000015c
 80016a4:	40013800 	.word	0x40013800

080016a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ae:	4b0c      	ldr	r3, [pc, #48]	; (80016e0 <MX_DMA_Init+0x38>)
 80016b0:	695a      	ldr	r2, [r3, #20]
 80016b2:	4b0b      	ldr	r3, [pc, #44]	; (80016e0 <MX_DMA_Init+0x38>)
 80016b4:	2101      	movs	r1, #1
 80016b6:	430a      	orrs	r2, r1
 80016b8:	615a      	str	r2, [r3, #20]
 80016ba:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <MX_DMA_Init+0x38>)
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	2201      	movs	r2, #1
 80016c0:	4013      	ands	r3, r2
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	200a      	movs	r0, #10
 80016cc:	f001 fc32 	bl	8002f34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80016d0:	200a      	movs	r0, #10
 80016d2:	f001 fc44 	bl	8002f5e <HAL_NVIC_EnableIRQ>

}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	46bd      	mov	sp, r7
 80016da:	b002      	add	sp, #8
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	40021000 	.word	0x40021000

080016e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e4:	b590      	push	{r4, r7, lr}
 80016e6:	b089      	sub	sp, #36	; 0x24
 80016e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ea:	240c      	movs	r4, #12
 80016ec:	193b      	adds	r3, r7, r4
 80016ee:	0018      	movs	r0, r3
 80016f0:	2314      	movs	r3, #20
 80016f2:	001a      	movs	r2, r3
 80016f4:	2100      	movs	r1, #0
 80016f6:	f004 ff37 	bl	8006568 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016fa:	4b4a      	ldr	r3, [pc, #296]	; (8001824 <MX_GPIO_Init+0x140>)
 80016fc:	695a      	ldr	r2, [r3, #20]
 80016fe:	4b49      	ldr	r3, [pc, #292]	; (8001824 <MX_GPIO_Init+0x140>)
 8001700:	2180      	movs	r1, #128	; 0x80
 8001702:	03c9      	lsls	r1, r1, #15
 8001704:	430a      	orrs	r2, r1
 8001706:	615a      	str	r2, [r3, #20]
 8001708:	4b46      	ldr	r3, [pc, #280]	; (8001824 <MX_GPIO_Init+0x140>)
 800170a:	695a      	ldr	r2, [r3, #20]
 800170c:	2380      	movs	r3, #128	; 0x80
 800170e:	03db      	lsls	r3, r3, #15
 8001710:	4013      	ands	r3, r2
 8001712:	60bb      	str	r3, [r7, #8]
 8001714:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001716:	4b43      	ldr	r3, [pc, #268]	; (8001824 <MX_GPIO_Init+0x140>)
 8001718:	695a      	ldr	r2, [r3, #20]
 800171a:	4b42      	ldr	r3, [pc, #264]	; (8001824 <MX_GPIO_Init+0x140>)
 800171c:	2180      	movs	r1, #128	; 0x80
 800171e:	0289      	lsls	r1, r1, #10
 8001720:	430a      	orrs	r2, r1
 8001722:	615a      	str	r2, [r3, #20]
 8001724:	4b3f      	ldr	r3, [pc, #252]	; (8001824 <MX_GPIO_Init+0x140>)
 8001726:	695a      	ldr	r2, [r3, #20]
 8001728:	2380      	movs	r3, #128	; 0x80
 800172a:	029b      	lsls	r3, r3, #10
 800172c:	4013      	ands	r3, r2
 800172e:	607b      	str	r3, [r7, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001732:	4b3c      	ldr	r3, [pc, #240]	; (8001824 <MX_GPIO_Init+0x140>)
 8001734:	695a      	ldr	r2, [r3, #20]
 8001736:	4b3b      	ldr	r3, [pc, #236]	; (8001824 <MX_GPIO_Init+0x140>)
 8001738:	2180      	movs	r1, #128	; 0x80
 800173a:	02c9      	lsls	r1, r1, #11
 800173c:	430a      	orrs	r2, r1
 800173e:	615a      	str	r2, [r3, #20]
 8001740:	4b38      	ldr	r3, [pc, #224]	; (8001824 <MX_GPIO_Init+0x140>)
 8001742:	695a      	ldr	r2, [r3, #20]
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	02db      	lsls	r3, r3, #11
 8001748:	4013      	ands	r3, r2
 800174a:	603b      	str	r3, [r7, #0]
 800174c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ISOL_Pin|OWR_Pin|LED_1_Pin|LED_2_Pin
 800174e:	4936      	ldr	r1, [pc, #216]	; (8001828 <MX_GPIO_Init+0x144>)
 8001750:	2390      	movs	r3, #144	; 0x90
 8001752:	05db      	lsls	r3, r3, #23
 8001754:	2200      	movs	r2, #0
 8001756:	0018      	movs	r0, r3
 8001758:	f002 f9c3 	bl	8003ae2 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT_1_1_Pin|OUT_1_2_Pin|REL_2_Pin|REL_3_Pin
 800175c:	4b33      	ldr	r3, [pc, #204]	; (800182c <MX_GPIO_Init+0x148>)
 800175e:	2200      	movs	r2, #0
 8001760:	21f8      	movs	r1, #248	; 0xf8
 8001762:	0018      	movs	r0, r3
 8001764:	f002 f9bd 	bl	8003ae2 <HAL_GPIO_WritePin>
                          |REL_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ISOL_Pin LED_1_Pin LED_2_Pin PA15 */
  GPIO_InitStruct.Pin = ISOL_Pin|LED_1_Pin|LED_2_Pin|GPIO_PIN_15;
 8001768:	193b      	adds	r3, r7, r4
 800176a:	4a31      	ldr	r2, [pc, #196]	; (8001830 <MX_GPIO_Init+0x14c>)
 800176c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176e:	193b      	adds	r3, r7, r4
 8001770:	2201      	movs	r2, #1
 8001772:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	193b      	adds	r3, r7, r4
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177a:	193b      	adds	r3, r7, r4
 800177c:	2200      	movs	r2, #0
 800177e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001780:	193a      	adds	r2, r7, r4
 8001782:	2390      	movs	r3, #144	; 0x90
 8001784:	05db      	lsls	r3, r3, #23
 8001786:	0011      	movs	r1, r2
 8001788:	0018      	movs	r0, r3
 800178a:	f002 f81d 	bl	80037c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OWR_Pin */
  GPIO_InitStruct.Pin = OWR_Pin;
 800178e:	193b      	adds	r3, r7, r4
 8001790:	2280      	movs	r2, #128	; 0x80
 8001792:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001794:	193b      	adds	r3, r7, r4
 8001796:	2201      	movs	r2, #1
 8001798:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	193b      	adds	r3, r7, r4
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017a0:	193b      	adds	r3, r7, r4
 80017a2:	2203      	movs	r2, #3
 80017a4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(OWR_GPIO_Port, &GPIO_InitStruct);
 80017a6:	193a      	adds	r2, r7, r4
 80017a8:	2390      	movs	r3, #144	; 0x90
 80017aa:	05db      	lsls	r3, r3, #23
 80017ac:	0011      	movs	r1, r2
 80017ae:	0018      	movs	r0, r3
 80017b0:	f002 f80a 	bl	80037c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_1_Pin */
  GPIO_InitStruct.Pin = BTN_1_Pin;
 80017b4:	193b      	adds	r3, r7, r4
 80017b6:	2202      	movs	r2, #2
 80017b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ba:	193b      	adds	r3, r7, r4
 80017bc:	2200      	movs	r2, #0
 80017be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	193b      	adds	r3, r7, r4
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_1_GPIO_Port, &GPIO_InitStruct);
 80017c6:	193b      	adds	r3, r7, r4
 80017c8:	4a18      	ldr	r2, [pc, #96]	; (800182c <MX_GPIO_Init+0x148>)
 80017ca:	0019      	movs	r1, r3
 80017cc:	0010      	movs	r0, r2
 80017ce:	f001 fffb 	bl	80037c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017d2:	193b      	adds	r3, r7, r4
 80017d4:	2280      	movs	r2, #128	; 0x80
 80017d6:	0092      	lsls	r2, r2, #2
 80017d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017da:	193b      	adds	r3, r7, r4
 80017dc:	2200      	movs	r2, #0
 80017de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	193b      	adds	r3, r7, r4
 80017e2:	2200      	movs	r2, #0
 80017e4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e6:	193a      	adds	r2, r7, r4
 80017e8:	2390      	movs	r3, #144	; 0x90
 80017ea:	05db      	lsls	r3, r3, #23
 80017ec:	0011      	movs	r1, r2
 80017ee:	0018      	movs	r0, r3
 80017f0:	f001 ffea 	bl	80037c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_1_1_Pin OUT_1_2_Pin REL_2_Pin REL_3_Pin
                           REL_4_Pin */
  GPIO_InitStruct.Pin = OUT_1_1_Pin|OUT_1_2_Pin|REL_2_Pin|REL_3_Pin
 80017f4:	0021      	movs	r1, r4
 80017f6:	187b      	adds	r3, r7, r1
 80017f8:	22f8      	movs	r2, #248	; 0xf8
 80017fa:	601a      	str	r2, [r3, #0]
                          |REL_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fc:	187b      	adds	r3, r7, r1
 80017fe:	2201      	movs	r2, #1
 8001800:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	187b      	adds	r3, r7, r1
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001808:	187b      	adds	r3, r7, r1
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180e:	187b      	adds	r3, r7, r1
 8001810:	4a06      	ldr	r2, [pc, #24]	; (800182c <MX_GPIO_Init+0x148>)
 8001812:	0019      	movs	r1, r3
 8001814:	0010      	movs	r0, r2
 8001816:	f001 ffd7 	bl	80037c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	46bd      	mov	sp, r7
 800181e:	b009      	add	sp, #36	; 0x24
 8001820:	bd90      	pop	{r4, r7, pc}
 8001822:	46c0      	nop			; (mov r8, r8)
 8001824:	40021000 	.word	0x40021000
 8001828:	000098c0 	.word	0x000098c0
 800182c:	48000400 	.word	0x48000400
 8001830:	00009840 	.word	0x00009840

08001834 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 {
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
     if (htim->Instance == TIM1)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4ada      	ldr	r2, [pc, #872]	; (8001bac <HAL_TIM_IC_CaptureCallback+0x378>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d000      	beq.n	8001848 <HAL_TIM_IC_CaptureCallback+0x14>
 8001846:	e092      	b.n	800196e <HAL_TIM_IC_CaptureCallback+0x13a>
     {


         if((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)&&(line_status==0))
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	7f1b      	ldrb	r3, [r3, #28]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d140      	bne.n	80018d2 <HAL_TIM_IC_CaptureCallback+0x9e>
 8001850:	4bd7      	ldr	r3, [pc, #860]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d13c      	bne.n	80018d2 <HAL_TIM_IC_CaptureCallback+0x9e>
         {

        	 period = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_1);
 8001858:	4bd6      	ldr	r3, [pc, #856]	; (8001bb4 <HAL_TIM_IC_CaptureCallback+0x380>)
 800185a:	2100      	movs	r1, #0
 800185c:	0018      	movs	r0, r3
 800185e:	f003 fb4d 	bl	8004efc <HAL_TIM_ReadCapturedValue>
 8001862:	0003      	movs	r3, r0
 8001864:	b29a      	uxth	r2, r3
 8001866:	4bd4      	ldr	r3, [pc, #848]	; (8001bb8 <HAL_TIM_IC_CaptureCallback+0x384>)
 8001868:	801a      	strh	r2, [r3, #0]


        	 TIM1->CNT=0;
 800186a:	4bd0      	ldr	r3, [pc, #832]	; (8001bac <HAL_TIM_IC_CaptureCallback+0x378>)
 800186c:	2200      	movs	r2, #0
 800186e:	625a      	str	r2, [r3, #36]	; 0x24
         if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1)==0)   {alarm=1;}
 8001870:	4bd2      	ldr	r3, [pc, #840]	; (8001bbc <HAL_TIM_IC_CaptureCallback+0x388>)
 8001872:	2102      	movs	r1, #2
 8001874:	0018      	movs	r0, r3
 8001876:	f002 f917 	bl	8003aa8 <HAL_GPIO_ReadPin>
 800187a:	1e03      	subs	r3, r0, #0
 800187c:	d102      	bne.n	8001884 <HAL_TIM_IC_CaptureCallback+0x50>
 800187e:	4bd0      	ldr	r3, [pc, #832]	; (8001bc0 <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001880:	2201      	movs	r2, #1
 8001882:	701a      	strb	r2, [r3, #0]
        	 OWR_OFF;LED1_OFF;LED2_OFF;
 8001884:	2390      	movs	r3, #144	; 0x90
 8001886:	05db      	lsls	r3, r3, #23
 8001888:	2200      	movs	r2, #0
 800188a:	2180      	movs	r1, #128	; 0x80
 800188c:	0018      	movs	r0, r3
 800188e:	f002 f928 	bl	8003ae2 <HAL_GPIO_WritePin>
 8001892:	2380      	movs	r3, #128	; 0x80
 8001894:	0119      	lsls	r1, r3, #4
 8001896:	2390      	movs	r3, #144	; 0x90
 8001898:	05db      	lsls	r3, r3, #23
 800189a:	2200      	movs	r2, #0
 800189c:	0018      	movs	r0, r3
 800189e:	f002 f920 	bl	8003ae2 <HAL_GPIO_WritePin>
 80018a2:	2380      	movs	r3, #128	; 0x80
 80018a4:	0159      	lsls	r1, r3, #5
 80018a6:	2390      	movs	r3, #144	; 0x90
 80018a8:	05db      	lsls	r3, r3, #23
 80018aa:	2200      	movs	r2, #0
 80018ac:	0018      	movs	r0, r3
 80018ae:	f002 f918 	bl	8003ae2 <HAL_GPIO_WritePin>
        	 if((count==192)||(period>=100)){
 80018b2:	4bc4      	ldr	r3, [pc, #784]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2bc0      	cmp	r3, #192	; 0xc0
 80018b8:	d003      	beq.n	80018c2 <HAL_TIM_IC_CaptureCallback+0x8e>
 80018ba:	4bbf      	ldr	r3, [pc, #764]	; (8001bb8 <HAL_TIM_IC_CaptureCallback+0x384>)
 80018bc:	881b      	ldrh	r3, [r3, #0]
 80018be:	2b63      	cmp	r3, #99	; 0x63
 80018c0:	d904      	bls.n	80018cc <HAL_TIM_IC_CaptureCallback+0x98>
        		 Print_test();
 80018c2:	f7fe fd3b 	bl	800033c <Print_test>
        		 count=0;}
 80018c6:	4bbf      	ldr	r3, [pc, #764]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	701a      	strb	r2, [r3, #0]

        	 line_status=1;
 80018cc:	4bb8      	ldr	r3, [pc, #736]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x37c>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	701a      	strb	r2, [r3, #0]
        	 }


         if((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)&&(line_status==0))
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	7f1b      	ldrb	r3, [r3, #28]
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	d147      	bne.n	800196a <HAL_TIM_IC_CaptureCallback+0x136>
 80018da:	4bb5      	ldr	r3, [pc, #724]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x37c>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d143      	bne.n	800196a <HAL_TIM_IC_CaptureCallback+0x136>
                  {
                 	 period_x = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_3);
 80018e2:	4bb4      	ldr	r3, [pc, #720]	; (8001bb4 <HAL_TIM_IC_CaptureCallback+0x380>)
 80018e4:	2108      	movs	r1, #8
 80018e6:	0018      	movs	r0, r3
 80018e8:	f003 fb08 	bl	8004efc <HAL_TIM_ReadCapturedValue>
 80018ec:	0003      	movs	r3, r0
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	4bb5      	ldr	r3, [pc, #724]	; (8001bc8 <HAL_TIM_IC_CaptureCallback+0x394>)
 80018f2:	801a      	strh	r2, [r3, #0]

                 	 TIM1->CNT=0;
 80018f4:	4bad      	ldr	r3, [pc, #692]	; (8001bac <HAL_TIM_IC_CaptureCallback+0x378>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	625a      	str	r2, [r3, #36]	; 0x24
                  if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1)==0)   {alarm=1;}
 80018fa:	4bb0      	ldr	r3, [pc, #704]	; (8001bbc <HAL_TIM_IC_CaptureCallback+0x388>)
 80018fc:	2102      	movs	r1, #2
 80018fe:	0018      	movs	r0, r3
 8001900:	f002 f8d2 	bl	8003aa8 <HAL_GPIO_ReadPin>
 8001904:	1e03      	subs	r3, r0, #0
 8001906:	d102      	bne.n	800190e <HAL_TIM_IC_CaptureCallback+0xda>
 8001908:	4bad      	ldr	r3, [pc, #692]	; (8001bc0 <HAL_TIM_IC_CaptureCallback+0x38c>)
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
                 	 OWR_OFF;LED1_OFF;LED2_OFF;
 800190e:	2390      	movs	r3, #144	; 0x90
 8001910:	05db      	lsls	r3, r3, #23
 8001912:	2200      	movs	r2, #0
 8001914:	2180      	movs	r1, #128	; 0x80
 8001916:	0018      	movs	r0, r3
 8001918:	f002 f8e3 	bl	8003ae2 <HAL_GPIO_WritePin>
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	0119      	lsls	r1, r3, #4
 8001920:	2390      	movs	r3, #144	; 0x90
 8001922:	05db      	lsls	r3, r3, #23
 8001924:	2200      	movs	r2, #0
 8001926:	0018      	movs	r0, r3
 8001928:	f002 f8db 	bl	8003ae2 <HAL_GPIO_WritePin>
 800192c:	2380      	movs	r3, #128	; 0x80
 800192e:	0159      	lsls	r1, r3, #5
 8001930:	2390      	movs	r3, #144	; 0x90
 8001932:	05db      	lsls	r3, r3, #23
 8001934:	2200      	movs	r2, #0
 8001936:	0018      	movs	r0, r3
 8001938:	f002 f8d3 	bl	8003ae2 <HAL_GPIO_WritePin>
                 	 if((count==192)||(period_x>=100)){
 800193c:	4ba1      	ldr	r3, [pc, #644]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2bc0      	cmp	r3, #192	; 0xc0
 8001942:	d003      	beq.n	800194c <HAL_TIM_IC_CaptureCallback+0x118>
 8001944:	4ba0      	ldr	r3, [pc, #640]	; (8001bc8 <HAL_TIM_IC_CaptureCallback+0x394>)
 8001946:	881b      	ldrh	r3, [r3, #0]
 8001948:	2b63      	cmp	r3, #99	; 0x63
 800194a:	d904      	bls.n	8001956 <HAL_TIM_IC_CaptureCallback+0x122>
                 		Print_test();
 800194c:	f7fe fcf6 	bl	800033c <Print_test>
                 		 count=0;
 8001950:	4b9c      	ldr	r3, [pc, #624]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001952:	2200      	movs	r2, #0
 8001954:	701a      	strb	r2, [r3, #0]

                 	 }
                 	 ISOL_ON;
 8001956:	2390      	movs	r3, #144	; 0x90
 8001958:	05db      	lsls	r3, r3, #23
 800195a:	2201      	movs	r2, #1
 800195c:	2140      	movs	r1, #64	; 0x40
 800195e:	0018      	movs	r0, r3
 8001960:	f002 f8bf 	bl	8003ae2 <HAL_GPIO_WritePin>
                 	 line_status=2;
 8001964:	4b92      	ldr	r3, [pc, #584]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001966:	2202      	movs	r2, #2
 8001968:	701a      	strb	r2, [r3, #0]
                 	 }


         HAL_PWR_EnableSleepOnExit ();
 800196a:	f002 f955 	bl	8003c18 <HAL_PWR_EnableSleepOnExit>
         }



          if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) // FALLING с HIGH на LOW
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	7f1b      	ldrb	r3, [r3, #28]
 8001972:	2b02      	cmp	r3, #2
 8001974:	d000      	beq.n	8001978 <HAL_TIM_IC_CaptureCallback+0x144>
 8001976:	e0d1      	b.n	8001b1c <HAL_TIM_IC_CaptureCallback+0x2e8>
                        { pulse = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_2);
 8001978:	4b8e      	ldr	r3, [pc, #568]	; (8001bb4 <HAL_TIM_IC_CaptureCallback+0x380>)
 800197a:	2104      	movs	r1, #4
 800197c:	0018      	movs	r0, r3
 800197e:	f003 fabd 	bl	8004efc <HAL_TIM_ReadCapturedValue>
 8001982:	0003      	movs	r3, r0
 8001984:	b29a      	uxth	r2, r3
 8001986:	4b91      	ldr	r3, [pc, #580]	; (8001bcc <HAL_TIM_IC_CaptureCallback+0x398>)
 8001988:	801a      	strh	r2, [r3, #0]
                          HAL_IWDG_Refresh(&hiwdg);
 800198a:	4b91      	ldr	r3, [pc, #580]	; (8001bd0 <HAL_TIM_IC_CaptureCallback+0x39c>)
 800198c:	0018      	movs	r0, r3
 800198e:	f002 f917 	bl	8003bc0 <HAL_IWDG_Refresh>

                          if(line_status==1){ISOL_OFF};
 8001992:	4b87      	ldr	r3, [pc, #540]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d106      	bne.n	80019a8 <HAL_TIM_IC_CaptureCallback+0x174>
 800199a:	2390      	movs	r3, #144	; 0x90
 800199c:	05db      	lsls	r3, r3, #23
 800199e:	2200      	movs	r2, #0
 80019a0:	2140      	movs	r1, #64	; 0x40
 80019a2:	0018      	movs	r0, r3
 80019a4:	f002 f89d 	bl	8003ae2 <HAL_GPIO_WritePin>
                          line_status=0;
 80019a8:	4b81      	ldr	r3, [pc, #516]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x37c>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	701a      	strb	r2, [r3, #0]
                          if((ADC_read(0))>=150){alarm=0;}
 80019ae:	2000      	movs	r0, #0
 80019b0:	f7ff fb62 	bl	8001078 <ADC_read>
 80019b4:	0003      	movs	r3, r0
 80019b6:	2b95      	cmp	r3, #149	; 0x95
 80019b8:	d902      	bls.n	80019c0 <HAL_TIM_IC_CaptureCallback+0x18c>
 80019ba:	4b81      	ldr	r3, [pc, #516]	; (8001bc0 <HAL_TIM_IC_CaptureCallback+0x38c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	701a      	strb	r2, [r3, #0]
                          if((ADC_read(0))<150){alarm=1;}
 80019c0:	2000      	movs	r0, #0
 80019c2:	f7ff fb59 	bl	8001078 <ADC_read>
 80019c6:	0003      	movs	r3, r0
 80019c8:	2b95      	cmp	r3, #149	; 0x95
 80019ca:	d802      	bhi.n	80019d2 <HAL_TIM_IC_CaptureCallback+0x19e>
 80019cc:	4b7c      	ldr	r3, [pc, #496]	; (8001bc0 <HAL_TIM_IC_CaptureCallback+0x38c>)
 80019ce:	2201      	movs	r2, #1
 80019d0:	701a      	strb	r2, [r3, #0]



                        OWR_OFF;LED2_OFF;
 80019d2:	2390      	movs	r3, #144	; 0x90
 80019d4:	05db      	lsls	r3, r3, #23
 80019d6:	2200      	movs	r2, #0
 80019d8:	2180      	movs	r1, #128	; 0x80
 80019da:	0018      	movs	r0, r3
 80019dc:	f002 f881 	bl	8003ae2 <HAL_GPIO_WritePin>
 80019e0:	2380      	movs	r3, #128	; 0x80
 80019e2:	0159      	lsls	r1, r3, #5
 80019e4:	2390      	movs	r3, #144	; 0x90
 80019e6:	05db      	lsls	r3, r3, #23
 80019e8:	2200      	movs	r2, #0
 80019ea:	0018      	movs	r0, r3
 80019ec:	f002 f879 	bl	8003ae2 <HAL_GPIO_WritePin>

             if((pulse>55)&&(pulse<60))  {count=0;rcvd[count]=2;rcv_addres=0;directive=0;}
 80019f0:	4b76      	ldr	r3, [pc, #472]	; (8001bcc <HAL_TIM_IC_CaptureCallback+0x398>)
 80019f2:	881b      	ldrh	r3, [r3, #0]
 80019f4:	2b37      	cmp	r3, #55	; 0x37
 80019f6:	d912      	bls.n	8001a1e <HAL_TIM_IC_CaptureCallback+0x1ea>
 80019f8:	4b74      	ldr	r3, [pc, #464]	; (8001bcc <HAL_TIM_IC_CaptureCallback+0x398>)
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	2b3b      	cmp	r3, #59	; 0x3b
 80019fe:	d80e      	bhi.n	8001a1e <HAL_TIM_IC_CaptureCallback+0x1ea>
 8001a00:	4b70      	ldr	r3, [pc, #448]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]
 8001a06:	4b6f      	ldr	r3, [pc, #444]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	001a      	movs	r2, r3
 8001a0c:	4b71      	ldr	r3, [pc, #452]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001a0e:	2102      	movs	r1, #2
 8001a10:	5499      	strb	r1, [r3, r2]
 8001a12:	4b71      	ldr	r3, [pc, #452]	; (8001bd8 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	701a      	strb	r2, [r3, #0]
 8001a18:	4b70      	ldr	r3, [pc, #448]	; (8001bdc <HAL_TIM_IC_CaptureCallback+0x3a8>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	701a      	strb	r2, [r3, #0]
        	 if((pulse>36)&&(pulse<40))  rcvd[count]=1;
 8001a1e:	4b6b      	ldr	r3, [pc, #428]	; (8001bcc <HAL_TIM_IC_CaptureCallback+0x398>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	2b24      	cmp	r3, #36	; 0x24
 8001a24:	d909      	bls.n	8001a3a <HAL_TIM_IC_CaptureCallback+0x206>
 8001a26:	4b69      	ldr	r3, [pc, #420]	; (8001bcc <HAL_TIM_IC_CaptureCallback+0x398>)
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	2b27      	cmp	r3, #39	; 0x27
 8001a2c:	d805      	bhi.n	8001a3a <HAL_TIM_IC_CaptureCallback+0x206>
 8001a2e:	4b65      	ldr	r3, [pc, #404]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	001a      	movs	r2, r3
 8001a34:	4b67      	ldr	r3, [pc, #412]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001a36:	2101      	movs	r1, #1
 8001a38:	5499      	strb	r1, [r3, r2]
        	 if((pulse>16)&&(pulse<21))  rcvd[count]=0;
 8001a3a:	4b64      	ldr	r3, [pc, #400]	; (8001bcc <HAL_TIM_IC_CaptureCallback+0x398>)
 8001a3c:	881b      	ldrh	r3, [r3, #0]
 8001a3e:	2b10      	cmp	r3, #16
 8001a40:	d909      	bls.n	8001a56 <HAL_TIM_IC_CaptureCallback+0x222>
 8001a42:	4b62      	ldr	r3, [pc, #392]	; (8001bcc <HAL_TIM_IC_CaptureCallback+0x398>)
 8001a44:	881b      	ldrh	r3, [r3, #0]
 8001a46:	2b14      	cmp	r3, #20
 8001a48:	d805      	bhi.n	8001a56 <HAL_TIM_IC_CaptureCallback+0x222>
 8001a4a:	4b5e      	ldr	r3, [pc, #376]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	001a      	movs	r2, r3
 8001a50:	4b60      	ldr	r3, [pc, #384]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001a52:	2100      	movs	r1, #0
 8001a54:	5499      	strb	r1, [r3, r2]
        	 if (count<5){Quick_protocol();}
 8001a56:	4b5b      	ldr	r3, [pc, #364]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	2b04      	cmp	r3, #4
 8001a5c:	d801      	bhi.n	8001a62 <HAL_TIM_IC_CaptureCallback+0x22e>
 8001a5e:	f7fe fd79 	bl	8000554 <Quick_protocol>

        	 //if (count==14){Print_test();}
        	 if (count==8)
 8001a62:	4b58      	ldr	r3, [pc, #352]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b08      	cmp	r3, #8
 8001a68:	d13e      	bne.n	8001ae8 <HAL_TIM_IC_CaptureCallback+0x2b4>
        	        	    {
        	        	      rcv_addres=0;
 8001a6a:	4b5b      	ldr	r3, [pc, #364]	; (8001bd8 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	701a      	strb	r2, [r3, #0]
        	        	      rcv_addres|= (rcvd[1]<<7)|(rcvd[2]<<6)|(rcvd[3]<<5)|(rcvd[4]<<4)|(rcvd[5]<<3)|(rcvd[6]<<2)|(rcvd[7]<<1)|(rcvd[8]);
 8001a70:	4b58      	ldr	r3, [pc, #352]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001a72:	785b      	ldrb	r3, [r3, #1]
 8001a74:	01db      	lsls	r3, r3, #7
 8001a76:	b25a      	sxtb	r2, r3
 8001a78:	4b56      	ldr	r3, [pc, #344]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001a7a:	789b      	ldrb	r3, [r3, #2]
 8001a7c:	019b      	lsls	r3, r3, #6
 8001a7e:	b25b      	sxtb	r3, r3
 8001a80:	4313      	orrs	r3, r2
 8001a82:	b25a      	sxtb	r2, r3
 8001a84:	4b53      	ldr	r3, [pc, #332]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001a86:	78db      	ldrb	r3, [r3, #3]
 8001a88:	015b      	lsls	r3, r3, #5
 8001a8a:	b25b      	sxtb	r3, r3
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	b25a      	sxtb	r2, r3
 8001a90:	4b50      	ldr	r3, [pc, #320]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001a92:	791b      	ldrb	r3, [r3, #4]
 8001a94:	011b      	lsls	r3, r3, #4
 8001a96:	b25b      	sxtb	r3, r3
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	b25a      	sxtb	r2, r3
 8001a9c:	4b4d      	ldr	r3, [pc, #308]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001a9e:	795b      	ldrb	r3, [r3, #5]
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	b25b      	sxtb	r3, r3
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	b25a      	sxtb	r2, r3
 8001aa8:	4b4a      	ldr	r3, [pc, #296]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001aaa:	799b      	ldrb	r3, [r3, #6]
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	b25b      	sxtb	r3, r3
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	b25a      	sxtb	r2, r3
 8001ab4:	4b47      	ldr	r3, [pc, #284]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001ab6:	79db      	ldrb	r3, [r3, #7]
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	b25b      	sxtb	r3, r3
 8001abc:	4313      	orrs	r3, r2
 8001abe:	b25a      	sxtb	r2, r3
 8001ac0:	4b44      	ldr	r3, [pc, #272]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x3a0>)
 8001ac2:	7a1b      	ldrb	r3, [r3, #8]
 8001ac4:	b25b      	sxtb	r3, r3
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	b25a      	sxtb	r2, r3
 8001aca:	4b43      	ldr	r3, [pc, #268]	; (8001bd8 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	b25b      	sxtb	r3, r3
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	b25b      	sxtb	r3, r3
 8001ad4:	b2da      	uxtb	r2, r3
 8001ad6:	4b40      	ldr	r3, [pc, #256]	; (8001bd8 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001ad8:	701a      	strb	r2, [r3, #0]
        	        	      if(rcv_addres==0){addres_call=0;}
 8001ada:	4b3f      	ldr	r3, [pc, #252]	; (8001bd8 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d102      	bne.n	8001ae8 <HAL_TIM_IC_CaptureCallback+0x2b4>
 8001ae2:	4b3f      	ldr	r3, [pc, #252]	; (8001be0 <HAL_TIM_IC_CaptureCallback+0x3ac>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	701a      	strb	r2, [r3, #0]

        	        	    }
        	 if((rcv_addres==addres)&&(count>8)){Protocol();}
 8001ae8:	4b3b      	ldr	r3, [pc, #236]	; (8001bd8 <HAL_TIM_IC_CaptureCallback+0x3a4>)
 8001aea:	781a      	ldrb	r2, [r3, #0]
 8001aec:	4b3d      	ldr	r3, [pc, #244]	; (8001be4 <HAL_TIM_IC_CaptureCallback+0x3b0>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d105      	bne.n	8001b00 <HAL_TIM_IC_CaptureCallback+0x2cc>
 8001af4:	4b33      	ldr	r3, [pc, #204]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b08      	cmp	r3, #8
 8001afa:	d901      	bls.n	8001b00 <HAL_TIM_IC_CaptureCallback+0x2cc>
 8001afc:	f7fe fd76 	bl	80005ec <Protocol>
        	  v_CPU=ADC_read(8)/16;
 8001b00:	2008      	movs	r0, #8
 8001b02:	f7ff fab9 	bl	8001078 <ADC_read>
 8001b06:	0003      	movs	r3, r0
 8001b08:	091b      	lsrs	r3, r3, #4
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	4b36      	ldr	r3, [pc, #216]	; (8001be8 <HAL_TIM_IC_CaptureCallback+0x3b4>)
 8001b0e:	801a      	strh	r2, [r3, #0]

        	  count++;
 8001b10:	4b2c      	ldr	r3, [pc, #176]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	3301      	adds	r3, #1
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	4b2a      	ldr	r3, [pc, #168]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001b1a:	701a      	strb	r2, [r3, #0]

                        }



          if((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)&&(line_status!=0)) // FALLING с HIGH на LOW
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	7f1b      	ldrb	r3, [r3, #28]
 8001b20:	2b08      	cmp	r3, #8
 8001b22:	d000      	beq.n	8001b26 <HAL_TIM_IC_CaptureCallback+0x2f2>
 8001b24:	e0ef      	b.n	8001d06 <HAL_TIM_IC_CaptureCallback+0x4d2>
 8001b26:	4b22      	ldr	r3, [pc, #136]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d100      	bne.n	8001b30 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8001b2e:	e0ea      	b.n	8001d06 <HAL_TIM_IC_CaptureCallback+0x4d2>
                                 {
                                   pulse_x = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_4);
 8001b30:	4b20      	ldr	r3, [pc, #128]	; (8001bb4 <HAL_TIM_IC_CaptureCallback+0x380>)
 8001b32:	210c      	movs	r1, #12
 8001b34:	0018      	movs	r0, r3
 8001b36:	f003 f9e1 	bl	8004efc <HAL_TIM_ReadCapturedValue>
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	4b2b      	ldr	r3, [pc, #172]	; (8001bec <HAL_TIM_IC_CaptureCallback+0x3b8>)
 8001b40:	801a      	strh	r2, [r3, #0]
                                   HAL_IWDG_Refresh(&hiwdg);
 8001b42:	4b23      	ldr	r3, [pc, #140]	; (8001bd0 <HAL_TIM_IC_CaptureCallback+0x39c>)
 8001b44:	0018      	movs	r0, r3
 8001b46:	f002 f83b 	bl	8003bc0 <HAL_IWDG_Refresh>

                                   line_status=0;
 8001b4a:	4b19      	ldr	r3, [pc, #100]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x37c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	701a      	strb	r2, [r3, #0]
                                 OWR_OFF;LED2_OFF;
 8001b50:	2390      	movs	r3, #144	; 0x90
 8001b52:	05db      	lsls	r3, r3, #23
 8001b54:	2200      	movs	r2, #0
 8001b56:	2180      	movs	r1, #128	; 0x80
 8001b58:	0018      	movs	r0, r3
 8001b5a:	f001 ffc2 	bl	8003ae2 <HAL_GPIO_WritePin>
 8001b5e:	2380      	movs	r3, #128	; 0x80
 8001b60:	0159      	lsls	r1, r3, #5
 8001b62:	2390      	movs	r3, #144	; 0x90
 8001b64:	05db      	lsls	r3, r3, #23
 8001b66:	2200      	movs	r2, #0
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f001 ffba 	bl	8003ae2 <HAL_GPIO_WritePin>
                             if((ADC_read(0))>=150){alarm=0;}
 8001b6e:	2000      	movs	r0, #0
 8001b70:	f7ff fa82 	bl	8001078 <ADC_read>
 8001b74:	0003      	movs	r3, r0
 8001b76:	2b95      	cmp	r3, #149	; 0x95
 8001b78:	d902      	bls.n	8001b80 <HAL_TIM_IC_CaptureCallback+0x34c>
 8001b7a:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	701a      	strb	r2, [r3, #0]
                             if((ADC_read(0))<150){alarm=1;}
 8001b80:	2000      	movs	r0, #0
 8001b82:	f7ff fa79 	bl	8001078 <ADC_read>
 8001b86:	0003      	movs	r3, r0
 8001b88:	2b95      	cmp	r3, #149	; 0x95
 8001b8a:	d802      	bhi.n	8001b92 <HAL_TIM_IC_CaptureCallback+0x35e>
 8001b8c:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <HAL_TIM_IC_CaptureCallback+0x38c>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]



                      if((pulse_x>55)&&(pulse_x<60))  {count=0;rcvd[count]=2;rcv_addres=0;directive=0;}
 8001b92:	4b16      	ldr	r3, [pc, #88]	; (8001bec <HAL_TIM_IC_CaptureCallback+0x3b8>)
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	2b37      	cmp	r3, #55	; 0x37
 8001b98:	d936      	bls.n	8001c08 <HAL_TIM_IC_CaptureCallback+0x3d4>
 8001b9a:	4b14      	ldr	r3, [pc, #80]	; (8001bec <HAL_TIM_IC_CaptureCallback+0x3b8>)
 8001b9c:	881b      	ldrh	r3, [r3, #0]
 8001b9e:	2b3b      	cmp	r3, #59	; 0x3b
 8001ba0:	d832      	bhi.n	8001c08 <HAL_TIM_IC_CaptureCallback+0x3d4>
 8001ba2:	4b08      	ldr	r3, [pc, #32]	; (8001bc4 <HAL_TIM_IC_CaptureCallback+0x390>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
 8001ba8:	e022      	b.n	8001bf0 <HAL_TIM_IC_CaptureCallback+0x3bc>
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	40012c00 	.word	0x40012c00
 8001bb0:	20000364 	.word	0x20000364
 8001bb4:	200000cc 	.word	0x200000cc
 8001bb8:	2000022a 	.word	0x2000022a
 8001bbc:	48000400 	.word	0x48000400
 8001bc0:	20000234 	.word	0x20000234
 8001bc4:	20000358 	.word	0x20000358
 8001bc8:	2000022c 	.word	0x2000022c
 8001bcc:	2000022e 	.word	0x2000022e
 8001bd0:	200000bc 	.word	0x200000bc
 8001bd4:	20000260 	.word	0x20000260
 8001bd8:	20000359 	.word	0x20000359
 8001bdc:	2000035b 	.word	0x2000035b
 8001be0:	2000035a 	.word	0x2000035a
 8001be4:	20000000 	.word	0x20000000
 8001be8:	20000232 	.word	0x20000232
 8001bec:	20000230 	.word	0x20000230
 8001bf0:	4b48      	ldr	r3, [pc, #288]	; (8001d14 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	001a      	movs	r2, r3
 8001bf6:	4b48      	ldr	r3, [pc, #288]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001bf8:	2102      	movs	r1, #2
 8001bfa:	5499      	strb	r1, [r3, r2]
 8001bfc:	4b47      	ldr	r3, [pc, #284]	; (8001d1c <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	701a      	strb	r2, [r3, #0]
 8001c02:	4b47      	ldr	r3, [pc, #284]	; (8001d20 <HAL_TIM_IC_CaptureCallback+0x4ec>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
                 	 if((pulse_x>36)&&(pulse_x<40))  rcvd[count]=1;
 8001c08:	4b46      	ldr	r3, [pc, #280]	; (8001d24 <HAL_TIM_IC_CaptureCallback+0x4f0>)
 8001c0a:	881b      	ldrh	r3, [r3, #0]
 8001c0c:	2b24      	cmp	r3, #36	; 0x24
 8001c0e:	d909      	bls.n	8001c24 <HAL_TIM_IC_CaptureCallback+0x3f0>
 8001c10:	4b44      	ldr	r3, [pc, #272]	; (8001d24 <HAL_TIM_IC_CaptureCallback+0x4f0>)
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	2b27      	cmp	r3, #39	; 0x27
 8001c16:	d805      	bhi.n	8001c24 <HAL_TIM_IC_CaptureCallback+0x3f0>
 8001c18:	4b3e      	ldr	r3, [pc, #248]	; (8001d14 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	001a      	movs	r2, r3
 8001c1e:	4b3e      	ldr	r3, [pc, #248]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c20:	2101      	movs	r1, #1
 8001c22:	5499      	strb	r1, [r3, r2]
                 	 if((pulse_x>16)&&(pulse_x<21))  rcvd[count]=0;
 8001c24:	4b3f      	ldr	r3, [pc, #252]	; (8001d24 <HAL_TIM_IC_CaptureCallback+0x4f0>)
 8001c26:	881b      	ldrh	r3, [r3, #0]
 8001c28:	2b10      	cmp	r3, #16
 8001c2a:	d909      	bls.n	8001c40 <HAL_TIM_IC_CaptureCallback+0x40c>
 8001c2c:	4b3d      	ldr	r3, [pc, #244]	; (8001d24 <HAL_TIM_IC_CaptureCallback+0x4f0>)
 8001c2e:	881b      	ldrh	r3, [r3, #0]
 8001c30:	2b14      	cmp	r3, #20
 8001c32:	d805      	bhi.n	8001c40 <HAL_TIM_IC_CaptureCallback+0x40c>
 8001c34:	4b37      	ldr	r3, [pc, #220]	; (8001d14 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	001a      	movs	r2, r3
 8001c3a:	4b37      	ldr	r3, [pc, #220]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	5499      	strb	r1, [r3, r2]
                 	 if (count<5){Quick_protocol();}
 8001c40:	4b34      	ldr	r3, [pc, #208]	; (8001d14 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	2b04      	cmp	r3, #4
 8001c46:	d801      	bhi.n	8001c4c <HAL_TIM_IC_CaptureCallback+0x418>
 8001c48:	f7fe fc84 	bl	8000554 <Quick_protocol>



                 	 if (count==8)
 8001c4c:	4b31      	ldr	r3, [pc, #196]	; (8001d14 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b08      	cmp	r3, #8
 8001c52:	d13e      	bne.n	8001cd2 <HAL_TIM_IC_CaptureCallback+0x49e>
                 	        	    {
                 	        	      rcv_addres=0;
 8001c54:	4b31      	ldr	r3, [pc, #196]	; (8001d1c <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	701a      	strb	r2, [r3, #0]
                 	        	      rcv_addres|= (rcvd[1]<<7)|(rcvd[2]<<6)|(rcvd[3]<<5)|(rcvd[4]<<4)|(rcvd[5]<<3)|(rcvd[6]<<2)|(rcvd[7]<<1)|(rcvd[8]);
 8001c5a:	4b2f      	ldr	r3, [pc, #188]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c5c:	785b      	ldrb	r3, [r3, #1]
 8001c5e:	01db      	lsls	r3, r3, #7
 8001c60:	b25a      	sxtb	r2, r3
 8001c62:	4b2d      	ldr	r3, [pc, #180]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c64:	789b      	ldrb	r3, [r3, #2]
 8001c66:	019b      	lsls	r3, r3, #6
 8001c68:	b25b      	sxtb	r3, r3
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	b25a      	sxtb	r2, r3
 8001c6e:	4b2a      	ldr	r3, [pc, #168]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c70:	78db      	ldrb	r3, [r3, #3]
 8001c72:	015b      	lsls	r3, r3, #5
 8001c74:	b25b      	sxtb	r3, r3
 8001c76:	4313      	orrs	r3, r2
 8001c78:	b25a      	sxtb	r2, r3
 8001c7a:	4b27      	ldr	r3, [pc, #156]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c7c:	791b      	ldrb	r3, [r3, #4]
 8001c7e:	011b      	lsls	r3, r3, #4
 8001c80:	b25b      	sxtb	r3, r3
 8001c82:	4313      	orrs	r3, r2
 8001c84:	b25a      	sxtb	r2, r3
 8001c86:	4b24      	ldr	r3, [pc, #144]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c88:	795b      	ldrb	r3, [r3, #5]
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	b25b      	sxtb	r3, r3
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	b25a      	sxtb	r2, r3
 8001c92:	4b21      	ldr	r3, [pc, #132]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001c94:	799b      	ldrb	r3, [r3, #6]
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	b25b      	sxtb	r3, r3
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	b25a      	sxtb	r2, r3
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001ca0:	79db      	ldrb	r3, [r3, #7]
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	b25b      	sxtb	r3, r3
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	b25a      	sxtb	r2, r3
 8001caa:	4b1b      	ldr	r3, [pc, #108]	; (8001d18 <HAL_TIM_IC_CaptureCallback+0x4e4>)
 8001cac:	7a1b      	ldrb	r3, [r3, #8]
 8001cae:	b25b      	sxtb	r3, r3
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	b25a      	sxtb	r2, r3
 8001cb4:	4b19      	ldr	r3, [pc, #100]	; (8001d1c <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	b25b      	sxtb	r3, r3
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	b25b      	sxtb	r3, r3
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001cc2:	701a      	strb	r2, [r3, #0]
                 	        	      if(rcv_addres==0){addres_call=0;}
 8001cc4:	4b15      	ldr	r3, [pc, #84]	; (8001d1c <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d102      	bne.n	8001cd2 <HAL_TIM_IC_CaptureCallback+0x49e>
 8001ccc:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <HAL_TIM_IC_CaptureCallback+0x4f4>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	701a      	strb	r2, [r3, #0]

                 	        	    }
                 	 if((rcv_addres==addres)&&(count>8)){Protocol();}
 8001cd2:	4b12      	ldr	r3, [pc, #72]	; (8001d1c <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8001cd4:	781a      	ldrb	r2, [r3, #0]
 8001cd6:	4b15      	ldr	r3, [pc, #84]	; (8001d2c <HAL_TIM_IC_CaptureCallback+0x4f8>)
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d105      	bne.n	8001cea <HAL_TIM_IC_CaptureCallback+0x4b6>
 8001cde:	4b0d      	ldr	r3, [pc, #52]	; (8001d14 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2b08      	cmp	r3, #8
 8001ce4:	d901      	bls.n	8001cea <HAL_TIM_IC_CaptureCallback+0x4b6>
 8001ce6:	f7fe fc81 	bl	80005ec <Protocol>
                 	 v_CPU=ADC_read(8)/16;
 8001cea:	2008      	movs	r0, #8
 8001cec:	f7ff f9c4 	bl	8001078 <ADC_read>
 8001cf0:	0003      	movs	r3, r0
 8001cf2:	091b      	lsrs	r3, r3, #4
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <HAL_TIM_IC_CaptureCallback+0x4fc>)
 8001cf8:	801a      	strh	r2, [r3, #0]

                 	  count++;
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8001d04:	701a      	strb	r2, [r3, #0]
                                 }

          HAL_PWR_EnableSleepOnExit ();
 8001d06:	f001 ff87 	bl	8003c18 <HAL_PWR_EnableSleepOnExit>
     }
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b002      	add	sp, #8
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	46c0      	nop			; (mov r8, r8)
 8001d14:	20000358 	.word	0x20000358
 8001d18:	20000260 	.word	0x20000260
 8001d1c:	20000359 	.word	0x20000359
 8001d20:	2000035b 	.word	0x2000035b
 8001d24:	20000230 	.word	0x20000230
 8001d28:	2000035a 	.word	0x2000035a
 8001d2c:	20000000 	.word	0x20000000
 8001d30:	20000232 	.word	0x20000232

08001d34 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)

{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 // LED2_OFF;
}
 8001d3c:	46c0      	nop			; (mov r8, r8)
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	b002      	add	sp, #8
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d48:	b672      	cpsid	i
}
 8001d4a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d4c:	e7fe      	b.n	8001d4c <Error_Handler+0x8>
	...

08001d50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d56:	4b13      	ldr	r3, [pc, #76]	; (8001da4 <HAL_MspInit+0x54>)
 8001d58:	699a      	ldr	r2, [r3, #24]
 8001d5a:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <HAL_MspInit+0x54>)
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	619a      	str	r2, [r3, #24]
 8001d62:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <HAL_MspInit+0x54>)
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	2201      	movs	r2, #1
 8001d68:	4013      	ands	r3, r2
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d6e:	4b0d      	ldr	r3, [pc, #52]	; (8001da4 <HAL_MspInit+0x54>)
 8001d70:	69da      	ldr	r2, [r3, #28]
 8001d72:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <HAL_MspInit+0x54>)
 8001d74:	2180      	movs	r1, #128	; 0x80
 8001d76:	0549      	lsls	r1, r1, #21
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	61da      	str	r2, [r3, #28]
 8001d7c:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <HAL_MspInit+0x54>)
 8001d7e:	69da      	ldr	r2, [r3, #28]
 8001d80:	2380      	movs	r3, #128	; 0x80
 8001d82:	055b      	lsls	r3, r3, #21
 8001d84:	4013      	ands	r3, r2
 8001d86:	603b      	str	r3, [r7, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	2004      	movs	r0, #4
 8001d90:	f001 f8d0 	bl	8002f34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001d94:	2004      	movs	r0, #4
 8001d96:	f001 f8e2 	bl	8002f5e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d9a:	46c0      	nop			; (mov r8, r8)
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	b002      	add	sp, #8
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	40021000 	.word	0x40021000

08001da8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001da8:	b590      	push	{r4, r7, lr}
 8001daa:	b08b      	sub	sp, #44	; 0x2c
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	2414      	movs	r4, #20
 8001db2:	193b      	adds	r3, r7, r4
 8001db4:	0018      	movs	r0, r3
 8001db6:	2314      	movs	r3, #20
 8001db8:	001a      	movs	r2, r3
 8001dba:	2100      	movs	r1, #0
 8001dbc:	f004 fbd4 	bl	8006568 <memset>
  if(hadc->Instance==ADC1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a2b      	ldr	r2, [pc, #172]	; (8001e74 <HAL_ADC_MspInit+0xcc>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d150      	bne.n	8001e6c <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001dca:	4b2b      	ldr	r3, [pc, #172]	; (8001e78 <HAL_ADC_MspInit+0xd0>)
 8001dcc:	699a      	ldr	r2, [r3, #24]
 8001dce:	4b2a      	ldr	r3, [pc, #168]	; (8001e78 <HAL_ADC_MspInit+0xd0>)
 8001dd0:	2180      	movs	r1, #128	; 0x80
 8001dd2:	0089      	lsls	r1, r1, #2
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	619a      	str	r2, [r3, #24]
 8001dd8:	4b27      	ldr	r3, [pc, #156]	; (8001e78 <HAL_ADC_MspInit+0xd0>)
 8001dda:	699a      	ldr	r2, [r3, #24]
 8001ddc:	2380      	movs	r3, #128	; 0x80
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	4013      	ands	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de6:	4b24      	ldr	r3, [pc, #144]	; (8001e78 <HAL_ADC_MspInit+0xd0>)
 8001de8:	695a      	ldr	r2, [r3, #20]
 8001dea:	4b23      	ldr	r3, [pc, #140]	; (8001e78 <HAL_ADC_MspInit+0xd0>)
 8001dec:	2180      	movs	r1, #128	; 0x80
 8001dee:	0289      	lsls	r1, r1, #10
 8001df0:	430a      	orrs	r2, r1
 8001df2:	615a      	str	r2, [r3, #20]
 8001df4:	4b20      	ldr	r3, [pc, #128]	; (8001e78 <HAL_ADC_MspInit+0xd0>)
 8001df6:	695a      	ldr	r2, [r3, #20]
 8001df8:	2380      	movs	r3, #128	; 0x80
 8001dfa:	029b      	lsls	r3, r3, #10
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e02:	4b1d      	ldr	r3, [pc, #116]	; (8001e78 <HAL_ADC_MspInit+0xd0>)
 8001e04:	695a      	ldr	r2, [r3, #20]
 8001e06:	4b1c      	ldr	r3, [pc, #112]	; (8001e78 <HAL_ADC_MspInit+0xd0>)
 8001e08:	2180      	movs	r1, #128	; 0x80
 8001e0a:	02c9      	lsls	r1, r1, #11
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	615a      	str	r2, [r3, #20]
 8001e10:	4b19      	ldr	r3, [pc, #100]	; (8001e78 <HAL_ADC_MspInit+0xd0>)
 8001e12:	695a      	ldr	r2, [r3, #20]
 8001e14:	2380      	movs	r3, #128	; 0x80
 8001e16:	02db      	lsls	r3, r3, #11
 8001e18:	4013      	ands	r3, r2
 8001e1a:	60bb      	str	r3, [r7, #8]
 8001e1c:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC_IN1
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = INP_1_Pin|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001e1e:	193b      	adds	r3, r7, r4
 8001e20:	2233      	movs	r2, #51	; 0x33
 8001e22:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e24:	193b      	adds	r3, r7, r4
 8001e26:	2203      	movs	r2, #3
 8001e28:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2a:	193b      	adds	r3, r7, r4
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e30:	193a      	adds	r2, r7, r4
 8001e32:	2390      	movs	r3, #144	; 0x90
 8001e34:	05db      	lsls	r3, r3, #23
 8001e36:	0011      	movs	r1, r2
 8001e38:	0018      	movs	r0, r3
 8001e3a:	f001 fcc5 	bl	80037c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_M_Pin;
 8001e3e:	193b      	adds	r3, r7, r4
 8001e40:	2201      	movs	r2, #1
 8001e42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e44:	193b      	adds	r3, r7, r4
 8001e46:	2203      	movs	r2, #3
 8001e48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	193b      	adds	r3, r7, r4
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(V_M_GPIO_Port, &GPIO_InitStruct);
 8001e50:	193b      	adds	r3, r7, r4
 8001e52:	4a0a      	ldr	r2, [pc, #40]	; (8001e7c <HAL_ADC_MspInit+0xd4>)
 8001e54:	0019      	movs	r1, r3
 8001e56:	0010      	movs	r0, r2
 8001e58:	f001 fcb6 	bl	80037c8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	2100      	movs	r1, #0
 8001e60:	200c      	movs	r0, #12
 8001e62:	f001 f867 	bl	8002f34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001e66:	200c      	movs	r0, #12
 8001e68:	f001 f879 	bl	8002f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e6c:	46c0      	nop			; (mov r8, r8)
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	b00b      	add	sp, #44	; 0x2c
 8001e72:	bd90      	pop	{r4, r7, pc}
 8001e74:	40012400 	.word	0x40012400
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	48000400 	.word	0x48000400

08001e80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e80:	b590      	push	{r4, r7, lr}
 8001e82:	b08b      	sub	sp, #44	; 0x2c
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	2414      	movs	r4, #20
 8001e8a:	193b      	adds	r3, r7, r4
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	2314      	movs	r3, #20
 8001e90:	001a      	movs	r2, r3
 8001e92:	2100      	movs	r1, #0
 8001e94:	f004 fb68 	bl	8006568 <memset>
  if(htim_base->Instance==TIM1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a32      	ldr	r2, [pc, #200]	; (8001f68 <HAL_TIM_Base_MspInit+0xe8>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d144      	bne.n	8001f2c <HAL_TIM_Base_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ea2:	4b32      	ldr	r3, [pc, #200]	; (8001f6c <HAL_TIM_Base_MspInit+0xec>)
 8001ea4:	699a      	ldr	r2, [r3, #24]
 8001ea6:	4b31      	ldr	r3, [pc, #196]	; (8001f6c <HAL_TIM_Base_MspInit+0xec>)
 8001ea8:	2180      	movs	r1, #128	; 0x80
 8001eaa:	0109      	lsls	r1, r1, #4
 8001eac:	430a      	orrs	r2, r1
 8001eae:	619a      	str	r2, [r3, #24]
 8001eb0:	4b2e      	ldr	r3, [pc, #184]	; (8001f6c <HAL_TIM_Base_MspInit+0xec>)
 8001eb2:	699a      	ldr	r2, [r3, #24]
 8001eb4:	2380      	movs	r3, #128	; 0x80
 8001eb6:	011b      	lsls	r3, r3, #4
 8001eb8:	4013      	ands	r3, r2
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebe:	4b2b      	ldr	r3, [pc, #172]	; (8001f6c <HAL_TIM_Base_MspInit+0xec>)
 8001ec0:	695a      	ldr	r2, [r3, #20]
 8001ec2:	4b2a      	ldr	r3, [pc, #168]	; (8001f6c <HAL_TIM_Base_MspInit+0xec>)
 8001ec4:	2180      	movs	r1, #128	; 0x80
 8001ec6:	0289      	lsls	r1, r1, #10
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	615a      	str	r2, [r3, #20]
 8001ecc:	4b27      	ldr	r3, [pc, #156]	; (8001f6c <HAL_TIM_Base_MspInit+0xec>)
 8001ece:	695a      	ldr	r2, [r3, #20]
 8001ed0:	2380      	movs	r3, #128	; 0x80
 8001ed2:	029b      	lsls	r3, r3, #10
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = L__Pin|L___Pin;
 8001eda:	193b      	adds	r3, r7, r4
 8001edc:	22a0      	movs	r2, #160	; 0xa0
 8001ede:	00d2      	lsls	r2, r2, #3
 8001ee0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee2:	0021      	movs	r1, r4
 8001ee4:	187b      	adds	r3, r7, r1
 8001ee6:	2202      	movs	r2, #2
 8001ee8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eea:	187b      	adds	r3, r7, r1
 8001eec:	2200      	movs	r2, #0
 8001eee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef0:	187b      	adds	r3, r7, r1
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001ef6:	187b      	adds	r3, r7, r1
 8001ef8:	2202      	movs	r2, #2
 8001efa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efc:	187a      	adds	r2, r7, r1
 8001efe:	2390      	movs	r3, #144	; 0x90
 8001f00:	05db      	lsls	r3, r3, #23
 8001f02:	0011      	movs	r1, r2
 8001f04:	0018      	movs	r0, r3
 8001f06:	f001 fc5f 	bl	80037c8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	200d      	movs	r0, #13
 8001f10:	f001 f810 	bl	8002f34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001f14:	200d      	movs	r0, #13
 8001f16:	f001 f822 	bl	8002f5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	200e      	movs	r0, #14
 8001f20:	f001 f808 	bl	8002f34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001f24:	200e      	movs	r0, #14
 8001f26:	f001 f81a 	bl	8002f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f2a:	e018      	b.n	8001f5e <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0f      	ldr	r2, [pc, #60]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d113      	bne.n	8001f5e <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f36:	4b0d      	ldr	r3, [pc, #52]	; (8001f6c <HAL_TIM_Base_MspInit+0xec>)
 8001f38:	69da      	ldr	r2, [r3, #28]
 8001f3a:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <HAL_TIM_Base_MspInit+0xec>)
 8001f3c:	2102      	movs	r1, #2
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	61da      	str	r2, [r3, #28]
 8001f42:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <HAL_TIM_Base_MspInit+0xec>)
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	2202      	movs	r2, #2
 8001f48:	4013      	ands	r3, r2
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2100      	movs	r1, #0
 8001f52:	2010      	movs	r0, #16
 8001f54:	f000 ffee 	bl	8002f34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f58:	2010      	movs	r0, #16
 8001f5a:	f001 f800 	bl	8002f5e <HAL_NVIC_EnableIRQ>
}
 8001f5e:	46c0      	nop			; (mov r8, r8)
 8001f60:	46bd      	mov	sp, r7
 8001f62:	b00b      	add	sp, #44	; 0x2c
 8001f64:	bd90      	pop	{r4, r7, pc}
 8001f66:	46c0      	nop			; (mov r8, r8)
 8001f68:	40012c00 	.word	0x40012c00
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40000400 	.word	0x40000400

08001f74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f74:	b590      	push	{r4, r7, lr}
 8001f76:	b08b      	sub	sp, #44	; 0x2c
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7c:	2414      	movs	r4, #20
 8001f7e:	193b      	adds	r3, r7, r4
 8001f80:	0018      	movs	r0, r3
 8001f82:	2314      	movs	r3, #20
 8001f84:	001a      	movs	r2, r3
 8001f86:	2100      	movs	r1, #0
 8001f88:	f004 faee 	bl	8006568 <memset>
  if(huart->Instance==USART1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a33      	ldr	r2, [pc, #204]	; (8002060 <HAL_UART_MspInit+0xec>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d160      	bne.n	8002058 <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f96:	4b33      	ldr	r3, [pc, #204]	; (8002064 <HAL_UART_MspInit+0xf0>)
 8001f98:	699a      	ldr	r2, [r3, #24]
 8001f9a:	4b32      	ldr	r3, [pc, #200]	; (8002064 <HAL_UART_MspInit+0xf0>)
 8001f9c:	2180      	movs	r1, #128	; 0x80
 8001f9e:	01c9      	lsls	r1, r1, #7
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	619a      	str	r2, [r3, #24]
 8001fa4:	4b2f      	ldr	r3, [pc, #188]	; (8002064 <HAL_UART_MspInit+0xf0>)
 8001fa6:	699a      	ldr	r2, [r3, #24]
 8001fa8:	2380      	movs	r3, #128	; 0x80
 8001faa:	01db      	lsls	r3, r3, #7
 8001fac:	4013      	ands	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb2:	4b2c      	ldr	r3, [pc, #176]	; (8002064 <HAL_UART_MspInit+0xf0>)
 8001fb4:	695a      	ldr	r2, [r3, #20]
 8001fb6:	4b2b      	ldr	r3, [pc, #172]	; (8002064 <HAL_UART_MspInit+0xf0>)
 8001fb8:	2180      	movs	r1, #128	; 0x80
 8001fba:	0289      	lsls	r1, r1, #10
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	615a      	str	r2, [r3, #20]
 8001fc0:	4b28      	ldr	r3, [pc, #160]	; (8002064 <HAL_UART_MspInit+0xf0>)
 8001fc2:	695a      	ldr	r2, [r3, #20]
 8001fc4:	2380      	movs	r3, #128	; 0x80
 8001fc6:	029b      	lsls	r3, r3, #10
 8001fc8:	4013      	ands	r3, r2
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fce:	0021      	movs	r1, r4
 8001fd0:	187b      	adds	r3, r7, r1
 8001fd2:	220c      	movs	r2, #12
 8001fd4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd6:	187b      	adds	r3, r7, r1
 8001fd8:	2202      	movs	r2, #2
 8001fda:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	187b      	adds	r3, r7, r1
 8001fde:	2200      	movs	r2, #0
 8001fe0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fe2:	187b      	adds	r3, r7, r1
 8001fe4:	2203      	movs	r2, #3
 8001fe6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001fe8:	187b      	adds	r3, r7, r1
 8001fea:	2201      	movs	r2, #1
 8001fec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fee:	187a      	adds	r2, r7, r1
 8001ff0:	2390      	movs	r3, #144	; 0x90
 8001ff2:	05db      	lsls	r3, r3, #23
 8001ff4:	0011      	movs	r1, r2
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	f001 fbe6 	bl	80037c8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8001ffc:	4b1a      	ldr	r3, [pc, #104]	; (8002068 <HAL_UART_MspInit+0xf4>)
 8001ffe:	4a1b      	ldr	r2, [pc, #108]	; (800206c <HAL_UART_MspInit+0xf8>)
 8002000:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002002:	4b19      	ldr	r3, [pc, #100]	; (8002068 <HAL_UART_MspInit+0xf4>)
 8002004:	2210      	movs	r2, #16
 8002006:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002008:	4b17      	ldr	r3, [pc, #92]	; (8002068 <HAL_UART_MspInit+0xf4>)
 800200a:	2200      	movs	r2, #0
 800200c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800200e:	4b16      	ldr	r3, [pc, #88]	; (8002068 <HAL_UART_MspInit+0xf4>)
 8002010:	2280      	movs	r2, #128	; 0x80
 8002012:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002014:	4b14      	ldr	r3, [pc, #80]	; (8002068 <HAL_UART_MspInit+0xf4>)
 8002016:	2200      	movs	r2, #0
 8002018:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800201a:	4b13      	ldr	r3, [pc, #76]	; (8002068 <HAL_UART_MspInit+0xf4>)
 800201c:	2200      	movs	r2, #0
 800201e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002020:	4b11      	ldr	r3, [pc, #68]	; (8002068 <HAL_UART_MspInit+0xf4>)
 8002022:	2200      	movs	r2, #0
 8002024:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002026:	4b10      	ldr	r3, [pc, #64]	; (8002068 <HAL_UART_MspInit+0xf4>)
 8002028:	2200      	movs	r2, #0
 800202a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800202c:	4b0e      	ldr	r3, [pc, #56]	; (8002068 <HAL_UART_MspInit+0xf4>)
 800202e:	0018      	movs	r0, r3
 8002030:	f000 ffb2 	bl	8002f98 <HAL_DMA_Init>
 8002034:	1e03      	subs	r3, r0, #0
 8002036:	d001      	beq.n	800203c <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8002038:	f7ff fe84 	bl	8001d44 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a0a      	ldr	r2, [pc, #40]	; (8002068 <HAL_UART_MspInit+0xf4>)
 8002040:	671a      	str	r2, [r3, #112]	; 0x70
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <HAL_UART_MspInit+0xf4>)
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002048:	2200      	movs	r2, #0
 800204a:	2100      	movs	r1, #0
 800204c:	201b      	movs	r0, #27
 800204e:	f000 ff71 	bl	8002f34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002052:	201b      	movs	r0, #27
 8002054:	f000 ff83 	bl	8002f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002058:	46c0      	nop			; (mov r8, r8)
 800205a:	46bd      	mov	sp, r7
 800205c:	b00b      	add	sp, #44	; 0x2c
 800205e:	bd90      	pop	{r4, r7, pc}
 8002060:	40013800 	.word	0x40013800
 8002064:	40021000 	.word	0x40021000
 8002068:	200001e4 	.word	0x200001e4
 800206c:	4002001c 	.word	0x4002001c

08002070 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002074:	e7fe      	b.n	8002074 <NMI_Handler+0x4>

08002076 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800207a:	e7fe      	b.n	800207a <HardFault_Handler+0x4>

0800207c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002080:	46c0      	nop			; (mov r8, r8)
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800208a:	46c0      	nop			; (mov r8, r8)
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002094:	f000 f8fe 	bl	8002294 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002098:	46c0      	nop			; (mov r8, r8)
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80020a2:	46c0      	nop			; (mov r8, r8)
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80020ac:	4b03      	ldr	r3, [pc, #12]	; (80020bc <DMA1_Channel2_3_IRQHandler+0x14>)
 80020ae:	0018      	movs	r0, r3
 80020b0:	f001 f89d 	bl	80031ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80020b4:	46c0      	nop			; (mov r8, r8)
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	46c0      	nop			; (mov r8, r8)
 80020bc:	200001e4 	.word	0x200001e4

080020c0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80020c4:	4b03      	ldr	r3, [pc, #12]	; (80020d4 <ADC1_IRQHandler+0x14>)
 80020c6:	0018      	movs	r0, r3
 80020c8:	f000 fb94 	bl	80027f4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80020cc:	46c0      	nop			; (mov r8, r8)
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	2000007c 	.word	0x2000007c

080020d8 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80020dc:	4b03      	ldr	r3, [pc, #12]	; (80020ec <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80020de:	0018      	movs	r0, r3
 80020e0:	f002 fc7e 	bl	80049e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80020e4:	46c0      	nop			; (mov r8, r8)
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	46c0      	nop			; (mov r8, r8)
 80020ec:	200000cc 	.word	0x200000cc

080020f0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80020f4:	4b03      	ldr	r3, [pc, #12]	; (8002104 <TIM1_CC_IRQHandler+0x14>)
 80020f6:	0018      	movs	r0, r3
 80020f8:	f002 fc72 	bl	80049e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80020fc:	46c0      	nop			; (mov r8, r8)
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	200000cc 	.word	0x200000cc

08002108 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800210c:	4b03      	ldr	r3, [pc, #12]	; (800211c <TIM3_IRQHandler+0x14>)
 800210e:	0018      	movs	r0, r3
 8002110:	f002 fc66 	bl	80049e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002114:	46c0      	nop			; (mov r8, r8)
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	46c0      	nop			; (mov r8, r8)
 800211c:	20000114 	.word	0x20000114

08002120 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002124:	4b03      	ldr	r3, [pc, #12]	; (8002134 <USART1_IRQHandler+0x14>)
 8002126:	0018      	movs	r0, r3
 8002128:	f003 fac6 	bl	80056b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800212c:	46c0      	nop			; (mov r8, r8)
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	46c0      	nop			; (mov r8, r8)
 8002134:	2000015c 	.word	0x2000015c

08002138 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002140:	4a14      	ldr	r2, [pc, #80]	; (8002194 <_sbrk+0x5c>)
 8002142:	4b15      	ldr	r3, [pc, #84]	; (8002198 <_sbrk+0x60>)
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800214c:	4b13      	ldr	r3, [pc, #76]	; (800219c <_sbrk+0x64>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d102      	bne.n	800215a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002154:	4b11      	ldr	r3, [pc, #68]	; (800219c <_sbrk+0x64>)
 8002156:	4a12      	ldr	r2, [pc, #72]	; (80021a0 <_sbrk+0x68>)
 8002158:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800215a:	4b10      	ldr	r3, [pc, #64]	; (800219c <_sbrk+0x64>)
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	18d3      	adds	r3, r2, r3
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	429a      	cmp	r2, r3
 8002166:	d207      	bcs.n	8002178 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002168:	f004 fa06 	bl	8006578 <__errno>
 800216c:	0003      	movs	r3, r0
 800216e:	220c      	movs	r2, #12
 8002170:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002172:	2301      	movs	r3, #1
 8002174:	425b      	negs	r3, r3
 8002176:	e009      	b.n	800218c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002178:	4b08      	ldr	r3, [pc, #32]	; (800219c <_sbrk+0x64>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800217e:	4b07      	ldr	r3, [pc, #28]	; (800219c <_sbrk+0x64>)
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	18d2      	adds	r2, r2, r3
 8002186:	4b05      	ldr	r3, [pc, #20]	; (800219c <_sbrk+0x64>)
 8002188:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800218a:	68fb      	ldr	r3, [r7, #12]
}
 800218c:	0018      	movs	r0, r3
 800218e:	46bd      	mov	sp, r7
 8002190:	b006      	add	sp, #24
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20001000 	.word	0x20001000
 8002198:	00000400 	.word	0x00000400
 800219c:	20000368 	.word	0x20000368
 80021a0:	200004d8 	.word	0x200004d8

080021a4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80021a8:	46c0      	nop			; (mov r8, r8)
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
	...

080021b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80021b0:	480d      	ldr	r0, [pc, #52]	; (80021e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80021b2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021b4:	480d      	ldr	r0, [pc, #52]	; (80021ec <LoopForever+0x6>)
  ldr r1, =_edata
 80021b6:	490e      	ldr	r1, [pc, #56]	; (80021f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021b8:	4a0e      	ldr	r2, [pc, #56]	; (80021f4 <LoopForever+0xe>)
  movs r3, #0
 80021ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021bc:	e002      	b.n	80021c4 <LoopCopyDataInit>

080021be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021c2:	3304      	adds	r3, #4

080021c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021c8:	d3f9      	bcc.n	80021be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ca:	4a0b      	ldr	r2, [pc, #44]	; (80021f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021cc:	4c0b      	ldr	r4, [pc, #44]	; (80021fc <LoopForever+0x16>)
  movs r3, #0
 80021ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021d0:	e001      	b.n	80021d6 <LoopFillZerobss>

080021d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021d4:	3204      	adds	r2, #4

080021d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021d8:	d3fb      	bcc.n	80021d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80021da:	f7ff ffe3 	bl	80021a4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80021de:	f004 f9d1 	bl	8006584 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021e2:	f7fe ff9d 	bl	8001120 <main>

080021e6 <LoopForever>:

LoopForever:
    b LoopForever
 80021e6:	e7fe      	b.n	80021e6 <LoopForever>
  ldr   r0, =_estack
 80021e8:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80021ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021f0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80021f4:	08006f84 	.word	0x08006f84
  ldr r2, =_sbss
 80021f8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80021fc:	200004d8 	.word	0x200004d8

08002200 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002200:	e7fe      	b.n	8002200 <DMA1_Channel1_IRQHandler>
	...

08002204 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002208:	4b07      	ldr	r3, [pc, #28]	; (8002228 <HAL_Init+0x24>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	4b06      	ldr	r3, [pc, #24]	; (8002228 <HAL_Init+0x24>)
 800220e:	2110      	movs	r1, #16
 8002210:	430a      	orrs	r2, r1
 8002212:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002214:	2003      	movs	r0, #3
 8002216:	f000 f809 	bl	800222c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800221a:	f7ff fd99 	bl	8001d50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800221e:	2300      	movs	r3, #0
}
 8002220:	0018      	movs	r0, r3
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	46c0      	nop			; (mov r8, r8)
 8002228:	40022000 	.word	0x40022000

0800222c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800222c:	b590      	push	{r4, r7, lr}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002234:	4b14      	ldr	r3, [pc, #80]	; (8002288 <HAL_InitTick+0x5c>)
 8002236:	681c      	ldr	r4, [r3, #0]
 8002238:	4b14      	ldr	r3, [pc, #80]	; (800228c <HAL_InitTick+0x60>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	0019      	movs	r1, r3
 800223e:	23fa      	movs	r3, #250	; 0xfa
 8002240:	0098      	lsls	r0, r3, #2
 8002242:	f7fd ff6b 	bl	800011c <__udivsi3>
 8002246:	0003      	movs	r3, r0
 8002248:	0019      	movs	r1, r3
 800224a:	0020      	movs	r0, r4
 800224c:	f7fd ff66 	bl	800011c <__udivsi3>
 8002250:	0003      	movs	r3, r0
 8002252:	0018      	movs	r0, r3
 8002254:	f000 fe93 	bl	8002f7e <HAL_SYSTICK_Config>
 8002258:	1e03      	subs	r3, r0, #0
 800225a:	d001      	beq.n	8002260 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e00f      	b.n	8002280 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2b03      	cmp	r3, #3
 8002264:	d80b      	bhi.n	800227e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	2301      	movs	r3, #1
 800226a:	425b      	negs	r3, r3
 800226c:	2200      	movs	r2, #0
 800226e:	0018      	movs	r0, r3
 8002270:	f000 fe60 	bl	8002f34 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002274:	4b06      	ldr	r3, [pc, #24]	; (8002290 <HAL_InitTick+0x64>)
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800227a:	2300      	movs	r3, #0
 800227c:	e000      	b.n	8002280 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
}
 8002280:	0018      	movs	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	b003      	add	sp, #12
 8002286:	bd90      	pop	{r4, r7, pc}
 8002288:	20000004 	.word	0x20000004
 800228c:	2000000c 	.word	0x2000000c
 8002290:	20000008 	.word	0x20000008

08002294 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002298:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <HAL_IncTick+0x1c>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	001a      	movs	r2, r3
 800229e:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <HAL_IncTick+0x20>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	18d2      	adds	r2, r2, r3
 80022a4:	4b03      	ldr	r3, [pc, #12]	; (80022b4 <HAL_IncTick+0x20>)
 80022a6:	601a      	str	r2, [r3, #0]
}
 80022a8:	46c0      	nop			; (mov r8, r8)
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	46c0      	nop			; (mov r8, r8)
 80022b0:	2000000c 	.word	0x2000000c
 80022b4:	2000036c 	.word	0x2000036c

080022b8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  return uwTick;
 80022bc:	4b02      	ldr	r3, [pc, #8]	; (80022c8 <HAL_GetTick+0x10>)
 80022be:	681b      	ldr	r3, [r3, #0]
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	2000036c 	.word	0x2000036c

080022cc <HAL_SuspendTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)

{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 80022d0:	4b04      	ldr	r3, [pc, #16]	; (80022e4 <HAL_SuspendTick+0x18>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4b03      	ldr	r3, [pc, #12]	; (80022e4 <HAL_SuspendTick+0x18>)
 80022d6:	2102      	movs	r1, #2
 80022d8:	438a      	bics	r2, r1
 80022da:	601a      	str	r2, [r3, #0]
}
 80022dc:	46c0      	nop			; (mov r8, r8)
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	46c0      	nop			; (mov r8, r8)
 80022e4:	e000e010 	.word	0xe000e010

080022e8 <HAL_ResumeTick>:
  * @note This function is declared as __weak  to be overwritten  in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <HAL_ResumeTick+0x18>)
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	4b03      	ldr	r3, [pc, #12]	; (8002300 <HAL_ResumeTick+0x18>)
 80022f2:	2102      	movs	r1, #2
 80022f4:	430a      	orrs	r2, r1
 80022f6:	601a      	str	r2, [r3, #0]
}
 80022f8:	46c0      	nop			; (mov r8, r8)
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	46c0      	nop			; (mov r8, r8)
 8002300:	e000e010 	.word	0xe000e010

08002304 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800230c:	230f      	movs	r3, #15
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	2200      	movs	r2, #0
 8002312:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002314:	2300      	movs	r3, #0
 8002316:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e125      	b.n	800256e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002326:	2b00      	cmp	r3, #0
 8002328:	d10a      	bne.n	8002340 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2234      	movs	r2, #52	; 0x34
 8002334:	2100      	movs	r1, #0
 8002336:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	0018      	movs	r0, r3
 800233c:	f7ff fd34 	bl	8001da8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002344:	2210      	movs	r2, #16
 8002346:	4013      	ands	r3, r2
 8002348:	d000      	beq.n	800234c <HAL_ADC_Init+0x48>
 800234a:	e103      	b.n	8002554 <HAL_ADC_Init+0x250>
 800234c:	230f      	movs	r3, #15
 800234e:	18fb      	adds	r3, r7, r3
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d000      	beq.n	8002358 <HAL_ADC_Init+0x54>
 8002356:	e0fd      	b.n	8002554 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	2204      	movs	r2, #4
 8002360:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002362:	d000      	beq.n	8002366 <HAL_ADC_Init+0x62>
 8002364:	e0f6      	b.n	8002554 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800236a:	4a83      	ldr	r2, [pc, #524]	; (8002578 <HAL_ADC_Init+0x274>)
 800236c:	4013      	ands	r3, r2
 800236e:	2202      	movs	r2, #2
 8002370:	431a      	orrs	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2203      	movs	r2, #3
 800237e:	4013      	ands	r3, r2
 8002380:	2b01      	cmp	r3, #1
 8002382:	d112      	bne.n	80023aa <HAL_ADC_Init+0xa6>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2201      	movs	r2, #1
 800238c:	4013      	ands	r3, r2
 800238e:	2b01      	cmp	r3, #1
 8002390:	d009      	beq.n	80023a6 <HAL_ADC_Init+0xa2>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	68da      	ldr	r2, [r3, #12]
 8002398:	2380      	movs	r3, #128	; 0x80
 800239a:	021b      	lsls	r3, r3, #8
 800239c:	401a      	ands	r2, r3
 800239e:	2380      	movs	r3, #128	; 0x80
 80023a0:	021b      	lsls	r3, r3, #8
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_Init+0xa6>
 80023a6:	2301      	movs	r3, #1
 80023a8:	e000      	b.n	80023ac <HAL_ADC_Init+0xa8>
 80023aa:	2300      	movs	r3, #0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d116      	bne.n	80023de <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	2218      	movs	r2, #24
 80023b8:	4393      	bics	r3, r2
 80023ba:	0019      	movs	r1, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	430a      	orrs	r2, r1
 80023c6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	0899      	lsrs	r1, r3, #2
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68da      	ldr	r2, [r3, #12]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4964      	ldr	r1, [pc, #400]	; (800257c <HAL_ADC_Init+0x278>)
 80023ea:	400a      	ands	r2, r1
 80023ec:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	7e1b      	ldrb	r3, [r3, #24]
 80023f2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	7e5b      	ldrb	r3, [r3, #25]
 80023f8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80023fa:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	7e9b      	ldrb	r3, [r3, #26]
 8002400:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002402:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002408:	2b01      	cmp	r3, #1
 800240a:	d002      	beq.n	8002412 <HAL_ADC_Init+0x10e>
 800240c:	2380      	movs	r3, #128	; 0x80
 800240e:	015b      	lsls	r3, r3, #5
 8002410:	e000      	b.n	8002414 <HAL_ADC_Init+0x110>
 8002412:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002414:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800241a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	2b02      	cmp	r3, #2
 8002422:	d101      	bne.n	8002428 <HAL_ADC_Init+0x124>
 8002424:	2304      	movs	r3, #4
 8002426:	e000      	b.n	800242a <HAL_ADC_Init+0x126>
 8002428:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800242a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2124      	movs	r1, #36	; 0x24
 8002430:	5c5b      	ldrb	r3, [r3, r1]
 8002432:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002434:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	4313      	orrs	r3, r2
 800243a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	7edb      	ldrb	r3, [r3, #27]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d115      	bne.n	8002470 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	7e9b      	ldrb	r3, [r3, #26]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d105      	bne.n	8002458 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	2280      	movs	r2, #128	; 0x80
 8002450:	0252      	lsls	r2, r2, #9
 8002452:	4313      	orrs	r3, r2
 8002454:	60bb      	str	r3, [r7, #8]
 8002456:	e00b      	b.n	8002470 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800245c:	2220      	movs	r2, #32
 800245e:	431a      	orrs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002468:	2201      	movs	r2, #1
 800246a:	431a      	orrs	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	69da      	ldr	r2, [r3, #28]
 8002474:	23c2      	movs	r3, #194	; 0xc2
 8002476:	33ff      	adds	r3, #255	; 0xff
 8002478:	429a      	cmp	r2, r3
 800247a:	d007      	beq.n	800248c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002484:	4313      	orrs	r3, r2
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	4313      	orrs	r3, r2
 800248a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68d9      	ldr	r1, [r3, #12]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68ba      	ldr	r2, [r7, #8]
 8002498:	430a      	orrs	r2, r1
 800249a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024a0:	2380      	movs	r3, #128	; 0x80
 80024a2:	055b      	lsls	r3, r3, #21
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d01b      	beq.n	80024e0 <HAL_ADC_Init+0x1dc>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d017      	beq.n	80024e0 <HAL_ADC_Init+0x1dc>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d013      	beq.n	80024e0 <HAL_ADC_Init+0x1dc>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024bc:	2b03      	cmp	r3, #3
 80024be:	d00f      	beq.n	80024e0 <HAL_ADC_Init+0x1dc>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d00b      	beq.n	80024e0 <HAL_ADC_Init+0x1dc>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024cc:	2b05      	cmp	r3, #5
 80024ce:	d007      	beq.n	80024e0 <HAL_ADC_Init+0x1dc>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d4:	2b06      	cmp	r3, #6
 80024d6:	d003      	beq.n	80024e0 <HAL_ADC_Init+0x1dc>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024dc:	2b07      	cmp	r3, #7
 80024de:	d112      	bne.n	8002506 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	695a      	ldr	r2, [r3, #20]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2107      	movs	r1, #7
 80024ec:	438a      	bics	r2, r1
 80024ee:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6959      	ldr	r1, [r3, #20]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fa:	2207      	movs	r2, #7
 80024fc:	401a      	ands	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	4a1c      	ldr	r2, [pc, #112]	; (8002580 <HAL_ADC_Init+0x27c>)
 800250e:	4013      	ands	r3, r2
 8002510:	68ba      	ldr	r2, [r7, #8]
 8002512:	429a      	cmp	r2, r3
 8002514:	d10b      	bne.n	800252e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002520:	2203      	movs	r2, #3
 8002522:	4393      	bics	r3, r2
 8002524:	2201      	movs	r2, #1
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800252c:	e01c      	b.n	8002568 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002532:	2212      	movs	r2, #18
 8002534:	4393      	bics	r3, r2
 8002536:	2210      	movs	r2, #16
 8002538:	431a      	orrs	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002542:	2201      	movs	r2, #1
 8002544:	431a      	orrs	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800254a:	230f      	movs	r3, #15
 800254c:	18fb      	adds	r3, r7, r3
 800254e:	2201      	movs	r2, #1
 8002550:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002552:	e009      	b.n	8002568 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002558:	2210      	movs	r2, #16
 800255a:	431a      	orrs	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002560:	230f      	movs	r3, #15
 8002562:	18fb      	adds	r3, r7, r3
 8002564:	2201      	movs	r2, #1
 8002566:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002568:	230f      	movs	r3, #15
 800256a:	18fb      	adds	r3, r7, r3
 800256c:	781b      	ldrb	r3, [r3, #0]
}
 800256e:	0018      	movs	r0, r3
 8002570:	46bd      	mov	sp, r7
 8002572:	b004      	add	sp, #16
 8002574:	bd80      	pop	{r7, pc}
 8002576:	46c0      	nop			; (mov r8, r8)
 8002578:	fffffefd 	.word	0xfffffefd
 800257c:	fffe0219 	.word	0xfffe0219
 8002580:	833fffe7 	.word	0x833fffe7

08002584 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002584:	b590      	push	{r4, r7, lr}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800258c:	230f      	movs	r3, #15
 800258e:	18fb      	adds	r3, r7, r3
 8002590:	2200      	movs	r2, #0
 8002592:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	2204      	movs	r2, #4
 800259c:	4013      	ands	r3, r2
 800259e:	d138      	bne.n	8002612 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2234      	movs	r2, #52	; 0x34
 80025a4:	5c9b      	ldrb	r3, [r3, r2]
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d101      	bne.n	80025ae <HAL_ADC_Start+0x2a>
 80025aa:	2302      	movs	r3, #2
 80025ac:	e038      	b.n	8002620 <HAL_ADC_Start+0x9c>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2234      	movs	r2, #52	; 0x34
 80025b2:	2101      	movs	r1, #1
 80025b4:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	7e5b      	ldrb	r3, [r3, #25]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d007      	beq.n	80025ce <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80025be:	230f      	movs	r3, #15
 80025c0:	18fc      	adds	r4, r7, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	0018      	movs	r0, r3
 80025c6:	f000 fac7 	bl	8002b58 <ADC_Enable>
 80025ca:	0003      	movs	r3, r0
 80025cc:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80025ce:	230f      	movs	r3, #15
 80025d0:	18fb      	adds	r3, r7, r3
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d120      	bne.n	800261a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025dc:	4a12      	ldr	r2, [pc, #72]	; (8002628 <HAL_ADC_Start+0xa4>)
 80025de:	4013      	ands	r3, r2
 80025e0:	2280      	movs	r2, #128	; 0x80
 80025e2:	0052      	lsls	r2, r2, #1
 80025e4:	431a      	orrs	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2234      	movs	r2, #52	; 0x34
 80025f4:	2100      	movs	r1, #0
 80025f6:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	221c      	movs	r2, #28
 80025fe:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689a      	ldr	r2, [r3, #8]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2104      	movs	r1, #4
 800260c:	430a      	orrs	r2, r1
 800260e:	609a      	str	r2, [r3, #8]
 8002610:	e003      	b.n	800261a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002612:	230f      	movs	r3, #15
 8002614:	18fb      	adds	r3, r7, r3
 8002616:	2202      	movs	r2, #2
 8002618:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800261a:	230f      	movs	r3, #15
 800261c:	18fb      	adds	r3, r7, r3
 800261e:	781b      	ldrb	r3, [r3, #0]
}
 8002620:	0018      	movs	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	b005      	add	sp, #20
 8002626:	bd90      	pop	{r4, r7, pc}
 8002628:	fffff0fe 	.word	0xfffff0fe

0800262c <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 800262c:	b5b0      	push	{r4, r5, r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002634:	230f      	movs	r3, #15
 8002636:	18fb      	adds	r3, r7, r3
 8002638:	2200      	movs	r2, #0
 800263a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2234      	movs	r2, #52	; 0x34
 8002640:	5c9b      	ldrb	r3, [r3, r2]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d101      	bne.n	800264a <HAL_ADC_Stop+0x1e>
 8002646:	2302      	movs	r3, #2
 8002648:	e029      	b.n	800269e <HAL_ADC_Stop+0x72>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2234      	movs	r2, #52	; 0x34
 800264e:	2101      	movs	r1, #1
 8002650:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002652:	250f      	movs	r5, #15
 8002654:	197c      	adds	r4, r7, r5
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	0018      	movs	r0, r3
 800265a:	f000 fb72 	bl	8002d42 <ADC_ConversionStop>
 800265e:	0003      	movs	r3, r0
 8002660:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002662:	197b      	adds	r3, r7, r5
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d112      	bne.n	8002690 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800266a:	197c      	adds	r4, r7, r5
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	0018      	movs	r0, r3
 8002670:	f000 faf6 	bl	8002c60 <ADC_Disable>
 8002674:	0003      	movs	r3, r0
 8002676:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002678:	197b      	adds	r3, r7, r5
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d107      	bne.n	8002690 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002684:	4a08      	ldr	r2, [pc, #32]	; (80026a8 <HAL_ADC_Stop+0x7c>)
 8002686:	4013      	ands	r3, r2
 8002688:	2201      	movs	r2, #1
 800268a:	431a      	orrs	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2234      	movs	r2, #52	; 0x34
 8002694:	2100      	movs	r1, #0
 8002696:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002698:	230f      	movs	r3, #15
 800269a:	18fb      	adds	r3, r7, r3
 800269c:	781b      	ldrb	r3, [r3, #0]
}
 800269e:	0018      	movs	r0, r3
 80026a0:	46bd      	mov	sp, r7
 80026a2:	b004      	add	sp, #16
 80026a4:	bdb0      	pop	{r4, r5, r7, pc}
 80026a6:	46c0      	nop			; (mov r8, r8)
 80026a8:	fffffefe 	.word	0xfffffefe

080026ac <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	2b08      	cmp	r3, #8
 80026bc:	d102      	bne.n	80026c4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80026be:	2308      	movs	r3, #8
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	e014      	b.n	80026ee <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	2201      	movs	r2, #1
 80026cc:	4013      	ands	r3, r2
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d10b      	bne.n	80026ea <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026d6:	2220      	movs	r2, #32
 80026d8:	431a      	orrs	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2234      	movs	r2, #52	; 0x34
 80026e2:	2100      	movs	r1, #0
 80026e4:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e071      	b.n	80027ce <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80026ea:	230c      	movs	r3, #12
 80026ec:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80026ee:	f7ff fde3 	bl	80022b8 <HAL_GetTick>
 80026f2:	0003      	movs	r3, r0
 80026f4:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80026f6:	e01f      	b.n	8002738 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	3301      	adds	r3, #1
 80026fc:	d01c      	beq.n	8002738 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d007      	beq.n	8002714 <HAL_ADC_PollForConversion+0x68>
 8002704:	f7ff fdd8 	bl	80022b8 <HAL_GetTick>
 8002708:	0002      	movs	r2, r0
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	683a      	ldr	r2, [r7, #0]
 8002710:	429a      	cmp	r2, r3
 8002712:	d211      	bcs.n	8002738 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	4013      	ands	r3, r2
 800271e:	d10b      	bne.n	8002738 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002724:	2204      	movs	r2, #4
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2234      	movs	r2, #52	; 0x34
 8002730:	2100      	movs	r1, #0
 8002732:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e04a      	b.n	80027ce <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	4013      	ands	r3, r2
 8002742:	d0d9      	beq.n	80026f8 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002748:	2280      	movs	r2, #128	; 0x80
 800274a:	0092      	lsls	r2, r2, #2
 800274c:	431a      	orrs	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	23c0      	movs	r3, #192	; 0xc0
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	4013      	ands	r3, r2
 800275e:	d12d      	bne.n	80027bc <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002764:	2b00      	cmp	r3, #0
 8002766:	d129      	bne.n	80027bc <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2208      	movs	r2, #8
 8002770:	4013      	ands	r3, r2
 8002772:	2b08      	cmp	r3, #8
 8002774:	d122      	bne.n	80027bc <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	2204      	movs	r2, #4
 800277e:	4013      	ands	r3, r2
 8002780:	d110      	bne.n	80027a4 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	210c      	movs	r1, #12
 800278e:	438a      	bics	r2, r1
 8002790:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002796:	4a10      	ldr	r2, [pc, #64]	; (80027d8 <HAL_ADC_PollForConversion+0x12c>)
 8002798:	4013      	ands	r3, r2
 800279a:	2201      	movs	r2, #1
 800279c:	431a      	orrs	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	639a      	str	r2, [r3, #56]	; 0x38
 80027a2:	e00b      	b.n	80027bc <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027a8:	2220      	movs	r2, #32
 80027aa:	431a      	orrs	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b4:	2201      	movs	r2, #1
 80027b6:	431a      	orrs	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	7e1b      	ldrb	r3, [r3, #24]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d103      	bne.n	80027cc <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	220c      	movs	r2, #12
 80027ca:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	0018      	movs	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	b004      	add	sp, #16
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	46c0      	nop			; (mov r8, r8)
 80027d8:	fffffefe 	.word	0xfffffefe

080027dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80027ea:	0018      	movs	r0, r3
 80027ec:	46bd      	mov	sp, r7
 80027ee:	b002      	add	sp, #8
 80027f0:	bd80      	pop	{r7, pc}
	...

080027f4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2204      	movs	r2, #4
 8002810:	4013      	ands	r3, r2
 8002812:	d003      	beq.n	800281c <HAL_ADC_IRQHandler+0x28>
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	2204      	movs	r2, #4
 8002818:	4013      	ands	r3, r2
 800281a:	d107      	bne.n	800282c <HAL_ADC_IRQHandler+0x38>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2208      	movs	r2, #8
 8002820:	4013      	ands	r3, r2
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002822:	d049      	beq.n	80028b8 <HAL_ADC_IRQHandler+0xc4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	2208      	movs	r2, #8
 8002828:	4013      	ands	r3, r2
 800282a:	d045      	beq.n	80028b8 <HAL_ADC_IRQHandler+0xc4>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002830:	2210      	movs	r2, #16
 8002832:	4013      	ands	r3, r2
 8002834:	d106      	bne.n	8002844 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800283a:	2280      	movs	r2, #128	; 0x80
 800283c:	0092      	lsls	r2, r2, #2
 800283e:	431a      	orrs	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68da      	ldr	r2, [r3, #12]
 800284a:	23c0      	movs	r3, #192	; 0xc0
 800284c:	011b      	lsls	r3, r3, #4
 800284e:	4013      	ands	r3, r2
 8002850:	d12a      	bne.n	80028a8 <HAL_ADC_IRQHandler+0xb4>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002856:	2b00      	cmp	r3, #0
 8002858:	d126      	bne.n	80028a8 <HAL_ADC_IRQHandler+0xb4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2208      	movs	r2, #8
 800285e:	4013      	ands	r3, r2
 8002860:	d022      	beq.n	80028a8 <HAL_ADC_IRQHandler+0xb4>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	2204      	movs	r2, #4
 800286a:	4013      	ands	r3, r2
 800286c:	d110      	bne.n	8002890 <HAL_ADC_IRQHandler+0x9c>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	210c      	movs	r1, #12
 800287a:	438a      	bics	r2, r1
 800287c:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002882:	4a2d      	ldr	r2, [pc, #180]	; (8002938 <HAL_ADC_IRQHandler+0x144>)
 8002884:	4013      	ands	r3, r2
 8002886:	2201      	movs	r2, #1
 8002888:	431a      	orrs	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	639a      	str	r2, [r3, #56]	; 0x38
 800288e:	e00b      	b.n	80028a8 <HAL_ADC_IRQHandler+0xb4>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002894:	2220      	movs	r2, #32
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028a0:	2201      	movs	r2, #1
 80028a2:	431a      	orrs	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	0018      	movs	r0, r3
 80028ac:	f000 f846 	bl	800293c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	220c      	movs	r2, #12
 80028b6:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(((tmp_isr & ADC_FLAG_AWD) == ADC_FLAG_AWD) && ((tmp_ier & ADC_IT_AWD) == ADC_IT_AWD))
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2280      	movs	r2, #128	; 0x80
 80028bc:	4013      	ands	r3, r2
 80028be:	d012      	beq.n	80028e6 <HAL_ADC_IRQHandler+0xf2>
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	2280      	movs	r2, #128	; 0x80
 80028c4:	4013      	ands	r3, r2
 80028c6:	d00e      	beq.n	80028e6 <HAL_ADC_IRQHandler+0xf2>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028cc:	2280      	movs	r2, #128	; 0x80
 80028ce:	0252      	lsls	r2, r2, #9
 80028d0:	431a      	orrs	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	0018      	movs	r0, r3
 80028da:	f000 f837 	bl	800294c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2280      	movs	r2, #128	; 0x80
 80028e4:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2210      	movs	r2, #16
 80028ea:	4013      	ands	r3, r2
 80028ec:	d020      	beq.n	8002930 <HAL_ADC_IRQHandler+0x13c>
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2210      	movs	r2, #16
 80028f2:	4013      	ands	r3, r2
 80028f4:	d01c      	beq.n	8002930 <HAL_ADC_IRQHandler+0x13c>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d006      	beq.n	800290c <HAL_ADC_IRQHandler+0x118>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	2201      	movs	r2, #1
 8002906:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8002908:	2b01      	cmp	r3, #1
 800290a:	d10d      	bne.n	8002928 <HAL_ADC_IRQHandler+0x134>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002910:	2202      	movs	r2, #2
 8002912:	431a      	orrs	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2210      	movs	r2, #16
 800291e:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	0018      	movs	r0, r3
 8002924:	f000 f81a 	bl	800295c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2210      	movs	r2, #16
 800292e:	601a      	str	r2, [r3, #0]
  }

}
 8002930:	46c0      	nop			; (mov r8, r8)
 8002932:	46bd      	mov	sp, r7
 8002934:	b004      	add	sp, #16
 8002936:	bd80      	pop	{r7, pc}
 8002938:	fffffefe 	.word	0xfffffefe

0800293c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002944:	46c0      	nop			; (mov r8, r8)
 8002946:	46bd      	mov	sp, r7
 8002948:	b002      	add	sp, #8
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002954:	46c0      	nop			; (mov r8, r8)
 8002956:	46bd      	mov	sp, r7
 8002958:	b002      	add	sp, #8
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002964:	46c0      	nop			; (mov r8, r8)
 8002966:	46bd      	mov	sp, r7
 8002968:	b002      	add	sp, #8
 800296a:	bd80      	pop	{r7, pc}

0800296c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002976:	230f      	movs	r3, #15
 8002978:	18fb      	adds	r3, r7, r3
 800297a:	2200      	movs	r2, #0
 800297c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800297e:	2300      	movs	r3, #0
 8002980:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002986:	2380      	movs	r3, #128	; 0x80
 8002988:	055b      	lsls	r3, r3, #21
 800298a:	429a      	cmp	r2, r3
 800298c:	d011      	beq.n	80029b2 <HAL_ADC_ConfigChannel+0x46>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002992:	2b01      	cmp	r3, #1
 8002994:	d00d      	beq.n	80029b2 <HAL_ADC_ConfigChannel+0x46>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800299a:	2b02      	cmp	r3, #2
 800299c:	d009      	beq.n	80029b2 <HAL_ADC_ConfigChannel+0x46>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a2:	2b03      	cmp	r3, #3
 80029a4:	d005      	beq.n	80029b2 <HAL_ADC_ConfigChannel+0x46>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029aa:	2b04      	cmp	r3, #4
 80029ac:	d001      	beq.n	80029b2 <HAL_ADC_ConfigChannel+0x46>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2234      	movs	r2, #52	; 0x34
 80029b6:	5c9b      	ldrb	r3, [r3, r2]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d101      	bne.n	80029c0 <HAL_ADC_ConfigChannel+0x54>
 80029bc:	2302      	movs	r3, #2
 80029be:	e0bb      	b.n	8002b38 <HAL_ADC_ConfigChannel+0x1cc>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2234      	movs	r2, #52	; 0x34
 80029c4:	2101      	movs	r1, #1
 80029c6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	2204      	movs	r2, #4
 80029d0:	4013      	ands	r3, r2
 80029d2:	d000      	beq.n	80029d6 <HAL_ADC_ConfigChannel+0x6a>
 80029d4:	e09f      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	4a59      	ldr	r2, [pc, #356]	; (8002b40 <HAL_ADC_ConfigChannel+0x1d4>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d100      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x76>
 80029e0:	e077      	b.n	8002ad2 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2201      	movs	r2, #1
 80029ee:	409a      	lsls	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029fc:	2380      	movs	r3, #128	; 0x80
 80029fe:	055b      	lsls	r3, r3, #21
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d037      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x108>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d033      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x108>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d02f      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x108>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a18:	2b03      	cmp	r3, #3
 8002a1a:	d02b      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x108>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a20:	2b04      	cmp	r3, #4
 8002a22:	d027      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x108>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a28:	2b05      	cmp	r3, #5
 8002a2a:	d023      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x108>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a30:	2b06      	cmp	r3, #6
 8002a32:	d01f      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x108>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a38:	2b07      	cmp	r3, #7
 8002a3a:	d01b      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	695b      	ldr	r3, [r3, #20]
 8002a46:	2107      	movs	r1, #7
 8002a48:	400b      	ands	r3, r1
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d012      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	695a      	ldr	r2, [r3, #20]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2107      	movs	r1, #7
 8002a5a:	438a      	bics	r2, r1
 8002a5c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	6959      	ldr	r1, [r3, #20]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	2207      	movs	r2, #7
 8002a6a:	401a      	ands	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	430a      	orrs	r2, r1
 8002a72:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2b10      	cmp	r3, #16
 8002a7a:	d003      	beq.n	8002a84 <HAL_ADC_ConfigChannel+0x118>
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b11      	cmp	r3, #17
 8002a82:	d152      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002a84:	4b2f      	ldr	r3, [pc, #188]	; (8002b44 <HAL_ADC_ConfigChannel+0x1d8>)
 8002a86:	6819      	ldr	r1, [r3, #0]
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b10      	cmp	r3, #16
 8002a8e:	d102      	bne.n	8002a96 <HAL_ADC_ConfigChannel+0x12a>
 8002a90:	2380      	movs	r3, #128	; 0x80
 8002a92:	041b      	lsls	r3, r3, #16
 8002a94:	e001      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x12e>
 8002a96:	2380      	movs	r3, #128	; 0x80
 8002a98:	03db      	lsls	r3, r3, #15
 8002a9a:	4a2a      	ldr	r2, [pc, #168]	; (8002b44 <HAL_ADC_ConfigChannel+0x1d8>)
 8002a9c:	430b      	orrs	r3, r1
 8002a9e:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2b10      	cmp	r3, #16
 8002aa6:	d140      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002aa8:	4b27      	ldr	r3, [pc, #156]	; (8002b48 <HAL_ADC_ConfigChannel+0x1dc>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4927      	ldr	r1, [pc, #156]	; (8002b4c <HAL_ADC_ConfigChannel+0x1e0>)
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f7fd fb34 	bl	800011c <__udivsi3>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	001a      	movs	r2, r3
 8002ab8:	0013      	movs	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	189b      	adds	r3, r3, r2
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ac2:	e002      	b.n	8002aca <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1f9      	bne.n	8002ac4 <HAL_ADC_ConfigChannel+0x158>
 8002ad0:	e02b      	b.n	8002b2a <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2101      	movs	r1, #1
 8002ade:	4099      	lsls	r1, r3
 8002ae0:	000b      	movs	r3, r1
 8002ae2:	43d9      	mvns	r1, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	400a      	ands	r2, r1
 8002aea:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b10      	cmp	r3, #16
 8002af2:	d003      	beq.n	8002afc <HAL_ADC_ConfigChannel+0x190>
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2b11      	cmp	r3, #17
 8002afa:	d116      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002afc:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <HAL_ADC_ConfigChannel+0x1d8>)
 8002afe:	6819      	ldr	r1, [r3, #0]
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b10      	cmp	r3, #16
 8002b06:	d101      	bne.n	8002b0c <HAL_ADC_ConfigChannel+0x1a0>
 8002b08:	4a11      	ldr	r2, [pc, #68]	; (8002b50 <HAL_ADC_ConfigChannel+0x1e4>)
 8002b0a:	e000      	b.n	8002b0e <HAL_ADC_ConfigChannel+0x1a2>
 8002b0c:	4a11      	ldr	r2, [pc, #68]	; (8002b54 <HAL_ADC_ConfigChannel+0x1e8>)
 8002b0e:	4b0d      	ldr	r3, [pc, #52]	; (8002b44 <HAL_ADC_ConfigChannel+0x1d8>)
 8002b10:	400a      	ands	r2, r1
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	e009      	b.n	8002b2a <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b1a:	2220      	movs	r2, #32
 8002b1c:	431a      	orrs	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002b22:	230f      	movs	r3, #15
 8002b24:	18fb      	adds	r3, r7, r3
 8002b26:	2201      	movs	r2, #1
 8002b28:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2234      	movs	r2, #52	; 0x34
 8002b2e:	2100      	movs	r1, #0
 8002b30:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002b32:	230f      	movs	r3, #15
 8002b34:	18fb      	adds	r3, r7, r3
 8002b36:	781b      	ldrb	r3, [r3, #0]
}
 8002b38:	0018      	movs	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	b004      	add	sp, #16
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	00001001 	.word	0x00001001
 8002b44:	40012708 	.word	0x40012708
 8002b48:	20000004 	.word	0x20000004
 8002b4c:	000f4240 	.word	0x000f4240
 8002b50:	ff7fffff 	.word	0xff7fffff
 8002b54:	ffbfffff 	.word	0xffbfffff

08002b58 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b60:	2300      	movs	r3, #0
 8002b62:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	2203      	movs	r2, #3
 8002b70:	4013      	ands	r3, r2
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d112      	bne.n	8002b9c <ADC_Enable+0x44>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	4013      	ands	r3, r2
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d009      	beq.n	8002b98 <ADC_Enable+0x40>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	68da      	ldr	r2, [r3, #12]
 8002b8a:	2380      	movs	r3, #128	; 0x80
 8002b8c:	021b      	lsls	r3, r3, #8
 8002b8e:	401a      	ands	r2, r3
 8002b90:	2380      	movs	r3, #128	; 0x80
 8002b92:	021b      	lsls	r3, r3, #8
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d101      	bne.n	8002b9c <ADC_Enable+0x44>
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e000      	b.n	8002b9e <ADC_Enable+0x46>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d152      	bne.n	8002c48 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	4a2a      	ldr	r2, [pc, #168]	; (8002c54 <ADC_Enable+0xfc>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	d00d      	beq.n	8002bca <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb2:	2210      	movs	r2, #16
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	431a      	orrs	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e03f      	b.n	8002c4a <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002bda:	4b1f      	ldr	r3, [pc, #124]	; (8002c58 <ADC_Enable+0x100>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	491f      	ldr	r1, [pc, #124]	; (8002c5c <ADC_Enable+0x104>)
 8002be0:	0018      	movs	r0, r3
 8002be2:	f7fd fa9b 	bl	800011c <__udivsi3>
 8002be6:	0003      	movs	r3, r0
 8002be8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bea:	e002      	b.n	8002bf2 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1f9      	bne.n	8002bec <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bf8:	f7ff fb5e 	bl	80022b8 <HAL_GetTick>
 8002bfc:	0003      	movs	r3, r0
 8002bfe:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c00:	e01b      	b.n	8002c3a <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c02:	f7ff fb59 	bl	80022b8 <HAL_GetTick>
 8002c06:	0002      	movs	r2, r0
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d914      	bls.n	8002c3a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2201      	movs	r2, #1
 8002c18:	4013      	ands	r3, r2
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d00d      	beq.n	8002c3a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c22:	2210      	movs	r2, #16
 8002c24:	431a      	orrs	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c2e:	2201      	movs	r2, #1
 8002c30:	431a      	orrs	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e007      	b.n	8002c4a <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2201      	movs	r2, #1
 8002c42:	4013      	ands	r3, r2
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d1dc      	bne.n	8002c02 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	0018      	movs	r0, r3
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	b004      	add	sp, #16
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	46c0      	nop			; (mov r8, r8)
 8002c54:	80000017 	.word	0x80000017
 8002c58:	20000004 	.word	0x20000004
 8002c5c:	000f4240 	.word	0x000f4240

08002c60 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	2203      	movs	r2, #3
 8002c74:	4013      	ands	r3, r2
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d112      	bne.n	8002ca0 <ADC_Disable+0x40>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2201      	movs	r2, #1
 8002c82:	4013      	ands	r3, r2
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d009      	beq.n	8002c9c <ADC_Disable+0x3c>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	2380      	movs	r3, #128	; 0x80
 8002c90:	021b      	lsls	r3, r3, #8
 8002c92:	401a      	ands	r2, r3
 8002c94:	2380      	movs	r3, #128	; 0x80
 8002c96:	021b      	lsls	r3, r3, #8
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d101      	bne.n	8002ca0 <ADC_Disable+0x40>
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e000      	b.n	8002ca2 <ADC_Disable+0x42>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d048      	beq.n	8002d38 <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2205      	movs	r2, #5
 8002cae:	4013      	ands	r3, r2
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d110      	bne.n	8002cd6 <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2102      	movs	r1, #2
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	609a      	str	r2, [r3, #8]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2203      	movs	r2, #3
 8002cca:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ccc:	f7ff faf4 	bl	80022b8 <HAL_GetTick>
 8002cd0:	0003      	movs	r3, r0
 8002cd2:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002cd4:	e029      	b.n	8002d2a <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cda:	2210      	movs	r2, #16
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	431a      	orrs	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e023      	b.n	8002d3a <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002cf2:	f7ff fae1 	bl	80022b8 <HAL_GetTick>
 8002cf6:	0002      	movs	r2, r0
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d914      	bls.n	8002d2a <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	2201      	movs	r2, #1
 8002d08:	4013      	ands	r3, r2
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d10d      	bne.n	8002d2a <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d12:	2210      	movs	r2, #16
 8002d14:	431a      	orrs	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d1e:	2201      	movs	r2, #1
 8002d20:	431a      	orrs	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e007      	b.n	8002d3a <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	2201      	movs	r2, #1
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d0dc      	beq.n	8002cf2 <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	b004      	add	sp, #16
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b084      	sub	sp, #16
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	2204      	movs	r2, #4
 8002d56:	4013      	ands	r3, r2
 8002d58:	d03a      	beq.n	8002dd0 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	2204      	movs	r2, #4
 8002d62:	4013      	ands	r3, r2
 8002d64:	2b04      	cmp	r3, #4
 8002d66:	d10d      	bne.n	8002d84 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002d72:	d107      	bne.n	8002d84 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2110      	movs	r1, #16
 8002d80:	430a      	orrs	r2, r1
 8002d82:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d84:	f7ff fa98 	bl	80022b8 <HAL_GetTick>
 8002d88:	0003      	movs	r3, r0
 8002d8a:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002d8c:	e01a      	b.n	8002dc4 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002d8e:	f7ff fa93 	bl	80022b8 <HAL_GetTick>
 8002d92:	0002      	movs	r2, r0
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d913      	bls.n	8002dc4 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2204      	movs	r2, #4
 8002da4:	4013      	ands	r3, r2
 8002da6:	d00d      	beq.n	8002dc4 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dac:	2210      	movs	r2, #16
 8002dae:	431a      	orrs	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002db8:	2201      	movs	r2, #1
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e006      	b.n	8002dd2 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	2204      	movs	r2, #4
 8002dcc:	4013      	ands	r3, r2
 8002dce:	d1de      	bne.n	8002d8e <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	b004      	add	sp, #16
 8002dd8:	bd80      	pop	{r7, pc}
	...

08002ddc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	0002      	movs	r2, r0
 8002de4:	1dfb      	adds	r3, r7, #7
 8002de6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002de8:	1dfb      	adds	r3, r7, #7
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	2b7f      	cmp	r3, #127	; 0x7f
 8002dee:	d809      	bhi.n	8002e04 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002df0:	1dfb      	adds	r3, r7, #7
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	001a      	movs	r2, r3
 8002df6:	231f      	movs	r3, #31
 8002df8:	401a      	ands	r2, r3
 8002dfa:	4b04      	ldr	r3, [pc, #16]	; (8002e0c <__NVIC_EnableIRQ+0x30>)
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	4091      	lsls	r1, r2
 8002e00:	000a      	movs	r2, r1
 8002e02:	601a      	str	r2, [r3, #0]
  }
}
 8002e04:	46c0      	nop			; (mov r8, r8)
 8002e06:	46bd      	mov	sp, r7
 8002e08:	b002      	add	sp, #8
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	e000e100 	.word	0xe000e100

08002e10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e10:	b590      	push	{r4, r7, lr}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	0002      	movs	r2, r0
 8002e18:	6039      	str	r1, [r7, #0]
 8002e1a:	1dfb      	adds	r3, r7, #7
 8002e1c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002e1e:	1dfb      	adds	r3, r7, #7
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2b7f      	cmp	r3, #127	; 0x7f
 8002e24:	d828      	bhi.n	8002e78 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e26:	4a2f      	ldr	r2, [pc, #188]	; (8002ee4 <__NVIC_SetPriority+0xd4>)
 8002e28:	1dfb      	adds	r3, r7, #7
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	b25b      	sxtb	r3, r3
 8002e2e:	089b      	lsrs	r3, r3, #2
 8002e30:	33c0      	adds	r3, #192	; 0xc0
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	589b      	ldr	r3, [r3, r2]
 8002e36:	1dfa      	adds	r2, r7, #7
 8002e38:	7812      	ldrb	r2, [r2, #0]
 8002e3a:	0011      	movs	r1, r2
 8002e3c:	2203      	movs	r2, #3
 8002e3e:	400a      	ands	r2, r1
 8002e40:	00d2      	lsls	r2, r2, #3
 8002e42:	21ff      	movs	r1, #255	; 0xff
 8002e44:	4091      	lsls	r1, r2
 8002e46:	000a      	movs	r2, r1
 8002e48:	43d2      	mvns	r2, r2
 8002e4a:	401a      	ands	r2, r3
 8002e4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	019b      	lsls	r3, r3, #6
 8002e52:	22ff      	movs	r2, #255	; 0xff
 8002e54:	401a      	ands	r2, r3
 8002e56:	1dfb      	adds	r3, r7, #7
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	4003      	ands	r3, r0
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e64:	481f      	ldr	r0, [pc, #124]	; (8002ee4 <__NVIC_SetPriority+0xd4>)
 8002e66:	1dfb      	adds	r3, r7, #7
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	b25b      	sxtb	r3, r3
 8002e6c:	089b      	lsrs	r3, r3, #2
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	33c0      	adds	r3, #192	; 0xc0
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002e76:	e031      	b.n	8002edc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e78:	4a1b      	ldr	r2, [pc, #108]	; (8002ee8 <__NVIC_SetPriority+0xd8>)
 8002e7a:	1dfb      	adds	r3, r7, #7
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	0019      	movs	r1, r3
 8002e80:	230f      	movs	r3, #15
 8002e82:	400b      	ands	r3, r1
 8002e84:	3b08      	subs	r3, #8
 8002e86:	089b      	lsrs	r3, r3, #2
 8002e88:	3306      	adds	r3, #6
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	18d3      	adds	r3, r2, r3
 8002e8e:	3304      	adds	r3, #4
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	1dfa      	adds	r2, r7, #7
 8002e94:	7812      	ldrb	r2, [r2, #0]
 8002e96:	0011      	movs	r1, r2
 8002e98:	2203      	movs	r2, #3
 8002e9a:	400a      	ands	r2, r1
 8002e9c:	00d2      	lsls	r2, r2, #3
 8002e9e:	21ff      	movs	r1, #255	; 0xff
 8002ea0:	4091      	lsls	r1, r2
 8002ea2:	000a      	movs	r2, r1
 8002ea4:	43d2      	mvns	r2, r2
 8002ea6:	401a      	ands	r2, r3
 8002ea8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	019b      	lsls	r3, r3, #6
 8002eae:	22ff      	movs	r2, #255	; 0xff
 8002eb0:	401a      	ands	r2, r3
 8002eb2:	1dfb      	adds	r3, r7, #7
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	2303      	movs	r3, #3
 8002eba:	4003      	ands	r3, r0
 8002ebc:	00db      	lsls	r3, r3, #3
 8002ebe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ec0:	4809      	ldr	r0, [pc, #36]	; (8002ee8 <__NVIC_SetPriority+0xd8>)
 8002ec2:	1dfb      	adds	r3, r7, #7
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	001c      	movs	r4, r3
 8002ec8:	230f      	movs	r3, #15
 8002eca:	4023      	ands	r3, r4
 8002ecc:	3b08      	subs	r3, #8
 8002ece:	089b      	lsrs	r3, r3, #2
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	3306      	adds	r3, #6
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	18c3      	adds	r3, r0, r3
 8002ed8:	3304      	adds	r3, #4
 8002eda:	601a      	str	r2, [r3, #0]
}
 8002edc:	46c0      	nop			; (mov r8, r8)
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	b003      	add	sp, #12
 8002ee2:	bd90      	pop	{r4, r7, pc}
 8002ee4:	e000e100 	.word	0xe000e100
 8002ee8:	e000ed00 	.word	0xe000ed00

08002eec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	1e5a      	subs	r2, r3, #1
 8002ef8:	2380      	movs	r3, #128	; 0x80
 8002efa:	045b      	lsls	r3, r3, #17
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d301      	bcc.n	8002f04 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f00:	2301      	movs	r3, #1
 8002f02:	e010      	b.n	8002f26 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f04:	4b0a      	ldr	r3, [pc, #40]	; (8002f30 <SysTick_Config+0x44>)
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	3a01      	subs	r2, #1
 8002f0a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	425b      	negs	r3, r3
 8002f10:	2103      	movs	r1, #3
 8002f12:	0018      	movs	r0, r3
 8002f14:	f7ff ff7c 	bl	8002e10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f18:	4b05      	ldr	r3, [pc, #20]	; (8002f30 <SysTick_Config+0x44>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f1e:	4b04      	ldr	r3, [pc, #16]	; (8002f30 <SysTick_Config+0x44>)
 8002f20:	2207      	movs	r2, #7
 8002f22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	0018      	movs	r0, r3
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	b002      	add	sp, #8
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	46c0      	nop			; (mov r8, r8)
 8002f30:	e000e010 	.word	0xe000e010

08002f34 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60b9      	str	r1, [r7, #8]
 8002f3c:	607a      	str	r2, [r7, #4]
 8002f3e:	210f      	movs	r1, #15
 8002f40:	187b      	adds	r3, r7, r1
 8002f42:	1c02      	adds	r2, r0, #0
 8002f44:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	187b      	adds	r3, r7, r1
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	b25b      	sxtb	r3, r3
 8002f4e:	0011      	movs	r1, r2
 8002f50:	0018      	movs	r0, r3
 8002f52:	f7ff ff5d 	bl	8002e10 <__NVIC_SetPriority>
}
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	b004      	add	sp, #16
 8002f5c:	bd80      	pop	{r7, pc}

08002f5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f5e:	b580      	push	{r7, lr}
 8002f60:	b082      	sub	sp, #8
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	0002      	movs	r2, r0
 8002f66:	1dfb      	adds	r3, r7, #7
 8002f68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f6a:	1dfb      	adds	r3, r7, #7
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	b25b      	sxtb	r3, r3
 8002f70:	0018      	movs	r0, r3
 8002f72:	f7ff ff33 	bl	8002ddc <__NVIC_EnableIRQ>
}
 8002f76:	46c0      	nop			; (mov r8, r8)
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	b002      	add	sp, #8
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b082      	sub	sp, #8
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f7ff ffaf 	bl	8002eec <SysTick_Config>
 8002f8e:	0003      	movs	r3, r0
}
 8002f90:	0018      	movs	r0, r3
 8002f92:	46bd      	mov	sp, r7
 8002f94:	b002      	add	sp, #8
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e036      	b.n	800301c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2221      	movs	r2, #33	; 0x21
 8002fb2:	2102      	movs	r1, #2
 8002fb4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	4a18      	ldr	r2, [pc, #96]	; (8003024 <HAL_DMA_Init+0x8c>)
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002fce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fda:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fe6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	0018      	movs	r0, r3
 8003000:	f000 f9c4 	bl	800338c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2221      	movs	r2, #33	; 0x21
 800300e:	2101      	movs	r1, #1
 8003010:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2220      	movs	r2, #32
 8003016:	2100      	movs	r1, #0
 8003018:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	0018      	movs	r0, r3
 800301e:	46bd      	mov	sp, r7
 8003020:	b004      	add	sp, #16
 8003022:	bd80      	pop	{r7, pc}
 8003024:	ffffc00f 	.word	0xffffc00f

08003028 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
 8003034:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003036:	2317      	movs	r3, #23
 8003038:	18fb      	adds	r3, r7, r3
 800303a:	2200      	movs	r2, #0
 800303c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2220      	movs	r2, #32
 8003042:	5c9b      	ldrb	r3, [r3, r2]
 8003044:	2b01      	cmp	r3, #1
 8003046:	d101      	bne.n	800304c <HAL_DMA_Start_IT+0x24>
 8003048:	2302      	movs	r3, #2
 800304a:	e04f      	b.n	80030ec <HAL_DMA_Start_IT+0xc4>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2220      	movs	r2, #32
 8003050:	2101      	movs	r1, #1
 8003052:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2221      	movs	r2, #33	; 0x21
 8003058:	5c9b      	ldrb	r3, [r3, r2]
 800305a:	b2db      	uxtb	r3, r3
 800305c:	2b01      	cmp	r3, #1
 800305e:	d13a      	bne.n	80030d6 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2221      	movs	r2, #33	; 0x21
 8003064:	2102      	movs	r1, #2
 8003066:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2200      	movs	r2, #0
 800306c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2101      	movs	r1, #1
 800307a:	438a      	bics	r2, r1
 800307c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	68b9      	ldr	r1, [r7, #8]
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 f954 	bl	8003332 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308e:	2b00      	cmp	r3, #0
 8003090:	d008      	beq.n	80030a4 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	210e      	movs	r1, #14
 800309e:	430a      	orrs	r2, r1
 80030a0:	601a      	str	r2, [r3, #0]
 80030a2:	e00f      	b.n	80030c4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	210a      	movs	r1, #10
 80030b0:	430a      	orrs	r2, r1
 80030b2:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2104      	movs	r1, #4
 80030c0:	438a      	bics	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2101      	movs	r1, #1
 80030d0:	430a      	orrs	r2, r1
 80030d2:	601a      	str	r2, [r3, #0]
 80030d4:	e007      	b.n	80030e6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2220      	movs	r2, #32
 80030da:	2100      	movs	r1, #0
 80030dc:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80030de:	2317      	movs	r3, #23
 80030e0:	18fb      	adds	r3, r7, r3
 80030e2:	2202      	movs	r2, #2
 80030e4:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80030e6:	2317      	movs	r3, #23
 80030e8:	18fb      	adds	r3, r7, r3
 80030ea:	781b      	ldrb	r3, [r3, #0]
}
 80030ec:	0018      	movs	r0, r3
 80030ee:	46bd      	mov	sp, r7
 80030f0:	b006      	add	sp, #24
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2221      	movs	r2, #33	; 0x21
 8003100:	5c9b      	ldrb	r3, [r3, r2]
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b02      	cmp	r3, #2
 8003106:	d008      	beq.n	800311a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2204      	movs	r2, #4
 800310c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2220      	movs	r2, #32
 8003112:	2100      	movs	r1, #0
 8003114:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e020      	b.n	800315c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	210e      	movs	r1, #14
 8003126:	438a      	bics	r2, r1
 8003128:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2101      	movs	r1, #1
 8003136:	438a      	bics	r2, r1
 8003138:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003142:	2101      	movs	r1, #1
 8003144:	4091      	lsls	r1, r2
 8003146:	000a      	movs	r2, r1
 8003148:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2221      	movs	r2, #33	; 0x21
 800314e:	2101      	movs	r1, #1
 8003150:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2220      	movs	r2, #32
 8003156:	2100      	movs	r1, #0
 8003158:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800315a:	2300      	movs	r3, #0
}
 800315c:	0018      	movs	r0, r3
 800315e:	46bd      	mov	sp, r7
 8003160:	b002      	add	sp, #8
 8003162:	bd80      	pop	{r7, pc}

08003164 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800316c:	210f      	movs	r1, #15
 800316e:	187b      	adds	r3, r7, r1
 8003170:	2200      	movs	r2, #0
 8003172:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2221      	movs	r2, #33	; 0x21
 8003178:	5c9b      	ldrb	r3, [r3, r2]
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d006      	beq.n	800318e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2204      	movs	r2, #4
 8003184:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8003186:	187b      	adds	r3, r7, r1
 8003188:	2201      	movs	r2, #1
 800318a:	701a      	strb	r2, [r3, #0]
 800318c:	e028      	b.n	80031e0 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	210e      	movs	r1, #14
 800319a:	438a      	bics	r2, r1
 800319c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2101      	movs	r1, #1
 80031aa:	438a      	bics	r2, r1
 80031ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031b6:	2101      	movs	r1, #1
 80031b8:	4091      	lsls	r1, r2
 80031ba:	000a      	movs	r2, r1
 80031bc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2221      	movs	r2, #33	; 0x21
 80031c2:	2101      	movs	r1, #1
 80031c4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2220      	movs	r2, #32
 80031ca:	2100      	movs	r1, #0
 80031cc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d004      	beq.n	80031e0 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	0010      	movs	r0, r2
 80031de:	4798      	blx	r3
    }
  }
  return status;
 80031e0:	230f      	movs	r3, #15
 80031e2:	18fb      	adds	r3, r7, r3
 80031e4:	781b      	ldrb	r3, [r3, #0]
}
 80031e6:	0018      	movs	r0, r3
 80031e8:	46bd      	mov	sp, r7
 80031ea:	b004      	add	sp, #16
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b084      	sub	sp, #16
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	2204      	movs	r2, #4
 800320c:	409a      	lsls	r2, r3
 800320e:	0013      	movs	r3, r2
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	4013      	ands	r3, r2
 8003214:	d024      	beq.n	8003260 <HAL_DMA_IRQHandler+0x72>
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	2204      	movs	r2, #4
 800321a:	4013      	ands	r3, r2
 800321c:	d020      	beq.n	8003260 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2220      	movs	r2, #32
 8003226:	4013      	ands	r3, r2
 8003228:	d107      	bne.n	800323a <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2104      	movs	r1, #4
 8003236:	438a      	bics	r2, r1
 8003238:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003242:	2104      	movs	r1, #4
 8003244:	4091      	lsls	r1, r2
 8003246:	000a      	movs	r2, r1
 8003248:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324e:	2b00      	cmp	r3, #0
 8003250:	d100      	bne.n	8003254 <HAL_DMA_IRQHandler+0x66>
 8003252:	e06a      	b.n	800332a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	0010      	movs	r0, r2
 800325c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800325e:	e064      	b.n	800332a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003264:	2202      	movs	r2, #2
 8003266:	409a      	lsls	r2, r3
 8003268:	0013      	movs	r3, r2
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	4013      	ands	r3, r2
 800326e:	d02b      	beq.n	80032c8 <HAL_DMA_IRQHandler+0xda>
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	2202      	movs	r2, #2
 8003274:	4013      	ands	r3, r2
 8003276:	d027      	beq.n	80032c8 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2220      	movs	r2, #32
 8003280:	4013      	ands	r3, r2
 8003282:	d10b      	bne.n	800329c <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	210a      	movs	r1, #10
 8003290:	438a      	bics	r2, r1
 8003292:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2221      	movs	r2, #33	; 0x21
 8003298:	2101      	movs	r1, #1
 800329a:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a4:	2102      	movs	r1, #2
 80032a6:	4091      	lsls	r1, r2
 80032a8:	000a      	movs	r2, r1
 80032aa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2220      	movs	r2, #32
 80032b0:	2100      	movs	r1, #0
 80032b2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d036      	beq.n	800332a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	0010      	movs	r0, r2
 80032c4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80032c6:	e030      	b.n	800332a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	2208      	movs	r2, #8
 80032ce:	409a      	lsls	r2, r3
 80032d0:	0013      	movs	r3, r2
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	4013      	ands	r3, r2
 80032d6:	d028      	beq.n	800332a <HAL_DMA_IRQHandler+0x13c>
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2208      	movs	r2, #8
 80032dc:	4013      	ands	r3, r2
 80032de:	d024      	beq.n	800332a <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	210e      	movs	r1, #14
 80032ec:	438a      	bics	r2, r1
 80032ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032f8:	2101      	movs	r1, #1
 80032fa:	4091      	lsls	r1, r2
 80032fc:	000a      	movs	r2, r1
 80032fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2221      	movs	r2, #33	; 0x21
 800330a:	2101      	movs	r1, #1
 800330c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2220      	movs	r2, #32
 8003312:	2100      	movs	r1, #0
 8003314:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331a:	2b00      	cmp	r3, #0
 800331c:	d005      	beq.n	800332a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	0010      	movs	r0, r2
 8003326:	4798      	blx	r3
    }
  }
}
 8003328:	e7ff      	b.n	800332a <HAL_DMA_IRQHandler+0x13c>
 800332a:	46c0      	nop			; (mov r8, r8)
 800332c:	46bd      	mov	sp, r7
 800332e:	b004      	add	sp, #16
 8003330:	bd80      	pop	{r7, pc}

08003332 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b084      	sub	sp, #16
 8003336:	af00      	add	r7, sp, #0
 8003338:	60f8      	str	r0, [r7, #12]
 800333a:	60b9      	str	r1, [r7, #8]
 800333c:	607a      	str	r2, [r7, #4]
 800333e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003348:	2101      	movs	r1, #1
 800334a:	4091      	lsls	r1, r2
 800334c:	000a      	movs	r2, r1
 800334e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	683a      	ldr	r2, [r7, #0]
 8003356:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	2b10      	cmp	r3, #16
 800335e:	d108      	bne.n	8003372 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68ba      	ldr	r2, [r7, #8]
 800336e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003370:	e007      	b.n	8003382 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	60da      	str	r2, [r3, #12]
}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	46bd      	mov	sp, r7
 8003386:	b004      	add	sp, #16
 8003388:	bd80      	pop	{r7, pc}
	...

0800338c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a08      	ldr	r2, [pc, #32]	; (80033bc <DMA_CalcBaseAndBitshift+0x30>)
 800339a:	4694      	mov	ip, r2
 800339c:	4463      	add	r3, ip
 800339e:	2114      	movs	r1, #20
 80033a0:	0018      	movs	r0, r3
 80033a2:	f7fc febb 	bl	800011c <__udivsi3>
 80033a6:	0003      	movs	r3, r0
 80033a8:	009a      	lsls	r2, r3, #2
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a03      	ldr	r2, [pc, #12]	; (80033c0 <DMA_CalcBaseAndBitshift+0x34>)
 80033b2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80033b4:	46c0      	nop			; (mov r8, r8)
 80033b6:	46bd      	mov	sp, r7
 80033b8:	b002      	add	sp, #8
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	bffdfff8 	.word	0xbffdfff8
 80033c0:	40020000 	.word	0x40020000

080033c4 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80033c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033c6:	b087      	sub	sp, #28
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	603a      	str	r2, [r7, #0]
 80033d0:	607b      	str	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80033d2:	2317      	movs	r3, #23
 80033d4:	18fb      	adds	r3, r7, r3
 80033d6:	2201      	movs	r2, #1
 80033d8:	701a      	strb	r2, [r3, #0]
  uint8_t index = 0U;
 80033da:	2316      	movs	r3, #22
 80033dc:	18fb      	adds	r3, r7, r3
 80033de:	2200      	movs	r2, #0
 80033e0:	701a      	strb	r2, [r3, #0]
  uint8_t nbiterations = 0U;
 80033e2:	2315      	movs	r3, #21
 80033e4:	18fb      	adds	r3, r7, r3
 80033e6:	2200      	movs	r2, #0
 80033e8:	701a      	strb	r2, [r3, #0]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80033ea:	4b3e      	ldr	r3, [pc, #248]	; (80034e4 <HAL_FLASH_Program+0x120>)
 80033ec:	7e1b      	ldrb	r3, [r3, #24]
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d101      	bne.n	80033f6 <HAL_FLASH_Program+0x32>
 80033f2:	2302      	movs	r3, #2
 80033f4:	e072      	b.n	80034dc <HAL_FLASH_Program+0x118>
 80033f6:	4b3b      	ldr	r3, [pc, #236]	; (80034e4 <HAL_FLASH_Program+0x120>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80033fc:	2317      	movs	r3, #23
 80033fe:	18fe      	adds	r6, r7, r3
 8003400:	4b39      	ldr	r3, [pc, #228]	; (80034e8 <HAL_FLASH_Program+0x124>)
 8003402:	0018      	movs	r0, r3
 8003404:	f000 f8c4 	bl	8003590 <FLASH_WaitForLastOperation>
 8003408:	0003      	movs	r3, r0
 800340a:	7033      	strb	r3, [r6, #0]
  
  if(status == HAL_OK)
 800340c:	2317      	movs	r3, #23
 800340e:	18fb      	adds	r3, r7, r3
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d15c      	bne.n	80034d0 <HAL_FLASH_Program+0x10c>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2b01      	cmp	r3, #1
 800341a:	d104      	bne.n	8003426 <HAL_FLASH_Program+0x62>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800341c:	2315      	movs	r3, #21
 800341e:	18fb      	adds	r3, r7, r3
 8003420:	2201      	movs	r2, #1
 8003422:	701a      	strb	r2, [r3, #0]
 8003424:	e00b      	b.n	800343e <HAL_FLASH_Program+0x7a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2b02      	cmp	r3, #2
 800342a:	d104      	bne.n	8003436 <HAL_FLASH_Program+0x72>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 800342c:	2315      	movs	r3, #21
 800342e:	18fb      	adds	r3, r7, r3
 8003430:	2202      	movs	r2, #2
 8003432:	701a      	strb	r2, [r3, #0]
 8003434:	e003      	b.n	800343e <HAL_FLASH_Program+0x7a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8003436:	2315      	movs	r3, #21
 8003438:	18fb      	adds	r3, r7, r3
 800343a:	2204      	movs	r2, #4
 800343c:	701a      	strb	r2, [r3, #0]
    }

    for (index = 0U; index < nbiterations; index++)
 800343e:	2316      	movs	r3, #22
 8003440:	18fb      	adds	r3, r7, r3
 8003442:	2200      	movs	r2, #0
 8003444:	701a      	strb	r2, [r3, #0]
 8003446:	e039      	b.n	80034bc <HAL_FLASH_Program+0xf8>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003448:	2116      	movs	r1, #22
 800344a:	187b      	adds	r3, r7, r1
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	005a      	lsls	r2, r3, #1
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	18d0      	adds	r0, r2, r3
 8003454:	187b      	adds	r3, r7, r1
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	011b      	lsls	r3, r3, #4
 800345a:	001a      	movs	r2, r3
 800345c:	3a20      	subs	r2, #32
 800345e:	2a00      	cmp	r2, #0
 8003460:	db03      	blt.n	800346a <HAL_FLASH_Program+0xa6>
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	40d1      	lsrs	r1, r2
 8003466:	000c      	movs	r4, r1
 8003468:	e008      	b.n	800347c <HAL_FLASH_Program+0xb8>
 800346a:	2220      	movs	r2, #32
 800346c:	1ad2      	subs	r2, r2, r3
 800346e:	6879      	ldr	r1, [r7, #4]
 8003470:	4091      	lsls	r1, r2
 8003472:	000a      	movs	r2, r1
 8003474:	6839      	ldr	r1, [r7, #0]
 8003476:	40d9      	lsrs	r1, r3
 8003478:	000c      	movs	r4, r1
 800347a:	4314      	orrs	r4, r2
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	40da      	lsrs	r2, r3
 8003480:	0015      	movs	r5, r2
 8003482:	b2a3      	uxth	r3, r4
 8003484:	0019      	movs	r1, r3
 8003486:	f000 f867 	bl	8003558 <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800348a:	2317      	movs	r3, #23
 800348c:	18fe      	adds	r6, r7, r3
 800348e:	4b16      	ldr	r3, [pc, #88]	; (80034e8 <HAL_FLASH_Program+0x124>)
 8003490:	0018      	movs	r0, r3
 8003492:	f000 f87d 	bl	8003590 <FLASH_WaitForLastOperation>
 8003496:	0003      	movs	r3, r0
 8003498:	7033      	strb	r3, [r6, #0]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800349a:	4b14      	ldr	r3, [pc, #80]	; (80034ec <HAL_FLASH_Program+0x128>)
 800349c:	691a      	ldr	r2, [r3, #16]
 800349e:	4b13      	ldr	r3, [pc, #76]	; (80034ec <HAL_FLASH_Program+0x128>)
 80034a0:	2101      	movs	r1, #1
 80034a2:	438a      	bics	r2, r1
 80034a4:	611a      	str	r2, [r3, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 80034a6:	2317      	movs	r3, #23
 80034a8:	18fb      	adds	r3, r7, r3
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d10e      	bne.n	80034ce <HAL_FLASH_Program+0x10a>
    for (index = 0U; index < nbiterations; index++)
 80034b0:	2116      	movs	r1, #22
 80034b2:	187b      	adds	r3, r7, r1
 80034b4:	781a      	ldrb	r2, [r3, #0]
 80034b6:	187b      	adds	r3, r7, r1
 80034b8:	3201      	adds	r2, #1
 80034ba:	701a      	strb	r2, [r3, #0]
 80034bc:	2316      	movs	r3, #22
 80034be:	18fa      	adds	r2, r7, r3
 80034c0:	2315      	movs	r3, #21
 80034c2:	18fb      	adds	r3, r7, r3
 80034c4:	7812      	ldrb	r2, [r2, #0]
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d3bd      	bcc.n	8003448 <HAL_FLASH_Program+0x84>
 80034cc:	e000      	b.n	80034d0 <HAL_FLASH_Program+0x10c>
      {
        break;
 80034ce:	46c0      	nop			; (mov r8, r8)
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80034d0:	4b04      	ldr	r3, [pc, #16]	; (80034e4 <HAL_FLASH_Program+0x120>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	761a      	strb	r2, [r3, #24]

  return status;
 80034d6:	2317      	movs	r3, #23
 80034d8:	18fb      	adds	r3, r7, r3
 80034da:	781b      	ldrb	r3, [r3, #0]
}
 80034dc:	0018      	movs	r0, r3
 80034de:	46bd      	mov	sp, r7
 80034e0:	b007      	add	sp, #28
 80034e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034e4:	20000370 	.word	0x20000370
 80034e8:	0000c350 	.word	0x0000c350
 80034ec:	40022000 	.word	0x40022000

080034f0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80034f6:	1dfb      	adds	r3, r7, #7
 80034f8:	2200      	movs	r2, #0
 80034fa:	701a      	strb	r2, [r3, #0]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80034fc:	4b0c      	ldr	r3, [pc, #48]	; (8003530 <HAL_FLASH_Unlock+0x40>)
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	2280      	movs	r2, #128	; 0x80
 8003502:	4013      	ands	r3, r2
 8003504:	d00d      	beq.n	8003522 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003506:	4b0a      	ldr	r3, [pc, #40]	; (8003530 <HAL_FLASH_Unlock+0x40>)
 8003508:	4a0a      	ldr	r2, [pc, #40]	; (8003534 <HAL_FLASH_Unlock+0x44>)
 800350a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800350c:	4b08      	ldr	r3, [pc, #32]	; (8003530 <HAL_FLASH_Unlock+0x40>)
 800350e:	4a0a      	ldr	r2, [pc, #40]	; (8003538 <HAL_FLASH_Unlock+0x48>)
 8003510:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003512:	4b07      	ldr	r3, [pc, #28]	; (8003530 <HAL_FLASH_Unlock+0x40>)
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	2280      	movs	r2, #128	; 0x80
 8003518:	4013      	ands	r3, r2
 800351a:	d002      	beq.n	8003522 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800351c:	1dfb      	adds	r3, r7, #7
 800351e:	2201      	movs	r2, #1
 8003520:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8003522:	1dfb      	adds	r3, r7, #7
 8003524:	781b      	ldrb	r3, [r3, #0]
}
 8003526:	0018      	movs	r0, r3
 8003528:	46bd      	mov	sp, r7
 800352a:	b002      	add	sp, #8
 800352c:	bd80      	pop	{r7, pc}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	40022000 	.word	0x40022000
 8003534:	45670123 	.word	0x45670123
 8003538:	cdef89ab 	.word	0xcdef89ab

0800353c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003540:	4b04      	ldr	r3, [pc, #16]	; (8003554 <HAL_FLASH_Lock+0x18>)
 8003542:	691a      	ldr	r2, [r3, #16]
 8003544:	4b03      	ldr	r3, [pc, #12]	; (8003554 <HAL_FLASH_Lock+0x18>)
 8003546:	2180      	movs	r1, #128	; 0x80
 8003548:	430a      	orrs	r2, r1
 800354a:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 800354c:	2300      	movs	r3, #0
}
 800354e:	0018      	movs	r0, r3
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	40022000 	.word	0x40022000

08003558 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	000a      	movs	r2, r1
 8003562:	1cbb      	adds	r3, r7, #2
 8003564:	801a      	strh	r2, [r3, #0]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003566:	4b08      	ldr	r3, [pc, #32]	; (8003588 <FLASH_Program_HalfWord+0x30>)
 8003568:	2200      	movs	r2, #0
 800356a:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800356c:	4b07      	ldr	r3, [pc, #28]	; (800358c <FLASH_Program_HalfWord+0x34>)
 800356e:	691a      	ldr	r2, [r3, #16]
 8003570:	4b06      	ldr	r3, [pc, #24]	; (800358c <FLASH_Program_HalfWord+0x34>)
 8003572:	2101      	movs	r1, #1
 8003574:	430a      	orrs	r2, r1
 8003576:	611a      	str	r2, [r3, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	1cba      	adds	r2, r7, #2
 800357c:	8812      	ldrh	r2, [r2, #0]
 800357e:	801a      	strh	r2, [r3, #0]
}
 8003580:	46c0      	nop			; (mov r8, r8)
 8003582:	46bd      	mov	sp, r7
 8003584:	b002      	add	sp, #8
 8003586:	bd80      	pop	{r7, pc}
 8003588:	20000370 	.word	0x20000370
 800358c:	40022000 	.word	0x40022000

08003590 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003598:	f7fe fe8e 	bl	80022b8 <HAL_GetTick>
 800359c:	0003      	movs	r3, r0
 800359e:	60fb      	str	r3, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80035a0:	e00f      	b.n	80035c2 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	3301      	adds	r3, #1
 80035a6:	d00c      	beq.n	80035c2 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d007      	beq.n	80035be <FLASH_WaitForLastOperation+0x2e>
 80035ae:	f7fe fe83 	bl	80022b8 <HAL_GetTick>
 80035b2:	0002      	movs	r2, r0
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d201      	bcs.n	80035c2 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e01f      	b.n	8003602 <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80035c2:	4b12      	ldr	r3, [pc, #72]	; (800360c <FLASH_WaitForLastOperation+0x7c>)
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	2201      	movs	r2, #1
 80035c8:	4013      	ands	r3, r2
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d0e9      	beq.n	80035a2 <FLASH_WaitForLastOperation+0x12>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80035ce:	4b0f      	ldr	r3, [pc, #60]	; (800360c <FLASH_WaitForLastOperation+0x7c>)
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	2220      	movs	r2, #32
 80035d4:	4013      	ands	r3, r2
 80035d6:	2b20      	cmp	r3, #32
 80035d8:	d102      	bne.n	80035e0 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80035da:	4b0c      	ldr	r3, [pc, #48]	; (800360c <FLASH_WaitForLastOperation+0x7c>)
 80035dc:	2220      	movs	r2, #32
 80035de:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80035e0:	4b0a      	ldr	r3, [pc, #40]	; (800360c <FLASH_WaitForLastOperation+0x7c>)
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	2210      	movs	r2, #16
 80035e6:	4013      	ands	r3, r2
 80035e8:	2b10      	cmp	r3, #16
 80035ea:	d005      	beq.n	80035f8 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80035ec:	4b07      	ldr	r3, [pc, #28]	; (800360c <FLASH_WaitForLastOperation+0x7c>)
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	2204      	movs	r2, #4
 80035f2:	4013      	ands	r3, r2
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d103      	bne.n	8003600 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80035f8:	f000 f80a 	bl	8003610 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e000      	b.n	8003602 <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	0018      	movs	r0, r3
 8003604:	46bd      	mov	sp, r7
 8003606:	b004      	add	sp, #16
 8003608:	bd80      	pop	{r7, pc}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	40022000 	.word	0x40022000

08003610 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003616:	2300      	movs	r3, #0
 8003618:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800361a:	4b13      	ldr	r3, [pc, #76]	; (8003668 <FLASH_SetErrorCode+0x58>)
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	2210      	movs	r2, #16
 8003620:	4013      	ands	r3, r2
 8003622:	2b10      	cmp	r3, #16
 8003624:	d109      	bne.n	800363a <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003626:	4b11      	ldr	r3, [pc, #68]	; (800366c <FLASH_SetErrorCode+0x5c>)
 8003628:	69db      	ldr	r3, [r3, #28]
 800362a:	2202      	movs	r2, #2
 800362c:	431a      	orrs	r2, r3
 800362e:	4b0f      	ldr	r3, [pc, #60]	; (800366c <FLASH_SetErrorCode+0x5c>)
 8003630:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2210      	movs	r2, #16
 8003636:	4313      	orrs	r3, r2
 8003638:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800363a:	4b0b      	ldr	r3, [pc, #44]	; (8003668 <FLASH_SetErrorCode+0x58>)
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	2204      	movs	r2, #4
 8003640:	4013      	ands	r3, r2
 8003642:	2b04      	cmp	r3, #4
 8003644:	d109      	bne.n	800365a <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003646:	4b09      	ldr	r3, [pc, #36]	; (800366c <FLASH_SetErrorCode+0x5c>)
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	2201      	movs	r2, #1
 800364c:	431a      	orrs	r2, r3
 800364e:	4b07      	ldr	r3, [pc, #28]	; (800366c <FLASH_SetErrorCode+0x5c>)
 8003650:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2204      	movs	r2, #4
 8003656:	4313      	orrs	r3, r2
 8003658:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800365a:	4b03      	ldr	r3, [pc, #12]	; (8003668 <FLASH_SetErrorCode+0x58>)
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	60da      	str	r2, [r3, #12]
}  
 8003660:	46c0      	nop			; (mov r8, r8)
 8003662:	46bd      	mov	sp, r7
 8003664:	b002      	add	sp, #8
 8003666:	bd80      	pop	{r7, pc}
 8003668:	40022000 	.word	0x40022000
 800366c:	20000370 	.word	0x20000370

08003670 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003670:	b5b0      	push	{r4, r5, r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800367a:	230f      	movs	r3, #15
 800367c:	18fb      	adds	r3, r7, r3
 800367e:	2201      	movs	r2, #1
 8003680:	701a      	strb	r2, [r3, #0]
  uint32_t address = 0U;
 8003682:	2300      	movs	r3, #0
 8003684:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003686:	4b32      	ldr	r3, [pc, #200]	; (8003750 <HAL_FLASHEx_Erase+0xe0>)
 8003688:	7e1b      	ldrb	r3, [r3, #24]
 800368a:	2b01      	cmp	r3, #1
 800368c:	d101      	bne.n	8003692 <HAL_FLASHEx_Erase+0x22>
 800368e:	2302      	movs	r3, #2
 8003690:	e05a      	b.n	8003748 <HAL_FLASHEx_Erase+0xd8>
 8003692:	4b2f      	ldr	r3, [pc, #188]	; (8003750 <HAL_FLASHEx_Erase+0xe0>)
 8003694:	2201      	movs	r2, #1
 8003696:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d116      	bne.n	80036ce <HAL_FLASHEx_Erase+0x5e>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80036a0:	4b2c      	ldr	r3, [pc, #176]	; (8003754 <HAL_FLASHEx_Erase+0xe4>)
 80036a2:	0018      	movs	r0, r3
 80036a4:	f7ff ff74 	bl	8003590 <FLASH_WaitForLastOperation>
 80036a8:	1e03      	subs	r3, r0, #0
 80036aa:	d147      	bne.n	800373c <HAL_FLASHEx_Erase+0xcc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 80036ac:	f000 f856 	bl	800375c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80036b0:	230f      	movs	r3, #15
 80036b2:	18fc      	adds	r4, r7, r3
 80036b4:	4b27      	ldr	r3, [pc, #156]	; (8003754 <HAL_FLASHEx_Erase+0xe4>)
 80036b6:	0018      	movs	r0, r3
 80036b8:	f7ff ff6a 	bl	8003590 <FLASH_WaitForLastOperation>
 80036bc:	0003      	movs	r3, r0
 80036be:	7023      	strb	r3, [r4, #0]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80036c0:	4b25      	ldr	r3, [pc, #148]	; (8003758 <HAL_FLASHEx_Erase+0xe8>)
 80036c2:	691a      	ldr	r2, [r3, #16]
 80036c4:	4b24      	ldr	r3, [pc, #144]	; (8003758 <HAL_FLASHEx_Erase+0xe8>)
 80036c6:	2104      	movs	r1, #4
 80036c8:	438a      	bics	r2, r1
 80036ca:	611a      	str	r2, [r3, #16]
 80036cc:	e036      	b.n	800373c <HAL_FLASHEx_Erase+0xcc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80036ce:	4b21      	ldr	r3, [pc, #132]	; (8003754 <HAL_FLASHEx_Erase+0xe4>)
 80036d0:	0018      	movs	r0, r3
 80036d2:	f7ff ff5d 	bl	8003590 <FLASH_WaitForLastOperation>
 80036d6:	1e03      	subs	r3, r0, #0
 80036d8:	d130      	bne.n	800373c <HAL_FLASHEx_Erase+0xcc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	2201      	movs	r2, #1
 80036de:	4252      	negs	r2, r2
 80036e0:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	60bb      	str	r3, [r7, #8]
 80036e8:	e01f      	b.n	800372a <HAL_FLASHEx_Erase+0xba>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	0018      	movs	r0, r3
 80036ee:	f000 f84d 	bl	800378c <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80036f2:	250f      	movs	r5, #15
 80036f4:	197c      	adds	r4, r7, r5
 80036f6:	4b17      	ldr	r3, [pc, #92]	; (8003754 <HAL_FLASHEx_Erase+0xe4>)
 80036f8:	0018      	movs	r0, r3
 80036fa:	f7ff ff49 	bl	8003590 <FLASH_WaitForLastOperation>
 80036fe:	0003      	movs	r3, r0
 8003700:	7023      	strb	r3, [r4, #0]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003702:	4b15      	ldr	r3, [pc, #84]	; (8003758 <HAL_FLASHEx_Erase+0xe8>)
 8003704:	691a      	ldr	r2, [r3, #16]
 8003706:	4b14      	ldr	r3, [pc, #80]	; (8003758 <HAL_FLASHEx_Erase+0xe8>)
 8003708:	2102      	movs	r1, #2
 800370a:	438a      	bics	r2, r1
 800370c:	611a      	str	r2, [r3, #16]
          
          if (status != HAL_OK)
 800370e:	197b      	adds	r3, r7, r5
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <HAL_FLASHEx_Erase+0xae>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	601a      	str	r2, [r3, #0]
            break;
 800371c:	e00e      	b.n	800373c <HAL_FLASHEx_Erase+0xcc>
            address += FLASH_PAGE_SIZE)
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	2280      	movs	r2, #128	; 0x80
 8003722:	00d2      	lsls	r2, r2, #3
 8003724:	4694      	mov	ip, r2
 8003726:	4463      	add	r3, ip
 8003728:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	029a      	lsls	r2, r3, #10
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	18d3      	adds	r3, r2, r3
 8003736:	68ba      	ldr	r2, [r7, #8]
 8003738:	429a      	cmp	r2, r3
 800373a:	d3d6      	bcc.n	80036ea <HAL_FLASHEx_Erase+0x7a>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800373c:	4b04      	ldr	r3, [pc, #16]	; (8003750 <HAL_FLASHEx_Erase+0xe0>)
 800373e:	2200      	movs	r2, #0
 8003740:	761a      	strb	r2, [r3, #24]

  return status;
 8003742:	230f      	movs	r3, #15
 8003744:	18fb      	adds	r3, r7, r3
 8003746:	781b      	ldrb	r3, [r3, #0]
}
 8003748:	0018      	movs	r0, r3
 800374a:	46bd      	mov	sp, r7
 800374c:	b004      	add	sp, #16
 800374e:	bdb0      	pop	{r4, r5, r7, pc}
 8003750:	20000370 	.word	0x20000370
 8003754:	0000c350 	.word	0x0000c350
 8003758:	40022000 	.word	0x40022000

0800375c <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003760:	4b08      	ldr	r3, [pc, #32]	; (8003784 <FLASH_MassErase+0x28>)
 8003762:	2200      	movs	r2, #0
 8003764:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003766:	4b08      	ldr	r3, [pc, #32]	; (8003788 <FLASH_MassErase+0x2c>)
 8003768:	691a      	ldr	r2, [r3, #16]
 800376a:	4b07      	ldr	r3, [pc, #28]	; (8003788 <FLASH_MassErase+0x2c>)
 800376c:	2104      	movs	r1, #4
 800376e:	430a      	orrs	r2, r1
 8003770:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003772:	4b05      	ldr	r3, [pc, #20]	; (8003788 <FLASH_MassErase+0x2c>)
 8003774:	691a      	ldr	r2, [r3, #16]
 8003776:	4b04      	ldr	r3, [pc, #16]	; (8003788 <FLASH_MassErase+0x2c>)
 8003778:	2140      	movs	r1, #64	; 0x40
 800377a:	430a      	orrs	r2, r1
 800377c:	611a      	str	r2, [r3, #16]
}
 800377e:	46c0      	nop			; (mov r8, r8)
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	20000370 	.word	0x20000370
 8003788:	40022000 	.word	0x40022000

0800378c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003794:	4b0a      	ldr	r3, [pc, #40]	; (80037c0 <FLASH_PageErase+0x34>)
 8003796:	2200      	movs	r2, #0
 8003798:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800379a:	4b0a      	ldr	r3, [pc, #40]	; (80037c4 <FLASH_PageErase+0x38>)
 800379c:	691a      	ldr	r2, [r3, #16]
 800379e:	4b09      	ldr	r3, [pc, #36]	; (80037c4 <FLASH_PageErase+0x38>)
 80037a0:	2102      	movs	r1, #2
 80037a2:	430a      	orrs	r2, r1
 80037a4:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80037a6:	4b07      	ldr	r3, [pc, #28]	; (80037c4 <FLASH_PageErase+0x38>)
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80037ac:	4b05      	ldr	r3, [pc, #20]	; (80037c4 <FLASH_PageErase+0x38>)
 80037ae:	691a      	ldr	r2, [r3, #16]
 80037b0:	4b04      	ldr	r3, [pc, #16]	; (80037c4 <FLASH_PageErase+0x38>)
 80037b2:	2140      	movs	r1, #64	; 0x40
 80037b4:	430a      	orrs	r2, r1
 80037b6:	611a      	str	r2, [r3, #16]
}
 80037b8:	46c0      	nop			; (mov r8, r8)
 80037ba:	46bd      	mov	sp, r7
 80037bc:	b002      	add	sp, #8
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	20000370 	.word	0x20000370
 80037c4:	40022000 	.word	0x40022000

080037c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037d2:	2300      	movs	r3, #0
 80037d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037d6:	e14f      	b.n	8003a78 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2101      	movs	r1, #1
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	4091      	lsls	r1, r2
 80037e2:	000a      	movs	r2, r1
 80037e4:	4013      	ands	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d100      	bne.n	80037f0 <HAL_GPIO_Init+0x28>
 80037ee:	e140      	b.n	8003a72 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	2203      	movs	r2, #3
 80037f6:	4013      	ands	r3, r2
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d005      	beq.n	8003808 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	2203      	movs	r2, #3
 8003802:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003804:	2b02      	cmp	r3, #2
 8003806:	d130      	bne.n	800386a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	2203      	movs	r2, #3
 8003814:	409a      	lsls	r2, r3
 8003816:	0013      	movs	r3, r2
 8003818:	43da      	mvns	r2, r3
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	4013      	ands	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	68da      	ldr	r2, [r3, #12]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	409a      	lsls	r2, r3
 800382a:	0013      	movs	r3, r2
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	4313      	orrs	r3, r2
 8003830:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800383e:	2201      	movs	r2, #1
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	409a      	lsls	r2, r3
 8003844:	0013      	movs	r3, r2
 8003846:	43da      	mvns	r2, r3
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	091b      	lsrs	r3, r3, #4
 8003854:	2201      	movs	r2, #1
 8003856:	401a      	ands	r2, r3
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	409a      	lsls	r2, r3
 800385c:	0013      	movs	r3, r2
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	4313      	orrs	r3, r2
 8003862:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	693a      	ldr	r2, [r7, #16]
 8003868:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	2203      	movs	r2, #3
 8003870:	4013      	ands	r3, r2
 8003872:	2b03      	cmp	r3, #3
 8003874:	d017      	beq.n	80038a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	2203      	movs	r2, #3
 8003882:	409a      	lsls	r2, r3
 8003884:	0013      	movs	r3, r2
 8003886:	43da      	mvns	r2, r3
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	4013      	ands	r3, r2
 800388c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	689a      	ldr	r2, [r3, #8]
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	409a      	lsls	r2, r3
 8003898:	0013      	movs	r3, r2
 800389a:	693a      	ldr	r2, [r7, #16]
 800389c:	4313      	orrs	r3, r2
 800389e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	2203      	movs	r2, #3
 80038ac:	4013      	ands	r3, r2
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d123      	bne.n	80038fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	08da      	lsrs	r2, r3, #3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	3208      	adds	r2, #8
 80038ba:	0092      	lsls	r2, r2, #2
 80038bc:	58d3      	ldr	r3, [r2, r3]
 80038be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	2207      	movs	r2, #7
 80038c4:	4013      	ands	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	220f      	movs	r2, #15
 80038ca:	409a      	lsls	r2, r3
 80038cc:	0013      	movs	r3, r2
 80038ce:	43da      	mvns	r2, r3
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	4013      	ands	r3, r2
 80038d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	691a      	ldr	r2, [r3, #16]
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2107      	movs	r1, #7
 80038de:	400b      	ands	r3, r1
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	409a      	lsls	r2, r3
 80038e4:	0013      	movs	r3, r2
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	08da      	lsrs	r2, r3, #3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3208      	adds	r2, #8
 80038f4:	0092      	lsls	r2, r2, #2
 80038f6:	6939      	ldr	r1, [r7, #16]
 80038f8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	2203      	movs	r2, #3
 8003906:	409a      	lsls	r2, r3
 8003908:	0013      	movs	r3, r2
 800390a:	43da      	mvns	r2, r3
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	4013      	ands	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2203      	movs	r2, #3
 8003918:	401a      	ands	r2, r3
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	409a      	lsls	r2, r3
 8003920:	0013      	movs	r3, r2
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	23c0      	movs	r3, #192	; 0xc0
 8003934:	029b      	lsls	r3, r3, #10
 8003936:	4013      	ands	r3, r2
 8003938:	d100      	bne.n	800393c <HAL_GPIO_Init+0x174>
 800393a:	e09a      	b.n	8003a72 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800393c:	4b54      	ldr	r3, [pc, #336]	; (8003a90 <HAL_GPIO_Init+0x2c8>)
 800393e:	699a      	ldr	r2, [r3, #24]
 8003940:	4b53      	ldr	r3, [pc, #332]	; (8003a90 <HAL_GPIO_Init+0x2c8>)
 8003942:	2101      	movs	r1, #1
 8003944:	430a      	orrs	r2, r1
 8003946:	619a      	str	r2, [r3, #24]
 8003948:	4b51      	ldr	r3, [pc, #324]	; (8003a90 <HAL_GPIO_Init+0x2c8>)
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2201      	movs	r2, #1
 800394e:	4013      	ands	r3, r2
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003954:	4a4f      	ldr	r2, [pc, #316]	; (8003a94 <HAL_GPIO_Init+0x2cc>)
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	089b      	lsrs	r3, r3, #2
 800395a:	3302      	adds	r3, #2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	589b      	ldr	r3, [r3, r2]
 8003960:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	2203      	movs	r2, #3
 8003966:	4013      	ands	r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	220f      	movs	r2, #15
 800396c:	409a      	lsls	r2, r3
 800396e:	0013      	movs	r3, r2
 8003970:	43da      	mvns	r2, r3
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	4013      	ands	r3, r2
 8003976:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	2390      	movs	r3, #144	; 0x90
 800397c:	05db      	lsls	r3, r3, #23
 800397e:	429a      	cmp	r2, r3
 8003980:	d013      	beq.n	80039aa <HAL_GPIO_Init+0x1e2>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a44      	ldr	r2, [pc, #272]	; (8003a98 <HAL_GPIO_Init+0x2d0>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d00d      	beq.n	80039a6 <HAL_GPIO_Init+0x1de>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a43      	ldr	r2, [pc, #268]	; (8003a9c <HAL_GPIO_Init+0x2d4>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d007      	beq.n	80039a2 <HAL_GPIO_Init+0x1da>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a42      	ldr	r2, [pc, #264]	; (8003aa0 <HAL_GPIO_Init+0x2d8>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d101      	bne.n	800399e <HAL_GPIO_Init+0x1d6>
 800399a:	2303      	movs	r3, #3
 800399c:	e006      	b.n	80039ac <HAL_GPIO_Init+0x1e4>
 800399e:	2305      	movs	r3, #5
 80039a0:	e004      	b.n	80039ac <HAL_GPIO_Init+0x1e4>
 80039a2:	2302      	movs	r3, #2
 80039a4:	e002      	b.n	80039ac <HAL_GPIO_Init+0x1e4>
 80039a6:	2301      	movs	r3, #1
 80039a8:	e000      	b.n	80039ac <HAL_GPIO_Init+0x1e4>
 80039aa:	2300      	movs	r3, #0
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	2103      	movs	r1, #3
 80039b0:	400a      	ands	r2, r1
 80039b2:	0092      	lsls	r2, r2, #2
 80039b4:	4093      	lsls	r3, r2
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80039bc:	4935      	ldr	r1, [pc, #212]	; (8003a94 <HAL_GPIO_Init+0x2cc>)
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	089b      	lsrs	r3, r3, #2
 80039c2:	3302      	adds	r3, #2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039ca:	4b36      	ldr	r3, [pc, #216]	; (8003aa4 <HAL_GPIO_Init+0x2dc>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	43da      	mvns	r2, r3
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	4013      	ands	r3, r2
 80039d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	2380      	movs	r3, #128	; 0x80
 80039e0:	035b      	lsls	r3, r3, #13
 80039e2:	4013      	ands	r3, r2
 80039e4:	d003      	beq.n	80039ee <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80039ee:	4b2d      	ldr	r3, [pc, #180]	; (8003aa4 <HAL_GPIO_Init+0x2dc>)
 80039f0:	693a      	ldr	r2, [r7, #16]
 80039f2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80039f4:	4b2b      	ldr	r3, [pc, #172]	; (8003aa4 <HAL_GPIO_Init+0x2dc>)
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	43da      	mvns	r2, r3
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	4013      	ands	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	2380      	movs	r3, #128	; 0x80
 8003a0a:	039b      	lsls	r3, r3, #14
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	d003      	beq.n	8003a18 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003a18:	4b22      	ldr	r3, [pc, #136]	; (8003aa4 <HAL_GPIO_Init+0x2dc>)
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003a1e:	4b21      	ldr	r3, [pc, #132]	; (8003aa4 <HAL_GPIO_Init+0x2dc>)
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	43da      	mvns	r2, r3
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685a      	ldr	r2, [r3, #4]
 8003a32:	2380      	movs	r3, #128	; 0x80
 8003a34:	029b      	lsls	r3, r3, #10
 8003a36:	4013      	ands	r3, r2
 8003a38:	d003      	beq.n	8003a42 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003a42:	4b18      	ldr	r3, [pc, #96]	; (8003aa4 <HAL_GPIO_Init+0x2dc>)
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003a48:	4b16      	ldr	r3, [pc, #88]	; (8003aa4 <HAL_GPIO_Init+0x2dc>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	43da      	mvns	r2, r3
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	4013      	ands	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	2380      	movs	r3, #128	; 0x80
 8003a5e:	025b      	lsls	r3, r3, #9
 8003a60:	4013      	ands	r3, r2
 8003a62:	d003      	beq.n	8003a6c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003a6c:	4b0d      	ldr	r3, [pc, #52]	; (8003aa4 <HAL_GPIO_Init+0x2dc>)
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	3301      	adds	r3, #1
 8003a76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	40da      	lsrs	r2, r3
 8003a80:	1e13      	subs	r3, r2, #0
 8003a82:	d000      	beq.n	8003a86 <HAL_GPIO_Init+0x2be>
 8003a84:	e6a8      	b.n	80037d8 <HAL_GPIO_Init+0x10>
  } 
}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	46c0      	nop			; (mov r8, r8)
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	b006      	add	sp, #24
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40021000 	.word	0x40021000
 8003a94:	40010000 	.word	0x40010000
 8003a98:	48000400 	.word	0x48000400
 8003a9c:	48000800 	.word	0x48000800
 8003aa0:	48000c00 	.word	0x48000c00
 8003aa4:	40010400 	.word	0x40010400

08003aa8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	000a      	movs	r2, r1
 8003ab2:	1cbb      	adds	r3, r7, #2
 8003ab4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	1cba      	adds	r2, r7, #2
 8003abc:	8812      	ldrh	r2, [r2, #0]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	d004      	beq.n	8003acc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003ac2:	230f      	movs	r3, #15
 8003ac4:	18fb      	adds	r3, r7, r3
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	701a      	strb	r2, [r3, #0]
 8003aca:	e003      	b.n	8003ad4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003acc:	230f      	movs	r3, #15
 8003ace:	18fb      	adds	r3, r7, r3
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003ad4:	230f      	movs	r3, #15
 8003ad6:	18fb      	adds	r3, r7, r3
 8003ad8:	781b      	ldrb	r3, [r3, #0]
  }
 8003ada:	0018      	movs	r0, r3
 8003adc:	46bd      	mov	sp, r7
 8003ade:	b004      	add	sp, #16
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b082      	sub	sp, #8
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
 8003aea:	0008      	movs	r0, r1
 8003aec:	0011      	movs	r1, r2
 8003aee:	1cbb      	adds	r3, r7, #2
 8003af0:	1c02      	adds	r2, r0, #0
 8003af2:	801a      	strh	r2, [r3, #0]
 8003af4:	1c7b      	adds	r3, r7, #1
 8003af6:	1c0a      	adds	r2, r1, #0
 8003af8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003afa:	1c7b      	adds	r3, r7, #1
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d004      	beq.n	8003b0c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b02:	1cbb      	adds	r3, r7, #2
 8003b04:	881a      	ldrh	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b0a:	e003      	b.n	8003b14 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b0c:	1cbb      	adds	r3, r7, #2
 8003b0e:	881a      	ldrh	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b14:	46c0      	nop			; (mov r8, r8)
 8003b16:	46bd      	mov	sp, r7
 8003b18:	b002      	add	sp, #8
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e03d      	b.n	8003baa <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a20      	ldr	r2, [pc, #128]	; (8003bb4 <HAL_IWDG_Init+0x98>)
 8003b34:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a1f      	ldr	r2, [pc, #124]	; (8003bb8 <HAL_IWDG_Init+0x9c>)
 8003b3c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	6852      	ldr	r2, [r2, #4]
 8003b46:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	6892      	ldr	r2, [r2, #8]
 8003b50:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003b52:	f7fe fbb1 	bl	80022b8 <HAL_GetTick>
 8003b56:	0003      	movs	r3, r0
 8003b58:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003b5a:	e00e      	b.n	8003b7a <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003b5c:	f7fe fbac 	bl	80022b8 <HAL_GetTick>
 8003b60:	0002      	movs	r2, r0
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b27      	cmp	r3, #39	; 0x27
 8003b68:	d907      	bls.n	8003b7a <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	2207      	movs	r2, #7
 8003b72:	4013      	ands	r3, r2
 8003b74:	d001      	beq.n	8003b7a <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e017      	b.n	8003baa <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	2207      	movs	r2, #7
 8003b82:	4013      	ands	r3, r2
 8003b84:	d1ea      	bne.n	8003b5c <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	691a      	ldr	r2, [r3, #16]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d005      	beq.n	8003ba0 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	68d2      	ldr	r2, [r2, #12]
 8003b9c:	611a      	str	r2, [r3, #16]
 8003b9e:	e003      	b.n	8003ba8 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a05      	ldr	r2, [pc, #20]	; (8003bbc <HAL_IWDG_Init+0xa0>)
 8003ba6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	0018      	movs	r0, r3
 8003bac:	46bd      	mov	sp, r7
 8003bae:	b004      	add	sp, #16
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	46c0      	nop			; (mov r8, r8)
 8003bb4:	0000cccc 	.word	0x0000cccc
 8003bb8:	00005555 	.word	0x00005555
 8003bbc:	0000aaaa 	.word	0x0000aaaa

08003bc0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a03      	ldr	r2, [pc, #12]	; (8003bdc <HAL_IWDG_Refresh+0x1c>)
 8003bce:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	b002      	add	sp, #8
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	46c0      	nop			; (mov r8, r8)
 8003bdc:	0000aaaa 	.word	0x0000aaaa

08003be0 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	000a      	movs	r2, r1
 8003bea:	1cfb      	adds	r3, r7, #3
 8003bec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8003bee:	4b09      	ldr	r3, [pc, #36]	; (8003c14 <HAL_PWR_EnterSLEEPMode+0x34>)
 8003bf0:	691a      	ldr	r2, [r3, #16]
 8003bf2:	4b08      	ldr	r3, [pc, #32]	; (8003c14 <HAL_PWR_EnterSLEEPMode+0x34>)
 8003bf4:	2104      	movs	r1, #4
 8003bf6:	438a      	bics	r2, r1
 8003bf8:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003bfa:	1cfb      	adds	r3, r7, #3
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d101      	bne.n	8003c06 <HAL_PWR_EnterSLEEPMode+0x26>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003c02:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8003c04:	e002      	b.n	8003c0c <HAL_PWR_EnterSLEEPMode+0x2c>
    __SEV();
 8003c06:	bf40      	sev
    __WFE();
 8003c08:	bf20      	wfe
    __WFE();
 8003c0a:	bf20      	wfe
}
 8003c0c:	46c0      	nop			; (mov r8, r8)
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	b002      	add	sp, #8
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	e000ed00 	.word	0xe000ed00

08003c18 <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8003c1c:	4b04      	ldr	r3, [pc, #16]	; (8003c30 <HAL_PWR_EnableSleepOnExit+0x18>)
 8003c1e:	691a      	ldr	r2, [r3, #16]
 8003c20:	4b03      	ldr	r3, [pc, #12]	; (8003c30 <HAL_PWR_EnableSleepOnExit+0x18>)
 8003c22:	2102      	movs	r1, #2
 8003c24:	430a      	orrs	r2, r1
 8003c26:	611a      	str	r2, [r3, #16]
}
 8003c28:	46c0      	nop			; (mov r8, r8)
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	46c0      	nop			; (mov r8, r8)
 8003c30:	e000ed00 	.word	0xe000ed00

08003c34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b088      	sub	sp, #32
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e301      	b.n	800424a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	d100      	bne.n	8003c52 <HAL_RCC_OscConfig+0x1e>
 8003c50:	e08d      	b.n	8003d6e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003c52:	4bc3      	ldr	r3, [pc, #780]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	220c      	movs	r2, #12
 8003c58:	4013      	ands	r3, r2
 8003c5a:	2b04      	cmp	r3, #4
 8003c5c:	d00e      	beq.n	8003c7c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003c5e:	4bc0      	ldr	r3, [pc, #768]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	220c      	movs	r2, #12
 8003c64:	4013      	ands	r3, r2
 8003c66:	2b08      	cmp	r3, #8
 8003c68:	d116      	bne.n	8003c98 <HAL_RCC_OscConfig+0x64>
 8003c6a:	4bbd      	ldr	r3, [pc, #756]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	2380      	movs	r3, #128	; 0x80
 8003c70:	025b      	lsls	r3, r3, #9
 8003c72:	401a      	ands	r2, r3
 8003c74:	2380      	movs	r3, #128	; 0x80
 8003c76:	025b      	lsls	r3, r3, #9
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d10d      	bne.n	8003c98 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c7c:	4bb8      	ldr	r3, [pc, #736]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	2380      	movs	r3, #128	; 0x80
 8003c82:	029b      	lsls	r3, r3, #10
 8003c84:	4013      	ands	r3, r2
 8003c86:	d100      	bne.n	8003c8a <HAL_RCC_OscConfig+0x56>
 8003c88:	e070      	b.n	8003d6c <HAL_RCC_OscConfig+0x138>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d000      	beq.n	8003c94 <HAL_RCC_OscConfig+0x60>
 8003c92:	e06b      	b.n	8003d6c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e2d8      	b.n	800424a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d107      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x7c>
 8003ca0:	4baf      	ldr	r3, [pc, #700]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	4bae      	ldr	r3, [pc, #696]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003ca6:	2180      	movs	r1, #128	; 0x80
 8003ca8:	0249      	lsls	r1, r1, #9
 8003caa:	430a      	orrs	r2, r1
 8003cac:	601a      	str	r2, [r3, #0]
 8003cae:	e02f      	b.n	8003d10 <HAL_RCC_OscConfig+0xdc>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10c      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x9e>
 8003cb8:	4ba9      	ldr	r3, [pc, #676]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	4ba8      	ldr	r3, [pc, #672]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003cbe:	49a9      	ldr	r1, [pc, #676]	; (8003f64 <HAL_RCC_OscConfig+0x330>)
 8003cc0:	400a      	ands	r2, r1
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	4ba6      	ldr	r3, [pc, #664]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	4ba5      	ldr	r3, [pc, #660]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003cca:	49a7      	ldr	r1, [pc, #668]	; (8003f68 <HAL_RCC_OscConfig+0x334>)
 8003ccc:	400a      	ands	r2, r1
 8003cce:	601a      	str	r2, [r3, #0]
 8003cd0:	e01e      	b.n	8003d10 <HAL_RCC_OscConfig+0xdc>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2b05      	cmp	r3, #5
 8003cd8:	d10e      	bne.n	8003cf8 <HAL_RCC_OscConfig+0xc4>
 8003cda:	4ba1      	ldr	r3, [pc, #644]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	4ba0      	ldr	r3, [pc, #640]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003ce0:	2180      	movs	r1, #128	; 0x80
 8003ce2:	02c9      	lsls	r1, r1, #11
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	4b9d      	ldr	r3, [pc, #628]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	4b9c      	ldr	r3, [pc, #624]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003cee:	2180      	movs	r1, #128	; 0x80
 8003cf0:	0249      	lsls	r1, r1, #9
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	601a      	str	r2, [r3, #0]
 8003cf6:	e00b      	b.n	8003d10 <HAL_RCC_OscConfig+0xdc>
 8003cf8:	4b99      	ldr	r3, [pc, #612]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	4b98      	ldr	r3, [pc, #608]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003cfe:	4999      	ldr	r1, [pc, #612]	; (8003f64 <HAL_RCC_OscConfig+0x330>)
 8003d00:	400a      	ands	r2, r1
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	4b96      	ldr	r3, [pc, #600]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	4b95      	ldr	r3, [pc, #596]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003d0a:	4997      	ldr	r1, [pc, #604]	; (8003f68 <HAL_RCC_OscConfig+0x334>)
 8003d0c:	400a      	ands	r2, r1
 8003d0e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d014      	beq.n	8003d42 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d18:	f7fe face 	bl	80022b8 <HAL_GetTick>
 8003d1c:	0003      	movs	r3, r0
 8003d1e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d20:	e008      	b.n	8003d34 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d22:	f7fe fac9 	bl	80022b8 <HAL_GetTick>
 8003d26:	0002      	movs	r2, r0
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b64      	cmp	r3, #100	; 0x64
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e28a      	b.n	800424a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d34:	4b8a      	ldr	r3, [pc, #552]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	2380      	movs	r3, #128	; 0x80
 8003d3a:	029b      	lsls	r3, r3, #10
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	d0f0      	beq.n	8003d22 <HAL_RCC_OscConfig+0xee>
 8003d40:	e015      	b.n	8003d6e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d42:	f7fe fab9 	bl	80022b8 <HAL_GetTick>
 8003d46:	0003      	movs	r3, r0
 8003d48:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d4c:	f7fe fab4 	bl	80022b8 <HAL_GetTick>
 8003d50:	0002      	movs	r2, r0
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b64      	cmp	r3, #100	; 0x64
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e275      	b.n	800424a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d5e:	4b80      	ldr	r3, [pc, #512]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	2380      	movs	r3, #128	; 0x80
 8003d64:	029b      	lsls	r3, r3, #10
 8003d66:	4013      	ands	r3, r2
 8003d68:	d1f0      	bne.n	8003d4c <HAL_RCC_OscConfig+0x118>
 8003d6a:	e000      	b.n	8003d6e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d6c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2202      	movs	r2, #2
 8003d74:	4013      	ands	r3, r2
 8003d76:	d100      	bne.n	8003d7a <HAL_RCC_OscConfig+0x146>
 8003d78:	e069      	b.n	8003e4e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003d7a:	4b79      	ldr	r3, [pc, #484]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	220c      	movs	r2, #12
 8003d80:	4013      	ands	r3, r2
 8003d82:	d00b      	beq.n	8003d9c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003d84:	4b76      	ldr	r3, [pc, #472]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	220c      	movs	r2, #12
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	2b08      	cmp	r3, #8
 8003d8e:	d11c      	bne.n	8003dca <HAL_RCC_OscConfig+0x196>
 8003d90:	4b73      	ldr	r3, [pc, #460]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	2380      	movs	r3, #128	; 0x80
 8003d96:	025b      	lsls	r3, r3, #9
 8003d98:	4013      	ands	r3, r2
 8003d9a:	d116      	bne.n	8003dca <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d9c:	4b70      	ldr	r3, [pc, #448]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2202      	movs	r2, #2
 8003da2:	4013      	ands	r3, r2
 8003da4:	d005      	beq.n	8003db2 <HAL_RCC_OscConfig+0x17e>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d001      	beq.n	8003db2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e24b      	b.n	800424a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003db2:	4b6b      	ldr	r3, [pc, #428]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	22f8      	movs	r2, #248	; 0xf8
 8003db8:	4393      	bics	r3, r2
 8003dba:	0019      	movs	r1, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	00da      	lsls	r2, r3, #3
 8003dc2:	4b67      	ldr	r3, [pc, #412]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dc8:	e041      	b.n	8003e4e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d024      	beq.n	8003e1c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dd2:	4b63      	ldr	r3, [pc, #396]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	4b62      	ldr	r3, [pc, #392]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003dd8:	2101      	movs	r1, #1
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dde:	f7fe fa6b 	bl	80022b8 <HAL_GetTick>
 8003de2:	0003      	movs	r3, r0
 8003de4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de6:	e008      	b.n	8003dfa <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003de8:	f7fe fa66 	bl	80022b8 <HAL_GetTick>
 8003dec:	0002      	movs	r2, r0
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d901      	bls.n	8003dfa <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e227      	b.n	800424a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dfa:	4b59      	ldr	r3, [pc, #356]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2202      	movs	r2, #2
 8003e00:	4013      	ands	r3, r2
 8003e02:	d0f1      	beq.n	8003de8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e04:	4b56      	ldr	r3, [pc, #344]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	22f8      	movs	r2, #248	; 0xf8
 8003e0a:	4393      	bics	r3, r2
 8003e0c:	0019      	movs	r1, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	00da      	lsls	r2, r3, #3
 8003e14:	4b52      	ldr	r3, [pc, #328]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003e16:	430a      	orrs	r2, r1
 8003e18:	601a      	str	r2, [r3, #0]
 8003e1a:	e018      	b.n	8003e4e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e1c:	4b50      	ldr	r3, [pc, #320]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	4b4f      	ldr	r3, [pc, #316]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003e22:	2101      	movs	r1, #1
 8003e24:	438a      	bics	r2, r1
 8003e26:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e28:	f7fe fa46 	bl	80022b8 <HAL_GetTick>
 8003e2c:	0003      	movs	r3, r0
 8003e2e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e32:	f7fe fa41 	bl	80022b8 <HAL_GetTick>
 8003e36:	0002      	movs	r2, r0
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e202      	b.n	800424a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e44:	4b46      	ldr	r3, [pc, #280]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2202      	movs	r2, #2
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	d1f1      	bne.n	8003e32 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2208      	movs	r2, #8
 8003e54:	4013      	ands	r3, r2
 8003e56:	d036      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	69db      	ldr	r3, [r3, #28]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d019      	beq.n	8003e94 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e60:	4b3f      	ldr	r3, [pc, #252]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003e62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e64:	4b3e      	ldr	r3, [pc, #248]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003e66:	2101      	movs	r1, #1
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e6c:	f7fe fa24 	bl	80022b8 <HAL_GetTick>
 8003e70:	0003      	movs	r3, r0
 8003e72:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e74:	e008      	b.n	8003e88 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e76:	f7fe fa1f 	bl	80022b8 <HAL_GetTick>
 8003e7a:	0002      	movs	r2, r0
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e1e0      	b.n	800424a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e88:	4b35      	ldr	r3, [pc, #212]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	4013      	ands	r3, r2
 8003e90:	d0f1      	beq.n	8003e76 <HAL_RCC_OscConfig+0x242>
 8003e92:	e018      	b.n	8003ec6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e94:	4b32      	ldr	r3, [pc, #200]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003e96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e98:	4b31      	ldr	r3, [pc, #196]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	438a      	bics	r2, r1
 8003e9e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ea0:	f7fe fa0a 	bl	80022b8 <HAL_GetTick>
 8003ea4:	0003      	movs	r3, r0
 8003ea6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ea8:	e008      	b.n	8003ebc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003eaa:	f7fe fa05 	bl	80022b8 <HAL_GetTick>
 8003eae:	0002      	movs	r2, r0
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d901      	bls.n	8003ebc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e1c6      	b.n	800424a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ebc:	4b28      	ldr	r3, [pc, #160]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	d1f1      	bne.n	8003eaa <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2204      	movs	r2, #4
 8003ecc:	4013      	ands	r3, r2
 8003ece:	d100      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x29e>
 8003ed0:	e0b4      	b.n	800403c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ed2:	201f      	movs	r0, #31
 8003ed4:	183b      	adds	r3, r7, r0
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eda:	4b21      	ldr	r3, [pc, #132]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003edc:	69da      	ldr	r2, [r3, #28]
 8003ede:	2380      	movs	r3, #128	; 0x80
 8003ee0:	055b      	lsls	r3, r3, #21
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	d110      	bne.n	8003f08 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ee6:	4b1e      	ldr	r3, [pc, #120]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003ee8:	69da      	ldr	r2, [r3, #28]
 8003eea:	4b1d      	ldr	r3, [pc, #116]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003eec:	2180      	movs	r1, #128	; 0x80
 8003eee:	0549      	lsls	r1, r1, #21
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	61da      	str	r2, [r3, #28]
 8003ef4:	4b1a      	ldr	r3, [pc, #104]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003ef6:	69da      	ldr	r2, [r3, #28]
 8003ef8:	2380      	movs	r3, #128	; 0x80
 8003efa:	055b      	lsls	r3, r3, #21
 8003efc:	4013      	ands	r3, r2
 8003efe:	60fb      	str	r3, [r7, #12]
 8003f00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003f02:	183b      	adds	r3, r7, r0
 8003f04:	2201      	movs	r2, #1
 8003f06:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f08:	4b18      	ldr	r3, [pc, #96]	; (8003f6c <HAL_RCC_OscConfig+0x338>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	2380      	movs	r3, #128	; 0x80
 8003f0e:	005b      	lsls	r3, r3, #1
 8003f10:	4013      	ands	r3, r2
 8003f12:	d11a      	bne.n	8003f4a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f14:	4b15      	ldr	r3, [pc, #84]	; (8003f6c <HAL_RCC_OscConfig+0x338>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	4b14      	ldr	r3, [pc, #80]	; (8003f6c <HAL_RCC_OscConfig+0x338>)
 8003f1a:	2180      	movs	r1, #128	; 0x80
 8003f1c:	0049      	lsls	r1, r1, #1
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f22:	f7fe f9c9 	bl	80022b8 <HAL_GetTick>
 8003f26:	0003      	movs	r3, r0
 8003f28:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f2c:	f7fe f9c4 	bl	80022b8 <HAL_GetTick>
 8003f30:	0002      	movs	r2, r0
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b64      	cmp	r3, #100	; 0x64
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e185      	b.n	800424a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f3e:	4b0b      	ldr	r3, [pc, #44]	; (8003f6c <HAL_RCC_OscConfig+0x338>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	2380      	movs	r3, #128	; 0x80
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	4013      	ands	r3, r2
 8003f48:	d0f0      	beq.n	8003f2c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d10e      	bne.n	8003f70 <HAL_RCC_OscConfig+0x33c>
 8003f52:	4b03      	ldr	r3, [pc, #12]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003f54:	6a1a      	ldr	r2, [r3, #32]
 8003f56:	4b02      	ldr	r3, [pc, #8]	; (8003f60 <HAL_RCC_OscConfig+0x32c>)
 8003f58:	2101      	movs	r1, #1
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	621a      	str	r2, [r3, #32]
 8003f5e:	e035      	b.n	8003fcc <HAL_RCC_OscConfig+0x398>
 8003f60:	40021000 	.word	0x40021000
 8003f64:	fffeffff 	.word	0xfffeffff
 8003f68:	fffbffff 	.word	0xfffbffff
 8003f6c:	40007000 	.word	0x40007000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d10c      	bne.n	8003f92 <HAL_RCC_OscConfig+0x35e>
 8003f78:	4bb6      	ldr	r3, [pc, #728]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003f7a:	6a1a      	ldr	r2, [r3, #32]
 8003f7c:	4bb5      	ldr	r3, [pc, #724]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003f7e:	2101      	movs	r1, #1
 8003f80:	438a      	bics	r2, r1
 8003f82:	621a      	str	r2, [r3, #32]
 8003f84:	4bb3      	ldr	r3, [pc, #716]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003f86:	6a1a      	ldr	r2, [r3, #32]
 8003f88:	4bb2      	ldr	r3, [pc, #712]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003f8a:	2104      	movs	r1, #4
 8003f8c:	438a      	bics	r2, r1
 8003f8e:	621a      	str	r2, [r3, #32]
 8003f90:	e01c      	b.n	8003fcc <HAL_RCC_OscConfig+0x398>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	2b05      	cmp	r3, #5
 8003f98:	d10c      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x380>
 8003f9a:	4bae      	ldr	r3, [pc, #696]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003f9c:	6a1a      	ldr	r2, [r3, #32]
 8003f9e:	4bad      	ldr	r3, [pc, #692]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003fa0:	2104      	movs	r1, #4
 8003fa2:	430a      	orrs	r2, r1
 8003fa4:	621a      	str	r2, [r3, #32]
 8003fa6:	4bab      	ldr	r3, [pc, #684]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003fa8:	6a1a      	ldr	r2, [r3, #32]
 8003faa:	4baa      	ldr	r3, [pc, #680]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003fac:	2101      	movs	r1, #1
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	621a      	str	r2, [r3, #32]
 8003fb2:	e00b      	b.n	8003fcc <HAL_RCC_OscConfig+0x398>
 8003fb4:	4ba7      	ldr	r3, [pc, #668]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003fb6:	6a1a      	ldr	r2, [r3, #32]
 8003fb8:	4ba6      	ldr	r3, [pc, #664]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003fba:	2101      	movs	r1, #1
 8003fbc:	438a      	bics	r2, r1
 8003fbe:	621a      	str	r2, [r3, #32]
 8003fc0:	4ba4      	ldr	r3, [pc, #656]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003fc2:	6a1a      	ldr	r2, [r3, #32]
 8003fc4:	4ba3      	ldr	r3, [pc, #652]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003fc6:	2104      	movs	r1, #4
 8003fc8:	438a      	bics	r2, r1
 8003fca:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d014      	beq.n	8003ffe <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fd4:	f7fe f970 	bl	80022b8 <HAL_GetTick>
 8003fd8:	0003      	movs	r3, r0
 8003fda:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fdc:	e009      	b.n	8003ff2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fde:	f7fe f96b 	bl	80022b8 <HAL_GetTick>
 8003fe2:	0002      	movs	r2, r0
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	4a9b      	ldr	r2, [pc, #620]	; (8004258 <HAL_RCC_OscConfig+0x624>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e12b      	b.n	800424a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff2:	4b98      	ldr	r3, [pc, #608]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8003ff4:	6a1b      	ldr	r3, [r3, #32]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	d0f0      	beq.n	8003fde <HAL_RCC_OscConfig+0x3aa>
 8003ffc:	e013      	b.n	8004026 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ffe:	f7fe f95b 	bl	80022b8 <HAL_GetTick>
 8004002:	0003      	movs	r3, r0
 8004004:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004006:	e009      	b.n	800401c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004008:	f7fe f956 	bl	80022b8 <HAL_GetTick>
 800400c:	0002      	movs	r2, r0
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	4a91      	ldr	r2, [pc, #580]	; (8004258 <HAL_RCC_OscConfig+0x624>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d901      	bls.n	800401c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e116      	b.n	800424a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800401c:	4b8d      	ldr	r3, [pc, #564]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	2202      	movs	r2, #2
 8004022:	4013      	ands	r3, r2
 8004024:	d1f0      	bne.n	8004008 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004026:	231f      	movs	r3, #31
 8004028:	18fb      	adds	r3, r7, r3
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	2b01      	cmp	r3, #1
 800402e:	d105      	bne.n	800403c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004030:	4b88      	ldr	r3, [pc, #544]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004032:	69da      	ldr	r2, [r3, #28]
 8004034:	4b87      	ldr	r3, [pc, #540]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004036:	4989      	ldr	r1, [pc, #548]	; (800425c <HAL_RCC_OscConfig+0x628>)
 8004038:	400a      	ands	r2, r1
 800403a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2210      	movs	r2, #16
 8004042:	4013      	ands	r3, r2
 8004044:	d063      	beq.n	800410e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	2b01      	cmp	r3, #1
 800404c:	d12a      	bne.n	80040a4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800404e:	4b81      	ldr	r3, [pc, #516]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004050:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004052:	4b80      	ldr	r3, [pc, #512]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004054:	2104      	movs	r1, #4
 8004056:	430a      	orrs	r2, r1
 8004058:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800405a:	4b7e      	ldr	r3, [pc, #504]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 800405c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800405e:	4b7d      	ldr	r3, [pc, #500]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004060:	2101      	movs	r1, #1
 8004062:	430a      	orrs	r2, r1
 8004064:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004066:	f7fe f927 	bl	80022b8 <HAL_GetTick>
 800406a:	0003      	movs	r3, r0
 800406c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800406e:	e008      	b.n	8004082 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004070:	f7fe f922 	bl	80022b8 <HAL_GetTick>
 8004074:	0002      	movs	r2, r0
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e0e3      	b.n	800424a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004082:	4b74      	ldr	r3, [pc, #464]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004086:	2202      	movs	r2, #2
 8004088:	4013      	ands	r3, r2
 800408a:	d0f1      	beq.n	8004070 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800408c:	4b71      	ldr	r3, [pc, #452]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 800408e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004090:	22f8      	movs	r2, #248	; 0xf8
 8004092:	4393      	bics	r3, r2
 8004094:	0019      	movs	r1, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	00da      	lsls	r2, r3, #3
 800409c:	4b6d      	ldr	r3, [pc, #436]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 800409e:	430a      	orrs	r2, r1
 80040a0:	635a      	str	r2, [r3, #52]	; 0x34
 80040a2:	e034      	b.n	800410e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	3305      	adds	r3, #5
 80040aa:	d111      	bne.n	80040d0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80040ac:	4b69      	ldr	r3, [pc, #420]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80040ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040b0:	4b68      	ldr	r3, [pc, #416]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80040b2:	2104      	movs	r1, #4
 80040b4:	438a      	bics	r2, r1
 80040b6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80040b8:	4b66      	ldr	r3, [pc, #408]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80040ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040bc:	22f8      	movs	r2, #248	; 0xf8
 80040be:	4393      	bics	r3, r2
 80040c0:	0019      	movs	r1, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	699b      	ldr	r3, [r3, #24]
 80040c6:	00da      	lsls	r2, r3, #3
 80040c8:	4b62      	ldr	r3, [pc, #392]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80040ca:	430a      	orrs	r2, r1
 80040cc:	635a      	str	r2, [r3, #52]	; 0x34
 80040ce:	e01e      	b.n	800410e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80040d0:	4b60      	ldr	r3, [pc, #384]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80040d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040d4:	4b5f      	ldr	r3, [pc, #380]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80040d6:	2104      	movs	r1, #4
 80040d8:	430a      	orrs	r2, r1
 80040da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80040dc:	4b5d      	ldr	r3, [pc, #372]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80040de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040e0:	4b5c      	ldr	r3, [pc, #368]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80040e2:	2101      	movs	r1, #1
 80040e4:	438a      	bics	r2, r1
 80040e6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040e8:	f7fe f8e6 	bl	80022b8 <HAL_GetTick>
 80040ec:	0003      	movs	r3, r0
 80040ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80040f0:	e008      	b.n	8004104 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80040f2:	f7fe f8e1 	bl	80022b8 <HAL_GetTick>
 80040f6:	0002      	movs	r2, r0
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e0a2      	b.n	800424a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004104:	4b53      	ldr	r3, [pc, #332]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004108:	2202      	movs	r2, #2
 800410a:	4013      	ands	r3, r2
 800410c:	d1f1      	bne.n	80040f2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d100      	bne.n	8004118 <HAL_RCC_OscConfig+0x4e4>
 8004116:	e097      	b.n	8004248 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004118:	4b4e      	ldr	r3, [pc, #312]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	220c      	movs	r2, #12
 800411e:	4013      	ands	r3, r2
 8004120:	2b08      	cmp	r3, #8
 8004122:	d100      	bne.n	8004126 <HAL_RCC_OscConfig+0x4f2>
 8004124:	e06b      	b.n	80041fe <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	2b02      	cmp	r3, #2
 800412c:	d14c      	bne.n	80041c8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800412e:	4b49      	ldr	r3, [pc, #292]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	4b48      	ldr	r3, [pc, #288]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004134:	494a      	ldr	r1, [pc, #296]	; (8004260 <HAL_RCC_OscConfig+0x62c>)
 8004136:	400a      	ands	r2, r1
 8004138:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800413a:	f7fe f8bd 	bl	80022b8 <HAL_GetTick>
 800413e:	0003      	movs	r3, r0
 8004140:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004142:	e008      	b.n	8004156 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004144:	f7fe f8b8 	bl	80022b8 <HAL_GetTick>
 8004148:	0002      	movs	r2, r0
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	2b02      	cmp	r3, #2
 8004150:	d901      	bls.n	8004156 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e079      	b.n	800424a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004156:	4b3f      	ldr	r3, [pc, #252]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	2380      	movs	r3, #128	; 0x80
 800415c:	049b      	lsls	r3, r3, #18
 800415e:	4013      	ands	r3, r2
 8004160:	d1f0      	bne.n	8004144 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004162:	4b3c      	ldr	r3, [pc, #240]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004166:	220f      	movs	r2, #15
 8004168:	4393      	bics	r3, r2
 800416a:	0019      	movs	r1, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004170:	4b38      	ldr	r3, [pc, #224]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004172:	430a      	orrs	r2, r1
 8004174:	62da      	str	r2, [r3, #44]	; 0x2c
 8004176:	4b37      	ldr	r3, [pc, #220]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	4a3a      	ldr	r2, [pc, #232]	; (8004264 <HAL_RCC_OscConfig+0x630>)
 800417c:	4013      	ands	r3, r2
 800417e:	0019      	movs	r1, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004188:	431a      	orrs	r2, r3
 800418a:	4b32      	ldr	r3, [pc, #200]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 800418c:	430a      	orrs	r2, r1
 800418e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004190:	4b30      	ldr	r3, [pc, #192]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	4b2f      	ldr	r3, [pc, #188]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004196:	2180      	movs	r1, #128	; 0x80
 8004198:	0449      	lsls	r1, r1, #17
 800419a:	430a      	orrs	r2, r1
 800419c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800419e:	f7fe f88b 	bl	80022b8 <HAL_GetTick>
 80041a2:	0003      	movs	r3, r0
 80041a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041a6:	e008      	b.n	80041ba <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041a8:	f7fe f886 	bl	80022b8 <HAL_GetTick>
 80041ac:	0002      	movs	r2, r0
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e047      	b.n	800424a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041ba:	4b26      	ldr	r3, [pc, #152]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	2380      	movs	r3, #128	; 0x80
 80041c0:	049b      	lsls	r3, r3, #18
 80041c2:	4013      	ands	r3, r2
 80041c4:	d0f0      	beq.n	80041a8 <HAL_RCC_OscConfig+0x574>
 80041c6:	e03f      	b.n	8004248 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c8:	4b22      	ldr	r3, [pc, #136]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	4b21      	ldr	r3, [pc, #132]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80041ce:	4924      	ldr	r1, [pc, #144]	; (8004260 <HAL_RCC_OscConfig+0x62c>)
 80041d0:	400a      	ands	r2, r1
 80041d2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d4:	f7fe f870 	bl	80022b8 <HAL_GetTick>
 80041d8:	0003      	movs	r3, r0
 80041da:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041dc:	e008      	b.n	80041f0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041de:	f7fe f86b 	bl	80022b8 <HAL_GetTick>
 80041e2:	0002      	movs	r2, r0
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d901      	bls.n	80041f0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e02c      	b.n	800424a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041f0:	4b18      	ldr	r3, [pc, #96]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	2380      	movs	r3, #128	; 0x80
 80041f6:	049b      	lsls	r3, r3, #18
 80041f8:	4013      	ands	r3, r2
 80041fa:	d1f0      	bne.n	80041de <HAL_RCC_OscConfig+0x5aa>
 80041fc:	e024      	b.n	8004248 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d101      	bne.n	800420a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e01f      	b.n	800424a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800420a:	4b12      	ldr	r3, [pc, #72]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004210:	4b10      	ldr	r3, [pc, #64]	; (8004254 <HAL_RCC_OscConfig+0x620>)
 8004212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004214:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	2380      	movs	r3, #128	; 0x80
 800421a:	025b      	lsls	r3, r3, #9
 800421c:	401a      	ands	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004222:	429a      	cmp	r2, r3
 8004224:	d10e      	bne.n	8004244 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	220f      	movs	r2, #15
 800422a:	401a      	ands	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004230:	429a      	cmp	r2, r3
 8004232:	d107      	bne.n	8004244 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	23f0      	movs	r3, #240	; 0xf0
 8004238:	039b      	lsls	r3, r3, #14
 800423a:	401a      	ands	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004240:	429a      	cmp	r2, r3
 8004242:	d001      	beq.n	8004248 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e000      	b.n	800424a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	0018      	movs	r0, r3
 800424c:	46bd      	mov	sp, r7
 800424e:	b008      	add	sp, #32
 8004250:	bd80      	pop	{r7, pc}
 8004252:	46c0      	nop			; (mov r8, r8)
 8004254:	40021000 	.word	0x40021000
 8004258:	00001388 	.word	0x00001388
 800425c:	efffffff 	.word	0xefffffff
 8004260:	feffffff 	.word	0xfeffffff
 8004264:	ffc2ffff 	.word	0xffc2ffff

08004268 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d101      	bne.n	800427c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e0b3      	b.n	80043e4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800427c:	4b5b      	ldr	r3, [pc, #364]	; (80043ec <HAL_RCC_ClockConfig+0x184>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2201      	movs	r2, #1
 8004282:	4013      	ands	r3, r2
 8004284:	683a      	ldr	r2, [r7, #0]
 8004286:	429a      	cmp	r2, r3
 8004288:	d911      	bls.n	80042ae <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800428a:	4b58      	ldr	r3, [pc, #352]	; (80043ec <HAL_RCC_ClockConfig+0x184>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2201      	movs	r2, #1
 8004290:	4393      	bics	r3, r2
 8004292:	0019      	movs	r1, r3
 8004294:	4b55      	ldr	r3, [pc, #340]	; (80043ec <HAL_RCC_ClockConfig+0x184>)
 8004296:	683a      	ldr	r2, [r7, #0]
 8004298:	430a      	orrs	r2, r1
 800429a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800429c:	4b53      	ldr	r3, [pc, #332]	; (80043ec <HAL_RCC_ClockConfig+0x184>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2201      	movs	r2, #1
 80042a2:	4013      	ands	r3, r2
 80042a4:	683a      	ldr	r2, [r7, #0]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d001      	beq.n	80042ae <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e09a      	b.n	80043e4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2202      	movs	r2, #2
 80042b4:	4013      	ands	r3, r2
 80042b6:	d015      	beq.n	80042e4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2204      	movs	r2, #4
 80042be:	4013      	ands	r3, r2
 80042c0:	d006      	beq.n	80042d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80042c2:	4b4b      	ldr	r3, [pc, #300]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 80042c4:	685a      	ldr	r2, [r3, #4]
 80042c6:	4b4a      	ldr	r3, [pc, #296]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 80042c8:	21e0      	movs	r1, #224	; 0xe0
 80042ca:	00c9      	lsls	r1, r1, #3
 80042cc:	430a      	orrs	r2, r1
 80042ce:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042d0:	4b47      	ldr	r3, [pc, #284]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	22f0      	movs	r2, #240	; 0xf0
 80042d6:	4393      	bics	r3, r2
 80042d8:	0019      	movs	r1, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689a      	ldr	r2, [r3, #8]
 80042de:	4b44      	ldr	r3, [pc, #272]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 80042e0:	430a      	orrs	r2, r1
 80042e2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2201      	movs	r2, #1
 80042ea:	4013      	ands	r3, r2
 80042ec:	d040      	beq.n	8004370 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d107      	bne.n	8004306 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042f6:	4b3e      	ldr	r3, [pc, #248]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	2380      	movs	r3, #128	; 0x80
 80042fc:	029b      	lsls	r3, r3, #10
 80042fe:	4013      	ands	r3, r2
 8004300:	d114      	bne.n	800432c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e06e      	b.n	80043e4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b02      	cmp	r3, #2
 800430c:	d107      	bne.n	800431e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800430e:	4b38      	ldr	r3, [pc, #224]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	2380      	movs	r3, #128	; 0x80
 8004314:	049b      	lsls	r3, r3, #18
 8004316:	4013      	ands	r3, r2
 8004318:	d108      	bne.n	800432c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e062      	b.n	80043e4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800431e:	4b34      	ldr	r3, [pc, #208]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2202      	movs	r2, #2
 8004324:	4013      	ands	r3, r2
 8004326:	d101      	bne.n	800432c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e05b      	b.n	80043e4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800432c:	4b30      	ldr	r3, [pc, #192]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2203      	movs	r2, #3
 8004332:	4393      	bics	r3, r2
 8004334:	0019      	movs	r1, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685a      	ldr	r2, [r3, #4]
 800433a:	4b2d      	ldr	r3, [pc, #180]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 800433c:	430a      	orrs	r2, r1
 800433e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004340:	f7fd ffba 	bl	80022b8 <HAL_GetTick>
 8004344:	0003      	movs	r3, r0
 8004346:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004348:	e009      	b.n	800435e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800434a:	f7fd ffb5 	bl	80022b8 <HAL_GetTick>
 800434e:	0002      	movs	r2, r0
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	4a27      	ldr	r2, [pc, #156]	; (80043f4 <HAL_RCC_ClockConfig+0x18c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d901      	bls.n	800435e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e042      	b.n	80043e4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435e:	4b24      	ldr	r3, [pc, #144]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	220c      	movs	r2, #12
 8004364:	401a      	ands	r2, r3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	429a      	cmp	r2, r3
 800436e:	d1ec      	bne.n	800434a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004370:	4b1e      	ldr	r3, [pc, #120]	; (80043ec <HAL_RCC_ClockConfig+0x184>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2201      	movs	r2, #1
 8004376:	4013      	ands	r3, r2
 8004378:	683a      	ldr	r2, [r7, #0]
 800437a:	429a      	cmp	r2, r3
 800437c:	d211      	bcs.n	80043a2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800437e:	4b1b      	ldr	r3, [pc, #108]	; (80043ec <HAL_RCC_ClockConfig+0x184>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2201      	movs	r2, #1
 8004384:	4393      	bics	r3, r2
 8004386:	0019      	movs	r1, r3
 8004388:	4b18      	ldr	r3, [pc, #96]	; (80043ec <HAL_RCC_ClockConfig+0x184>)
 800438a:	683a      	ldr	r2, [r7, #0]
 800438c:	430a      	orrs	r2, r1
 800438e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004390:	4b16      	ldr	r3, [pc, #88]	; (80043ec <HAL_RCC_ClockConfig+0x184>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2201      	movs	r2, #1
 8004396:	4013      	ands	r3, r2
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	429a      	cmp	r2, r3
 800439c:	d001      	beq.n	80043a2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e020      	b.n	80043e4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2204      	movs	r2, #4
 80043a8:	4013      	ands	r3, r2
 80043aa:	d009      	beq.n	80043c0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80043ac:	4b10      	ldr	r3, [pc, #64]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	4a11      	ldr	r2, [pc, #68]	; (80043f8 <HAL_RCC_ClockConfig+0x190>)
 80043b2:	4013      	ands	r3, r2
 80043b4:	0019      	movs	r1, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	68da      	ldr	r2, [r3, #12]
 80043ba:	4b0d      	ldr	r3, [pc, #52]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 80043bc:	430a      	orrs	r2, r1
 80043be:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80043c0:	f000 f820 	bl	8004404 <HAL_RCC_GetSysClockFreq>
 80043c4:	0001      	movs	r1, r0
 80043c6:	4b0a      	ldr	r3, [pc, #40]	; (80043f0 <HAL_RCC_ClockConfig+0x188>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	091b      	lsrs	r3, r3, #4
 80043cc:	220f      	movs	r2, #15
 80043ce:	4013      	ands	r3, r2
 80043d0:	4a0a      	ldr	r2, [pc, #40]	; (80043fc <HAL_RCC_ClockConfig+0x194>)
 80043d2:	5cd3      	ldrb	r3, [r2, r3]
 80043d4:	000a      	movs	r2, r1
 80043d6:	40da      	lsrs	r2, r3
 80043d8:	4b09      	ldr	r3, [pc, #36]	; (8004400 <HAL_RCC_ClockConfig+0x198>)
 80043da:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80043dc:	2003      	movs	r0, #3
 80043de:	f7fd ff25 	bl	800222c <HAL_InitTick>
  
  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	0018      	movs	r0, r3
 80043e6:	46bd      	mov	sp, r7
 80043e8:	b004      	add	sp, #16
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	40022000 	.word	0x40022000
 80043f0:	40021000 	.word	0x40021000
 80043f4:	00001388 	.word	0x00001388
 80043f8:	fffff8ff 	.word	0xfffff8ff
 80043fc:	08006f10 	.word	0x08006f10
 8004400:	20000004 	.word	0x20000004

08004404 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800440a:	2300      	movs	r3, #0
 800440c:	60fb      	str	r3, [r7, #12]
 800440e:	2300      	movs	r3, #0
 8004410:	60bb      	str	r3, [r7, #8]
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]
 8004416:	2300      	movs	r3, #0
 8004418:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800441a:	2300      	movs	r3, #0
 800441c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800441e:	4b20      	ldr	r3, [pc, #128]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	220c      	movs	r2, #12
 8004428:	4013      	ands	r3, r2
 800442a:	2b04      	cmp	r3, #4
 800442c:	d002      	beq.n	8004434 <HAL_RCC_GetSysClockFreq+0x30>
 800442e:	2b08      	cmp	r3, #8
 8004430:	d003      	beq.n	800443a <HAL_RCC_GetSysClockFreq+0x36>
 8004432:	e02c      	b.n	800448e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004434:	4b1b      	ldr	r3, [pc, #108]	; (80044a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004436:	613b      	str	r3, [r7, #16]
      break;
 8004438:	e02c      	b.n	8004494 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	0c9b      	lsrs	r3, r3, #18
 800443e:	220f      	movs	r2, #15
 8004440:	4013      	ands	r3, r2
 8004442:	4a19      	ldr	r2, [pc, #100]	; (80044a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004444:	5cd3      	ldrb	r3, [r2, r3]
 8004446:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004448:	4b15      	ldr	r3, [pc, #84]	; (80044a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800444a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444c:	220f      	movs	r2, #15
 800444e:	4013      	ands	r3, r2
 8004450:	4a16      	ldr	r2, [pc, #88]	; (80044ac <HAL_RCC_GetSysClockFreq+0xa8>)
 8004452:	5cd3      	ldrb	r3, [r2, r3]
 8004454:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	2380      	movs	r3, #128	; 0x80
 800445a:	025b      	lsls	r3, r3, #9
 800445c:	4013      	ands	r3, r2
 800445e:	d009      	beq.n	8004474 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004460:	68b9      	ldr	r1, [r7, #8]
 8004462:	4810      	ldr	r0, [pc, #64]	; (80044a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004464:	f7fb fe5a 	bl	800011c <__udivsi3>
 8004468:	0003      	movs	r3, r0
 800446a:	001a      	movs	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4353      	muls	r3, r2
 8004470:	617b      	str	r3, [r7, #20]
 8004472:	e009      	b.n	8004488 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004474:	6879      	ldr	r1, [r7, #4]
 8004476:	000a      	movs	r2, r1
 8004478:	0152      	lsls	r2, r2, #5
 800447a:	1a52      	subs	r2, r2, r1
 800447c:	0193      	lsls	r3, r2, #6
 800447e:	1a9b      	subs	r3, r3, r2
 8004480:	00db      	lsls	r3, r3, #3
 8004482:	185b      	adds	r3, r3, r1
 8004484:	021b      	lsls	r3, r3, #8
 8004486:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	613b      	str	r3, [r7, #16]
      break;
 800448c:	e002      	b.n	8004494 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800448e:	4b05      	ldr	r3, [pc, #20]	; (80044a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004490:	613b      	str	r3, [r7, #16]
      break;
 8004492:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004494:	693b      	ldr	r3, [r7, #16]
}
 8004496:	0018      	movs	r0, r3
 8004498:	46bd      	mov	sp, r7
 800449a:	b006      	add	sp, #24
 800449c:	bd80      	pop	{r7, pc}
 800449e:	46c0      	nop			; (mov r8, r8)
 80044a0:	40021000 	.word	0x40021000
 80044a4:	007a1200 	.word	0x007a1200
 80044a8:	08006f28 	.word	0x08006f28
 80044ac:	08006f38 	.word	0x08006f38

080044b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044b4:	4b02      	ldr	r3, [pc, #8]	; (80044c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80044b6:	681b      	ldr	r3, [r3, #0]
}
 80044b8:	0018      	movs	r0, r3
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	46c0      	nop			; (mov r8, r8)
 80044c0:	20000004 	.word	0x20000004

080044c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80044c8:	f7ff fff2 	bl	80044b0 <HAL_RCC_GetHCLKFreq>
 80044cc:	0001      	movs	r1, r0
 80044ce:	4b06      	ldr	r3, [pc, #24]	; (80044e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	0a1b      	lsrs	r3, r3, #8
 80044d4:	2207      	movs	r2, #7
 80044d6:	4013      	ands	r3, r2
 80044d8:	4a04      	ldr	r2, [pc, #16]	; (80044ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80044da:	5cd3      	ldrb	r3, [r2, r3]
 80044dc:	40d9      	lsrs	r1, r3
 80044de:	000b      	movs	r3, r1
}    
 80044e0:	0018      	movs	r0, r3
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	46c0      	nop			; (mov r8, r8)
 80044e8:	40021000 	.word	0x40021000
 80044ec:	08006f20 	.word	0x08006f20

080044f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	2380      	movs	r3, #128	; 0x80
 8004506:	025b      	lsls	r3, r3, #9
 8004508:	4013      	ands	r3, r2
 800450a:	d100      	bne.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800450c:	e08e      	b.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800450e:	2017      	movs	r0, #23
 8004510:	183b      	adds	r3, r7, r0
 8004512:	2200      	movs	r2, #0
 8004514:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004516:	4b57      	ldr	r3, [pc, #348]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004518:	69da      	ldr	r2, [r3, #28]
 800451a:	2380      	movs	r3, #128	; 0x80
 800451c:	055b      	lsls	r3, r3, #21
 800451e:	4013      	ands	r3, r2
 8004520:	d110      	bne.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004522:	4b54      	ldr	r3, [pc, #336]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004524:	69da      	ldr	r2, [r3, #28]
 8004526:	4b53      	ldr	r3, [pc, #332]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004528:	2180      	movs	r1, #128	; 0x80
 800452a:	0549      	lsls	r1, r1, #21
 800452c:	430a      	orrs	r2, r1
 800452e:	61da      	str	r2, [r3, #28]
 8004530:	4b50      	ldr	r3, [pc, #320]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004532:	69da      	ldr	r2, [r3, #28]
 8004534:	2380      	movs	r3, #128	; 0x80
 8004536:	055b      	lsls	r3, r3, #21
 8004538:	4013      	ands	r3, r2
 800453a:	60bb      	str	r3, [r7, #8]
 800453c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800453e:	183b      	adds	r3, r7, r0
 8004540:	2201      	movs	r2, #1
 8004542:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004544:	4b4c      	ldr	r3, [pc, #304]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	2380      	movs	r3, #128	; 0x80
 800454a:	005b      	lsls	r3, r3, #1
 800454c:	4013      	ands	r3, r2
 800454e:	d11a      	bne.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004550:	4b49      	ldr	r3, [pc, #292]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	4b48      	ldr	r3, [pc, #288]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004556:	2180      	movs	r1, #128	; 0x80
 8004558:	0049      	lsls	r1, r1, #1
 800455a:	430a      	orrs	r2, r1
 800455c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800455e:	f7fd feab 	bl	80022b8 <HAL_GetTick>
 8004562:	0003      	movs	r3, r0
 8004564:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004566:	e008      	b.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004568:	f7fd fea6 	bl	80022b8 <HAL_GetTick>
 800456c:	0002      	movs	r2, r0
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b64      	cmp	r3, #100	; 0x64
 8004574:	d901      	bls.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e077      	b.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800457a:	4b3f      	ldr	r3, [pc, #252]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	2380      	movs	r3, #128	; 0x80
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	4013      	ands	r3, r2
 8004584:	d0f0      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004586:	4b3b      	ldr	r3, [pc, #236]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004588:	6a1a      	ldr	r2, [r3, #32]
 800458a:	23c0      	movs	r3, #192	; 0xc0
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	4013      	ands	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d034      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685a      	ldr	r2, [r3, #4]
 800459c:	23c0      	movs	r3, #192	; 0xc0
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	4013      	ands	r3, r2
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d02c      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80045a8:	4b32      	ldr	r3, [pc, #200]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	4a33      	ldr	r2, [pc, #204]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80045ae:	4013      	ands	r3, r2
 80045b0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045b2:	4b30      	ldr	r3, [pc, #192]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045b4:	6a1a      	ldr	r2, [r3, #32]
 80045b6:	4b2f      	ldr	r3, [pc, #188]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045b8:	2180      	movs	r1, #128	; 0x80
 80045ba:	0249      	lsls	r1, r1, #9
 80045bc:	430a      	orrs	r2, r1
 80045be:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045c0:	4b2c      	ldr	r3, [pc, #176]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045c2:	6a1a      	ldr	r2, [r3, #32]
 80045c4:	4b2b      	ldr	r3, [pc, #172]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045c6:	492e      	ldr	r1, [pc, #184]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80045c8:	400a      	ands	r2, r1
 80045ca:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80045cc:	4b29      	ldr	r3, [pc, #164]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045ce:	68fa      	ldr	r2, [r7, #12]
 80045d0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2201      	movs	r2, #1
 80045d6:	4013      	ands	r3, r2
 80045d8:	d013      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045da:	f7fd fe6d 	bl	80022b8 <HAL_GetTick>
 80045de:	0003      	movs	r3, r0
 80045e0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045e2:	e009      	b.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045e4:	f7fd fe68 	bl	80022b8 <HAL_GetTick>
 80045e8:	0002      	movs	r2, r0
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	4a25      	ldr	r2, [pc, #148]	; (8004684 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d901      	bls.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e038      	b.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f8:	4b1e      	ldr	r3, [pc, #120]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	2202      	movs	r2, #2
 80045fe:	4013      	ands	r3, r2
 8004600:	d0f0      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004602:	4b1c      	ldr	r3, [pc, #112]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	4a1d      	ldr	r2, [pc, #116]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004608:	4013      	ands	r3, r2
 800460a:	0019      	movs	r1, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685a      	ldr	r2, [r3, #4]
 8004610:	4b18      	ldr	r3, [pc, #96]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004612:	430a      	orrs	r2, r1
 8004614:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004616:	2317      	movs	r3, #23
 8004618:	18fb      	adds	r3, r7, r3
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d105      	bne.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004620:	4b14      	ldr	r3, [pc, #80]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004622:	69da      	ldr	r2, [r3, #28]
 8004624:	4b13      	ldr	r3, [pc, #76]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004626:	4918      	ldr	r1, [pc, #96]	; (8004688 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8004628:	400a      	ands	r2, r1
 800462a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2201      	movs	r2, #1
 8004632:	4013      	ands	r3, r2
 8004634:	d009      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004636:	4b0f      	ldr	r3, [pc, #60]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463a:	2203      	movs	r2, #3
 800463c:	4393      	bics	r3, r2
 800463e:	0019      	movs	r1, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	689a      	ldr	r2, [r3, #8]
 8004644:	4b0b      	ldr	r3, [pc, #44]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004646:	430a      	orrs	r2, r1
 8004648:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2220      	movs	r2, #32
 8004650:	4013      	ands	r3, r2
 8004652:	d009      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004654:	4b07      	ldr	r3, [pc, #28]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004658:	2210      	movs	r2, #16
 800465a:	4393      	bics	r3, r2
 800465c:	0019      	movs	r1, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68da      	ldr	r2, [r3, #12]
 8004662:	4b04      	ldr	r3, [pc, #16]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004664:	430a      	orrs	r2, r1
 8004666:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	0018      	movs	r0, r3
 800466c:	46bd      	mov	sp, r7
 800466e:	b006      	add	sp, #24
 8004670:	bd80      	pop	{r7, pc}
 8004672:	46c0      	nop			; (mov r8, r8)
 8004674:	40021000 	.word	0x40021000
 8004678:	40007000 	.word	0x40007000
 800467c:	fffffcff 	.word	0xfffffcff
 8004680:	fffeffff 	.word	0xfffeffff
 8004684:	00001388 	.word	0x00001388
 8004688:	efffffff 	.word	0xefffffff

0800468c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d101      	bne.n	800469e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e042      	b.n	8004724 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	223d      	movs	r2, #61	; 0x3d
 80046a2:	5c9b      	ldrb	r3, [r3, r2]
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d107      	bne.n	80046ba <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	223c      	movs	r2, #60	; 0x3c
 80046ae:	2100      	movs	r1, #0
 80046b0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	0018      	movs	r0, r3
 80046b6:	f7fd fbe3 	bl	8001e80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	223d      	movs	r2, #61	; 0x3d
 80046be:	2102      	movs	r1, #2
 80046c0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	3304      	adds	r3, #4
 80046ca:	0019      	movs	r1, r3
 80046cc:	0010      	movs	r0, r2
 80046ce:	f000 fc69 	bl	8004fa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2246      	movs	r2, #70	; 0x46
 80046d6:	2101      	movs	r1, #1
 80046d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	223e      	movs	r2, #62	; 0x3e
 80046de:	2101      	movs	r1, #1
 80046e0:	5499      	strb	r1, [r3, r2]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	223f      	movs	r2, #63	; 0x3f
 80046e6:	2101      	movs	r1, #1
 80046e8:	5499      	strb	r1, [r3, r2]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2240      	movs	r2, #64	; 0x40
 80046ee:	2101      	movs	r1, #1
 80046f0:	5499      	strb	r1, [r3, r2]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2241      	movs	r2, #65	; 0x41
 80046f6:	2101      	movs	r1, #1
 80046f8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2242      	movs	r2, #66	; 0x42
 80046fe:	2101      	movs	r1, #1
 8004700:	5499      	strb	r1, [r3, r2]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2243      	movs	r2, #67	; 0x43
 8004706:	2101      	movs	r1, #1
 8004708:	5499      	strb	r1, [r3, r2]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2244      	movs	r2, #68	; 0x44
 800470e:	2101      	movs	r1, #1
 8004710:	5499      	strb	r1, [r3, r2]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2245      	movs	r2, #69	; 0x45
 8004716:	2101      	movs	r1, #1
 8004718:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	223d      	movs	r2, #61	; 0x3d
 800471e:	2101      	movs	r1, #1
 8004720:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	0018      	movs	r0, r3
 8004726:	46bd      	mov	sp, r7
 8004728:	b002      	add	sp, #8
 800472a:	bd80      	pop	{r7, pc}

0800472c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b082      	sub	sp, #8
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e042      	b.n	80047c4 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	223d      	movs	r2, #61	; 0x3d
 8004742:	5c9b      	ldrb	r3, [r3, r2]
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	d107      	bne.n	800475a <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	223c      	movs	r2, #60	; 0x3c
 800474e:	2100      	movs	r1, #0
 8004750:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	0018      	movs	r0, r3
 8004756:	f000 f839 	bl	80047cc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	223d      	movs	r2, #61	; 0x3d
 800475e:	2102      	movs	r1, #2
 8004760:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	3304      	adds	r3, #4
 800476a:	0019      	movs	r1, r3
 800476c:	0010      	movs	r0, r2
 800476e:	f000 fc19 	bl	8004fa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2246      	movs	r2, #70	; 0x46
 8004776:	2101      	movs	r1, #1
 8004778:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	223e      	movs	r2, #62	; 0x3e
 800477e:	2101      	movs	r1, #1
 8004780:	5499      	strb	r1, [r3, r2]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	223f      	movs	r2, #63	; 0x3f
 8004786:	2101      	movs	r1, #1
 8004788:	5499      	strb	r1, [r3, r2]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2240      	movs	r2, #64	; 0x40
 800478e:	2101      	movs	r1, #1
 8004790:	5499      	strb	r1, [r3, r2]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2241      	movs	r2, #65	; 0x41
 8004796:	2101      	movs	r1, #1
 8004798:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2242      	movs	r2, #66	; 0x42
 800479e:	2101      	movs	r1, #1
 80047a0:	5499      	strb	r1, [r3, r2]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2243      	movs	r2, #67	; 0x43
 80047a6:	2101      	movs	r1, #1
 80047a8:	5499      	strb	r1, [r3, r2]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2244      	movs	r2, #68	; 0x44
 80047ae:	2101      	movs	r1, #1
 80047b0:	5499      	strb	r1, [r3, r2]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2245      	movs	r2, #69	; 0x45
 80047b6:	2101      	movs	r1, #1
 80047b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	223d      	movs	r2, #61	; 0x3d
 80047be:	2101      	movs	r1, #1
 80047c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	0018      	movs	r0, r3
 80047c6:	46bd      	mov	sp, r7
 80047c8:	b002      	add	sp, #8
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80047d4:	46c0      	nop			; (mov r8, r8)
 80047d6:	46bd      	mov	sp, r7
 80047d8:	b002      	add	sp, #8
 80047da:	bd80      	pop	{r7, pc}

080047dc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047e6:	230f      	movs	r3, #15
 80047e8:	18fb      	adds	r3, r7, r3
 80047ea:	2200      	movs	r2, #0
 80047ec:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d104      	bne.n	80047fe <HAL_TIM_IC_Start_IT+0x22>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	223e      	movs	r2, #62	; 0x3e
 80047f8:	5c9b      	ldrb	r3, [r3, r2]
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	e013      	b.n	8004826 <HAL_TIM_IC_Start_IT+0x4a>
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	2b04      	cmp	r3, #4
 8004802:	d104      	bne.n	800480e <HAL_TIM_IC_Start_IT+0x32>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	223f      	movs	r2, #63	; 0x3f
 8004808:	5c9b      	ldrb	r3, [r3, r2]
 800480a:	b2db      	uxtb	r3, r3
 800480c:	e00b      	b.n	8004826 <HAL_TIM_IC_Start_IT+0x4a>
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	2b08      	cmp	r3, #8
 8004812:	d104      	bne.n	800481e <HAL_TIM_IC_Start_IT+0x42>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2240      	movs	r2, #64	; 0x40
 8004818:	5c9b      	ldrb	r3, [r3, r2]
 800481a:	b2db      	uxtb	r3, r3
 800481c:	e003      	b.n	8004826 <HAL_TIM_IC_Start_IT+0x4a>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2241      	movs	r2, #65	; 0x41
 8004822:	5c9b      	ldrb	r3, [r3, r2]
 8004824:	b2db      	uxtb	r3, r3
 8004826:	220e      	movs	r2, #14
 8004828:	18ba      	adds	r2, r7, r2
 800482a:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d104      	bne.n	800483c <HAL_TIM_IC_Start_IT+0x60>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2242      	movs	r2, #66	; 0x42
 8004836:	5c9b      	ldrb	r3, [r3, r2]
 8004838:	b2db      	uxtb	r3, r3
 800483a:	e013      	b.n	8004864 <HAL_TIM_IC_Start_IT+0x88>
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	2b04      	cmp	r3, #4
 8004840:	d104      	bne.n	800484c <HAL_TIM_IC_Start_IT+0x70>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2243      	movs	r2, #67	; 0x43
 8004846:	5c9b      	ldrb	r3, [r3, r2]
 8004848:	b2db      	uxtb	r3, r3
 800484a:	e00b      	b.n	8004864 <HAL_TIM_IC_Start_IT+0x88>
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	2b08      	cmp	r3, #8
 8004850:	d104      	bne.n	800485c <HAL_TIM_IC_Start_IT+0x80>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2244      	movs	r2, #68	; 0x44
 8004856:	5c9b      	ldrb	r3, [r3, r2]
 8004858:	b2db      	uxtb	r3, r3
 800485a:	e003      	b.n	8004864 <HAL_TIM_IC_Start_IT+0x88>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2245      	movs	r2, #69	; 0x45
 8004860:	5c9b      	ldrb	r3, [r3, r2]
 8004862:	b2db      	uxtb	r3, r3
 8004864:	210d      	movs	r1, #13
 8004866:	187a      	adds	r2, r7, r1
 8004868:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800486a:	230e      	movs	r3, #14
 800486c:	18fb      	adds	r3, r7, r3
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d103      	bne.n	800487c <HAL_TIM_IC_Start_IT+0xa0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004874:	187b      	adds	r3, r7, r1
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d001      	beq.n	8004880 <HAL_TIM_IC_Start_IT+0xa4>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e0a6      	b.n	80049ce <HAL_TIM_IC_Start_IT+0x1f2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d104      	bne.n	8004890 <HAL_TIM_IC_Start_IT+0xb4>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	223e      	movs	r2, #62	; 0x3e
 800488a:	2102      	movs	r1, #2
 800488c:	5499      	strb	r1, [r3, r2]
 800488e:	e013      	b.n	80048b8 <HAL_TIM_IC_Start_IT+0xdc>
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	2b04      	cmp	r3, #4
 8004894:	d104      	bne.n	80048a0 <HAL_TIM_IC_Start_IT+0xc4>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	223f      	movs	r2, #63	; 0x3f
 800489a:	2102      	movs	r1, #2
 800489c:	5499      	strb	r1, [r3, r2]
 800489e:	e00b      	b.n	80048b8 <HAL_TIM_IC_Start_IT+0xdc>
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	2b08      	cmp	r3, #8
 80048a4:	d104      	bne.n	80048b0 <HAL_TIM_IC_Start_IT+0xd4>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2240      	movs	r2, #64	; 0x40
 80048aa:	2102      	movs	r1, #2
 80048ac:	5499      	strb	r1, [r3, r2]
 80048ae:	e003      	b.n	80048b8 <HAL_TIM_IC_Start_IT+0xdc>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2241      	movs	r2, #65	; 0x41
 80048b4:	2102      	movs	r1, #2
 80048b6:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d104      	bne.n	80048c8 <HAL_TIM_IC_Start_IT+0xec>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2242      	movs	r2, #66	; 0x42
 80048c2:	2102      	movs	r1, #2
 80048c4:	5499      	strb	r1, [r3, r2]
 80048c6:	e013      	b.n	80048f0 <HAL_TIM_IC_Start_IT+0x114>
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	2b04      	cmp	r3, #4
 80048cc:	d104      	bne.n	80048d8 <HAL_TIM_IC_Start_IT+0xfc>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2243      	movs	r2, #67	; 0x43
 80048d2:	2102      	movs	r1, #2
 80048d4:	5499      	strb	r1, [r3, r2]
 80048d6:	e00b      	b.n	80048f0 <HAL_TIM_IC_Start_IT+0x114>
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	2b08      	cmp	r3, #8
 80048dc:	d104      	bne.n	80048e8 <HAL_TIM_IC_Start_IT+0x10c>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2244      	movs	r2, #68	; 0x44
 80048e2:	2102      	movs	r1, #2
 80048e4:	5499      	strb	r1, [r3, r2]
 80048e6:	e003      	b.n	80048f0 <HAL_TIM_IC_Start_IT+0x114>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2245      	movs	r2, #69	; 0x45
 80048ec:	2102      	movs	r1, #2
 80048ee:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	2b0c      	cmp	r3, #12
 80048f4:	d02a      	beq.n	800494c <HAL_TIM_IC_Start_IT+0x170>
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	2b0c      	cmp	r3, #12
 80048fa:	d830      	bhi.n	800495e <HAL_TIM_IC_Start_IT+0x182>
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	2b08      	cmp	r3, #8
 8004900:	d01b      	beq.n	800493a <HAL_TIM_IC_Start_IT+0x15e>
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b08      	cmp	r3, #8
 8004906:	d82a      	bhi.n	800495e <HAL_TIM_IC_Start_IT+0x182>
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d003      	beq.n	8004916 <HAL_TIM_IC_Start_IT+0x13a>
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	2b04      	cmp	r3, #4
 8004912:	d009      	beq.n	8004928 <HAL_TIM_IC_Start_IT+0x14c>
 8004914:	e023      	b.n	800495e <HAL_TIM_IC_Start_IT+0x182>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68da      	ldr	r2, [r3, #12]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2102      	movs	r1, #2
 8004922:	430a      	orrs	r2, r1
 8004924:	60da      	str	r2, [r3, #12]
      break;
 8004926:	e01f      	b.n	8004968 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68da      	ldr	r2, [r3, #12]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2104      	movs	r1, #4
 8004934:	430a      	orrs	r2, r1
 8004936:	60da      	str	r2, [r3, #12]
      break;
 8004938:	e016      	b.n	8004968 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68da      	ldr	r2, [r3, #12]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2108      	movs	r1, #8
 8004946:	430a      	orrs	r2, r1
 8004948:	60da      	str	r2, [r3, #12]
      break;
 800494a:	e00d      	b.n	8004968 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68da      	ldr	r2, [r3, #12]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2110      	movs	r1, #16
 8004958:	430a      	orrs	r2, r1
 800495a:	60da      	str	r2, [r3, #12]
      break;
 800495c:	e004      	b.n	8004968 <HAL_TIM_IC_Start_IT+0x18c>
    }

    default:
      status = HAL_ERROR;
 800495e:	230f      	movs	r3, #15
 8004960:	18fb      	adds	r3, r7, r3
 8004962:	2201      	movs	r2, #1
 8004964:	701a      	strb	r2, [r3, #0]
      break;
 8004966:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8004968:	230f      	movs	r3, #15
 800496a:	18fb      	adds	r3, r7, r3
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d12a      	bne.n	80049c8 <HAL_TIM_IC_Start_IT+0x1ec>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	6839      	ldr	r1, [r7, #0]
 8004978:	2201      	movs	r2, #1
 800497a:	0018      	movs	r0, r3
 800497c:	f000 fd32 	bl	80053e4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a14      	ldr	r2, [pc, #80]	; (80049d8 <HAL_TIM_IC_Start_IT+0x1fc>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d004      	beq.n	8004994 <HAL_TIM_IC_Start_IT+0x1b8>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a13      	ldr	r2, [pc, #76]	; (80049dc <HAL_TIM_IC_Start_IT+0x200>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d111      	bne.n	80049b8 <HAL_TIM_IC_Start_IT+0x1dc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	2207      	movs	r2, #7
 800499c:	4013      	ands	r3, r2
 800499e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2b06      	cmp	r3, #6
 80049a4:	d010      	beq.n	80049c8 <HAL_TIM_IC_Start_IT+0x1ec>
      {
        __HAL_TIM_ENABLE(htim);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2101      	movs	r1, #1
 80049b2:	430a      	orrs	r2, r1
 80049b4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b6:	e007      	b.n	80049c8 <HAL_TIM_IC_Start_IT+0x1ec>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2101      	movs	r1, #1
 80049c4:	430a      	orrs	r2, r1
 80049c6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80049c8:	230f      	movs	r3, #15
 80049ca:	18fb      	adds	r3, r7, r3
 80049cc:	781b      	ldrb	r3, [r3, #0]
}
 80049ce:	0018      	movs	r0, r3
 80049d0:	46bd      	mov	sp, r7
 80049d2:	b004      	add	sp, #16
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	46c0      	nop			; (mov r8, r8)
 80049d8:	40012c00 	.word	0x40012c00
 80049dc:	40000400 	.word	0x40000400

080049e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	2202      	movs	r2, #2
 80049f0:	4013      	ands	r3, r2
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d124      	bne.n	8004a40 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	2202      	movs	r2, #2
 80049fe:	4013      	ands	r3, r2
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d11d      	bne.n	8004a40 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2203      	movs	r2, #3
 8004a0a:	4252      	negs	r2, r2
 8004a0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2201      	movs	r2, #1
 8004a12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	2203      	movs	r2, #3
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	d004      	beq.n	8004a2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	0018      	movs	r0, r3
 8004a24:	f7fc ff06 	bl	8001834 <HAL_TIM_IC_CaptureCallback>
 8004a28:	e007      	b.n	8004a3a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	0018      	movs	r0, r3
 8004a2e:	f000 faa1 	bl	8004f74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	0018      	movs	r0, r3
 8004a36:	f000 faa5 	bl	8004f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	2204      	movs	r2, #4
 8004a48:	4013      	ands	r3, r2
 8004a4a:	2b04      	cmp	r3, #4
 8004a4c:	d125      	bne.n	8004a9a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	2204      	movs	r2, #4
 8004a56:	4013      	ands	r3, r2
 8004a58:	2b04      	cmp	r3, #4
 8004a5a:	d11e      	bne.n	8004a9a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2205      	movs	r2, #5
 8004a62:	4252      	negs	r2, r2
 8004a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2202      	movs	r2, #2
 8004a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	699a      	ldr	r2, [r3, #24]
 8004a72:	23c0      	movs	r3, #192	; 0xc0
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	4013      	ands	r3, r2
 8004a78:	d004      	beq.n	8004a84 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f7fc fed9 	bl	8001834 <HAL_TIM_IC_CaptureCallback>
 8004a82:	e007      	b.n	8004a94 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	0018      	movs	r0, r3
 8004a88:	f000 fa74 	bl	8004f74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	0018      	movs	r0, r3
 8004a90:	f000 fa78 	bl	8004f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	2208      	movs	r2, #8
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	d124      	bne.n	8004af2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	2208      	movs	r2, #8
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	2b08      	cmp	r3, #8
 8004ab4:	d11d      	bne.n	8004af2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2209      	movs	r2, #9
 8004abc:	4252      	negs	r2, r2
 8004abe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2204      	movs	r2, #4
 8004ac4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	69db      	ldr	r3, [r3, #28]
 8004acc:	2203      	movs	r2, #3
 8004ace:	4013      	ands	r3, r2
 8004ad0:	d004      	beq.n	8004adc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	f7fc fead 	bl	8001834 <HAL_TIM_IC_CaptureCallback>
 8004ada:	e007      	b.n	8004aec <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	0018      	movs	r0, r3
 8004ae0:	f000 fa48 	bl	8004f74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	f000 fa4c 	bl	8004f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	2210      	movs	r2, #16
 8004afa:	4013      	ands	r3, r2
 8004afc:	2b10      	cmp	r3, #16
 8004afe:	d125      	bne.n	8004b4c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	2210      	movs	r2, #16
 8004b08:	4013      	ands	r3, r2
 8004b0a:	2b10      	cmp	r3, #16
 8004b0c:	d11e      	bne.n	8004b4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2211      	movs	r2, #17
 8004b14:	4252      	negs	r2, r2
 8004b16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2208      	movs	r2, #8
 8004b1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	69da      	ldr	r2, [r3, #28]
 8004b24:	23c0      	movs	r3, #192	; 0xc0
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4013      	ands	r3, r2
 8004b2a:	d004      	beq.n	8004b36 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	0018      	movs	r0, r3
 8004b30:	f7fc fe80 	bl	8001834 <HAL_TIM_IC_CaptureCallback>
 8004b34:	e007      	b.n	8004b46 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	0018      	movs	r0, r3
 8004b3a:	f000 fa1b 	bl	8004f74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	0018      	movs	r0, r3
 8004b42:	f000 fa1f 	bl	8004f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	2201      	movs	r2, #1
 8004b54:	4013      	ands	r3, r2
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d10f      	bne.n	8004b7a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	2201      	movs	r2, #1
 8004b62:	4013      	ands	r3, r2
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d108      	bne.n	8004b7a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2202      	movs	r2, #2
 8004b6e:	4252      	negs	r2, r2
 8004b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	0018      	movs	r0, r3
 8004b76:	f000 f9f5 	bl	8004f64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	2280      	movs	r2, #128	; 0x80
 8004b82:	4013      	ands	r3, r2
 8004b84:	2b80      	cmp	r3, #128	; 0x80
 8004b86:	d10f      	bne.n	8004ba8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	2280      	movs	r2, #128	; 0x80
 8004b90:	4013      	ands	r3, r2
 8004b92:	2b80      	cmp	r3, #128	; 0x80
 8004b94:	d108      	bne.n	8004ba8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2281      	movs	r2, #129	; 0x81
 8004b9c:	4252      	negs	r2, r2
 8004b9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f000 fc9c 	bl	80054e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	2240      	movs	r2, #64	; 0x40
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	2b40      	cmp	r3, #64	; 0x40
 8004bb4:	d10f      	bne.n	8004bd6 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	2240      	movs	r2, #64	; 0x40
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	2b40      	cmp	r3, #64	; 0x40
 8004bc2:	d108      	bne.n	8004bd6 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2241      	movs	r2, #65	; 0x41
 8004bca:	4252      	negs	r2, r2
 8004bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	0018      	movs	r0, r3
 8004bd2:	f000 f9df 	bl	8004f94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	2220      	movs	r2, #32
 8004bde:	4013      	ands	r3, r2
 8004be0:	2b20      	cmp	r3, #32
 8004be2:	d10f      	bne.n	8004c04 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	2220      	movs	r2, #32
 8004bec:	4013      	ands	r3, r2
 8004bee:	2b20      	cmp	r3, #32
 8004bf0:	d108      	bne.n	8004c04 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2221      	movs	r2, #33	; 0x21
 8004bf8:	4252      	negs	r2, r2
 8004bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	0018      	movs	r0, r3
 8004c00:	f000 fc66 	bl	80054d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c04:	46c0      	nop			; (mov r8, r8)
 8004c06:	46bd      	mov	sp, r7
 8004c08:	b002      	add	sp, #8
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c18:	2317      	movs	r3, #23
 8004c1a:	18fb      	adds	r3, r7, r3
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	223c      	movs	r2, #60	; 0x3c
 8004c24:	5c9b      	ldrb	r3, [r3, r2]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d101      	bne.n	8004c2e <HAL_TIM_IC_ConfigChannel+0x22>
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	e08c      	b.n	8004d48 <HAL_TIM_IC_ConfigChannel+0x13c>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	223c      	movs	r2, #60	; 0x3c
 8004c32:	2101      	movs	r1, #1
 8004c34:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d11b      	bne.n	8004c74 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004c4c:	f000 fa16 	bl	800507c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699a      	ldr	r2, [r3, #24]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	210c      	movs	r1, #12
 8004c5c:	438a      	bics	r2, r1
 8004c5e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6999      	ldr	r1, [r3, #24]
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	619a      	str	r2, [r3, #24]
 8004c72:	e062      	b.n	8004d3a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b04      	cmp	r3, #4
 8004c78:	d11c      	bne.n	8004cb4 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004c8a:	f000 fa77 	bl	800517c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699a      	ldr	r2, [r3, #24]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	492d      	ldr	r1, [pc, #180]	; (8004d50 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004c9a:	400a      	ands	r2, r1
 8004c9c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	6999      	ldr	r1, [r3, #24]
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	021a      	lsls	r2, r3, #8
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	619a      	str	r2, [r3, #24]
 8004cb2:	e042      	b.n	8004d3a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b08      	cmp	r3, #8
 8004cb8:	d11b      	bne.n	8004cf2 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004cca:	f000 facb 	bl	8005264 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	69da      	ldr	r2, [r3, #28]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	210c      	movs	r1, #12
 8004cda:	438a      	bics	r2, r1
 8004cdc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	69d9      	ldr	r1, [r3, #28]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	689a      	ldr	r2, [r3, #8]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	430a      	orrs	r2, r1
 8004cee:	61da      	str	r2, [r3, #28]
 8004cf0:	e023      	b.n	8004d3a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2b0c      	cmp	r3, #12
 8004cf6:	d11c      	bne.n	8004d32 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004d08:	f000 faec 	bl	80052e4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	69da      	ldr	r2, [r3, #28]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	490e      	ldr	r1, [pc, #56]	; (8004d50 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004d18:	400a      	ands	r2, r1
 8004d1a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	69d9      	ldr	r1, [r3, #28]
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	021a      	lsls	r2, r3, #8
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	61da      	str	r2, [r3, #28]
 8004d30:	e003      	b.n	8004d3a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8004d32:	2317      	movs	r3, #23
 8004d34:	18fb      	adds	r3, r7, r3
 8004d36:	2201      	movs	r2, #1
 8004d38:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	223c      	movs	r2, #60	; 0x3c
 8004d3e:	2100      	movs	r1, #0
 8004d40:	5499      	strb	r1, [r3, r2]

  return status;
 8004d42:	2317      	movs	r3, #23
 8004d44:	18fb      	adds	r3, r7, r3
 8004d46:	781b      	ldrb	r3, [r3, #0]
}
 8004d48:	0018      	movs	r0, r3
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	b006      	add	sp, #24
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	fffff3ff 	.word	0xfffff3ff

08004d54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d5e:	230f      	movs	r3, #15
 8004d60:	18fb      	adds	r3, r7, r3
 8004d62:	2200      	movs	r2, #0
 8004d64:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	223c      	movs	r2, #60	; 0x3c
 8004d6a:	5c9b      	ldrb	r3, [r3, r2]
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d101      	bne.n	8004d74 <HAL_TIM_ConfigClockSource+0x20>
 8004d70:	2302      	movs	r3, #2
 8004d72:	e0bc      	b.n	8004eee <HAL_TIM_ConfigClockSource+0x19a>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	223c      	movs	r2, #60	; 0x3c
 8004d78:	2101      	movs	r1, #1
 8004d7a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	223d      	movs	r2, #61	; 0x3d
 8004d80:	2102      	movs	r1, #2
 8004d82:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	2277      	movs	r2, #119	; 0x77
 8004d90:	4393      	bics	r3, r2
 8004d92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	4a58      	ldr	r2, [pc, #352]	; (8004ef8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004d98:	4013      	ands	r3, r2
 8004d9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2280      	movs	r2, #128	; 0x80
 8004daa:	0192      	lsls	r2, r2, #6
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d040      	beq.n	8004e32 <HAL_TIM_ConfigClockSource+0xde>
 8004db0:	2280      	movs	r2, #128	; 0x80
 8004db2:	0192      	lsls	r2, r2, #6
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d900      	bls.n	8004dba <HAL_TIM_ConfigClockSource+0x66>
 8004db8:	e088      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x178>
 8004dba:	2280      	movs	r2, #128	; 0x80
 8004dbc:	0152      	lsls	r2, r2, #5
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d100      	bne.n	8004dc4 <HAL_TIM_ConfigClockSource+0x70>
 8004dc2:	e088      	b.n	8004ed6 <HAL_TIM_ConfigClockSource+0x182>
 8004dc4:	2280      	movs	r2, #128	; 0x80
 8004dc6:	0152      	lsls	r2, r2, #5
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d900      	bls.n	8004dce <HAL_TIM_ConfigClockSource+0x7a>
 8004dcc:	e07e      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x178>
 8004dce:	2b70      	cmp	r3, #112	; 0x70
 8004dd0:	d018      	beq.n	8004e04 <HAL_TIM_ConfigClockSource+0xb0>
 8004dd2:	d900      	bls.n	8004dd6 <HAL_TIM_ConfigClockSource+0x82>
 8004dd4:	e07a      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x178>
 8004dd6:	2b60      	cmp	r3, #96	; 0x60
 8004dd8:	d04f      	beq.n	8004e7a <HAL_TIM_ConfigClockSource+0x126>
 8004dda:	d900      	bls.n	8004dde <HAL_TIM_ConfigClockSource+0x8a>
 8004ddc:	e076      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x178>
 8004dde:	2b50      	cmp	r3, #80	; 0x50
 8004de0:	d03b      	beq.n	8004e5a <HAL_TIM_ConfigClockSource+0x106>
 8004de2:	d900      	bls.n	8004de6 <HAL_TIM_ConfigClockSource+0x92>
 8004de4:	e072      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x178>
 8004de6:	2b40      	cmp	r3, #64	; 0x40
 8004de8:	d057      	beq.n	8004e9a <HAL_TIM_ConfigClockSource+0x146>
 8004dea:	d900      	bls.n	8004dee <HAL_TIM_ConfigClockSource+0x9a>
 8004dec:	e06e      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x178>
 8004dee:	2b30      	cmp	r3, #48	; 0x30
 8004df0:	d063      	beq.n	8004eba <HAL_TIM_ConfigClockSource+0x166>
 8004df2:	d86b      	bhi.n	8004ecc <HAL_TIM_ConfigClockSource+0x178>
 8004df4:	2b20      	cmp	r3, #32
 8004df6:	d060      	beq.n	8004eba <HAL_TIM_ConfigClockSource+0x166>
 8004df8:	d868      	bhi.n	8004ecc <HAL_TIM_ConfigClockSource+0x178>
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d05d      	beq.n	8004eba <HAL_TIM_ConfigClockSource+0x166>
 8004dfe:	2b10      	cmp	r3, #16
 8004e00:	d05b      	beq.n	8004eba <HAL_TIM_ConfigClockSource+0x166>
 8004e02:	e063      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e14:	f000 fac6 	bl	80053a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	2277      	movs	r2, #119	; 0x77
 8004e24:	4313      	orrs	r3, r2
 8004e26:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	609a      	str	r2, [r3, #8]
      break;
 8004e30:	e052      	b.n	8004ed8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e42:	f000 faaf 	bl	80053a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689a      	ldr	r2, [r3, #8]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2180      	movs	r1, #128	; 0x80
 8004e52:	01c9      	lsls	r1, r1, #7
 8004e54:	430a      	orrs	r2, r1
 8004e56:	609a      	str	r2, [r3, #8]
      break;
 8004e58:	e03e      	b.n	8004ed8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e66:	001a      	movs	r2, r3
 8004e68:	f000 f95a 	bl	8005120 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2150      	movs	r1, #80	; 0x50
 8004e72:	0018      	movs	r0, r3
 8004e74:	f000 fa7c 	bl	8005370 <TIM_ITRx_SetConfig>
      break;
 8004e78:	e02e      	b.n	8004ed8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e86:	001a      	movs	r2, r3
 8004e88:	f000 f9ba 	bl	8005200 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2160      	movs	r1, #96	; 0x60
 8004e92:	0018      	movs	r0, r3
 8004e94:	f000 fa6c 	bl	8005370 <TIM_ITRx_SetConfig>
      break;
 8004e98:	e01e      	b.n	8004ed8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ea6:	001a      	movs	r2, r3
 8004ea8:	f000 f93a 	bl	8005120 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2140      	movs	r1, #64	; 0x40
 8004eb2:	0018      	movs	r0, r3
 8004eb4:	f000 fa5c 	bl	8005370 <TIM_ITRx_SetConfig>
      break;
 8004eb8:	e00e      	b.n	8004ed8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	0019      	movs	r1, r3
 8004ec4:	0010      	movs	r0, r2
 8004ec6:	f000 fa53 	bl	8005370 <TIM_ITRx_SetConfig>
      break;
 8004eca:	e005      	b.n	8004ed8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004ecc:	230f      	movs	r3, #15
 8004ece:	18fb      	adds	r3, r7, r3
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	701a      	strb	r2, [r3, #0]
      break;
 8004ed4:	e000      	b.n	8004ed8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004ed6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	223d      	movs	r2, #61	; 0x3d
 8004edc:	2101      	movs	r1, #1
 8004ede:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	223c      	movs	r2, #60	; 0x3c
 8004ee4:	2100      	movs	r1, #0
 8004ee6:	5499      	strb	r1, [r3, r2]

  return status;
 8004ee8:	230f      	movs	r3, #15
 8004eea:	18fb      	adds	r3, r7, r3
 8004eec:	781b      	ldrb	r3, [r3, #0]
}
 8004eee:	0018      	movs	r0, r3
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	b004      	add	sp, #16
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	46c0      	nop			; (mov r8, r8)
 8004ef8:	ffff00ff 	.word	0xffff00ff

08004efc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004f06:	2300      	movs	r3, #0
 8004f08:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	2b0c      	cmp	r3, #12
 8004f0e:	d01e      	beq.n	8004f4e <HAL_TIM_ReadCapturedValue+0x52>
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	2b0c      	cmp	r3, #12
 8004f14:	d820      	bhi.n	8004f58 <HAL_TIM_ReadCapturedValue+0x5c>
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b08      	cmp	r3, #8
 8004f1a:	d013      	beq.n	8004f44 <HAL_TIM_ReadCapturedValue+0x48>
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	2b08      	cmp	r3, #8
 8004f20:	d81a      	bhi.n	8004f58 <HAL_TIM_ReadCapturedValue+0x5c>
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d003      	beq.n	8004f30 <HAL_TIM_ReadCapturedValue+0x34>
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2b04      	cmp	r3, #4
 8004f2c:	d005      	beq.n	8004f3a <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8004f2e:	e013      	b.n	8004f58 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f36:	60fb      	str	r3, [r7, #12]
      break;
 8004f38:	e00f      	b.n	8004f5a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f40:	60fb      	str	r3, [r7, #12]
      break;
 8004f42:	e00a      	b.n	8004f5a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f4a:	60fb      	str	r3, [r7, #12]
      break;
 8004f4c:	e005      	b.n	8004f5a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f54:	60fb      	str	r3, [r7, #12]
      break;
 8004f56:	e000      	b.n	8004f5a <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8004f58:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
}
 8004f5c:	0018      	movs	r0, r3
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	b004      	add	sp, #16
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b082      	sub	sp, #8
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f6c:	46c0      	nop			; (mov r8, r8)
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	b002      	add	sp, #8
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f7c:	46c0      	nop			; (mov r8, r8)
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	b002      	add	sp, #8
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f8c:	46c0      	nop			; (mov r8, r8)
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	b002      	add	sp, #8
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f9c:	46c0      	nop			; (mov r8, r8)
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	b002      	add	sp, #8
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a2b      	ldr	r2, [pc, #172]	; (8005064 <TIM_Base_SetConfig+0xc0>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d003      	beq.n	8004fc4 <TIM_Base_SetConfig+0x20>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a2a      	ldr	r2, [pc, #168]	; (8005068 <TIM_Base_SetConfig+0xc4>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d108      	bne.n	8004fd6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2270      	movs	r2, #112	; 0x70
 8004fc8:	4393      	bics	r3, r2
 8004fca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a22      	ldr	r2, [pc, #136]	; (8005064 <TIM_Base_SetConfig+0xc0>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d00f      	beq.n	8004ffe <TIM_Base_SetConfig+0x5a>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a21      	ldr	r2, [pc, #132]	; (8005068 <TIM_Base_SetConfig+0xc4>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d00b      	beq.n	8004ffe <TIM_Base_SetConfig+0x5a>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a20      	ldr	r2, [pc, #128]	; (800506c <TIM_Base_SetConfig+0xc8>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d007      	beq.n	8004ffe <TIM_Base_SetConfig+0x5a>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a1f      	ldr	r2, [pc, #124]	; (8005070 <TIM_Base_SetConfig+0xcc>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d003      	beq.n	8004ffe <TIM_Base_SetConfig+0x5a>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a1e      	ldr	r2, [pc, #120]	; (8005074 <TIM_Base_SetConfig+0xd0>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d108      	bne.n	8005010 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	4a1d      	ldr	r2, [pc, #116]	; (8005078 <TIM_Base_SetConfig+0xd4>)
 8005002:	4013      	ands	r3, r2
 8005004:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	4313      	orrs	r3, r2
 800500e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2280      	movs	r2, #128	; 0x80
 8005014:	4393      	bics	r3, r2
 8005016:	001a      	movs	r2, r3
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
 800501c:	4313      	orrs	r3, r2
 800501e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	689a      	ldr	r2, [r3, #8]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a0a      	ldr	r2, [pc, #40]	; (8005064 <TIM_Base_SetConfig+0xc0>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d007      	beq.n	800504e <TIM_Base_SetConfig+0xaa>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a0b      	ldr	r2, [pc, #44]	; (8005070 <TIM_Base_SetConfig+0xcc>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d003      	beq.n	800504e <TIM_Base_SetConfig+0xaa>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a0a      	ldr	r2, [pc, #40]	; (8005074 <TIM_Base_SetConfig+0xd0>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d103      	bne.n	8005056 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	691a      	ldr	r2, [r3, #16]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2201      	movs	r2, #1
 800505a:	615a      	str	r2, [r3, #20]
}
 800505c:	46c0      	nop			; (mov r8, r8)
 800505e:	46bd      	mov	sp, r7
 8005060:	b004      	add	sp, #16
 8005062:	bd80      	pop	{r7, pc}
 8005064:	40012c00 	.word	0x40012c00
 8005068:	40000400 	.word	0x40000400
 800506c:	40002000 	.word	0x40002000
 8005070:	40014400 	.word	0x40014400
 8005074:	40014800 	.word	0x40014800
 8005078:	fffffcff 	.word	0xfffffcff

0800507c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
 8005088:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	2201      	movs	r2, #1
 8005090:	4393      	bics	r3, r2
 8005092:	001a      	movs	r2, r3
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	4a1c      	ldr	r2, [pc, #112]	; (8005118 <TIM_TI1_SetConfig+0x9c>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d003      	beq.n	80050b4 <TIM_TI1_SetConfig+0x38>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	4a1b      	ldr	r2, [pc, #108]	; (800511c <TIM_TI1_SetConfig+0xa0>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d101      	bne.n	80050b8 <TIM_TI1_SetConfig+0x3c>
 80050b4:	2301      	movs	r3, #1
 80050b6:	e000      	b.n	80050ba <TIM_TI1_SetConfig+0x3e>
 80050b8:	2300      	movs	r3, #0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d008      	beq.n	80050d0 <TIM_TI1_SetConfig+0x54>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	2203      	movs	r2, #3
 80050c2:	4393      	bics	r3, r2
 80050c4:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	617b      	str	r3, [r7, #20]
 80050ce:	e003      	b.n	80050d8 <TIM_TI1_SetConfig+0x5c>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	2201      	movs	r2, #1
 80050d4:	4313      	orrs	r3, r2
 80050d6:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	22f0      	movs	r2, #240	; 0xf0
 80050dc:	4393      	bics	r3, r2
 80050de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	011b      	lsls	r3, r3, #4
 80050e4:	22ff      	movs	r2, #255	; 0xff
 80050e6:	4013      	ands	r3, r2
 80050e8:	697a      	ldr	r2, [r7, #20]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	220a      	movs	r2, #10
 80050f2:	4393      	bics	r3, r2
 80050f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	220a      	movs	r2, #10
 80050fa:	4013      	ands	r3, r2
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	4313      	orrs	r3, r2
 8005100:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	621a      	str	r2, [r3, #32]
}
 800510e:	46c0      	nop			; (mov r8, r8)
 8005110:	46bd      	mov	sp, r7
 8005112:	b006      	add	sp, #24
 8005114:	bd80      	pop	{r7, pc}
 8005116:	46c0      	nop			; (mov r8, r8)
 8005118:	40012c00 	.word	0x40012c00
 800511c:	40000400 	.word	0x40000400

08005120 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b086      	sub	sp, #24
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	2201      	movs	r2, #1
 8005138:	4393      	bics	r3, r2
 800513a:	001a      	movs	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	22f0      	movs	r2, #240	; 0xf0
 800514a:	4393      	bics	r3, r2
 800514c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	011b      	lsls	r3, r3, #4
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	4313      	orrs	r3, r2
 8005156:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	220a      	movs	r2, #10
 800515c:	4393      	bics	r3, r2
 800515e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	4313      	orrs	r3, r2
 8005166:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	621a      	str	r2, [r3, #32]
}
 8005174:	46c0      	nop			; (mov r8, r8)
 8005176:	46bd      	mov	sp, r7
 8005178:	b006      	add	sp, #24
 800517a:	bd80      	pop	{r7, pc}

0800517c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af00      	add	r7, sp, #0
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	607a      	str	r2, [r7, #4]
 8005188:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	2210      	movs	r2, #16
 8005190:	4393      	bics	r3, r2
 8005192:	001a      	movs	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6a1b      	ldr	r3, [r3, #32]
 80051a2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	4a14      	ldr	r2, [pc, #80]	; (80051f8 <TIM_TI2_SetConfig+0x7c>)
 80051a8:	4013      	ands	r3, r2
 80051aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	021b      	lsls	r3, r3, #8
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	4a10      	ldr	r2, [pc, #64]	; (80051fc <TIM_TI2_SetConfig+0x80>)
 80051ba:	4013      	ands	r3, r2
 80051bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	031b      	lsls	r3, r3, #12
 80051c2:	041b      	lsls	r3, r3, #16
 80051c4:	0c1b      	lsrs	r3, r3, #16
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	22a0      	movs	r2, #160	; 0xa0
 80051d0:	4393      	bics	r3, r2
 80051d2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	011b      	lsls	r3, r3, #4
 80051d8:	22a0      	movs	r2, #160	; 0xa0
 80051da:	4013      	ands	r3, r2
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	4313      	orrs	r3, r2
 80051e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	621a      	str	r2, [r3, #32]
}
 80051ee:	46c0      	nop			; (mov r8, r8)
 80051f0:	46bd      	mov	sp, r7
 80051f2:	b006      	add	sp, #24
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	46c0      	nop			; (mov r8, r8)
 80051f8:	fffffcff 	.word	0xfffffcff
 80051fc:	ffff0fff 	.word	0xffff0fff

08005200 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af00      	add	r7, sp, #0
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	2210      	movs	r2, #16
 8005212:	4393      	bics	r3, r2
 8005214:	001a      	movs	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6a1b      	ldr	r3, [r3, #32]
 8005224:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	4a0d      	ldr	r2, [pc, #52]	; (8005260 <TIM_TI2_ConfigInputStage+0x60>)
 800522a:	4013      	ands	r3, r2
 800522c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	031b      	lsls	r3, r3, #12
 8005232:	697a      	ldr	r2, [r7, #20]
 8005234:	4313      	orrs	r3, r2
 8005236:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	22a0      	movs	r2, #160	; 0xa0
 800523c:	4393      	bics	r3, r2
 800523e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	011b      	lsls	r3, r3, #4
 8005244:	693a      	ldr	r2, [r7, #16]
 8005246:	4313      	orrs	r3, r2
 8005248:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	693a      	ldr	r2, [r7, #16]
 8005254:	621a      	str	r2, [r3, #32]
}
 8005256:	46c0      	nop			; (mov r8, r8)
 8005258:	46bd      	mov	sp, r7
 800525a:	b006      	add	sp, #24
 800525c:	bd80      	pop	{r7, pc}
 800525e:	46c0      	nop			; (mov r8, r8)
 8005260:	ffff0fff 	.word	0xffff0fff

08005264 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
 8005270:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6a1b      	ldr	r3, [r3, #32]
 8005276:	4a19      	ldr	r2, [pc, #100]	; (80052dc <TIM_TI3_SetConfig+0x78>)
 8005278:	401a      	ands	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	69db      	ldr	r3, [r3, #28]
 8005282:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	2203      	movs	r2, #3
 800528e:	4393      	bics	r3, r2
 8005290:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4313      	orrs	r3, r2
 8005298:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	22f0      	movs	r2, #240	; 0xf0
 800529e:	4393      	bics	r3, r2
 80052a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	011b      	lsls	r3, r3, #4
 80052a6:	22ff      	movs	r2, #255	; 0xff
 80052a8:	4013      	ands	r3, r2
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	4a0b      	ldr	r2, [pc, #44]	; (80052e0 <TIM_TI3_SetConfig+0x7c>)
 80052b4:	4013      	ands	r3, r2
 80052b6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	021a      	lsls	r2, r3, #8
 80052bc:	23a0      	movs	r3, #160	; 0xa0
 80052be:	011b      	lsls	r3, r3, #4
 80052c0:	4013      	ands	r3, r2
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	693a      	ldr	r2, [r7, #16]
 80052d2:	621a      	str	r2, [r3, #32]
}
 80052d4:	46c0      	nop			; (mov r8, r8)
 80052d6:	46bd      	mov	sp, r7
 80052d8:	b006      	add	sp, #24
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	fffffeff 	.word	0xfffffeff
 80052e0:	fffff5ff 	.word	0xfffff5ff

080052e4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b086      	sub	sp, #24
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
 80052f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	4a1a      	ldr	r2, [pc, #104]	; (8005360 <TIM_TI4_SetConfig+0x7c>)
 80052f8:	401a      	ands	r2, r3
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	69db      	ldr	r3, [r3, #28]
 8005302:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6a1b      	ldr	r3, [r3, #32]
 8005308:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	4a15      	ldr	r2, [pc, #84]	; (8005364 <TIM_TI4_SetConfig+0x80>)
 800530e:	4013      	ands	r3, r2
 8005310:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	021b      	lsls	r3, r3, #8
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	4313      	orrs	r3, r2
 800531a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	4a12      	ldr	r2, [pc, #72]	; (8005368 <TIM_TI4_SetConfig+0x84>)
 8005320:	4013      	ands	r3, r2
 8005322:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	031b      	lsls	r3, r3, #12
 8005328:	041b      	lsls	r3, r3, #16
 800532a:	0c1b      	lsrs	r3, r3, #16
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	4313      	orrs	r3, r2
 8005330:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	4a0d      	ldr	r2, [pc, #52]	; (800536c <TIM_TI4_SetConfig+0x88>)
 8005336:	4013      	ands	r3, r2
 8005338:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	031a      	lsls	r2, r3, #12
 800533e:	23a0      	movs	r3, #160	; 0xa0
 8005340:	021b      	lsls	r3, r3, #8
 8005342:	4013      	ands	r3, r2
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	4313      	orrs	r3, r2
 8005348:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	621a      	str	r2, [r3, #32]
}
 8005356:	46c0      	nop			; (mov r8, r8)
 8005358:	46bd      	mov	sp, r7
 800535a:	b006      	add	sp, #24
 800535c:	bd80      	pop	{r7, pc}
 800535e:	46c0      	nop			; (mov r8, r8)
 8005360:	ffffefff 	.word	0xffffefff
 8005364:	fffffcff 	.word	0xfffffcff
 8005368:	ffff0fff 	.word	0xffff0fff
 800536c:	ffff5fff 	.word	0xffff5fff

08005370 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2270      	movs	r2, #112	; 0x70
 8005384:	4393      	bics	r3, r2
 8005386:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005388:	683a      	ldr	r2, [r7, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	4313      	orrs	r3, r2
 800538e:	2207      	movs	r2, #7
 8005390:	4313      	orrs	r3, r2
 8005392:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	609a      	str	r2, [r3, #8]
}
 800539a:	46c0      	nop			; (mov r8, r8)
 800539c:	46bd      	mov	sp, r7
 800539e:	b004      	add	sp, #16
 80053a0:	bd80      	pop	{r7, pc}
	...

080053a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b086      	sub	sp, #24
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	607a      	str	r2, [r7, #4]
 80053b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	4a09      	ldr	r2, [pc, #36]	; (80053e0 <TIM_ETR_SetConfig+0x3c>)
 80053bc:	4013      	ands	r3, r2
 80053be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	021a      	lsls	r2, r3, #8
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	431a      	orrs	r2, r3
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	697a      	ldr	r2, [r7, #20]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	609a      	str	r2, [r3, #8]
}
 80053d8:	46c0      	nop			; (mov r8, r8)
 80053da:	46bd      	mov	sp, r7
 80053dc:	b006      	add	sp, #24
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	ffff00ff 	.word	0xffff00ff

080053e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	221f      	movs	r2, #31
 80053f4:	4013      	ands	r3, r2
 80053f6:	2201      	movs	r2, #1
 80053f8:	409a      	lsls	r2, r3
 80053fa:	0013      	movs	r3, r2
 80053fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	43d2      	mvns	r2, r2
 8005406:	401a      	ands	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6a1a      	ldr	r2, [r3, #32]
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	211f      	movs	r1, #31
 8005414:	400b      	ands	r3, r1
 8005416:	6879      	ldr	r1, [r7, #4]
 8005418:	4099      	lsls	r1, r3
 800541a:	000b      	movs	r3, r1
 800541c:	431a      	orrs	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	621a      	str	r2, [r3, #32]
}
 8005422:	46c0      	nop			; (mov r8, r8)
 8005424:	46bd      	mov	sp, r7
 8005426:	b006      	add	sp, #24
 8005428:	bd80      	pop	{r7, pc}
	...

0800542c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	223c      	movs	r2, #60	; 0x3c
 800543a:	5c9b      	ldrb	r3, [r3, r2]
 800543c:	2b01      	cmp	r3, #1
 800543e:	d101      	bne.n	8005444 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005440:	2302      	movs	r3, #2
 8005442:	e03c      	b.n	80054be <HAL_TIMEx_MasterConfigSynchronization+0x92>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	223c      	movs	r2, #60	; 0x3c
 8005448:	2101      	movs	r1, #1
 800544a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	223d      	movs	r2, #61	; 0x3d
 8005450:	2102      	movs	r1, #2
 8005452:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2270      	movs	r2, #112	; 0x70
 8005468:	4393      	bics	r3, r2
 800546a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	68fa      	ldr	r2, [r7, #12]
 8005472:	4313      	orrs	r3, r2
 8005474:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a11      	ldr	r2, [pc, #68]	; (80054c8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d004      	beq.n	8005492 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a0f      	ldr	r2, [pc, #60]	; (80054cc <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d10c      	bne.n	80054ac <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	2280      	movs	r2, #128	; 0x80
 8005496:	4393      	bics	r3, r2
 8005498:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	223d      	movs	r2, #61	; 0x3d
 80054b0:	2101      	movs	r1, #1
 80054b2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	223c      	movs	r2, #60	; 0x3c
 80054b8:	2100      	movs	r1, #0
 80054ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	0018      	movs	r0, r3
 80054c0:	46bd      	mov	sp, r7
 80054c2:	b004      	add	sp, #16
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	46c0      	nop			; (mov r8, r8)
 80054c8:	40012c00 	.word	0x40012c00
 80054cc:	40000400 	.word	0x40000400

080054d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054d8:	46c0      	nop			; (mov r8, r8)
 80054da:	46bd      	mov	sp, r7
 80054dc:	b002      	add	sp, #8
 80054de:	bd80      	pop	{r7, pc}

080054e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054e8:	46c0      	nop			; (mov r8, r8)
 80054ea:	46bd      	mov	sp, r7
 80054ec:	b002      	add	sp, #8
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d101      	bne.n	8005502 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e044      	b.n	800558c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005506:	2b00      	cmp	r3, #0
 8005508:	d107      	bne.n	800551a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2278      	movs	r2, #120	; 0x78
 800550e:	2100      	movs	r1, #0
 8005510:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	0018      	movs	r0, r3
 8005516:	f7fc fd2d 	bl	8001f74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2224      	movs	r2, #36	; 0x24
 800551e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	2101      	movs	r1, #1
 800552c:	438a      	bics	r2, r1
 800552e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	0018      	movs	r0, r3
 8005534:	f000 fba4 	bl	8005c80 <UART_SetConfig>
 8005538:	0003      	movs	r3, r0
 800553a:	2b01      	cmp	r3, #1
 800553c:	d101      	bne.n	8005542 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e024      	b.n	800558c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005546:	2b00      	cmp	r3, #0
 8005548:	d003      	beq.n	8005552 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	0018      	movs	r0, r3
 800554e:	f000 fcbf 	bl	8005ed0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	490d      	ldr	r1, [pc, #52]	; (8005594 <HAL_UART_Init+0xa4>)
 800555e:	400a      	ands	r2, r1
 8005560:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689a      	ldr	r2, [r3, #8]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2108      	movs	r1, #8
 800556e:	438a      	bics	r2, r1
 8005570:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2101      	movs	r1, #1
 800557e:	430a      	orrs	r2, r1
 8005580:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	0018      	movs	r0, r3
 8005586:	f000 fd57 	bl	8006038 <UART_CheckIdleState>
 800558a:	0003      	movs	r3, r0
}
 800558c:	0018      	movs	r0, r3
 800558e:	46bd      	mov	sp, r7
 8005590:	b002      	add	sp, #8
 8005592:	bd80      	pop	{r7, pc}
 8005594:	fffff7ff 	.word	0xfffff7ff

08005598 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	1dbb      	adds	r3, r7, #6
 80055a4:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055aa:	2b20      	cmp	r3, #32
 80055ac:	d000      	beq.n	80055b0 <HAL_UART_Transmit_DMA+0x18>
 80055ae:	e077      	b.n	80056a0 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d003      	beq.n	80055be <HAL_UART_Transmit_DMA+0x26>
 80055b6:	1dbb      	adds	r3, r7, #6
 80055b8:	881b      	ldrh	r3, [r3, #0]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e06f      	b.n	80056a2 <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	689a      	ldr	r2, [r3, #8]
 80055c6:	2380      	movs	r3, #128	; 0x80
 80055c8:	015b      	lsls	r3, r3, #5
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d109      	bne.n	80055e2 <HAL_UART_Transmit_DMA+0x4a>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d105      	bne.n	80055e2 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	2201      	movs	r2, #1
 80055da:	4013      	ands	r3, r2
 80055dc:	d001      	beq.n	80055e2 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e05f      	b.n	80056a2 <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	68ba      	ldr	r2, [r7, #8]
 80055e6:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	1dba      	adds	r2, r7, #6
 80055ec:	2150      	movs	r1, #80	; 0x50
 80055ee:	8812      	ldrh	r2, [r2, #0]
 80055f0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	1dba      	adds	r2, r7, #6
 80055f6:	2152      	movs	r1, #82	; 0x52
 80055f8:	8812      	ldrh	r2, [r2, #0]
 80055fa:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2284      	movs	r2, #132	; 0x84
 8005600:	2100      	movs	r1, #0
 8005602:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2221      	movs	r2, #33	; 0x21
 8005608:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800560e:	2b00      	cmp	r3, #0
 8005610:	d027      	beq.n	8005662 <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005616:	4a25      	ldr	r2, [pc, #148]	; (80056ac <HAL_UART_Transmit_DMA+0x114>)
 8005618:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800561e:	4a24      	ldr	r2, [pc, #144]	; (80056b0 <HAL_UART_Transmit_DMA+0x118>)
 8005620:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005626:	4a23      	ldr	r2, [pc, #140]	; (80056b4 <HAL_UART_Transmit_DMA+0x11c>)
 8005628:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800562e:	2200      	movs	r2, #0
 8005630:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800563a:	0019      	movs	r1, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3328      	adds	r3, #40	; 0x28
 8005642:	001a      	movs	r2, r3
 8005644:	1dbb      	adds	r3, r7, #6
 8005646:	881b      	ldrh	r3, [r3, #0]
 8005648:	f7fd fcee 	bl	8003028 <HAL_DMA_Start_IT>
 800564c:	1e03      	subs	r3, r0, #0
 800564e:	d008      	beq.n	8005662 <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2284      	movs	r2, #132	; 0x84
 8005654:	2110      	movs	r1, #16
 8005656:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2220      	movs	r2, #32
 800565c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e01f      	b.n	80056a2 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2240      	movs	r2, #64	; 0x40
 8005668:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800566a:	f3ef 8310 	mrs	r3, PRIMASK
 800566e:	613b      	str	r3, [r7, #16]
  return(result);
 8005670:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005672:	61fb      	str	r3, [r7, #28]
 8005674:	2301      	movs	r3, #1
 8005676:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	f383 8810 	msr	PRIMASK, r3
}
 800567e:	46c0      	nop			; (mov r8, r8)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	689a      	ldr	r2, [r3, #8]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2180      	movs	r1, #128	; 0x80
 800568c:	430a      	orrs	r2, r1
 800568e:	609a      	str	r2, [r3, #8]
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	f383 8810 	msr	PRIMASK, r3
}
 800569a:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 800569c:	2300      	movs	r3, #0
 800569e:	e000      	b.n	80056a2 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80056a0:	2302      	movs	r3, #2
  }
}
 80056a2:	0018      	movs	r0, r3
 80056a4:	46bd      	mov	sp, r7
 80056a6:	b008      	add	sp, #32
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	46c0      	nop			; (mov r8, r8)
 80056ac:	0800636d 	.word	0x0800636d
 80056b0:	08006401 	.word	0x08006401
 80056b4:	0800641f 	.word	0x0800641f

080056b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056b8:	b590      	push	{r4, r7, lr}
 80056ba:	b0ab      	sub	sp, #172	; 0xac
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	69db      	ldr	r3, [r3, #28]
 80056c6:	22a4      	movs	r2, #164	; 0xa4
 80056c8:	18b9      	adds	r1, r7, r2
 80056ca:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	20a0      	movs	r0, #160	; 0xa0
 80056d4:	1839      	adds	r1, r7, r0
 80056d6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	219c      	movs	r1, #156	; 0x9c
 80056e0:	1879      	adds	r1, r7, r1
 80056e2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80056e4:	0011      	movs	r1, r2
 80056e6:	18bb      	adds	r3, r7, r2
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a99      	ldr	r2, [pc, #612]	; (8005950 <HAL_UART_IRQHandler+0x298>)
 80056ec:	4013      	ands	r3, r2
 80056ee:	2298      	movs	r2, #152	; 0x98
 80056f0:	18bc      	adds	r4, r7, r2
 80056f2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80056f4:	18bb      	adds	r3, r7, r2
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d114      	bne.n	8005726 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80056fc:	187b      	adds	r3, r7, r1
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2220      	movs	r2, #32
 8005702:	4013      	ands	r3, r2
 8005704:	d00f      	beq.n	8005726 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005706:	183b      	adds	r3, r7, r0
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2220      	movs	r2, #32
 800570c:	4013      	ands	r3, r2
 800570e:	d00a      	beq.n	8005726 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005714:	2b00      	cmp	r3, #0
 8005716:	d100      	bne.n	800571a <HAL_UART_IRQHandler+0x62>
 8005718:	e286      	b.n	8005c28 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	0010      	movs	r0, r2
 8005722:	4798      	blx	r3
      }
      return;
 8005724:	e280      	b.n	8005c28 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005726:	2398      	movs	r3, #152	; 0x98
 8005728:	18fb      	adds	r3, r7, r3
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d100      	bne.n	8005732 <HAL_UART_IRQHandler+0x7a>
 8005730:	e114      	b.n	800595c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005732:	239c      	movs	r3, #156	; 0x9c
 8005734:	18fb      	adds	r3, r7, r3
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2201      	movs	r2, #1
 800573a:	4013      	ands	r3, r2
 800573c:	d106      	bne.n	800574c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800573e:	23a0      	movs	r3, #160	; 0xa0
 8005740:	18fb      	adds	r3, r7, r3
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a83      	ldr	r2, [pc, #524]	; (8005954 <HAL_UART_IRQHandler+0x29c>)
 8005746:	4013      	ands	r3, r2
 8005748:	d100      	bne.n	800574c <HAL_UART_IRQHandler+0x94>
 800574a:	e107      	b.n	800595c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800574c:	23a4      	movs	r3, #164	; 0xa4
 800574e:	18fb      	adds	r3, r7, r3
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2201      	movs	r2, #1
 8005754:	4013      	ands	r3, r2
 8005756:	d012      	beq.n	800577e <HAL_UART_IRQHandler+0xc6>
 8005758:	23a0      	movs	r3, #160	; 0xa0
 800575a:	18fb      	adds	r3, r7, r3
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	2380      	movs	r3, #128	; 0x80
 8005760:	005b      	lsls	r3, r3, #1
 8005762:	4013      	ands	r3, r2
 8005764:	d00b      	beq.n	800577e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2201      	movs	r2, #1
 800576c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2284      	movs	r2, #132	; 0x84
 8005772:	589b      	ldr	r3, [r3, r2]
 8005774:	2201      	movs	r2, #1
 8005776:	431a      	orrs	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2184      	movs	r1, #132	; 0x84
 800577c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800577e:	23a4      	movs	r3, #164	; 0xa4
 8005780:	18fb      	adds	r3, r7, r3
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2202      	movs	r2, #2
 8005786:	4013      	ands	r3, r2
 8005788:	d011      	beq.n	80057ae <HAL_UART_IRQHandler+0xf6>
 800578a:	239c      	movs	r3, #156	; 0x9c
 800578c:	18fb      	adds	r3, r7, r3
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2201      	movs	r2, #1
 8005792:	4013      	ands	r3, r2
 8005794:	d00b      	beq.n	80057ae <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2202      	movs	r2, #2
 800579c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2284      	movs	r2, #132	; 0x84
 80057a2:	589b      	ldr	r3, [r3, r2]
 80057a4:	2204      	movs	r2, #4
 80057a6:	431a      	orrs	r2, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2184      	movs	r1, #132	; 0x84
 80057ac:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057ae:	23a4      	movs	r3, #164	; 0xa4
 80057b0:	18fb      	adds	r3, r7, r3
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2204      	movs	r2, #4
 80057b6:	4013      	ands	r3, r2
 80057b8:	d011      	beq.n	80057de <HAL_UART_IRQHandler+0x126>
 80057ba:	239c      	movs	r3, #156	; 0x9c
 80057bc:	18fb      	adds	r3, r7, r3
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2201      	movs	r2, #1
 80057c2:	4013      	ands	r3, r2
 80057c4:	d00b      	beq.n	80057de <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2204      	movs	r2, #4
 80057cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2284      	movs	r2, #132	; 0x84
 80057d2:	589b      	ldr	r3, [r3, r2]
 80057d4:	2202      	movs	r2, #2
 80057d6:	431a      	orrs	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2184      	movs	r1, #132	; 0x84
 80057dc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80057de:	23a4      	movs	r3, #164	; 0xa4
 80057e0:	18fb      	adds	r3, r7, r3
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2208      	movs	r2, #8
 80057e6:	4013      	ands	r3, r2
 80057e8:	d017      	beq.n	800581a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80057ea:	23a0      	movs	r3, #160	; 0xa0
 80057ec:	18fb      	adds	r3, r7, r3
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	2220      	movs	r2, #32
 80057f2:	4013      	ands	r3, r2
 80057f4:	d105      	bne.n	8005802 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80057f6:	239c      	movs	r3, #156	; 0x9c
 80057f8:	18fb      	adds	r3, r7, r3
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2201      	movs	r2, #1
 80057fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005800:	d00b      	beq.n	800581a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2208      	movs	r2, #8
 8005808:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2284      	movs	r2, #132	; 0x84
 800580e:	589b      	ldr	r3, [r3, r2]
 8005810:	2208      	movs	r2, #8
 8005812:	431a      	orrs	r2, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2184      	movs	r1, #132	; 0x84
 8005818:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800581a:	23a4      	movs	r3, #164	; 0xa4
 800581c:	18fb      	adds	r3, r7, r3
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	2380      	movs	r3, #128	; 0x80
 8005822:	011b      	lsls	r3, r3, #4
 8005824:	4013      	ands	r3, r2
 8005826:	d013      	beq.n	8005850 <HAL_UART_IRQHandler+0x198>
 8005828:	23a0      	movs	r3, #160	; 0xa0
 800582a:	18fb      	adds	r3, r7, r3
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	2380      	movs	r3, #128	; 0x80
 8005830:	04db      	lsls	r3, r3, #19
 8005832:	4013      	ands	r3, r2
 8005834:	d00c      	beq.n	8005850 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2280      	movs	r2, #128	; 0x80
 800583c:	0112      	lsls	r2, r2, #4
 800583e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2284      	movs	r2, #132	; 0x84
 8005844:	589b      	ldr	r3, [r3, r2]
 8005846:	2220      	movs	r2, #32
 8005848:	431a      	orrs	r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2184      	movs	r1, #132	; 0x84
 800584e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2284      	movs	r2, #132	; 0x84
 8005854:	589b      	ldr	r3, [r3, r2]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d100      	bne.n	800585c <HAL_UART_IRQHandler+0x1a4>
 800585a:	e1e7      	b.n	8005c2c <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800585c:	23a4      	movs	r3, #164	; 0xa4
 800585e:	18fb      	adds	r3, r7, r3
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2220      	movs	r2, #32
 8005864:	4013      	ands	r3, r2
 8005866:	d00e      	beq.n	8005886 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005868:	23a0      	movs	r3, #160	; 0xa0
 800586a:	18fb      	adds	r3, r7, r3
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2220      	movs	r2, #32
 8005870:	4013      	ands	r3, r2
 8005872:	d008      	beq.n	8005886 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005878:	2b00      	cmp	r3, #0
 800587a:	d004      	beq.n	8005886 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	0010      	movs	r0, r2
 8005884:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2284      	movs	r2, #132	; 0x84
 800588a:	589b      	ldr	r3, [r3, r2]
 800588c:	2194      	movs	r1, #148	; 0x94
 800588e:	187a      	adds	r2, r7, r1
 8005890:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	2240      	movs	r2, #64	; 0x40
 800589a:	4013      	ands	r3, r2
 800589c:	2b40      	cmp	r3, #64	; 0x40
 800589e:	d004      	beq.n	80058aa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80058a0:	187b      	adds	r3, r7, r1
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2228      	movs	r2, #40	; 0x28
 80058a6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80058a8:	d047      	beq.n	800593a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	0018      	movs	r0, r3
 80058ae:	f000 fcf9 	bl	80062a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	2240      	movs	r2, #64	; 0x40
 80058ba:	4013      	ands	r3, r2
 80058bc:	2b40      	cmp	r3, #64	; 0x40
 80058be:	d137      	bne.n	8005930 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058c0:	f3ef 8310 	mrs	r3, PRIMASK
 80058c4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80058c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058c8:	2090      	movs	r0, #144	; 0x90
 80058ca:	183a      	adds	r2, r7, r0
 80058cc:	6013      	str	r3, [r2, #0]
 80058ce:	2301      	movs	r3, #1
 80058d0:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80058d4:	f383 8810 	msr	PRIMASK, r3
}
 80058d8:	46c0      	nop			; (mov r8, r8)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	689a      	ldr	r2, [r3, #8]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2140      	movs	r1, #64	; 0x40
 80058e6:	438a      	bics	r2, r1
 80058e8:	609a      	str	r2, [r3, #8]
 80058ea:	183b      	adds	r3, r7, r0
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80058f2:	f383 8810 	msr	PRIMASK, r3
}
 80058f6:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d012      	beq.n	8005926 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005904:	4a14      	ldr	r2, [pc, #80]	; (8005958 <HAL_UART_IRQHandler+0x2a0>)
 8005906:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800590c:	0018      	movs	r0, r3
 800590e:	f7fd fc29 	bl	8003164 <HAL_DMA_Abort_IT>
 8005912:	1e03      	subs	r3, r0, #0
 8005914:	d01a      	beq.n	800594c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800591a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005920:	0018      	movs	r0, r3
 8005922:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005924:	e012      	b.n	800594c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	0018      	movs	r0, r3
 800592a:	f000 f995 	bl	8005c58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800592e:	e00d      	b.n	800594c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	0018      	movs	r0, r3
 8005934:	f000 f990 	bl	8005c58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005938:	e008      	b.n	800594c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	0018      	movs	r0, r3
 800593e:	f000 f98b 	bl	8005c58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2284      	movs	r2, #132	; 0x84
 8005946:	2100      	movs	r1, #0
 8005948:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800594a:	e16f      	b.n	8005c2c <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800594c:	46c0      	nop			; (mov r8, r8)
    return;
 800594e:	e16d      	b.n	8005c2c <HAL_UART_IRQHandler+0x574>
 8005950:	0000080f 	.word	0x0000080f
 8005954:	04000120 	.word	0x04000120
 8005958:	080064a3 	.word	0x080064a3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005960:	2b01      	cmp	r3, #1
 8005962:	d000      	beq.n	8005966 <HAL_UART_IRQHandler+0x2ae>
 8005964:	e139      	b.n	8005bda <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005966:	23a4      	movs	r3, #164	; 0xa4
 8005968:	18fb      	adds	r3, r7, r3
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2210      	movs	r2, #16
 800596e:	4013      	ands	r3, r2
 8005970:	d100      	bne.n	8005974 <HAL_UART_IRQHandler+0x2bc>
 8005972:	e132      	b.n	8005bda <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005974:	23a0      	movs	r3, #160	; 0xa0
 8005976:	18fb      	adds	r3, r7, r3
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2210      	movs	r2, #16
 800597c:	4013      	ands	r3, r2
 800597e:	d100      	bne.n	8005982 <HAL_UART_IRQHandler+0x2ca>
 8005980:	e12b      	b.n	8005bda <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2210      	movs	r2, #16
 8005988:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	2240      	movs	r2, #64	; 0x40
 8005992:	4013      	ands	r3, r2
 8005994:	2b40      	cmp	r3, #64	; 0x40
 8005996:	d000      	beq.n	800599a <HAL_UART_IRQHandler+0x2e2>
 8005998:	e09f      	b.n	8005ada <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685a      	ldr	r2, [r3, #4]
 80059a2:	217e      	movs	r1, #126	; 0x7e
 80059a4:	187b      	adds	r3, r7, r1
 80059a6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80059a8:	187b      	adds	r3, r7, r1
 80059aa:	881b      	ldrh	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d100      	bne.n	80059b2 <HAL_UART_IRQHandler+0x2fa>
 80059b0:	e13e      	b.n	8005c30 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2258      	movs	r2, #88	; 0x58
 80059b6:	5a9b      	ldrh	r3, [r3, r2]
 80059b8:	187a      	adds	r2, r7, r1
 80059ba:	8812      	ldrh	r2, [r2, #0]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d300      	bcc.n	80059c2 <HAL_UART_IRQHandler+0x30a>
 80059c0:	e136      	b.n	8005c30 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	187a      	adds	r2, r7, r1
 80059c6:	215a      	movs	r1, #90	; 0x5a
 80059c8:	8812      	ldrh	r2, [r2, #0]
 80059ca:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	2b20      	cmp	r3, #32
 80059d4:	d06f      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059d6:	f3ef 8310 	mrs	r3, PRIMASK
 80059da:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80059dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059de:	67bb      	str	r3, [r7, #120]	; 0x78
 80059e0:	2301      	movs	r3, #1
 80059e2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059e6:	f383 8810 	msr	PRIMASK, r3
}
 80059ea:	46c0      	nop			; (mov r8, r8)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4992      	ldr	r1, [pc, #584]	; (8005c40 <HAL_UART_IRQHandler+0x588>)
 80059f8:	400a      	ands	r2, r1
 80059fa:	601a      	str	r2, [r3, #0]
 80059fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059fe:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a02:	f383 8810 	msr	PRIMASK, r3
}
 8005a06:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a08:	f3ef 8310 	mrs	r3, PRIMASK
 8005a0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a10:	677b      	str	r3, [r7, #116]	; 0x74
 8005a12:	2301      	movs	r3, #1
 8005a14:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a18:	f383 8810 	msr	PRIMASK, r3
}
 8005a1c:	46c0      	nop			; (mov r8, r8)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	689a      	ldr	r2, [r3, #8]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2101      	movs	r1, #1
 8005a2a:	438a      	bics	r2, r1
 8005a2c:	609a      	str	r2, [r3, #8]
 8005a2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a30:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a34:	f383 8810 	msr	PRIMASK, r3
}
 8005a38:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8005a3e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005a40:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a42:	673b      	str	r3, [r7, #112]	; 0x70
 8005a44:	2301      	movs	r3, #1
 8005a46:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a4a:	f383 8810 	msr	PRIMASK, r3
}
 8005a4e:	46c0      	nop			; (mov r8, r8)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	689a      	ldr	r2, [r3, #8]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2140      	movs	r1, #64	; 0x40
 8005a5c:	438a      	bics	r2, r1
 8005a5e:	609a      	str	r2, [r3, #8]
 8005a60:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a62:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a66:	f383 8810 	msr	PRIMASK, r3
}
 8005a6a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2280      	movs	r2, #128	; 0x80
 8005a70:	2120      	movs	r1, #32
 8005a72:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a7a:	f3ef 8310 	mrs	r3, PRIMASK
 8005a7e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8005a80:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a82:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005a84:	2301      	movs	r3, #1
 8005a86:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a8a:	f383 8810 	msr	PRIMASK, r3
}
 8005a8e:	46c0      	nop			; (mov r8, r8)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2110      	movs	r1, #16
 8005a9c:	438a      	bics	r2, r1
 8005a9e:	601a      	str	r2, [r3, #0]
 8005aa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005aa2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005aa4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005aa6:	f383 8810 	msr	PRIMASK, r3
}
 8005aaa:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	f7fd fb1f 	bl	80030f4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2202      	movs	r2, #2
 8005aba:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2258      	movs	r2, #88	; 0x58
 8005ac0:	5a9a      	ldrh	r2, [r3, r2]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	215a      	movs	r1, #90	; 0x5a
 8005ac6:	5a5b      	ldrh	r3, [r3, r1]
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	1ad3      	subs	r3, r2, r3
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	0011      	movs	r1, r2
 8005ad2:	0018      	movs	r0, r3
 8005ad4:	f000 f8c8 	bl	8005c68 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005ad8:	e0aa      	b.n	8005c30 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2258      	movs	r2, #88	; 0x58
 8005ade:	5a99      	ldrh	r1, [r3, r2]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	225a      	movs	r2, #90	; 0x5a
 8005ae4:	5a9b      	ldrh	r3, [r3, r2]
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	208e      	movs	r0, #142	; 0x8e
 8005aea:	183b      	adds	r3, r7, r0
 8005aec:	1a8a      	subs	r2, r1, r2
 8005aee:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	225a      	movs	r2, #90	; 0x5a
 8005af4:	5a9b      	ldrh	r3, [r3, r2]
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d100      	bne.n	8005afe <HAL_UART_IRQHandler+0x446>
 8005afc:	e09a      	b.n	8005c34 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8005afe:	183b      	adds	r3, r7, r0
 8005b00:	881b      	ldrh	r3, [r3, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d100      	bne.n	8005b08 <HAL_UART_IRQHandler+0x450>
 8005b06:	e095      	b.n	8005c34 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b08:	f3ef 8310 	mrs	r3, PRIMASK
 8005b0c:	60fb      	str	r3, [r7, #12]
  return(result);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b10:	2488      	movs	r4, #136	; 0x88
 8005b12:	193a      	adds	r2, r7, r4
 8005b14:	6013      	str	r3, [r2, #0]
 8005b16:	2301      	movs	r3, #1
 8005b18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	f383 8810 	msr	PRIMASK, r3
}
 8005b20:	46c0      	nop			; (mov r8, r8)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4945      	ldr	r1, [pc, #276]	; (8005c44 <HAL_UART_IRQHandler+0x58c>)
 8005b2e:	400a      	ands	r2, r1
 8005b30:	601a      	str	r2, [r3, #0]
 8005b32:	193b      	adds	r3, r7, r4
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f383 8810 	msr	PRIMASK, r3
}
 8005b3e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b40:	f3ef 8310 	mrs	r3, PRIMASK
 8005b44:	61bb      	str	r3, [r7, #24]
  return(result);
 8005b46:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b48:	2484      	movs	r4, #132	; 0x84
 8005b4a:	193a      	adds	r2, r7, r4
 8005b4c:	6013      	str	r3, [r2, #0]
 8005b4e:	2301      	movs	r3, #1
 8005b50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	f383 8810 	msr	PRIMASK, r3
}
 8005b58:	46c0      	nop			; (mov r8, r8)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	689a      	ldr	r2, [r3, #8]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2101      	movs	r1, #1
 8005b66:	438a      	bics	r2, r1
 8005b68:	609a      	str	r2, [r3, #8]
 8005b6a:	193b      	adds	r3, r7, r4
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b70:	6a3b      	ldr	r3, [r7, #32]
 8005b72:	f383 8810 	msr	PRIMASK, r3
}
 8005b76:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2280      	movs	r2, #128	; 0x80
 8005b7c:	2120      	movs	r1, #32
 8005b7e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b8c:	f3ef 8310 	mrs	r3, PRIMASK
 8005b90:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b94:	2480      	movs	r4, #128	; 0x80
 8005b96:	193a      	adds	r2, r7, r4
 8005b98:	6013      	str	r3, [r2, #0]
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ba0:	f383 8810 	msr	PRIMASK, r3
}
 8005ba4:	46c0      	nop			; (mov r8, r8)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2110      	movs	r1, #16
 8005bb2:	438a      	bics	r2, r1
 8005bb4:	601a      	str	r2, [r3, #0]
 8005bb6:	193b      	adds	r3, r7, r4
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bbe:	f383 8810 	msr	PRIMASK, r3
}
 8005bc2:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005bca:	183b      	adds	r3, r7, r0
 8005bcc:	881a      	ldrh	r2, [r3, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	0011      	movs	r1, r2
 8005bd2:	0018      	movs	r0, r3
 8005bd4:	f000 f848 	bl	8005c68 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005bd8:	e02c      	b.n	8005c34 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005bda:	23a4      	movs	r3, #164	; 0xa4
 8005bdc:	18fb      	adds	r3, r7, r3
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2280      	movs	r2, #128	; 0x80
 8005be2:	4013      	ands	r3, r2
 8005be4:	d00f      	beq.n	8005c06 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005be6:	23a0      	movs	r3, #160	; 0xa0
 8005be8:	18fb      	adds	r3, r7, r3
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2280      	movs	r2, #128	; 0x80
 8005bee:	4013      	ands	r3, r2
 8005bf0:	d009      	beq.n	8005c06 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d01e      	beq.n	8005c38 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	0010      	movs	r0, r2
 8005c02:	4798      	blx	r3
    }
    return;
 8005c04:	e018      	b.n	8005c38 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005c06:	23a4      	movs	r3, #164	; 0xa4
 8005c08:	18fb      	adds	r3, r7, r3
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2240      	movs	r2, #64	; 0x40
 8005c0e:	4013      	ands	r3, r2
 8005c10:	d013      	beq.n	8005c3a <HAL_UART_IRQHandler+0x582>
 8005c12:	23a0      	movs	r3, #160	; 0xa0
 8005c14:	18fb      	adds	r3, r7, r3
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2240      	movs	r2, #64	; 0x40
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	d00d      	beq.n	8005c3a <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	0018      	movs	r0, r3
 8005c22:	f000 fc55 	bl	80064d0 <UART_EndTransmit_IT>
    return;
 8005c26:	e008      	b.n	8005c3a <HAL_UART_IRQHandler+0x582>
      return;
 8005c28:	46c0      	nop			; (mov r8, r8)
 8005c2a:	e006      	b.n	8005c3a <HAL_UART_IRQHandler+0x582>
    return;
 8005c2c:	46c0      	nop			; (mov r8, r8)
 8005c2e:	e004      	b.n	8005c3a <HAL_UART_IRQHandler+0x582>
      return;
 8005c30:	46c0      	nop			; (mov r8, r8)
 8005c32:	e002      	b.n	8005c3a <HAL_UART_IRQHandler+0x582>
      return;
 8005c34:	46c0      	nop			; (mov r8, r8)
 8005c36:	e000      	b.n	8005c3a <HAL_UART_IRQHandler+0x582>
    return;
 8005c38:	46c0      	nop			; (mov r8, r8)
  }

}
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	b02b      	add	sp, #172	; 0xac
 8005c3e:	bd90      	pop	{r4, r7, pc}
 8005c40:	fffffeff 	.word	0xfffffeff
 8005c44:	fffffedf 	.word	0xfffffedf

08005c48 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005c50:	46c0      	nop			; (mov r8, r8)
 8005c52:	46bd      	mov	sp, r7
 8005c54:	b002      	add	sp, #8
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005c60:	46c0      	nop			; (mov r8, r8)
 8005c62:	46bd      	mov	sp, r7
 8005c64:	b002      	add	sp, #8
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	000a      	movs	r2, r1
 8005c72:	1cbb      	adds	r3, r7, #2
 8005c74:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c76:	46c0      	nop			; (mov r8, r8)
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	b002      	add	sp, #8
 8005c7c:	bd80      	pop	{r7, pc}
	...

08005c80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b088      	sub	sp, #32
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c88:	231e      	movs	r3, #30
 8005c8a:	18fb      	adds	r3, r7, r3
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689a      	ldr	r2, [r3, #8]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	69db      	ldr	r3, [r3, #28]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a83      	ldr	r2, [pc, #524]	; (8005ebc <UART_SetConfig+0x23c>)
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	0019      	movs	r1, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	697a      	ldr	r2, [r7, #20]
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	4a7e      	ldr	r2, [pc, #504]	; (8005ec0 <UART_SetConfig+0x240>)
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	0019      	movs	r1, r3
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68da      	ldr	r2, [r3, #12]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a1b      	ldr	r3, [r3, #32]
 8005ce0:	697a      	ldr	r2, [r7, #20]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	4a75      	ldr	r2, [pc, #468]	; (8005ec4 <UART_SetConfig+0x244>)
 8005cee:	4013      	ands	r3, r2
 8005cf0:	0019      	movs	r1, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	430a      	orrs	r2, r1
 8005cfa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cfc:	4b72      	ldr	r3, [pc, #456]	; (8005ec8 <UART_SetConfig+0x248>)
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d00:	2203      	movs	r2, #3
 8005d02:	4013      	ands	r3, r2
 8005d04:	2b03      	cmp	r3, #3
 8005d06:	d00d      	beq.n	8005d24 <UART_SetConfig+0xa4>
 8005d08:	d81b      	bhi.n	8005d42 <UART_SetConfig+0xc2>
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d014      	beq.n	8005d38 <UART_SetConfig+0xb8>
 8005d0e:	d818      	bhi.n	8005d42 <UART_SetConfig+0xc2>
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d002      	beq.n	8005d1a <UART_SetConfig+0x9a>
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d00a      	beq.n	8005d2e <UART_SetConfig+0xae>
 8005d18:	e013      	b.n	8005d42 <UART_SetConfig+0xc2>
 8005d1a:	231f      	movs	r3, #31
 8005d1c:	18fb      	adds	r3, r7, r3
 8005d1e:	2200      	movs	r2, #0
 8005d20:	701a      	strb	r2, [r3, #0]
 8005d22:	e012      	b.n	8005d4a <UART_SetConfig+0xca>
 8005d24:	231f      	movs	r3, #31
 8005d26:	18fb      	adds	r3, r7, r3
 8005d28:	2202      	movs	r2, #2
 8005d2a:	701a      	strb	r2, [r3, #0]
 8005d2c:	e00d      	b.n	8005d4a <UART_SetConfig+0xca>
 8005d2e:	231f      	movs	r3, #31
 8005d30:	18fb      	adds	r3, r7, r3
 8005d32:	2204      	movs	r2, #4
 8005d34:	701a      	strb	r2, [r3, #0]
 8005d36:	e008      	b.n	8005d4a <UART_SetConfig+0xca>
 8005d38:	231f      	movs	r3, #31
 8005d3a:	18fb      	adds	r3, r7, r3
 8005d3c:	2208      	movs	r2, #8
 8005d3e:	701a      	strb	r2, [r3, #0]
 8005d40:	e003      	b.n	8005d4a <UART_SetConfig+0xca>
 8005d42:	231f      	movs	r3, #31
 8005d44:	18fb      	adds	r3, r7, r3
 8005d46:	2210      	movs	r2, #16
 8005d48:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	69da      	ldr	r2, [r3, #28]
 8005d4e:	2380      	movs	r3, #128	; 0x80
 8005d50:	021b      	lsls	r3, r3, #8
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d15c      	bne.n	8005e10 <UART_SetConfig+0x190>
  {
    switch (clocksource)
 8005d56:	231f      	movs	r3, #31
 8005d58:	18fb      	adds	r3, r7, r3
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	2b08      	cmp	r3, #8
 8005d5e:	d015      	beq.n	8005d8c <UART_SetConfig+0x10c>
 8005d60:	dc18      	bgt.n	8005d94 <UART_SetConfig+0x114>
 8005d62:	2b04      	cmp	r3, #4
 8005d64:	d00d      	beq.n	8005d82 <UART_SetConfig+0x102>
 8005d66:	dc15      	bgt.n	8005d94 <UART_SetConfig+0x114>
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d002      	beq.n	8005d72 <UART_SetConfig+0xf2>
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	d005      	beq.n	8005d7c <UART_SetConfig+0xfc>
 8005d70:	e010      	b.n	8005d94 <UART_SetConfig+0x114>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d72:	f7fe fba7 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
 8005d76:	0003      	movs	r3, r0
 8005d78:	61bb      	str	r3, [r7, #24]
        break;
 8005d7a:	e012      	b.n	8005da2 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d7c:	4b53      	ldr	r3, [pc, #332]	; (8005ecc <UART_SetConfig+0x24c>)
 8005d7e:	61bb      	str	r3, [r7, #24]
        break;
 8005d80:	e00f      	b.n	8005da2 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d82:	f7fe fb3f 	bl	8004404 <HAL_RCC_GetSysClockFreq>
 8005d86:	0003      	movs	r3, r0
 8005d88:	61bb      	str	r3, [r7, #24]
        break;
 8005d8a:	e00a      	b.n	8005da2 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d8c:	2380      	movs	r3, #128	; 0x80
 8005d8e:	021b      	lsls	r3, r3, #8
 8005d90:	61bb      	str	r3, [r7, #24]
        break;
 8005d92:	e006      	b.n	8005da2 <UART_SetConfig+0x122>
      default:
        pclk = 0U;
 8005d94:	2300      	movs	r3, #0
 8005d96:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005d98:	231e      	movs	r3, #30
 8005d9a:	18fb      	adds	r3, r7, r3
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	701a      	strb	r2, [r3, #0]
        break;
 8005da0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d100      	bne.n	8005daa <UART_SetConfig+0x12a>
 8005da8:	e07a      	b.n	8005ea0 <UART_SetConfig+0x220>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	005a      	lsls	r2, r3, #1
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	085b      	lsrs	r3, r3, #1
 8005db4:	18d2      	adds	r2, r2, r3
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	0019      	movs	r1, r3
 8005dbc:	0010      	movs	r0, r2
 8005dbe:	f7fa f9ad 	bl	800011c <__udivsi3>
 8005dc2:	0003      	movs	r3, r0
 8005dc4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	2b0f      	cmp	r3, #15
 8005dca:	d91c      	bls.n	8005e06 <UART_SetConfig+0x186>
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	2380      	movs	r3, #128	; 0x80
 8005dd0:	025b      	lsls	r3, r3, #9
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d217      	bcs.n	8005e06 <UART_SetConfig+0x186>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	b29a      	uxth	r2, r3
 8005dda:	200e      	movs	r0, #14
 8005ddc:	183b      	adds	r3, r7, r0
 8005dde:	210f      	movs	r1, #15
 8005de0:	438a      	bics	r2, r1
 8005de2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	085b      	lsrs	r3, r3, #1
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	2207      	movs	r2, #7
 8005dec:	4013      	ands	r3, r2
 8005dee:	b299      	uxth	r1, r3
 8005df0:	183b      	adds	r3, r7, r0
 8005df2:	183a      	adds	r2, r7, r0
 8005df4:	8812      	ldrh	r2, [r2, #0]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	183a      	adds	r2, r7, r0
 8005e00:	8812      	ldrh	r2, [r2, #0]
 8005e02:	60da      	str	r2, [r3, #12]
 8005e04:	e04c      	b.n	8005ea0 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 8005e06:	231e      	movs	r3, #30
 8005e08:	18fb      	adds	r3, r7, r3
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	701a      	strb	r2, [r3, #0]
 8005e0e:	e047      	b.n	8005ea0 <UART_SetConfig+0x220>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e10:	231f      	movs	r3, #31
 8005e12:	18fb      	adds	r3, r7, r3
 8005e14:	781b      	ldrb	r3, [r3, #0]
 8005e16:	2b08      	cmp	r3, #8
 8005e18:	d015      	beq.n	8005e46 <UART_SetConfig+0x1c6>
 8005e1a:	dc18      	bgt.n	8005e4e <UART_SetConfig+0x1ce>
 8005e1c:	2b04      	cmp	r3, #4
 8005e1e:	d00d      	beq.n	8005e3c <UART_SetConfig+0x1bc>
 8005e20:	dc15      	bgt.n	8005e4e <UART_SetConfig+0x1ce>
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d002      	beq.n	8005e2c <UART_SetConfig+0x1ac>
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d005      	beq.n	8005e36 <UART_SetConfig+0x1b6>
 8005e2a:	e010      	b.n	8005e4e <UART_SetConfig+0x1ce>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e2c:	f7fe fb4a 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
 8005e30:	0003      	movs	r3, r0
 8005e32:	61bb      	str	r3, [r7, #24]
        break;
 8005e34:	e012      	b.n	8005e5c <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e36:	4b25      	ldr	r3, [pc, #148]	; (8005ecc <UART_SetConfig+0x24c>)
 8005e38:	61bb      	str	r3, [r7, #24]
        break;
 8005e3a:	e00f      	b.n	8005e5c <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e3c:	f7fe fae2 	bl	8004404 <HAL_RCC_GetSysClockFreq>
 8005e40:	0003      	movs	r3, r0
 8005e42:	61bb      	str	r3, [r7, #24]
        break;
 8005e44:	e00a      	b.n	8005e5c <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e46:	2380      	movs	r3, #128	; 0x80
 8005e48:	021b      	lsls	r3, r3, #8
 8005e4a:	61bb      	str	r3, [r7, #24]
        break;
 8005e4c:	e006      	b.n	8005e5c <UART_SetConfig+0x1dc>
      default:
        pclk = 0U;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005e52:	231e      	movs	r3, #30
 8005e54:	18fb      	adds	r3, r7, r3
 8005e56:	2201      	movs	r2, #1
 8005e58:	701a      	strb	r2, [r3, #0]
        break;
 8005e5a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005e5c:	69bb      	ldr	r3, [r7, #24]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d01e      	beq.n	8005ea0 <UART_SetConfig+0x220>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	085a      	lsrs	r2, r3, #1
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	18d2      	adds	r2, r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	0019      	movs	r1, r3
 8005e72:	0010      	movs	r0, r2
 8005e74:	f7fa f952 	bl	800011c <__udivsi3>
 8005e78:	0003      	movs	r3, r0
 8005e7a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	2b0f      	cmp	r3, #15
 8005e80:	d90a      	bls.n	8005e98 <UART_SetConfig+0x218>
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	2380      	movs	r3, #128	; 0x80
 8005e86:	025b      	lsls	r3, r3, #9
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d205      	bcs.n	8005e98 <UART_SetConfig+0x218>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	60da      	str	r2, [r3, #12]
 8005e96:	e003      	b.n	8005ea0 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 8005e98:	231e      	movs	r3, #30
 8005e9a:	18fb      	adds	r3, r7, r3
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005eac:	231e      	movs	r3, #30
 8005eae:	18fb      	adds	r3, r7, r3
 8005eb0:	781b      	ldrb	r3, [r3, #0]
}
 8005eb2:	0018      	movs	r0, r3
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	b008      	add	sp, #32
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	46c0      	nop			; (mov r8, r8)
 8005ebc:	ffff69f3 	.word	0xffff69f3
 8005ec0:	ffffcfff 	.word	0xffffcfff
 8005ec4:	fffff4ff 	.word	0xfffff4ff
 8005ec8:	40021000 	.word	0x40021000
 8005ecc:	007a1200 	.word	0x007a1200

08005ed0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005edc:	2201      	movs	r2, #1
 8005ede:	4013      	ands	r3, r2
 8005ee0:	d00b      	beq.n	8005efa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	4a4a      	ldr	r2, [pc, #296]	; (8006014 <UART_AdvFeatureConfig+0x144>)
 8005eea:	4013      	ands	r3, r2
 8005eec:	0019      	movs	r1, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	430a      	orrs	r2, r1
 8005ef8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efe:	2202      	movs	r2, #2
 8005f00:	4013      	ands	r3, r2
 8005f02:	d00b      	beq.n	8005f1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	4a43      	ldr	r2, [pc, #268]	; (8006018 <UART_AdvFeatureConfig+0x148>)
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	0019      	movs	r1, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f20:	2204      	movs	r2, #4
 8005f22:	4013      	ands	r3, r2
 8005f24:	d00b      	beq.n	8005f3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	4a3b      	ldr	r2, [pc, #236]	; (800601c <UART_AdvFeatureConfig+0x14c>)
 8005f2e:	4013      	ands	r3, r2
 8005f30:	0019      	movs	r1, r3
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	430a      	orrs	r2, r1
 8005f3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f42:	2208      	movs	r2, #8
 8005f44:	4013      	ands	r3, r2
 8005f46:	d00b      	beq.n	8005f60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	4a34      	ldr	r2, [pc, #208]	; (8006020 <UART_AdvFeatureConfig+0x150>)
 8005f50:	4013      	ands	r3, r2
 8005f52:	0019      	movs	r1, r3
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f64:	2210      	movs	r2, #16
 8005f66:	4013      	ands	r3, r2
 8005f68:	d00b      	beq.n	8005f82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	4a2c      	ldr	r2, [pc, #176]	; (8006024 <UART_AdvFeatureConfig+0x154>)
 8005f72:	4013      	ands	r3, r2
 8005f74:	0019      	movs	r1, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	430a      	orrs	r2, r1
 8005f80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f86:	2220      	movs	r2, #32
 8005f88:	4013      	ands	r3, r2
 8005f8a:	d00b      	beq.n	8005fa4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	4a25      	ldr	r2, [pc, #148]	; (8006028 <UART_AdvFeatureConfig+0x158>)
 8005f94:	4013      	ands	r3, r2
 8005f96:	0019      	movs	r1, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	430a      	orrs	r2, r1
 8005fa2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa8:	2240      	movs	r2, #64	; 0x40
 8005faa:	4013      	ands	r3, r2
 8005fac:	d01d      	beq.n	8005fea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	4a1d      	ldr	r2, [pc, #116]	; (800602c <UART_AdvFeatureConfig+0x15c>)
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	0019      	movs	r1, r3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	430a      	orrs	r2, r1
 8005fc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fca:	2380      	movs	r3, #128	; 0x80
 8005fcc:	035b      	lsls	r3, r3, #13
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d10b      	bne.n	8005fea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	4a15      	ldr	r2, [pc, #84]	; (8006030 <UART_AdvFeatureConfig+0x160>)
 8005fda:	4013      	ands	r3, r2
 8005fdc:	0019      	movs	r1, r3
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fee:	2280      	movs	r2, #128	; 0x80
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	d00b      	beq.n	800600c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	4a0e      	ldr	r2, [pc, #56]	; (8006034 <UART_AdvFeatureConfig+0x164>)
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	0019      	movs	r1, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	430a      	orrs	r2, r1
 800600a:	605a      	str	r2, [r3, #4]
  }
}
 800600c:	46c0      	nop			; (mov r8, r8)
 800600e:	46bd      	mov	sp, r7
 8006010:	b002      	add	sp, #8
 8006012:	bd80      	pop	{r7, pc}
 8006014:	fffdffff 	.word	0xfffdffff
 8006018:	fffeffff 	.word	0xfffeffff
 800601c:	fffbffff 	.word	0xfffbffff
 8006020:	ffff7fff 	.word	0xffff7fff
 8006024:	ffffefff 	.word	0xffffefff
 8006028:	ffffdfff 	.word	0xffffdfff
 800602c:	ffefffff 	.word	0xffefffff
 8006030:	ff9fffff 	.word	0xff9fffff
 8006034:	fff7ffff 	.word	0xfff7ffff

08006038 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b092      	sub	sp, #72	; 0x48
 800603c:	af02      	add	r7, sp, #8
 800603e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2284      	movs	r2, #132	; 0x84
 8006044:	2100      	movs	r1, #0
 8006046:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006048:	f7fc f936 	bl	80022b8 <HAL_GetTick>
 800604c:	0003      	movs	r3, r0
 800604e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	2208      	movs	r2, #8
 8006058:	4013      	ands	r3, r2
 800605a:	2b08      	cmp	r3, #8
 800605c:	d12c      	bne.n	80060b8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800605e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006060:	2280      	movs	r2, #128	; 0x80
 8006062:	0391      	lsls	r1, r2, #14
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	4a46      	ldr	r2, [pc, #280]	; (8006180 <UART_CheckIdleState+0x148>)
 8006068:	9200      	str	r2, [sp, #0]
 800606a:	2200      	movs	r2, #0
 800606c:	f000 f88c 	bl	8006188 <UART_WaitOnFlagUntilTimeout>
 8006070:	1e03      	subs	r3, r0, #0
 8006072:	d021      	beq.n	80060b8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006074:	f3ef 8310 	mrs	r3, PRIMASK
 8006078:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800607a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800607c:	63bb      	str	r3, [r7, #56]	; 0x38
 800607e:	2301      	movs	r3, #1
 8006080:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006084:	f383 8810 	msr	PRIMASK, r3
}
 8006088:	46c0      	nop			; (mov r8, r8)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2180      	movs	r1, #128	; 0x80
 8006096:	438a      	bics	r2, r1
 8006098:	601a      	str	r2, [r3, #0]
 800609a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800609c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800609e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060a0:	f383 8810 	msr	PRIMASK, r3
}
 80060a4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2220      	movs	r2, #32
 80060aa:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2278      	movs	r2, #120	; 0x78
 80060b0:	2100      	movs	r1, #0
 80060b2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e05f      	b.n	8006178 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2204      	movs	r2, #4
 80060c0:	4013      	ands	r3, r2
 80060c2:	2b04      	cmp	r3, #4
 80060c4:	d146      	bne.n	8006154 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060c8:	2280      	movs	r2, #128	; 0x80
 80060ca:	03d1      	lsls	r1, r2, #15
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	4a2c      	ldr	r2, [pc, #176]	; (8006180 <UART_CheckIdleState+0x148>)
 80060d0:	9200      	str	r2, [sp, #0]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f000 f858 	bl	8006188 <UART_WaitOnFlagUntilTimeout>
 80060d8:	1e03      	subs	r3, r0, #0
 80060da:	d03b      	beq.n	8006154 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060dc:	f3ef 8310 	mrs	r3, PRIMASK
 80060e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80060e2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060e4:	637b      	str	r3, [r7, #52]	; 0x34
 80060e6:	2301      	movs	r3, #1
 80060e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	f383 8810 	msr	PRIMASK, r3
}
 80060f0:	46c0      	nop			; (mov r8, r8)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4921      	ldr	r1, [pc, #132]	; (8006184 <UART_CheckIdleState+0x14c>)
 80060fe:	400a      	ands	r2, r1
 8006100:	601a      	str	r2, [r3, #0]
 8006102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006104:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	f383 8810 	msr	PRIMASK, r3
}
 800610c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800610e:	f3ef 8310 	mrs	r3, PRIMASK
 8006112:	61bb      	str	r3, [r7, #24]
  return(result);
 8006114:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006116:	633b      	str	r3, [r7, #48]	; 0x30
 8006118:	2301      	movs	r3, #1
 800611a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	f383 8810 	msr	PRIMASK, r3
}
 8006122:	46c0      	nop			; (mov r8, r8)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	689a      	ldr	r2, [r3, #8]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2101      	movs	r1, #1
 8006130:	438a      	bics	r2, r1
 8006132:	609a      	str	r2, [r3, #8]
 8006134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006136:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006138:	6a3b      	ldr	r3, [r7, #32]
 800613a:	f383 8810 	msr	PRIMASK, r3
}
 800613e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2280      	movs	r2, #128	; 0x80
 8006144:	2120      	movs	r1, #32
 8006146:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2278      	movs	r2, #120	; 0x78
 800614c:	2100      	movs	r1, #0
 800614e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e011      	b.n	8006178 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2220      	movs	r2, #32
 8006158:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2280      	movs	r2, #128	; 0x80
 800615e:	2120      	movs	r1, #32
 8006160:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2278      	movs	r2, #120	; 0x78
 8006172:	2100      	movs	r1, #0
 8006174:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006176:	2300      	movs	r3, #0
}
 8006178:	0018      	movs	r0, r3
 800617a:	46bd      	mov	sp, r7
 800617c:	b010      	add	sp, #64	; 0x40
 800617e:	bd80      	pop	{r7, pc}
 8006180:	01ffffff 	.word	0x01ffffff
 8006184:	fffffedf 	.word	0xfffffedf

08006188 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	603b      	str	r3, [r7, #0]
 8006194:	1dfb      	adds	r3, r7, #7
 8006196:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006198:	e04b      	b.n	8006232 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	3301      	adds	r3, #1
 800619e:	d048      	beq.n	8006232 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061a0:	f7fc f88a 	bl	80022b8 <HAL_GetTick>
 80061a4:	0002      	movs	r2, r0
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	69ba      	ldr	r2, [r7, #24]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d302      	bcc.n	80061b6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80061b0:	69bb      	ldr	r3, [r7, #24]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e04b      	b.n	8006252 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2204      	movs	r2, #4
 80061c2:	4013      	ands	r3, r2
 80061c4:	d035      	beq.n	8006232 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	69db      	ldr	r3, [r3, #28]
 80061cc:	2208      	movs	r2, #8
 80061ce:	4013      	ands	r3, r2
 80061d0:	2b08      	cmp	r3, #8
 80061d2:	d111      	bne.n	80061f8 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2208      	movs	r2, #8
 80061da:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	0018      	movs	r0, r3
 80061e0:	f000 f860 	bl	80062a4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2284      	movs	r2, #132	; 0x84
 80061e8:	2108      	movs	r1, #8
 80061ea:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2278      	movs	r2, #120	; 0x78
 80061f0:	2100      	movs	r1, #0
 80061f2:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e02c      	b.n	8006252 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	69da      	ldr	r2, [r3, #28]
 80061fe:	2380      	movs	r3, #128	; 0x80
 8006200:	011b      	lsls	r3, r3, #4
 8006202:	401a      	ands	r2, r3
 8006204:	2380      	movs	r3, #128	; 0x80
 8006206:	011b      	lsls	r3, r3, #4
 8006208:	429a      	cmp	r2, r3
 800620a:	d112      	bne.n	8006232 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2280      	movs	r2, #128	; 0x80
 8006212:	0112      	lsls	r2, r2, #4
 8006214:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	0018      	movs	r0, r3
 800621a:	f000 f843 	bl	80062a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2284      	movs	r2, #132	; 0x84
 8006222:	2120      	movs	r1, #32
 8006224:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2278      	movs	r2, #120	; 0x78
 800622a:	2100      	movs	r1, #0
 800622c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e00f      	b.n	8006252 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	69db      	ldr	r3, [r3, #28]
 8006238:	68ba      	ldr	r2, [r7, #8]
 800623a:	4013      	ands	r3, r2
 800623c:	68ba      	ldr	r2, [r7, #8]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	425a      	negs	r2, r3
 8006242:	4153      	adcs	r3, r2
 8006244:	b2db      	uxtb	r3, r3
 8006246:	001a      	movs	r2, r3
 8006248:	1dfb      	adds	r3, r7, #7
 800624a:	781b      	ldrb	r3, [r3, #0]
 800624c:	429a      	cmp	r2, r3
 800624e:	d0a4      	beq.n	800619a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006250:	2300      	movs	r3, #0
}
 8006252:	0018      	movs	r0, r3
 8006254:	46bd      	mov	sp, r7
 8006256:	b004      	add	sp, #16
 8006258:	bd80      	pop	{r7, pc}

0800625a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800625a:	b580      	push	{r7, lr}
 800625c:	b086      	sub	sp, #24
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006262:	f3ef 8310 	mrs	r3, PRIMASK
 8006266:	60bb      	str	r3, [r7, #8]
  return(result);
 8006268:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800626a:	617b      	str	r3, [r7, #20]
 800626c:	2301      	movs	r3, #1
 800626e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f383 8810 	msr	PRIMASK, r3
}
 8006276:	46c0      	nop			; (mov r8, r8)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	21c0      	movs	r1, #192	; 0xc0
 8006284:	438a      	bics	r2, r1
 8006286:	601a      	str	r2, [r3, #0]
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	f383 8810 	msr	PRIMASK, r3
}
 8006292:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2220      	movs	r2, #32
 8006298:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800629a:	46c0      	nop			; (mov r8, r8)
 800629c:	46bd      	mov	sp, r7
 800629e:	b006      	add	sp, #24
 80062a0:	bd80      	pop	{r7, pc}
	...

080062a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b08e      	sub	sp, #56	; 0x38
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062ac:	f3ef 8310 	mrs	r3, PRIMASK
 80062b0:	617b      	str	r3, [r7, #20]
  return(result);
 80062b2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062b4:	637b      	str	r3, [r7, #52]	; 0x34
 80062b6:	2301      	movs	r3, #1
 80062b8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	f383 8810 	msr	PRIMASK, r3
}
 80062c0:	46c0      	nop			; (mov r8, r8)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4926      	ldr	r1, [pc, #152]	; (8006368 <UART_EndRxTransfer+0xc4>)
 80062ce:	400a      	ands	r2, r1
 80062d0:	601a      	str	r2, [r3, #0]
 80062d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	f383 8810 	msr	PRIMASK, r3
}
 80062dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062de:	f3ef 8310 	mrs	r3, PRIMASK
 80062e2:	623b      	str	r3, [r7, #32]
  return(result);
 80062e4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062e6:	633b      	str	r3, [r7, #48]	; 0x30
 80062e8:	2301      	movs	r3, #1
 80062ea:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ee:	f383 8810 	msr	PRIMASK, r3
}
 80062f2:	46c0      	nop			; (mov r8, r8)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	689a      	ldr	r2, [r3, #8]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	2101      	movs	r1, #1
 8006300:	438a      	bics	r2, r1
 8006302:	609a      	str	r2, [r3, #8]
 8006304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006306:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630a:	f383 8810 	msr	PRIMASK, r3
}
 800630e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006314:	2b01      	cmp	r3, #1
 8006316:	d118      	bne.n	800634a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006318:	f3ef 8310 	mrs	r3, PRIMASK
 800631c:	60bb      	str	r3, [r7, #8]
  return(result);
 800631e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006320:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006322:	2301      	movs	r3, #1
 8006324:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f383 8810 	msr	PRIMASK, r3
}
 800632c:	46c0      	nop			; (mov r8, r8)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2110      	movs	r1, #16
 800633a:	438a      	bics	r2, r1
 800633c:	601a      	str	r2, [r3, #0]
 800633e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006340:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	f383 8810 	msr	PRIMASK, r3
}
 8006348:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2280      	movs	r2, #128	; 0x80
 800634e:	2120      	movs	r1, #32
 8006350:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800635e:	46c0      	nop			; (mov r8, r8)
 8006360:	46bd      	mov	sp, r7
 8006362:	b00e      	add	sp, #56	; 0x38
 8006364:	bd80      	pop	{r7, pc}
 8006366:	46c0      	nop			; (mov r8, r8)
 8006368:	fffffedf 	.word	0xfffffedf

0800636c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b08c      	sub	sp, #48	; 0x30
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006378:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	2b20      	cmp	r3, #32
 8006380:	d035      	beq.n	80063ee <UART_DMATransmitCplt+0x82>
  {
    huart->TxXferCount = 0U;
 8006382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006384:	2252      	movs	r2, #82	; 0x52
 8006386:	2100      	movs	r1, #0
 8006388:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800638a:	f3ef 8310 	mrs	r3, PRIMASK
 800638e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006390:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006392:	62bb      	str	r3, [r7, #40]	; 0x28
 8006394:	2301      	movs	r3, #1
 8006396:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	f383 8810 	msr	PRIMASK, r3
}
 800639e:	46c0      	nop			; (mov r8, r8)
 80063a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	689a      	ldr	r2, [r3, #8]
 80063a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2180      	movs	r1, #128	; 0x80
 80063ac:	438a      	bics	r2, r1
 80063ae:	609a      	str	r2, [r3, #8]
 80063b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	f383 8810 	msr	PRIMASK, r3
}
 80063ba:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063bc:	f3ef 8310 	mrs	r3, PRIMASK
 80063c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80063c2:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063c4:	627b      	str	r3, [r7, #36]	; 0x24
 80063c6:	2301      	movs	r3, #1
 80063c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	f383 8810 	msr	PRIMASK, r3
}
 80063d0:	46c0      	nop			; (mov r8, r8)
 80063d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2140      	movs	r1, #64	; 0x40
 80063de:	430a      	orrs	r2, r1
 80063e0:	601a      	str	r2, [r3, #0]
 80063e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063e6:	6a3b      	ldr	r3, [r7, #32]
 80063e8:	f383 8810 	msr	PRIMASK, r3
}
 80063ec:	e004      	b.n	80063f8 <UART_DMATransmitCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 80063ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063f0:	0018      	movs	r0, r3
 80063f2:	f7fb fc9f 	bl	8001d34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80063f6:	46c0      	nop			; (mov r8, r8)
 80063f8:	46c0      	nop			; (mov r8, r8)
 80063fa:	46bd      	mov	sp, r7
 80063fc:	b00c      	add	sp, #48	; 0x30
 80063fe:	bd80      	pop	{r7, pc}

08006400 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b084      	sub	sp, #16
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	0018      	movs	r0, r3
 8006412:	f7ff fc19 	bl	8005c48 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006416:	46c0      	nop			; (mov r8, r8)
 8006418:	46bd      	mov	sp, r7
 800641a:	b004      	add	sp, #16
 800641c:	bd80      	pop	{r7, pc}

0800641e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800641e:	b580      	push	{r7, lr}
 8006420:	b086      	sub	sp, #24
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006430:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	2280      	movs	r2, #128	; 0x80
 8006436:	589b      	ldr	r3, [r3, r2]
 8006438:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	2280      	movs	r2, #128	; 0x80
 8006442:	4013      	ands	r3, r2
 8006444:	2b80      	cmp	r3, #128	; 0x80
 8006446:	d10a      	bne.n	800645e <UART_DMAError+0x40>
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	2b21      	cmp	r3, #33	; 0x21
 800644c:	d107      	bne.n	800645e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	2252      	movs	r2, #82	; 0x52
 8006452:	2100      	movs	r1, #0
 8006454:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	0018      	movs	r0, r3
 800645a:	f7ff fefe 	bl	800625a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	2240      	movs	r2, #64	; 0x40
 8006466:	4013      	ands	r3, r2
 8006468:	2b40      	cmp	r3, #64	; 0x40
 800646a:	d10a      	bne.n	8006482 <UART_DMAError+0x64>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2b22      	cmp	r3, #34	; 0x22
 8006470:	d107      	bne.n	8006482 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	225a      	movs	r2, #90	; 0x5a
 8006476:	2100      	movs	r1, #0
 8006478:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	0018      	movs	r0, r3
 800647e:	f7ff ff11 	bl	80062a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	2284      	movs	r2, #132	; 0x84
 8006486:	589b      	ldr	r3, [r3, r2]
 8006488:	2210      	movs	r2, #16
 800648a:	431a      	orrs	r2, r3
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	2184      	movs	r1, #132	; 0x84
 8006490:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	0018      	movs	r0, r3
 8006496:	f7ff fbdf 	bl	8005c58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800649a:	46c0      	nop			; (mov r8, r8)
 800649c:	46bd      	mov	sp, r7
 800649e:	b006      	add	sp, #24
 80064a0:	bd80      	pop	{r7, pc}

080064a2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064a2:	b580      	push	{r7, lr}
 80064a4:	b084      	sub	sp, #16
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	225a      	movs	r2, #90	; 0x5a
 80064b4:	2100      	movs	r1, #0
 80064b6:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2252      	movs	r2, #82	; 0x52
 80064bc:	2100      	movs	r1, #0
 80064be:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	0018      	movs	r0, r3
 80064c4:	f7ff fbc8 	bl	8005c58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064c8:	46c0      	nop			; (mov r8, r8)
 80064ca:	46bd      	mov	sp, r7
 80064cc:	b004      	add	sp, #16
 80064ce:	bd80      	pop	{r7, pc}

080064d0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064d8:	f3ef 8310 	mrs	r3, PRIMASK
 80064dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80064de:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80064e0:	617b      	str	r3, [r7, #20]
 80064e2:	2301      	movs	r3, #1
 80064e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f383 8810 	msr	PRIMASK, r3
}
 80064ec:	46c0      	nop			; (mov r8, r8)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2140      	movs	r1, #64	; 0x40
 80064fa:	438a      	bics	r2, r1
 80064fc:	601a      	str	r2, [r3, #0]
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	f383 8810 	msr	PRIMASK, r3
}
 8006508:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2220      	movs	r2, #32
 800650e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	0018      	movs	r0, r3
 800651a:	f7fb fc0b 	bl	8001d34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800651e:	46c0      	nop			; (mov r8, r8)
 8006520:	46bd      	mov	sp, r7
 8006522:	b006      	add	sp, #24
 8006524:	bd80      	pop	{r7, pc}
	...

08006528 <siprintf>:
 8006528:	b40e      	push	{r1, r2, r3}
 800652a:	b500      	push	{lr}
 800652c:	490b      	ldr	r1, [pc, #44]	; (800655c <siprintf+0x34>)
 800652e:	b09c      	sub	sp, #112	; 0x70
 8006530:	ab1d      	add	r3, sp, #116	; 0x74
 8006532:	9002      	str	r0, [sp, #8]
 8006534:	9006      	str	r0, [sp, #24]
 8006536:	9107      	str	r1, [sp, #28]
 8006538:	9104      	str	r1, [sp, #16]
 800653a:	4809      	ldr	r0, [pc, #36]	; (8006560 <siprintf+0x38>)
 800653c:	4909      	ldr	r1, [pc, #36]	; (8006564 <siprintf+0x3c>)
 800653e:	cb04      	ldmia	r3!, {r2}
 8006540:	9105      	str	r1, [sp, #20]
 8006542:	6800      	ldr	r0, [r0, #0]
 8006544:	a902      	add	r1, sp, #8
 8006546:	9301      	str	r3, [sp, #4]
 8006548:	f000 f9a2 	bl	8006890 <_svfiprintf_r>
 800654c:	2200      	movs	r2, #0
 800654e:	9b02      	ldr	r3, [sp, #8]
 8006550:	701a      	strb	r2, [r3, #0]
 8006552:	b01c      	add	sp, #112	; 0x70
 8006554:	bc08      	pop	{r3}
 8006556:	b003      	add	sp, #12
 8006558:	4718      	bx	r3
 800655a:	46c0      	nop			; (mov r8, r8)
 800655c:	7fffffff 	.word	0x7fffffff
 8006560:	2000005c 	.word	0x2000005c
 8006564:	ffff0208 	.word	0xffff0208

08006568 <memset>:
 8006568:	0003      	movs	r3, r0
 800656a:	1882      	adds	r2, r0, r2
 800656c:	4293      	cmp	r3, r2
 800656e:	d100      	bne.n	8006572 <memset+0xa>
 8006570:	4770      	bx	lr
 8006572:	7019      	strb	r1, [r3, #0]
 8006574:	3301      	adds	r3, #1
 8006576:	e7f9      	b.n	800656c <memset+0x4>

08006578 <__errno>:
 8006578:	4b01      	ldr	r3, [pc, #4]	; (8006580 <__errno+0x8>)
 800657a:	6818      	ldr	r0, [r3, #0]
 800657c:	4770      	bx	lr
 800657e:	46c0      	nop			; (mov r8, r8)
 8006580:	2000005c 	.word	0x2000005c

08006584 <__libc_init_array>:
 8006584:	b570      	push	{r4, r5, r6, lr}
 8006586:	2600      	movs	r6, #0
 8006588:	4c0c      	ldr	r4, [pc, #48]	; (80065bc <__libc_init_array+0x38>)
 800658a:	4d0d      	ldr	r5, [pc, #52]	; (80065c0 <__libc_init_array+0x3c>)
 800658c:	1b64      	subs	r4, r4, r5
 800658e:	10a4      	asrs	r4, r4, #2
 8006590:	42a6      	cmp	r6, r4
 8006592:	d109      	bne.n	80065a8 <__libc_init_array+0x24>
 8006594:	2600      	movs	r6, #0
 8006596:	f000 fc6d 	bl	8006e74 <_init>
 800659a:	4c0a      	ldr	r4, [pc, #40]	; (80065c4 <__libc_init_array+0x40>)
 800659c:	4d0a      	ldr	r5, [pc, #40]	; (80065c8 <__libc_init_array+0x44>)
 800659e:	1b64      	subs	r4, r4, r5
 80065a0:	10a4      	asrs	r4, r4, #2
 80065a2:	42a6      	cmp	r6, r4
 80065a4:	d105      	bne.n	80065b2 <__libc_init_array+0x2e>
 80065a6:	bd70      	pop	{r4, r5, r6, pc}
 80065a8:	00b3      	lsls	r3, r6, #2
 80065aa:	58eb      	ldr	r3, [r5, r3]
 80065ac:	4798      	blx	r3
 80065ae:	3601      	adds	r6, #1
 80065b0:	e7ee      	b.n	8006590 <__libc_init_array+0xc>
 80065b2:	00b3      	lsls	r3, r6, #2
 80065b4:	58eb      	ldr	r3, [r5, r3]
 80065b6:	4798      	blx	r3
 80065b8:	3601      	adds	r6, #1
 80065ba:	e7f2      	b.n	80065a2 <__libc_init_array+0x1e>
 80065bc:	08006f7c 	.word	0x08006f7c
 80065c0:	08006f7c 	.word	0x08006f7c
 80065c4:	08006f80 	.word	0x08006f80
 80065c8:	08006f7c 	.word	0x08006f7c

080065cc <__retarget_lock_acquire_recursive>:
 80065cc:	4770      	bx	lr

080065ce <__retarget_lock_release_recursive>:
 80065ce:	4770      	bx	lr

080065d0 <_free_r>:
 80065d0:	b570      	push	{r4, r5, r6, lr}
 80065d2:	0005      	movs	r5, r0
 80065d4:	2900      	cmp	r1, #0
 80065d6:	d010      	beq.n	80065fa <_free_r+0x2a>
 80065d8:	1f0c      	subs	r4, r1, #4
 80065da:	6823      	ldr	r3, [r4, #0]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	da00      	bge.n	80065e2 <_free_r+0x12>
 80065e0:	18e4      	adds	r4, r4, r3
 80065e2:	0028      	movs	r0, r5
 80065e4:	f000 f8e2 	bl	80067ac <__malloc_lock>
 80065e8:	4a1d      	ldr	r2, [pc, #116]	; (8006660 <_free_r+0x90>)
 80065ea:	6813      	ldr	r3, [r2, #0]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d105      	bne.n	80065fc <_free_r+0x2c>
 80065f0:	6063      	str	r3, [r4, #4]
 80065f2:	6014      	str	r4, [r2, #0]
 80065f4:	0028      	movs	r0, r5
 80065f6:	f000 f8e1 	bl	80067bc <__malloc_unlock>
 80065fa:	bd70      	pop	{r4, r5, r6, pc}
 80065fc:	42a3      	cmp	r3, r4
 80065fe:	d908      	bls.n	8006612 <_free_r+0x42>
 8006600:	6820      	ldr	r0, [r4, #0]
 8006602:	1821      	adds	r1, r4, r0
 8006604:	428b      	cmp	r3, r1
 8006606:	d1f3      	bne.n	80065f0 <_free_r+0x20>
 8006608:	6819      	ldr	r1, [r3, #0]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	1809      	adds	r1, r1, r0
 800660e:	6021      	str	r1, [r4, #0]
 8006610:	e7ee      	b.n	80065f0 <_free_r+0x20>
 8006612:	001a      	movs	r2, r3
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d001      	beq.n	800661e <_free_r+0x4e>
 800661a:	42a3      	cmp	r3, r4
 800661c:	d9f9      	bls.n	8006612 <_free_r+0x42>
 800661e:	6811      	ldr	r1, [r2, #0]
 8006620:	1850      	adds	r0, r2, r1
 8006622:	42a0      	cmp	r0, r4
 8006624:	d10b      	bne.n	800663e <_free_r+0x6e>
 8006626:	6820      	ldr	r0, [r4, #0]
 8006628:	1809      	adds	r1, r1, r0
 800662a:	1850      	adds	r0, r2, r1
 800662c:	6011      	str	r1, [r2, #0]
 800662e:	4283      	cmp	r3, r0
 8006630:	d1e0      	bne.n	80065f4 <_free_r+0x24>
 8006632:	6818      	ldr	r0, [r3, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	1841      	adds	r1, r0, r1
 8006638:	6011      	str	r1, [r2, #0]
 800663a:	6053      	str	r3, [r2, #4]
 800663c:	e7da      	b.n	80065f4 <_free_r+0x24>
 800663e:	42a0      	cmp	r0, r4
 8006640:	d902      	bls.n	8006648 <_free_r+0x78>
 8006642:	230c      	movs	r3, #12
 8006644:	602b      	str	r3, [r5, #0]
 8006646:	e7d5      	b.n	80065f4 <_free_r+0x24>
 8006648:	6820      	ldr	r0, [r4, #0]
 800664a:	1821      	adds	r1, r4, r0
 800664c:	428b      	cmp	r3, r1
 800664e:	d103      	bne.n	8006658 <_free_r+0x88>
 8006650:	6819      	ldr	r1, [r3, #0]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	1809      	adds	r1, r1, r0
 8006656:	6021      	str	r1, [r4, #0]
 8006658:	6063      	str	r3, [r4, #4]
 800665a:	6054      	str	r4, [r2, #4]
 800665c:	e7ca      	b.n	80065f4 <_free_r+0x24>
 800665e:	46c0      	nop			; (mov r8, r8)
 8006660:	200004d0 	.word	0x200004d0

08006664 <sbrk_aligned>:
 8006664:	b570      	push	{r4, r5, r6, lr}
 8006666:	4e0f      	ldr	r6, [pc, #60]	; (80066a4 <sbrk_aligned+0x40>)
 8006668:	000d      	movs	r5, r1
 800666a:	6831      	ldr	r1, [r6, #0]
 800666c:	0004      	movs	r4, r0
 800666e:	2900      	cmp	r1, #0
 8006670:	d102      	bne.n	8006678 <sbrk_aligned+0x14>
 8006672:	f000 fba1 	bl	8006db8 <_sbrk_r>
 8006676:	6030      	str	r0, [r6, #0]
 8006678:	0029      	movs	r1, r5
 800667a:	0020      	movs	r0, r4
 800667c:	f000 fb9c 	bl	8006db8 <_sbrk_r>
 8006680:	1c43      	adds	r3, r0, #1
 8006682:	d00a      	beq.n	800669a <sbrk_aligned+0x36>
 8006684:	2303      	movs	r3, #3
 8006686:	1cc5      	adds	r5, r0, #3
 8006688:	439d      	bics	r5, r3
 800668a:	42a8      	cmp	r0, r5
 800668c:	d007      	beq.n	800669e <sbrk_aligned+0x3a>
 800668e:	1a29      	subs	r1, r5, r0
 8006690:	0020      	movs	r0, r4
 8006692:	f000 fb91 	bl	8006db8 <_sbrk_r>
 8006696:	3001      	adds	r0, #1
 8006698:	d101      	bne.n	800669e <sbrk_aligned+0x3a>
 800669a:	2501      	movs	r5, #1
 800669c:	426d      	negs	r5, r5
 800669e:	0028      	movs	r0, r5
 80066a0:	bd70      	pop	{r4, r5, r6, pc}
 80066a2:	46c0      	nop			; (mov r8, r8)
 80066a4:	200004d4 	.word	0x200004d4

080066a8 <_malloc_r>:
 80066a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066aa:	2203      	movs	r2, #3
 80066ac:	1ccb      	adds	r3, r1, #3
 80066ae:	4393      	bics	r3, r2
 80066b0:	3308      	adds	r3, #8
 80066b2:	0006      	movs	r6, r0
 80066b4:	001f      	movs	r7, r3
 80066b6:	2b0c      	cmp	r3, #12
 80066b8:	d238      	bcs.n	800672c <_malloc_r+0x84>
 80066ba:	270c      	movs	r7, #12
 80066bc:	42b9      	cmp	r1, r7
 80066be:	d837      	bhi.n	8006730 <_malloc_r+0x88>
 80066c0:	0030      	movs	r0, r6
 80066c2:	f000 f873 	bl	80067ac <__malloc_lock>
 80066c6:	4b38      	ldr	r3, [pc, #224]	; (80067a8 <_malloc_r+0x100>)
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	001c      	movs	r4, r3
 80066ce:	2c00      	cmp	r4, #0
 80066d0:	d133      	bne.n	800673a <_malloc_r+0x92>
 80066d2:	0039      	movs	r1, r7
 80066d4:	0030      	movs	r0, r6
 80066d6:	f7ff ffc5 	bl	8006664 <sbrk_aligned>
 80066da:	0004      	movs	r4, r0
 80066dc:	1c43      	adds	r3, r0, #1
 80066de:	d15e      	bne.n	800679e <_malloc_r+0xf6>
 80066e0:	9b00      	ldr	r3, [sp, #0]
 80066e2:	681c      	ldr	r4, [r3, #0]
 80066e4:	0025      	movs	r5, r4
 80066e6:	2d00      	cmp	r5, #0
 80066e8:	d14e      	bne.n	8006788 <_malloc_r+0xe0>
 80066ea:	2c00      	cmp	r4, #0
 80066ec:	d051      	beq.n	8006792 <_malloc_r+0xea>
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	0029      	movs	r1, r5
 80066f2:	18e3      	adds	r3, r4, r3
 80066f4:	0030      	movs	r0, r6
 80066f6:	9301      	str	r3, [sp, #4]
 80066f8:	f000 fb5e 	bl	8006db8 <_sbrk_r>
 80066fc:	9b01      	ldr	r3, [sp, #4]
 80066fe:	4283      	cmp	r3, r0
 8006700:	d147      	bne.n	8006792 <_malloc_r+0xea>
 8006702:	6823      	ldr	r3, [r4, #0]
 8006704:	0030      	movs	r0, r6
 8006706:	1aff      	subs	r7, r7, r3
 8006708:	0039      	movs	r1, r7
 800670a:	f7ff ffab 	bl	8006664 <sbrk_aligned>
 800670e:	3001      	adds	r0, #1
 8006710:	d03f      	beq.n	8006792 <_malloc_r+0xea>
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	19db      	adds	r3, r3, r7
 8006716:	6023      	str	r3, [r4, #0]
 8006718:	9b00      	ldr	r3, [sp, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d040      	beq.n	80067a2 <_malloc_r+0xfa>
 8006720:	685a      	ldr	r2, [r3, #4]
 8006722:	42a2      	cmp	r2, r4
 8006724:	d133      	bne.n	800678e <_malloc_r+0xe6>
 8006726:	2200      	movs	r2, #0
 8006728:	605a      	str	r2, [r3, #4]
 800672a:	e014      	b.n	8006756 <_malloc_r+0xae>
 800672c:	2b00      	cmp	r3, #0
 800672e:	dac5      	bge.n	80066bc <_malloc_r+0x14>
 8006730:	230c      	movs	r3, #12
 8006732:	2500      	movs	r5, #0
 8006734:	6033      	str	r3, [r6, #0]
 8006736:	0028      	movs	r0, r5
 8006738:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800673a:	6821      	ldr	r1, [r4, #0]
 800673c:	1bc9      	subs	r1, r1, r7
 800673e:	d420      	bmi.n	8006782 <_malloc_r+0xda>
 8006740:	290b      	cmp	r1, #11
 8006742:	d918      	bls.n	8006776 <_malloc_r+0xce>
 8006744:	19e2      	adds	r2, r4, r7
 8006746:	6027      	str	r7, [r4, #0]
 8006748:	42a3      	cmp	r3, r4
 800674a:	d112      	bne.n	8006772 <_malloc_r+0xca>
 800674c:	9b00      	ldr	r3, [sp, #0]
 800674e:	601a      	str	r2, [r3, #0]
 8006750:	6863      	ldr	r3, [r4, #4]
 8006752:	6011      	str	r1, [r2, #0]
 8006754:	6053      	str	r3, [r2, #4]
 8006756:	0030      	movs	r0, r6
 8006758:	0025      	movs	r5, r4
 800675a:	f000 f82f 	bl	80067bc <__malloc_unlock>
 800675e:	2207      	movs	r2, #7
 8006760:	350b      	adds	r5, #11
 8006762:	1d23      	adds	r3, r4, #4
 8006764:	4395      	bics	r5, r2
 8006766:	1aea      	subs	r2, r5, r3
 8006768:	429d      	cmp	r5, r3
 800676a:	d0e4      	beq.n	8006736 <_malloc_r+0x8e>
 800676c:	1b5b      	subs	r3, r3, r5
 800676e:	50a3      	str	r3, [r4, r2]
 8006770:	e7e1      	b.n	8006736 <_malloc_r+0x8e>
 8006772:	605a      	str	r2, [r3, #4]
 8006774:	e7ec      	b.n	8006750 <_malloc_r+0xa8>
 8006776:	6862      	ldr	r2, [r4, #4]
 8006778:	42a3      	cmp	r3, r4
 800677a:	d1d5      	bne.n	8006728 <_malloc_r+0x80>
 800677c:	9b00      	ldr	r3, [sp, #0]
 800677e:	601a      	str	r2, [r3, #0]
 8006780:	e7e9      	b.n	8006756 <_malloc_r+0xae>
 8006782:	0023      	movs	r3, r4
 8006784:	6864      	ldr	r4, [r4, #4]
 8006786:	e7a2      	b.n	80066ce <_malloc_r+0x26>
 8006788:	002c      	movs	r4, r5
 800678a:	686d      	ldr	r5, [r5, #4]
 800678c:	e7ab      	b.n	80066e6 <_malloc_r+0x3e>
 800678e:	0013      	movs	r3, r2
 8006790:	e7c4      	b.n	800671c <_malloc_r+0x74>
 8006792:	230c      	movs	r3, #12
 8006794:	0030      	movs	r0, r6
 8006796:	6033      	str	r3, [r6, #0]
 8006798:	f000 f810 	bl	80067bc <__malloc_unlock>
 800679c:	e7cb      	b.n	8006736 <_malloc_r+0x8e>
 800679e:	6027      	str	r7, [r4, #0]
 80067a0:	e7d9      	b.n	8006756 <_malloc_r+0xae>
 80067a2:	605b      	str	r3, [r3, #4]
 80067a4:	deff      	udf	#255	; 0xff
 80067a6:	46c0      	nop			; (mov r8, r8)
 80067a8:	200004d0 	.word	0x200004d0

080067ac <__malloc_lock>:
 80067ac:	b510      	push	{r4, lr}
 80067ae:	4802      	ldr	r0, [pc, #8]	; (80067b8 <__malloc_lock+0xc>)
 80067b0:	f7ff ff0c 	bl	80065cc <__retarget_lock_acquire_recursive>
 80067b4:	bd10      	pop	{r4, pc}
 80067b6:	46c0      	nop			; (mov r8, r8)
 80067b8:	200004cc 	.word	0x200004cc

080067bc <__malloc_unlock>:
 80067bc:	b510      	push	{r4, lr}
 80067be:	4802      	ldr	r0, [pc, #8]	; (80067c8 <__malloc_unlock+0xc>)
 80067c0:	f7ff ff05 	bl	80065ce <__retarget_lock_release_recursive>
 80067c4:	bd10      	pop	{r4, pc}
 80067c6:	46c0      	nop			; (mov r8, r8)
 80067c8:	200004cc 	.word	0x200004cc

080067cc <__ssputs_r>:
 80067cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067ce:	b085      	sub	sp, #20
 80067d0:	9301      	str	r3, [sp, #4]
 80067d2:	9203      	str	r2, [sp, #12]
 80067d4:	688e      	ldr	r6, [r1, #8]
 80067d6:	9a01      	ldr	r2, [sp, #4]
 80067d8:	0007      	movs	r7, r0
 80067da:	000c      	movs	r4, r1
 80067dc:	680b      	ldr	r3, [r1, #0]
 80067de:	4296      	cmp	r6, r2
 80067e0:	d831      	bhi.n	8006846 <__ssputs_r+0x7a>
 80067e2:	898a      	ldrh	r2, [r1, #12]
 80067e4:	2190      	movs	r1, #144	; 0x90
 80067e6:	00c9      	lsls	r1, r1, #3
 80067e8:	420a      	tst	r2, r1
 80067ea:	d029      	beq.n	8006840 <__ssputs_r+0x74>
 80067ec:	2003      	movs	r0, #3
 80067ee:	6921      	ldr	r1, [r4, #16]
 80067f0:	1a5b      	subs	r3, r3, r1
 80067f2:	9302      	str	r3, [sp, #8]
 80067f4:	6963      	ldr	r3, [r4, #20]
 80067f6:	4343      	muls	r3, r0
 80067f8:	0fdd      	lsrs	r5, r3, #31
 80067fa:	18ed      	adds	r5, r5, r3
 80067fc:	9b01      	ldr	r3, [sp, #4]
 80067fe:	9802      	ldr	r0, [sp, #8]
 8006800:	3301      	adds	r3, #1
 8006802:	181b      	adds	r3, r3, r0
 8006804:	106d      	asrs	r5, r5, #1
 8006806:	42ab      	cmp	r3, r5
 8006808:	d900      	bls.n	800680c <__ssputs_r+0x40>
 800680a:	001d      	movs	r5, r3
 800680c:	0552      	lsls	r2, r2, #21
 800680e:	d529      	bpl.n	8006864 <__ssputs_r+0x98>
 8006810:	0029      	movs	r1, r5
 8006812:	0038      	movs	r0, r7
 8006814:	f7ff ff48 	bl	80066a8 <_malloc_r>
 8006818:	1e06      	subs	r6, r0, #0
 800681a:	d02d      	beq.n	8006878 <__ssputs_r+0xac>
 800681c:	9a02      	ldr	r2, [sp, #8]
 800681e:	6921      	ldr	r1, [r4, #16]
 8006820:	f000 fae7 	bl	8006df2 <memcpy>
 8006824:	89a2      	ldrh	r2, [r4, #12]
 8006826:	4b19      	ldr	r3, [pc, #100]	; (800688c <__ssputs_r+0xc0>)
 8006828:	401a      	ands	r2, r3
 800682a:	2380      	movs	r3, #128	; 0x80
 800682c:	4313      	orrs	r3, r2
 800682e:	81a3      	strh	r3, [r4, #12]
 8006830:	9b02      	ldr	r3, [sp, #8]
 8006832:	6126      	str	r6, [r4, #16]
 8006834:	18f6      	adds	r6, r6, r3
 8006836:	6026      	str	r6, [r4, #0]
 8006838:	6165      	str	r5, [r4, #20]
 800683a:	9e01      	ldr	r6, [sp, #4]
 800683c:	1aed      	subs	r5, r5, r3
 800683e:	60a5      	str	r5, [r4, #8]
 8006840:	9b01      	ldr	r3, [sp, #4]
 8006842:	429e      	cmp	r6, r3
 8006844:	d900      	bls.n	8006848 <__ssputs_r+0x7c>
 8006846:	9e01      	ldr	r6, [sp, #4]
 8006848:	0032      	movs	r2, r6
 800684a:	9903      	ldr	r1, [sp, #12]
 800684c:	6820      	ldr	r0, [r4, #0]
 800684e:	f000 fa9f 	bl	8006d90 <memmove>
 8006852:	2000      	movs	r0, #0
 8006854:	68a3      	ldr	r3, [r4, #8]
 8006856:	1b9b      	subs	r3, r3, r6
 8006858:	60a3      	str	r3, [r4, #8]
 800685a:	6823      	ldr	r3, [r4, #0]
 800685c:	199b      	adds	r3, r3, r6
 800685e:	6023      	str	r3, [r4, #0]
 8006860:	b005      	add	sp, #20
 8006862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006864:	002a      	movs	r2, r5
 8006866:	0038      	movs	r0, r7
 8006868:	f000 facc 	bl	8006e04 <_realloc_r>
 800686c:	1e06      	subs	r6, r0, #0
 800686e:	d1df      	bne.n	8006830 <__ssputs_r+0x64>
 8006870:	0038      	movs	r0, r7
 8006872:	6921      	ldr	r1, [r4, #16]
 8006874:	f7ff feac 	bl	80065d0 <_free_r>
 8006878:	230c      	movs	r3, #12
 800687a:	2001      	movs	r0, #1
 800687c:	603b      	str	r3, [r7, #0]
 800687e:	89a2      	ldrh	r2, [r4, #12]
 8006880:	3334      	adds	r3, #52	; 0x34
 8006882:	4313      	orrs	r3, r2
 8006884:	81a3      	strh	r3, [r4, #12]
 8006886:	4240      	negs	r0, r0
 8006888:	e7ea      	b.n	8006860 <__ssputs_r+0x94>
 800688a:	46c0      	nop			; (mov r8, r8)
 800688c:	fffffb7f 	.word	0xfffffb7f

08006890 <_svfiprintf_r>:
 8006890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006892:	b0a1      	sub	sp, #132	; 0x84
 8006894:	9003      	str	r0, [sp, #12]
 8006896:	001d      	movs	r5, r3
 8006898:	898b      	ldrh	r3, [r1, #12]
 800689a:	000f      	movs	r7, r1
 800689c:	0016      	movs	r6, r2
 800689e:	061b      	lsls	r3, r3, #24
 80068a0:	d511      	bpl.n	80068c6 <_svfiprintf_r+0x36>
 80068a2:	690b      	ldr	r3, [r1, #16]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d10e      	bne.n	80068c6 <_svfiprintf_r+0x36>
 80068a8:	2140      	movs	r1, #64	; 0x40
 80068aa:	f7ff fefd 	bl	80066a8 <_malloc_r>
 80068ae:	6038      	str	r0, [r7, #0]
 80068b0:	6138      	str	r0, [r7, #16]
 80068b2:	2800      	cmp	r0, #0
 80068b4:	d105      	bne.n	80068c2 <_svfiprintf_r+0x32>
 80068b6:	230c      	movs	r3, #12
 80068b8:	9a03      	ldr	r2, [sp, #12]
 80068ba:	3801      	subs	r0, #1
 80068bc:	6013      	str	r3, [r2, #0]
 80068be:	b021      	add	sp, #132	; 0x84
 80068c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068c2:	2340      	movs	r3, #64	; 0x40
 80068c4:	617b      	str	r3, [r7, #20]
 80068c6:	2300      	movs	r3, #0
 80068c8:	ac08      	add	r4, sp, #32
 80068ca:	6163      	str	r3, [r4, #20]
 80068cc:	3320      	adds	r3, #32
 80068ce:	7663      	strb	r3, [r4, #25]
 80068d0:	3310      	adds	r3, #16
 80068d2:	76a3      	strb	r3, [r4, #26]
 80068d4:	9507      	str	r5, [sp, #28]
 80068d6:	0035      	movs	r5, r6
 80068d8:	782b      	ldrb	r3, [r5, #0]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d001      	beq.n	80068e2 <_svfiprintf_r+0x52>
 80068de:	2b25      	cmp	r3, #37	; 0x25
 80068e0:	d148      	bne.n	8006974 <_svfiprintf_r+0xe4>
 80068e2:	1bab      	subs	r3, r5, r6
 80068e4:	9305      	str	r3, [sp, #20]
 80068e6:	42b5      	cmp	r5, r6
 80068e8:	d00b      	beq.n	8006902 <_svfiprintf_r+0x72>
 80068ea:	0032      	movs	r2, r6
 80068ec:	0039      	movs	r1, r7
 80068ee:	9803      	ldr	r0, [sp, #12]
 80068f0:	f7ff ff6c 	bl	80067cc <__ssputs_r>
 80068f4:	3001      	adds	r0, #1
 80068f6:	d100      	bne.n	80068fa <_svfiprintf_r+0x6a>
 80068f8:	e0af      	b.n	8006a5a <_svfiprintf_r+0x1ca>
 80068fa:	6963      	ldr	r3, [r4, #20]
 80068fc:	9a05      	ldr	r2, [sp, #20]
 80068fe:	189b      	adds	r3, r3, r2
 8006900:	6163      	str	r3, [r4, #20]
 8006902:	782b      	ldrb	r3, [r5, #0]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d100      	bne.n	800690a <_svfiprintf_r+0x7a>
 8006908:	e0a7      	b.n	8006a5a <_svfiprintf_r+0x1ca>
 800690a:	2201      	movs	r2, #1
 800690c:	2300      	movs	r3, #0
 800690e:	4252      	negs	r2, r2
 8006910:	6062      	str	r2, [r4, #4]
 8006912:	a904      	add	r1, sp, #16
 8006914:	3254      	adds	r2, #84	; 0x54
 8006916:	1852      	adds	r2, r2, r1
 8006918:	1c6e      	adds	r6, r5, #1
 800691a:	6023      	str	r3, [r4, #0]
 800691c:	60e3      	str	r3, [r4, #12]
 800691e:	60a3      	str	r3, [r4, #8]
 8006920:	7013      	strb	r3, [r2, #0]
 8006922:	65a3      	str	r3, [r4, #88]	; 0x58
 8006924:	4b55      	ldr	r3, [pc, #340]	; (8006a7c <_svfiprintf_r+0x1ec>)
 8006926:	2205      	movs	r2, #5
 8006928:	0018      	movs	r0, r3
 800692a:	7831      	ldrb	r1, [r6, #0]
 800692c:	9305      	str	r3, [sp, #20]
 800692e:	f000 fa55 	bl	8006ddc <memchr>
 8006932:	1c75      	adds	r5, r6, #1
 8006934:	2800      	cmp	r0, #0
 8006936:	d11f      	bne.n	8006978 <_svfiprintf_r+0xe8>
 8006938:	6822      	ldr	r2, [r4, #0]
 800693a:	06d3      	lsls	r3, r2, #27
 800693c:	d504      	bpl.n	8006948 <_svfiprintf_r+0xb8>
 800693e:	2353      	movs	r3, #83	; 0x53
 8006940:	a904      	add	r1, sp, #16
 8006942:	185b      	adds	r3, r3, r1
 8006944:	2120      	movs	r1, #32
 8006946:	7019      	strb	r1, [r3, #0]
 8006948:	0713      	lsls	r3, r2, #28
 800694a:	d504      	bpl.n	8006956 <_svfiprintf_r+0xc6>
 800694c:	2353      	movs	r3, #83	; 0x53
 800694e:	a904      	add	r1, sp, #16
 8006950:	185b      	adds	r3, r3, r1
 8006952:	212b      	movs	r1, #43	; 0x2b
 8006954:	7019      	strb	r1, [r3, #0]
 8006956:	7833      	ldrb	r3, [r6, #0]
 8006958:	2b2a      	cmp	r3, #42	; 0x2a
 800695a:	d016      	beq.n	800698a <_svfiprintf_r+0xfa>
 800695c:	0035      	movs	r5, r6
 800695e:	2100      	movs	r1, #0
 8006960:	200a      	movs	r0, #10
 8006962:	68e3      	ldr	r3, [r4, #12]
 8006964:	782a      	ldrb	r2, [r5, #0]
 8006966:	1c6e      	adds	r6, r5, #1
 8006968:	3a30      	subs	r2, #48	; 0x30
 800696a:	2a09      	cmp	r2, #9
 800696c:	d94e      	bls.n	8006a0c <_svfiprintf_r+0x17c>
 800696e:	2900      	cmp	r1, #0
 8006970:	d111      	bne.n	8006996 <_svfiprintf_r+0x106>
 8006972:	e017      	b.n	80069a4 <_svfiprintf_r+0x114>
 8006974:	3501      	adds	r5, #1
 8006976:	e7af      	b.n	80068d8 <_svfiprintf_r+0x48>
 8006978:	9b05      	ldr	r3, [sp, #20]
 800697a:	6822      	ldr	r2, [r4, #0]
 800697c:	1ac0      	subs	r0, r0, r3
 800697e:	2301      	movs	r3, #1
 8006980:	4083      	lsls	r3, r0
 8006982:	4313      	orrs	r3, r2
 8006984:	002e      	movs	r6, r5
 8006986:	6023      	str	r3, [r4, #0]
 8006988:	e7cc      	b.n	8006924 <_svfiprintf_r+0x94>
 800698a:	9b07      	ldr	r3, [sp, #28]
 800698c:	1d19      	adds	r1, r3, #4
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	9107      	str	r1, [sp, #28]
 8006992:	2b00      	cmp	r3, #0
 8006994:	db01      	blt.n	800699a <_svfiprintf_r+0x10a>
 8006996:	930b      	str	r3, [sp, #44]	; 0x2c
 8006998:	e004      	b.n	80069a4 <_svfiprintf_r+0x114>
 800699a:	425b      	negs	r3, r3
 800699c:	60e3      	str	r3, [r4, #12]
 800699e:	2302      	movs	r3, #2
 80069a0:	4313      	orrs	r3, r2
 80069a2:	6023      	str	r3, [r4, #0]
 80069a4:	782b      	ldrb	r3, [r5, #0]
 80069a6:	2b2e      	cmp	r3, #46	; 0x2e
 80069a8:	d10a      	bne.n	80069c0 <_svfiprintf_r+0x130>
 80069aa:	786b      	ldrb	r3, [r5, #1]
 80069ac:	2b2a      	cmp	r3, #42	; 0x2a
 80069ae:	d135      	bne.n	8006a1c <_svfiprintf_r+0x18c>
 80069b0:	9b07      	ldr	r3, [sp, #28]
 80069b2:	3502      	adds	r5, #2
 80069b4:	1d1a      	adds	r2, r3, #4
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	9207      	str	r2, [sp, #28]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	db2b      	blt.n	8006a16 <_svfiprintf_r+0x186>
 80069be:	9309      	str	r3, [sp, #36]	; 0x24
 80069c0:	4e2f      	ldr	r6, [pc, #188]	; (8006a80 <_svfiprintf_r+0x1f0>)
 80069c2:	2203      	movs	r2, #3
 80069c4:	0030      	movs	r0, r6
 80069c6:	7829      	ldrb	r1, [r5, #0]
 80069c8:	f000 fa08 	bl	8006ddc <memchr>
 80069cc:	2800      	cmp	r0, #0
 80069ce:	d006      	beq.n	80069de <_svfiprintf_r+0x14e>
 80069d0:	2340      	movs	r3, #64	; 0x40
 80069d2:	1b80      	subs	r0, r0, r6
 80069d4:	4083      	lsls	r3, r0
 80069d6:	6822      	ldr	r2, [r4, #0]
 80069d8:	3501      	adds	r5, #1
 80069da:	4313      	orrs	r3, r2
 80069dc:	6023      	str	r3, [r4, #0]
 80069de:	7829      	ldrb	r1, [r5, #0]
 80069e0:	2206      	movs	r2, #6
 80069e2:	4828      	ldr	r0, [pc, #160]	; (8006a84 <_svfiprintf_r+0x1f4>)
 80069e4:	1c6e      	adds	r6, r5, #1
 80069e6:	7621      	strb	r1, [r4, #24]
 80069e8:	f000 f9f8 	bl	8006ddc <memchr>
 80069ec:	2800      	cmp	r0, #0
 80069ee:	d03c      	beq.n	8006a6a <_svfiprintf_r+0x1da>
 80069f0:	4b25      	ldr	r3, [pc, #148]	; (8006a88 <_svfiprintf_r+0x1f8>)
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d125      	bne.n	8006a42 <_svfiprintf_r+0x1b2>
 80069f6:	2207      	movs	r2, #7
 80069f8:	9b07      	ldr	r3, [sp, #28]
 80069fa:	3307      	adds	r3, #7
 80069fc:	4393      	bics	r3, r2
 80069fe:	3308      	adds	r3, #8
 8006a00:	9307      	str	r3, [sp, #28]
 8006a02:	6963      	ldr	r3, [r4, #20]
 8006a04:	9a04      	ldr	r2, [sp, #16]
 8006a06:	189b      	adds	r3, r3, r2
 8006a08:	6163      	str	r3, [r4, #20]
 8006a0a:	e764      	b.n	80068d6 <_svfiprintf_r+0x46>
 8006a0c:	4343      	muls	r3, r0
 8006a0e:	0035      	movs	r5, r6
 8006a10:	2101      	movs	r1, #1
 8006a12:	189b      	adds	r3, r3, r2
 8006a14:	e7a6      	b.n	8006964 <_svfiprintf_r+0xd4>
 8006a16:	2301      	movs	r3, #1
 8006a18:	425b      	negs	r3, r3
 8006a1a:	e7d0      	b.n	80069be <_svfiprintf_r+0x12e>
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	200a      	movs	r0, #10
 8006a20:	001a      	movs	r2, r3
 8006a22:	3501      	adds	r5, #1
 8006a24:	6063      	str	r3, [r4, #4]
 8006a26:	7829      	ldrb	r1, [r5, #0]
 8006a28:	1c6e      	adds	r6, r5, #1
 8006a2a:	3930      	subs	r1, #48	; 0x30
 8006a2c:	2909      	cmp	r1, #9
 8006a2e:	d903      	bls.n	8006a38 <_svfiprintf_r+0x1a8>
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d0c5      	beq.n	80069c0 <_svfiprintf_r+0x130>
 8006a34:	9209      	str	r2, [sp, #36]	; 0x24
 8006a36:	e7c3      	b.n	80069c0 <_svfiprintf_r+0x130>
 8006a38:	4342      	muls	r2, r0
 8006a3a:	0035      	movs	r5, r6
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	1852      	adds	r2, r2, r1
 8006a40:	e7f1      	b.n	8006a26 <_svfiprintf_r+0x196>
 8006a42:	aa07      	add	r2, sp, #28
 8006a44:	9200      	str	r2, [sp, #0]
 8006a46:	0021      	movs	r1, r4
 8006a48:	003a      	movs	r2, r7
 8006a4a:	4b10      	ldr	r3, [pc, #64]	; (8006a8c <_svfiprintf_r+0x1fc>)
 8006a4c:	9803      	ldr	r0, [sp, #12]
 8006a4e:	e000      	b.n	8006a52 <_svfiprintf_r+0x1c2>
 8006a50:	bf00      	nop
 8006a52:	9004      	str	r0, [sp, #16]
 8006a54:	9b04      	ldr	r3, [sp, #16]
 8006a56:	3301      	adds	r3, #1
 8006a58:	d1d3      	bne.n	8006a02 <_svfiprintf_r+0x172>
 8006a5a:	89bb      	ldrh	r3, [r7, #12]
 8006a5c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006a5e:	065b      	lsls	r3, r3, #25
 8006a60:	d400      	bmi.n	8006a64 <_svfiprintf_r+0x1d4>
 8006a62:	e72c      	b.n	80068be <_svfiprintf_r+0x2e>
 8006a64:	2001      	movs	r0, #1
 8006a66:	4240      	negs	r0, r0
 8006a68:	e729      	b.n	80068be <_svfiprintf_r+0x2e>
 8006a6a:	aa07      	add	r2, sp, #28
 8006a6c:	9200      	str	r2, [sp, #0]
 8006a6e:	0021      	movs	r1, r4
 8006a70:	003a      	movs	r2, r7
 8006a72:	4b06      	ldr	r3, [pc, #24]	; (8006a8c <_svfiprintf_r+0x1fc>)
 8006a74:	9803      	ldr	r0, [sp, #12]
 8006a76:	f000 f87b 	bl	8006b70 <_printf_i>
 8006a7a:	e7ea      	b.n	8006a52 <_svfiprintf_r+0x1c2>
 8006a7c:	08006f48 	.word	0x08006f48
 8006a80:	08006f4e 	.word	0x08006f4e
 8006a84:	08006f52 	.word	0x08006f52
 8006a88:	00000000 	.word	0x00000000
 8006a8c:	080067cd 	.word	0x080067cd

08006a90 <_printf_common>:
 8006a90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a92:	0016      	movs	r6, r2
 8006a94:	9301      	str	r3, [sp, #4]
 8006a96:	688a      	ldr	r2, [r1, #8]
 8006a98:	690b      	ldr	r3, [r1, #16]
 8006a9a:	000c      	movs	r4, r1
 8006a9c:	9000      	str	r0, [sp, #0]
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	da00      	bge.n	8006aa4 <_printf_common+0x14>
 8006aa2:	0013      	movs	r3, r2
 8006aa4:	0022      	movs	r2, r4
 8006aa6:	6033      	str	r3, [r6, #0]
 8006aa8:	3243      	adds	r2, #67	; 0x43
 8006aaa:	7812      	ldrb	r2, [r2, #0]
 8006aac:	2a00      	cmp	r2, #0
 8006aae:	d001      	beq.n	8006ab4 <_printf_common+0x24>
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	6033      	str	r3, [r6, #0]
 8006ab4:	6823      	ldr	r3, [r4, #0]
 8006ab6:	069b      	lsls	r3, r3, #26
 8006ab8:	d502      	bpl.n	8006ac0 <_printf_common+0x30>
 8006aba:	6833      	ldr	r3, [r6, #0]
 8006abc:	3302      	adds	r3, #2
 8006abe:	6033      	str	r3, [r6, #0]
 8006ac0:	6822      	ldr	r2, [r4, #0]
 8006ac2:	2306      	movs	r3, #6
 8006ac4:	0015      	movs	r5, r2
 8006ac6:	401d      	ands	r5, r3
 8006ac8:	421a      	tst	r2, r3
 8006aca:	d027      	beq.n	8006b1c <_printf_common+0x8c>
 8006acc:	0023      	movs	r3, r4
 8006ace:	3343      	adds	r3, #67	; 0x43
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	1e5a      	subs	r2, r3, #1
 8006ad4:	4193      	sbcs	r3, r2
 8006ad6:	6822      	ldr	r2, [r4, #0]
 8006ad8:	0692      	lsls	r2, r2, #26
 8006ada:	d430      	bmi.n	8006b3e <_printf_common+0xae>
 8006adc:	0022      	movs	r2, r4
 8006ade:	9901      	ldr	r1, [sp, #4]
 8006ae0:	9800      	ldr	r0, [sp, #0]
 8006ae2:	9d08      	ldr	r5, [sp, #32]
 8006ae4:	3243      	adds	r2, #67	; 0x43
 8006ae6:	47a8      	blx	r5
 8006ae8:	3001      	adds	r0, #1
 8006aea:	d025      	beq.n	8006b38 <_printf_common+0xa8>
 8006aec:	2206      	movs	r2, #6
 8006aee:	6823      	ldr	r3, [r4, #0]
 8006af0:	2500      	movs	r5, #0
 8006af2:	4013      	ands	r3, r2
 8006af4:	2b04      	cmp	r3, #4
 8006af6:	d105      	bne.n	8006b04 <_printf_common+0x74>
 8006af8:	6833      	ldr	r3, [r6, #0]
 8006afa:	68e5      	ldr	r5, [r4, #12]
 8006afc:	1aed      	subs	r5, r5, r3
 8006afe:	43eb      	mvns	r3, r5
 8006b00:	17db      	asrs	r3, r3, #31
 8006b02:	401d      	ands	r5, r3
 8006b04:	68a3      	ldr	r3, [r4, #8]
 8006b06:	6922      	ldr	r2, [r4, #16]
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	dd01      	ble.n	8006b10 <_printf_common+0x80>
 8006b0c:	1a9b      	subs	r3, r3, r2
 8006b0e:	18ed      	adds	r5, r5, r3
 8006b10:	2600      	movs	r6, #0
 8006b12:	42b5      	cmp	r5, r6
 8006b14:	d120      	bne.n	8006b58 <_printf_common+0xc8>
 8006b16:	2000      	movs	r0, #0
 8006b18:	e010      	b.n	8006b3c <_printf_common+0xac>
 8006b1a:	3501      	adds	r5, #1
 8006b1c:	68e3      	ldr	r3, [r4, #12]
 8006b1e:	6832      	ldr	r2, [r6, #0]
 8006b20:	1a9b      	subs	r3, r3, r2
 8006b22:	42ab      	cmp	r3, r5
 8006b24:	ddd2      	ble.n	8006acc <_printf_common+0x3c>
 8006b26:	0022      	movs	r2, r4
 8006b28:	2301      	movs	r3, #1
 8006b2a:	9901      	ldr	r1, [sp, #4]
 8006b2c:	9800      	ldr	r0, [sp, #0]
 8006b2e:	9f08      	ldr	r7, [sp, #32]
 8006b30:	3219      	adds	r2, #25
 8006b32:	47b8      	blx	r7
 8006b34:	3001      	adds	r0, #1
 8006b36:	d1f0      	bne.n	8006b1a <_printf_common+0x8a>
 8006b38:	2001      	movs	r0, #1
 8006b3a:	4240      	negs	r0, r0
 8006b3c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b3e:	2030      	movs	r0, #48	; 0x30
 8006b40:	18e1      	adds	r1, r4, r3
 8006b42:	3143      	adds	r1, #67	; 0x43
 8006b44:	7008      	strb	r0, [r1, #0]
 8006b46:	0021      	movs	r1, r4
 8006b48:	1c5a      	adds	r2, r3, #1
 8006b4a:	3145      	adds	r1, #69	; 0x45
 8006b4c:	7809      	ldrb	r1, [r1, #0]
 8006b4e:	18a2      	adds	r2, r4, r2
 8006b50:	3243      	adds	r2, #67	; 0x43
 8006b52:	3302      	adds	r3, #2
 8006b54:	7011      	strb	r1, [r2, #0]
 8006b56:	e7c1      	b.n	8006adc <_printf_common+0x4c>
 8006b58:	0022      	movs	r2, r4
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	9901      	ldr	r1, [sp, #4]
 8006b5e:	9800      	ldr	r0, [sp, #0]
 8006b60:	9f08      	ldr	r7, [sp, #32]
 8006b62:	321a      	adds	r2, #26
 8006b64:	47b8      	blx	r7
 8006b66:	3001      	adds	r0, #1
 8006b68:	d0e6      	beq.n	8006b38 <_printf_common+0xa8>
 8006b6a:	3601      	adds	r6, #1
 8006b6c:	e7d1      	b.n	8006b12 <_printf_common+0x82>
	...

08006b70 <_printf_i>:
 8006b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b72:	b08b      	sub	sp, #44	; 0x2c
 8006b74:	9206      	str	r2, [sp, #24]
 8006b76:	000a      	movs	r2, r1
 8006b78:	3243      	adds	r2, #67	; 0x43
 8006b7a:	9307      	str	r3, [sp, #28]
 8006b7c:	9005      	str	r0, [sp, #20]
 8006b7e:	9204      	str	r2, [sp, #16]
 8006b80:	7e0a      	ldrb	r2, [r1, #24]
 8006b82:	000c      	movs	r4, r1
 8006b84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b86:	2a78      	cmp	r2, #120	; 0x78
 8006b88:	d809      	bhi.n	8006b9e <_printf_i+0x2e>
 8006b8a:	2a62      	cmp	r2, #98	; 0x62
 8006b8c:	d80b      	bhi.n	8006ba6 <_printf_i+0x36>
 8006b8e:	2a00      	cmp	r2, #0
 8006b90:	d100      	bne.n	8006b94 <_printf_i+0x24>
 8006b92:	e0be      	b.n	8006d12 <_printf_i+0x1a2>
 8006b94:	497c      	ldr	r1, [pc, #496]	; (8006d88 <_printf_i+0x218>)
 8006b96:	9103      	str	r1, [sp, #12]
 8006b98:	2a58      	cmp	r2, #88	; 0x58
 8006b9a:	d100      	bne.n	8006b9e <_printf_i+0x2e>
 8006b9c:	e093      	b.n	8006cc6 <_printf_i+0x156>
 8006b9e:	0026      	movs	r6, r4
 8006ba0:	3642      	adds	r6, #66	; 0x42
 8006ba2:	7032      	strb	r2, [r6, #0]
 8006ba4:	e022      	b.n	8006bec <_printf_i+0x7c>
 8006ba6:	0010      	movs	r0, r2
 8006ba8:	3863      	subs	r0, #99	; 0x63
 8006baa:	2815      	cmp	r0, #21
 8006bac:	d8f7      	bhi.n	8006b9e <_printf_i+0x2e>
 8006bae:	f7f9 faab 	bl	8000108 <__gnu_thumb1_case_shi>
 8006bb2:	0016      	.short	0x0016
 8006bb4:	fff6001f 	.word	0xfff6001f
 8006bb8:	fff6fff6 	.word	0xfff6fff6
 8006bbc:	001ffff6 	.word	0x001ffff6
 8006bc0:	fff6fff6 	.word	0xfff6fff6
 8006bc4:	fff6fff6 	.word	0xfff6fff6
 8006bc8:	003600a3 	.word	0x003600a3
 8006bcc:	fff60083 	.word	0xfff60083
 8006bd0:	00b4fff6 	.word	0x00b4fff6
 8006bd4:	0036fff6 	.word	0x0036fff6
 8006bd8:	fff6fff6 	.word	0xfff6fff6
 8006bdc:	0087      	.short	0x0087
 8006bde:	0026      	movs	r6, r4
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	3642      	adds	r6, #66	; 0x42
 8006be4:	1d11      	adds	r1, r2, #4
 8006be6:	6019      	str	r1, [r3, #0]
 8006be8:	6813      	ldr	r3, [r2, #0]
 8006bea:	7033      	strb	r3, [r6, #0]
 8006bec:	2301      	movs	r3, #1
 8006bee:	e0a2      	b.n	8006d36 <_printf_i+0x1c6>
 8006bf0:	6818      	ldr	r0, [r3, #0]
 8006bf2:	6809      	ldr	r1, [r1, #0]
 8006bf4:	1d02      	adds	r2, r0, #4
 8006bf6:	060d      	lsls	r5, r1, #24
 8006bf8:	d50b      	bpl.n	8006c12 <_printf_i+0xa2>
 8006bfa:	6805      	ldr	r5, [r0, #0]
 8006bfc:	601a      	str	r2, [r3, #0]
 8006bfe:	2d00      	cmp	r5, #0
 8006c00:	da03      	bge.n	8006c0a <_printf_i+0x9a>
 8006c02:	232d      	movs	r3, #45	; 0x2d
 8006c04:	9a04      	ldr	r2, [sp, #16]
 8006c06:	426d      	negs	r5, r5
 8006c08:	7013      	strb	r3, [r2, #0]
 8006c0a:	4b5f      	ldr	r3, [pc, #380]	; (8006d88 <_printf_i+0x218>)
 8006c0c:	270a      	movs	r7, #10
 8006c0e:	9303      	str	r3, [sp, #12]
 8006c10:	e01b      	b.n	8006c4a <_printf_i+0xda>
 8006c12:	6805      	ldr	r5, [r0, #0]
 8006c14:	601a      	str	r2, [r3, #0]
 8006c16:	0649      	lsls	r1, r1, #25
 8006c18:	d5f1      	bpl.n	8006bfe <_printf_i+0x8e>
 8006c1a:	b22d      	sxth	r5, r5
 8006c1c:	e7ef      	b.n	8006bfe <_printf_i+0x8e>
 8006c1e:	680d      	ldr	r5, [r1, #0]
 8006c20:	6819      	ldr	r1, [r3, #0]
 8006c22:	1d08      	adds	r0, r1, #4
 8006c24:	6018      	str	r0, [r3, #0]
 8006c26:	062e      	lsls	r6, r5, #24
 8006c28:	d501      	bpl.n	8006c2e <_printf_i+0xbe>
 8006c2a:	680d      	ldr	r5, [r1, #0]
 8006c2c:	e003      	b.n	8006c36 <_printf_i+0xc6>
 8006c2e:	066d      	lsls	r5, r5, #25
 8006c30:	d5fb      	bpl.n	8006c2a <_printf_i+0xba>
 8006c32:	680d      	ldr	r5, [r1, #0]
 8006c34:	b2ad      	uxth	r5, r5
 8006c36:	4b54      	ldr	r3, [pc, #336]	; (8006d88 <_printf_i+0x218>)
 8006c38:	2708      	movs	r7, #8
 8006c3a:	9303      	str	r3, [sp, #12]
 8006c3c:	2a6f      	cmp	r2, #111	; 0x6f
 8006c3e:	d000      	beq.n	8006c42 <_printf_i+0xd2>
 8006c40:	3702      	adds	r7, #2
 8006c42:	0023      	movs	r3, r4
 8006c44:	2200      	movs	r2, #0
 8006c46:	3343      	adds	r3, #67	; 0x43
 8006c48:	701a      	strb	r2, [r3, #0]
 8006c4a:	6863      	ldr	r3, [r4, #4]
 8006c4c:	60a3      	str	r3, [r4, #8]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	db03      	blt.n	8006c5a <_printf_i+0xea>
 8006c52:	2104      	movs	r1, #4
 8006c54:	6822      	ldr	r2, [r4, #0]
 8006c56:	438a      	bics	r2, r1
 8006c58:	6022      	str	r2, [r4, #0]
 8006c5a:	2d00      	cmp	r5, #0
 8006c5c:	d102      	bne.n	8006c64 <_printf_i+0xf4>
 8006c5e:	9e04      	ldr	r6, [sp, #16]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d00c      	beq.n	8006c7e <_printf_i+0x10e>
 8006c64:	9e04      	ldr	r6, [sp, #16]
 8006c66:	0028      	movs	r0, r5
 8006c68:	0039      	movs	r1, r7
 8006c6a:	f7f9 fadd 	bl	8000228 <__aeabi_uidivmod>
 8006c6e:	9b03      	ldr	r3, [sp, #12]
 8006c70:	3e01      	subs	r6, #1
 8006c72:	5c5b      	ldrb	r3, [r3, r1]
 8006c74:	7033      	strb	r3, [r6, #0]
 8006c76:	002b      	movs	r3, r5
 8006c78:	0005      	movs	r5, r0
 8006c7a:	429f      	cmp	r7, r3
 8006c7c:	d9f3      	bls.n	8006c66 <_printf_i+0xf6>
 8006c7e:	2f08      	cmp	r7, #8
 8006c80:	d109      	bne.n	8006c96 <_printf_i+0x126>
 8006c82:	6823      	ldr	r3, [r4, #0]
 8006c84:	07db      	lsls	r3, r3, #31
 8006c86:	d506      	bpl.n	8006c96 <_printf_i+0x126>
 8006c88:	6862      	ldr	r2, [r4, #4]
 8006c8a:	6923      	ldr	r3, [r4, #16]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	dc02      	bgt.n	8006c96 <_printf_i+0x126>
 8006c90:	2330      	movs	r3, #48	; 0x30
 8006c92:	3e01      	subs	r6, #1
 8006c94:	7033      	strb	r3, [r6, #0]
 8006c96:	9b04      	ldr	r3, [sp, #16]
 8006c98:	1b9b      	subs	r3, r3, r6
 8006c9a:	6123      	str	r3, [r4, #16]
 8006c9c:	9b07      	ldr	r3, [sp, #28]
 8006c9e:	0021      	movs	r1, r4
 8006ca0:	9300      	str	r3, [sp, #0]
 8006ca2:	9805      	ldr	r0, [sp, #20]
 8006ca4:	9b06      	ldr	r3, [sp, #24]
 8006ca6:	aa09      	add	r2, sp, #36	; 0x24
 8006ca8:	f7ff fef2 	bl	8006a90 <_printf_common>
 8006cac:	3001      	adds	r0, #1
 8006cae:	d147      	bne.n	8006d40 <_printf_i+0x1d0>
 8006cb0:	2001      	movs	r0, #1
 8006cb2:	4240      	negs	r0, r0
 8006cb4:	b00b      	add	sp, #44	; 0x2c
 8006cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cb8:	2220      	movs	r2, #32
 8006cba:	6809      	ldr	r1, [r1, #0]
 8006cbc:	430a      	orrs	r2, r1
 8006cbe:	6022      	str	r2, [r4, #0]
 8006cc0:	2278      	movs	r2, #120	; 0x78
 8006cc2:	4932      	ldr	r1, [pc, #200]	; (8006d8c <_printf_i+0x21c>)
 8006cc4:	9103      	str	r1, [sp, #12]
 8006cc6:	0021      	movs	r1, r4
 8006cc8:	3145      	adds	r1, #69	; 0x45
 8006cca:	700a      	strb	r2, [r1, #0]
 8006ccc:	6819      	ldr	r1, [r3, #0]
 8006cce:	6822      	ldr	r2, [r4, #0]
 8006cd0:	c920      	ldmia	r1!, {r5}
 8006cd2:	0610      	lsls	r0, r2, #24
 8006cd4:	d402      	bmi.n	8006cdc <_printf_i+0x16c>
 8006cd6:	0650      	lsls	r0, r2, #25
 8006cd8:	d500      	bpl.n	8006cdc <_printf_i+0x16c>
 8006cda:	b2ad      	uxth	r5, r5
 8006cdc:	6019      	str	r1, [r3, #0]
 8006cde:	07d3      	lsls	r3, r2, #31
 8006ce0:	d502      	bpl.n	8006ce8 <_printf_i+0x178>
 8006ce2:	2320      	movs	r3, #32
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	6023      	str	r3, [r4, #0]
 8006ce8:	2710      	movs	r7, #16
 8006cea:	2d00      	cmp	r5, #0
 8006cec:	d1a9      	bne.n	8006c42 <_printf_i+0xd2>
 8006cee:	2220      	movs	r2, #32
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	4393      	bics	r3, r2
 8006cf4:	6023      	str	r3, [r4, #0]
 8006cf6:	e7a4      	b.n	8006c42 <_printf_i+0xd2>
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	680d      	ldr	r5, [r1, #0]
 8006cfc:	1d10      	adds	r0, r2, #4
 8006cfe:	6949      	ldr	r1, [r1, #20]
 8006d00:	6018      	str	r0, [r3, #0]
 8006d02:	6813      	ldr	r3, [r2, #0]
 8006d04:	062e      	lsls	r6, r5, #24
 8006d06:	d501      	bpl.n	8006d0c <_printf_i+0x19c>
 8006d08:	6019      	str	r1, [r3, #0]
 8006d0a:	e002      	b.n	8006d12 <_printf_i+0x1a2>
 8006d0c:	066d      	lsls	r5, r5, #25
 8006d0e:	d5fb      	bpl.n	8006d08 <_printf_i+0x198>
 8006d10:	8019      	strh	r1, [r3, #0]
 8006d12:	2300      	movs	r3, #0
 8006d14:	9e04      	ldr	r6, [sp, #16]
 8006d16:	6123      	str	r3, [r4, #16]
 8006d18:	e7c0      	b.n	8006c9c <_printf_i+0x12c>
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	1d11      	adds	r1, r2, #4
 8006d1e:	6019      	str	r1, [r3, #0]
 8006d20:	6816      	ldr	r6, [r2, #0]
 8006d22:	2100      	movs	r1, #0
 8006d24:	0030      	movs	r0, r6
 8006d26:	6862      	ldr	r2, [r4, #4]
 8006d28:	f000 f858 	bl	8006ddc <memchr>
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	d001      	beq.n	8006d34 <_printf_i+0x1c4>
 8006d30:	1b80      	subs	r0, r0, r6
 8006d32:	6060      	str	r0, [r4, #4]
 8006d34:	6863      	ldr	r3, [r4, #4]
 8006d36:	6123      	str	r3, [r4, #16]
 8006d38:	2300      	movs	r3, #0
 8006d3a:	9a04      	ldr	r2, [sp, #16]
 8006d3c:	7013      	strb	r3, [r2, #0]
 8006d3e:	e7ad      	b.n	8006c9c <_printf_i+0x12c>
 8006d40:	0032      	movs	r2, r6
 8006d42:	6923      	ldr	r3, [r4, #16]
 8006d44:	9906      	ldr	r1, [sp, #24]
 8006d46:	9805      	ldr	r0, [sp, #20]
 8006d48:	9d07      	ldr	r5, [sp, #28]
 8006d4a:	47a8      	blx	r5
 8006d4c:	3001      	adds	r0, #1
 8006d4e:	d0af      	beq.n	8006cb0 <_printf_i+0x140>
 8006d50:	6823      	ldr	r3, [r4, #0]
 8006d52:	079b      	lsls	r3, r3, #30
 8006d54:	d415      	bmi.n	8006d82 <_printf_i+0x212>
 8006d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d58:	68e0      	ldr	r0, [r4, #12]
 8006d5a:	4298      	cmp	r0, r3
 8006d5c:	daaa      	bge.n	8006cb4 <_printf_i+0x144>
 8006d5e:	0018      	movs	r0, r3
 8006d60:	e7a8      	b.n	8006cb4 <_printf_i+0x144>
 8006d62:	0022      	movs	r2, r4
 8006d64:	2301      	movs	r3, #1
 8006d66:	9906      	ldr	r1, [sp, #24]
 8006d68:	9805      	ldr	r0, [sp, #20]
 8006d6a:	9e07      	ldr	r6, [sp, #28]
 8006d6c:	3219      	adds	r2, #25
 8006d6e:	47b0      	blx	r6
 8006d70:	3001      	adds	r0, #1
 8006d72:	d09d      	beq.n	8006cb0 <_printf_i+0x140>
 8006d74:	3501      	adds	r5, #1
 8006d76:	68e3      	ldr	r3, [r4, #12]
 8006d78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d7a:	1a9b      	subs	r3, r3, r2
 8006d7c:	42ab      	cmp	r3, r5
 8006d7e:	dcf0      	bgt.n	8006d62 <_printf_i+0x1f2>
 8006d80:	e7e9      	b.n	8006d56 <_printf_i+0x1e6>
 8006d82:	2500      	movs	r5, #0
 8006d84:	e7f7      	b.n	8006d76 <_printf_i+0x206>
 8006d86:	46c0      	nop			; (mov r8, r8)
 8006d88:	08006f59 	.word	0x08006f59
 8006d8c:	08006f6a 	.word	0x08006f6a

08006d90 <memmove>:
 8006d90:	b510      	push	{r4, lr}
 8006d92:	4288      	cmp	r0, r1
 8006d94:	d902      	bls.n	8006d9c <memmove+0xc>
 8006d96:	188b      	adds	r3, r1, r2
 8006d98:	4298      	cmp	r0, r3
 8006d9a:	d303      	bcc.n	8006da4 <memmove+0x14>
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	e007      	b.n	8006db0 <memmove+0x20>
 8006da0:	5c8b      	ldrb	r3, [r1, r2]
 8006da2:	5483      	strb	r3, [r0, r2]
 8006da4:	3a01      	subs	r2, #1
 8006da6:	d2fb      	bcs.n	8006da0 <memmove+0x10>
 8006da8:	bd10      	pop	{r4, pc}
 8006daa:	5ccc      	ldrb	r4, [r1, r3]
 8006dac:	54c4      	strb	r4, [r0, r3]
 8006dae:	3301      	adds	r3, #1
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d1fa      	bne.n	8006daa <memmove+0x1a>
 8006db4:	e7f8      	b.n	8006da8 <memmove+0x18>
	...

08006db8 <_sbrk_r>:
 8006db8:	2300      	movs	r3, #0
 8006dba:	b570      	push	{r4, r5, r6, lr}
 8006dbc:	4d06      	ldr	r5, [pc, #24]	; (8006dd8 <_sbrk_r+0x20>)
 8006dbe:	0004      	movs	r4, r0
 8006dc0:	0008      	movs	r0, r1
 8006dc2:	602b      	str	r3, [r5, #0]
 8006dc4:	f7fb f9b8 	bl	8002138 <_sbrk>
 8006dc8:	1c43      	adds	r3, r0, #1
 8006dca:	d103      	bne.n	8006dd4 <_sbrk_r+0x1c>
 8006dcc:	682b      	ldr	r3, [r5, #0]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d000      	beq.n	8006dd4 <_sbrk_r+0x1c>
 8006dd2:	6023      	str	r3, [r4, #0]
 8006dd4:	bd70      	pop	{r4, r5, r6, pc}
 8006dd6:	46c0      	nop			; (mov r8, r8)
 8006dd8:	200004c8 	.word	0x200004c8

08006ddc <memchr>:
 8006ddc:	b2c9      	uxtb	r1, r1
 8006dde:	1882      	adds	r2, r0, r2
 8006de0:	4290      	cmp	r0, r2
 8006de2:	d101      	bne.n	8006de8 <memchr+0xc>
 8006de4:	2000      	movs	r0, #0
 8006de6:	4770      	bx	lr
 8006de8:	7803      	ldrb	r3, [r0, #0]
 8006dea:	428b      	cmp	r3, r1
 8006dec:	d0fb      	beq.n	8006de6 <memchr+0xa>
 8006dee:	3001      	adds	r0, #1
 8006df0:	e7f6      	b.n	8006de0 <memchr+0x4>

08006df2 <memcpy>:
 8006df2:	2300      	movs	r3, #0
 8006df4:	b510      	push	{r4, lr}
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d100      	bne.n	8006dfc <memcpy+0xa>
 8006dfa:	bd10      	pop	{r4, pc}
 8006dfc:	5ccc      	ldrb	r4, [r1, r3]
 8006dfe:	54c4      	strb	r4, [r0, r3]
 8006e00:	3301      	adds	r3, #1
 8006e02:	e7f8      	b.n	8006df6 <memcpy+0x4>

08006e04 <_realloc_r>:
 8006e04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e06:	0007      	movs	r7, r0
 8006e08:	000e      	movs	r6, r1
 8006e0a:	0014      	movs	r4, r2
 8006e0c:	2900      	cmp	r1, #0
 8006e0e:	d105      	bne.n	8006e1c <_realloc_r+0x18>
 8006e10:	0011      	movs	r1, r2
 8006e12:	f7ff fc49 	bl	80066a8 <_malloc_r>
 8006e16:	0005      	movs	r5, r0
 8006e18:	0028      	movs	r0, r5
 8006e1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006e1c:	2a00      	cmp	r2, #0
 8006e1e:	d103      	bne.n	8006e28 <_realloc_r+0x24>
 8006e20:	f7ff fbd6 	bl	80065d0 <_free_r>
 8006e24:	0025      	movs	r5, r4
 8006e26:	e7f7      	b.n	8006e18 <_realloc_r+0x14>
 8006e28:	f000 f81b 	bl	8006e62 <_malloc_usable_size_r>
 8006e2c:	9001      	str	r0, [sp, #4]
 8006e2e:	4284      	cmp	r4, r0
 8006e30:	d803      	bhi.n	8006e3a <_realloc_r+0x36>
 8006e32:	0035      	movs	r5, r6
 8006e34:	0843      	lsrs	r3, r0, #1
 8006e36:	42a3      	cmp	r3, r4
 8006e38:	d3ee      	bcc.n	8006e18 <_realloc_r+0x14>
 8006e3a:	0021      	movs	r1, r4
 8006e3c:	0038      	movs	r0, r7
 8006e3e:	f7ff fc33 	bl	80066a8 <_malloc_r>
 8006e42:	1e05      	subs	r5, r0, #0
 8006e44:	d0e8      	beq.n	8006e18 <_realloc_r+0x14>
 8006e46:	9b01      	ldr	r3, [sp, #4]
 8006e48:	0022      	movs	r2, r4
 8006e4a:	429c      	cmp	r4, r3
 8006e4c:	d900      	bls.n	8006e50 <_realloc_r+0x4c>
 8006e4e:	001a      	movs	r2, r3
 8006e50:	0031      	movs	r1, r6
 8006e52:	0028      	movs	r0, r5
 8006e54:	f7ff ffcd 	bl	8006df2 <memcpy>
 8006e58:	0031      	movs	r1, r6
 8006e5a:	0038      	movs	r0, r7
 8006e5c:	f7ff fbb8 	bl	80065d0 <_free_r>
 8006e60:	e7da      	b.n	8006e18 <_realloc_r+0x14>

08006e62 <_malloc_usable_size_r>:
 8006e62:	1f0b      	subs	r3, r1, #4
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	1f18      	subs	r0, r3, #4
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	da01      	bge.n	8006e70 <_malloc_usable_size_r+0xe>
 8006e6c:	580b      	ldr	r3, [r1, r0]
 8006e6e:	18c0      	adds	r0, r0, r3
 8006e70:	4770      	bx	lr
	...

08006e74 <_init>:
 8006e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e76:	46c0      	nop			; (mov r8, r8)
 8006e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e7a:	bc08      	pop	{r3}
 8006e7c:	469e      	mov	lr, r3
 8006e7e:	4770      	bx	lr

08006e80 <_fini>:
 8006e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e82:	46c0      	nop			; (mov r8, r8)
 8006e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e86:	bc08      	pop	{r3}
 8006e88:	469e      	mov	lr, r3
 8006e8a:	4770      	bx	lr
