# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../3bitDirectionalCounter.srcs/sources_1/new/3bitCounter.vhd" \
"../../../../3bitDirectionalCounter.srcs/sim_1/new/counterTB.vhd" \

# Do not sort compile order
nosort
