#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Feb 27 18:16:21 2026
# Process ID: 2869904
# Current directory: /home/user/Desktop/lab_2_math/lab_2_math.runs/synth_1
# Command line: vivado -log alu_tester.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_tester.tcl
# Log file: /home/user/Desktop/lab_2_math/lab_2_math.runs/synth_1/alu_tester.vds
# Journal file: /home/user/Desktop/lab_2_math/lab_2_math.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source alu_tester.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/software/digilent'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top alu_tester -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2870098
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.043 ; gain = 0.000 ; free physical = 4423 ; free virtual = 22250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu_tester' [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/alu_tester.vhd:13]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/debounce.vhd:5' bound to instance 'DB0' of component 'debounce' [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/alu_tester.vhd:40]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/debounce.vhd:18]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter stable_time bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/debounce.vhd:18]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/debounce.vhd:5' bound to instance 'DB1' of component 'debounce' [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/alu_tester.vhd:41]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/debounce.vhd:5' bound to instance 'DB2' of component 'debounce' [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/alu_tester.vhd:42]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/debounce.vhd:5' bound to instance 'DB3' of component 'debounce' [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/alu_tester.vhd:43]
INFO: [Synth 8-3491] module 'my_alu' declared at '/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/my_alu.vhd:5' bound to instance 'ALU' of component 'my_alu' [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/alu_tester.vhd:44]
INFO: [Synth 8-638] synthesizing module 'my_alu' [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/my_alu.vhd:14]
INFO: [Synth 8-226] default block is never used [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/my_alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'my_alu' (2#1) [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/my_alu.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'alu_tester' (3#1) [/home/user/Desktop/lab_2_math/lab_2_math.srcs/sources_1/new/alu_tester.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2521.043 ; gain = 0.000 ; free physical = 3703 ; free virtual = 21530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.043 ; gain = 0.000 ; free physical = 3569 ; free virtual = 21396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.043 ; gain = 0.000 ; free physical = 3569 ; free virtual = 21396
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.043 ; gain = 0.000 ; free physical = 3565 ; free virtual = 21391
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Desktop/lab_2_math/Z7_7010_7020.xdc]
Finished Parsing XDC File [/home/user/Desktop/lab_2_math/Z7_7010_7020.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Desktop/lab_2_math/Z7_7010_7020.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_tester_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_tester_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2584.941 ; gain = 0.000 ; free physical = 4316 ; free virtual = 22143
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2584.941 ; gain = 0.000 ; free physical = 4316 ; free virtual = 22143
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4384 ; free virtual = 22211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4384 ; free virtual = 22211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4384 ; free virtual = 22211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4375 ; free virtual = 22202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4375 ; free virtual = 22201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4248 ; free virtual = 22075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4237 ; free virtual = 22063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4237 ; free virtual = 22064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4236 ; free virtual = 22062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4236 ; free virtual = 22062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4236 ; free virtual = 22062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4236 ; free virtual = 22062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4236 ; free virtual = 22062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4236 ; free virtual = 22062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     8|
|4     |LUT2   |    12|
|5     |LUT3   |     6|
|6     |LUT4   |    13|
|7     |LUT5   |     7|
|8     |LUT6   |    26|
|9     |FDRE   |   116|
|10    |IBUF   |     9|
|11    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4236 ; free virtual = 22062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2584.941 ; gain = 0.000 ; free physical = 4291 ; free virtual = 22118
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2584.941 ; gain = 63.898 ; free physical = 4291 ; free virtual = 22118
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2584.941 ; gain = 0.000 ; free physical = 4292 ; free virtual = 22119
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2584.941 ; gain = 0.000 ; free physical = 4320 ; free virtual = 22146
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f22002f9
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2584.941 ; gain = 64.031 ; free physical = 4463 ; free virtual = 22290
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/lab_2_math/lab_2_math.runs/synth_1/alu_tester.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_tester_utilization_synth.rpt -pb alu_tester_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 27 18:16:46 2026...
