

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jan 07 17:39:06 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        Selbst_fir_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   36|   36|         2|          -|          -|    18|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([20 x i32]* %result) nounwind, !map !0

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !6

ST_1: result_addr [1/1] 0.00ns
:2  %result_addr = getelementptr [20 x i32]* %result, i64 0, i64 0

ST_1: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

ST_1: stg_8 [1/1] 2.39ns
:4  store i32 1, i32* %result_addr, align 4

ST_1: result_addr_1 [1/1] 0.00ns
:5  %result_addr_1 = getelementptr [20 x i32]* %result, i64 0, i64 1

ST_1: stg_10 [1/1] 2.39ns
:6  store i32 1, i32* %result_addr_1, align 4

ST_1: stg_11 [1/1] 1.57ns
:7  br label %1


 <State 2>: 4.11ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i5 [ 2, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 1.91ns
:1  %exitcond = icmp eq i5 %i, -12

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind

ST_2: stg_15 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: sum [1/1] 1.72ns
:2  %sum = add i5 %i, -1

ST_2: sum_cast [1/1] 0.00ns
:3  %sum_cast = zext i5 %sum to i64

ST_2: result_addr_2 [1/1] 0.00ns
:4  %result_addr_2 = getelementptr [20 x i32]* %result, i64 0, i64 %sum_cast

ST_2: result_load [2/2] 2.39ns
:5  %result_load = load i32* %result_addr_2, align 4

ST_2: sum3 [1/1] 1.72ns
:6  %sum3 = add i5 %i, -2

ST_2: sum3_cast [1/1] 0.00ns
:7  %sum3_cast = zext i5 %sum3 to i64

ST_2: result_addr_3 [1/1] 0.00ns
:8  %result_addr_3 = getelementptr [20 x i32]* %result, i64 0, i64 %sum3_cast

ST_2: result_load_1 [2/2] 2.39ns
:9  %result_load_1 = load i32* %result_addr_3, align 4

ST_2: stg_24 [1/1] 0.00ns
:0  ret void


 <State 3>: 7.22ns
ST_3: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_3: tmp [1/1] 0.00ns
:1  %tmp = zext i5 %i to i64

ST_3: result_load [1/2] 2.39ns
:5  %result_load = load i32* %result_addr_2, align 4

ST_3: result_load_1 [1/2] 2.39ns
:9  %result_load_1 = load i32* %result_addr_3, align 4

ST_3: tmp_1 [1/1] 2.44ns
:10  %tmp_1 = add nsw i32 %result_load, %result_load_1

ST_3: result_addr_4 [1/1] 0.00ns
:11  %result_addr_4 = getelementptr [20 x i32]* %result, i64 0, i64 %tmp

ST_3: stg_31 [1/1] 2.39ns
:12  store i32 %tmp_1, i32* %result_addr_4, align 4

ST_3: i_1 [1/1] 1.72ns
:13  %i_1 = add i5 %i, 1

ST_3: stg_33 [1/1] 0.00ns
:14  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
