33H	51	MSR_MEMORY_CTRL	Core	Memory Control Register (R/W)
		27:0		Reserved.
		28		UC_LOCK_DISABLE If set to 1, a UC lock will cause a #GP(0) exception. See Section 9.1.2.3, “Features to Disable Bus Locks.”
		29		SPLIT_LOCK_DISABLE If set to 1, a split lock will cause an #AC(0) exception. See Section 9.1.2.3, “Features to Disable Bus Locks.”
		31:30		Reserved.
A7H	167	MSR_BIOS_DEBUG	Thread	BIOS DEBUG (R/O) See Table 2-45.
BCH	188	IA32_MISC_PACKAGE_CTLS	Package	Power Filtering Control (R/W) IA32_ARCH_CAPABILITIES[bit 10] enumerates support for this MSR. See Table 2-2.
CFH	207	IA32_CORE_CAPABILITIES	Core	IA32 Core Capabilities Register (R/W) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration function for model-specific behavior.
		0		Reserved: returns zero.
		1		Reserved: returns zero.
		2		INTEGRITY_CAPABILITIES When set to 1, the processor supports MSR_INTEGRITY_CAPABILITIES.
		3		RSM_IN_CPL0_ONLY Indicates that RSM will only be allowed in CPL0 and will #GP for all non-CPL0 privilege levels.
		4		UC_LOCK_DISABLE_SUPPORTED When read as 1, software can set bit 28 of MSR_MEMORY_CTRL (MSR address 33H).
		5		SPLIT_LOCK_DISABLE_SUPPORTED When read as 1, software can set bit 29 of MSR_MEMORY_CTRL.
		6		Reserved: returns zero.
		7		UC_STORE_THROTTLING_SUPPORTED Indicates that the snoop filter quality of service MSRs are supported on this core. This is based on the existence of a non-inclusive cache and the L2/MLC QoS feature supported.
		63:8		Reserved: returns zero.
E1H	225	IA32_UMWAIT_CONTROL		UMWAIT Control (R/W) See Table 2-2.
EDH	237	MSR_RAR_CONTROL	Thread	RAR Control (R/W)
		63:32		Reserved.
		31		ENABLE RAR events are recognized. When RAR is not enabled, RARs are dropped.
		30		IGNORE_IF Allow RAR servicing at the RLP regardless of the value of RFLAGS.IF.
		29:0		Reserved.
EEH	238	MSR_RAR_ACTION_VECTOR_BASE	Thread	Pointer to RAR Action Vector (R/W)
		63:MAXPHYADDR		Reserved.
		MAXPHYADDR-1:6		VECTOR_PHYSICAL_ADDRESS Pointer to the physical address of the 64B aligned RAR action vector.
		5:0		Reserved.
EFH	239	MSR_RAR_PAYLOAD_TABLE_BASE	Thread	Pointer to Base of RAR Payload Table (R/W)
		63:MAXPHYADDR		Reserved.
		MAXPHYADDR-1:12		TABLE_PHYSICAL_ADDRESS Pointer to the base physical address of the 4K aligned RAR payload table.
		11:0		Reserved.
F0H	240	MSR_RAR_INFO	Thread	Read Only RAR Information (RO)
		63:38		Always zero.
		37:32		Table Max Index Maximum supported payload table index.
		31:0		Supported payload type bitmap. A value of 1 in bit position [i] indicates that payload type [i] is supported.
105H	261	MSR_CORE_BIST	Core	Core BIST (R/W) Controls Array BIST activation and status checking as part of FUSA.
		31:0		BIST_ARRAY Bitmap indicating which arrays to run BIST on (WRITE). Bitmap indicating which arrays were not processed, i.e., completion mask (READ).
		39:32		BANK Array bank of the [least significant set bit] array indicated in EAX to start BIST(WRITE). Array bank interrupted or failed (READ).
		47:40		DWORD Array dword of the [least significant set bit] array indicated in EAX to start BIST (WRITE). Array dword interrupted or failed (READ).
		62:48		Reserved
		63		CTRL_RESULT Indicates whether WRMSR should signal Machine- Check upon BIST-error (WRITE). BIST result PASS(0)/FAIL(1) of the (least significant set bit) array indicated in EAX (READ).
10AH	266	IA32_ARCH_CAPABILITIES		Enumeration of Architectural Features (R/O) See Table 2-2.
1A4H	420	MSR_PREFETCH_CONTROL		Prefetch Disable Bits (R/W)
		0		L2_HARDWARE_PREFETCHER_DISABLE If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.
		1		L2_ADJACENT_CACHE_LINE_PREFETCHER_DISABLE If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).
		2		DCU_HARDWARE_PREFETCHER_DISABLE If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.
		3		DCU_IP_PREFETCHER_DISABLE If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.
		4		Reserved.
		5		AMP_PREFETCH_DISABLE If 1, disables the L2 Adaptive Multipath Probability (AMP) prefetcher.
		63:6		Reserved.
1ADH	429	MSR_PRIMARY_TURBO_RATIO_LIMIT	Package	Primary Maximum Turbo Ratio Limit (R/W) See Table 2-46.
1AEH	430	MSR_TURBO_RATIO_LIMIT_CORES	Package	See Table 2-50.
1C4H	452	IA32_XFD		Extended Feature Detect (R/W) See Table 2-2.
1C5H	453	IA32_XFD_ERR		XFD Error Code (R/W) See Table 2-2.
2C2H	706	MSR_COPY_SCAN_HASHES	Die	COPY_SCAN_HASHES (W)
		63:0		SCAN_HASH_ADDR Contains the linear address of the SCAN Test HASH Binary loaded into memory.
2C3H	707	MSR_SCAN_HASHES_STATUS		SCAN_HASHES_STATUS (R/O)
		15:0	Die	CHUNK_SIZE Chunk size of the test in KB.
		23:16	Die	NUM_CHUNKS Total number of chunks.
		31:24		Reserved: all zeros.
		39:32	Thread	ERROR_CODE The error-code refers to the LP that runs WRMSR(2C2H). 0x0: No error reported. 0x1: Attempt to copy scan-hashes when copy already in progress. 0x2: Secure Memory not set up correctly. 0x3: Scan-image header Image_info.ProgramID doesn't match RDMSR(2D9H)[31:24], or scan-image header Processor-Signature doesn't match F/M/S, or scan-image header Processor-Flags doesn't match PlatformID. 0x4: Reserved 0x5: Integrity check failed. 0x6: Re-install of scan test image attempted when current scan test image is in use by other LPs.
		50:40		Reserved: set to all zeros.
		62:51	Die	MAX_CORE_LIMIT Maximum Number of cores that can run Intel® In-field Scan simultaneously minus 1. 0 means 1 core at a time.
		63	Die	Valid Valid bit is set when COPY_SCAN_HASHES has completed successfully.
2C4H	708	MSR_AUTHENTICATE_AND_COPY_CHUNK	Die	AUTHENTICATE_AND_COPY_CHUNK (W)
		7:0		CHUNK_INDEX Chunk Index, should be less than the total number of chunks defined by NUM_CHUNKS (MSR_SCAN_HASHES_STATUS[23:16]).
		63:8		CHUNK_ADDR Bits 63:8 of 256B aligned Linear address of scan chunk in memory.
2C5H	709	MSR_CHUNKS_AUTHENTICATION_STATUS		CHUNKS_AUTHENTICATION_STATUS (R/O)
		7:0	Die	VALID_CHUNKS Total number of Valid (authenticated) chunks.
		15:8	Die	TOTAL_CHUNKS Total number of chunks.
		31:16		Reserved: all zeros.
		39:32	Thread	ERROR_CODE The error code refers to the LP that runs WRMSR(2C4H). 0x0: No error reported. 0x1: Attempt to authenticate a CHUNK which is already marked as authentic or is currently being installed by another core. 0x2: CHUNK authentication error. HASH of chunk did not match expected value.
		63:40		Reserved: set to all zeros.
2C6H	710	MSR_ACTIVATE_SCAN	Thread	ACTIVATE_SCAN (W)
		7:0		CHUNK_START_INDEX Indicates chunk index to start from.
		15:8		CHUNK_STOP_INDEX Indicates what chunk index to stop at (inclusive).
		31:16		Reserved: all zeros.
		62:32		THREAD_WAIT_DELAY TSC based delay to allow threads to rendezvous.
		63		SIGNAL_MCE If 1, then on scan-error log MC in MC4_STATUS and signal MCE if machine check signaling enabled in MC4_CTL[0]. If 0, then no logging/no signaling.
2C7H	711	MSR_SCAN_STATUS		SCAN_STATUS (R/O)
		7:0	Core	CHUNK_NUM SCAN Chunk that was reached.
		15:8	Core	CHUNK_STOP_INDEX Indicates what chunk index to stop at (inclusive). Maps to same field in WRMSR(ACTIVATE_SCAN).
		31:16		Reserved: return all zeros.
		39:32	Thread	ERROR_CODE 0x0: No error. 0x1: SCAN operation did not start. Other thread did not join in time. 0x2: SCAN operation did not start. Interrupt occurred prior to threads rendezvous. 0x3: SCAN operation did not start. Power Management conditions are inadequate to run Intel In- field Scan. 0x4: SCAN operation did not start. Non-valid chunks in the range CHUNK_STOP_INDEX : CHUNK_START_INDEX. 0x5: SCAN operation did not start. Mismatch in arguments between threads T0/T1. 0x6: SCAN operation did not start. Core not capable of performing SCAN currently. 0x8: SCAN operation did not start. Exceeded number of Logical Processors (LP) allowed to run Intel In-field Scan concurrently. MAX_CORE_LIMIT exceeded. 0x9: Interrupt occurred. Scan operation aborted prematurely, not all chunks requested have been executed.
		61:40		Reserved: return all zeros.
		62	Core	SCAN_CONTROL_ERROR Scan-System-Controller malfunction.
		63	Core	SCAN_SIGNATURE_ERROR Core failed SCAN-SIGNATURE checking for this chunk.
2C8H	712	MSR_SCAN_MODULE_ID	Module	SCAN_MODULE_ID (R/O)
		31:0		RevID of the currently installed scan test image. Maps to Revision field in external header (offset 4).
		63:32		Reserved: return all zeros.
2C9H	713	MSR_LAST_SAF_WP	Core	LAST_SAF_WP (R/O)
		31:0		LAST_WP Provides information about the core when the last WRMSR(ACTIVATE_SCAN) was executed. Available only if enumerated in MSR_INTEGRITY_CAPABILITIES[10:9].
		63:32		Reserved: return all zeros.
2D9H	729	MSR_INTEGRITY_CAPABILITIES	Module	INTEGRITY_CAPABILITIES (R/O)
		0		STARTUP_SCAN_BIST When set, supports Intel In-field Scan.
		3:1		Reserved: return all zeros.
		4		PERIODIC_SCAN_BIST When set, supports Intel In-field Scan.
		23:5		Reserved: return all zeros.
		31:24		ID of the scan programs supported for this part. WRMSR(2C2H) verifies this value against the corresponding value in the scan-image header, i.e., Image_info.
410H	1040	IA32_MC4_CTL	Package	See Section 16.3.2.1, “IA32_MCi_CTL MSRs,” through Section 16.3.2.4, “IA32_MCi_MISC MSRs.” Bank MC4 reports MC errors from the PCU module. If SIGNAL_MCE is set, a Scan Status is logged in MC4_STATUS and MC4_MISC.
411H	1041	IA32_MC4_STATUS	Package
412H	1042	IA32_MC4_ADDR	Package
413H	1043	IA32_MC4_MISC	Package
492H	1170	IA32_VMX_PROCBASED_CTLS3		Capability Reporting Register of Tertiary Processor- Based VM-Execution Controls (R/O) See Table 2-2.
493H	1171	IA32_VMX_EXIT_CTLS2		Capability Reporting Register of Secondary VM-Exit Controls (R/O) See Table 2-2.
540H	1344	MSR_THREAD_UARCH_CTL	Thread	Thread Microarchitectural Control (R/W) See Table 2-47.
65CH	1628	MSR_PLATFORM_POWER_LIMIT	Platform	Platform Power Limit Control (R/W-L) See Table 2-39.
6A0H	1696	IA32_U_CET		Configure User Mode CET (R/W) See Table 2-2.
6A2H	1698	IA32_S_CET		Configure Supervisor Mode CET (R/W) See Table 2-2.
6A4H	1700	IA32_PL0_SSP		Linear address to be loaded into SSP on transition to privilege level 0. (R/W) See Table 2-2.
6A5H	1701	IA32_PL1_SSP		Linear address to be loaded into SSP on transition to privilege level 1. (R/W) See Table 2-2.
6A6H	1702	IA32_PL2_SSP		Linear address to be loaded into SSP on transition to privilege level 2. (R/W) See Table 2-2.
6A7H	1703	IA32_PL3_SSP		Linear address to be loaded into SSP on transition to privilege level 3. (R/W) See Table 2-2.
6A8H	1704	IA32_INTERRUPT_SSP_TABLE_ADDR		Linear address of a table of seven shadow stack pointers that are selected in IA-32e mode using the IST index (when not 0) from the interrupt gate descriptor. (R/W) See Table 2-2.
6E1H	1761	IA32_PKRS		Specifies the PK permissions associated with each protection domain for supervisor pages (R/W) See Table 2-2.
776H	1910	IA32_HWP_CTL		See Table 2-2.
981H	2433	IA32_TME_CAPABILITY		Memory Encryption Capability MSR See Table 2-2.
985H	2437	IA32_UINTR_RR		User Interrupt Request Register (R/W) See Table 2-2.
986H	2438	IA32_UINTR_HANDLER		User Interrupt Handler Address (R/W) See Table 2-2.
987H	2439	IA32_UINTR_STACKADJUST		User Interrupt Stack Adjustment (R/W) See Table 2-2.
988H	2440	IA32_UINTR_MISC		User-Interrupt Target-Table Size and Notification Vector (R/W) See Table 2-2.
989H	2441	IA32_UINTR_PD		User Interrupt PID Address (R/W) See Table 2-2.
98AH	2442	IA32_UINTR_TT		User-Interrupt Target Table (R/W) See Table 2-2.
C70H	3184	MSR_B1_PMON_EVNT_SEL0	Package	Uncore B-box 1 perfmon event select MSR.
C71H	3185	MSR_B1_PMON_CTR0	Package	Uncore B-box 1 perfmon counter MSR.
C72H	3186	MSR_B1_PMON_EVNT_SEL1	Package	Uncore B-box 1 perfmon event select MSR.
C73H	3187	MSR_B1_PMON_CTR1	Package	Uncore B-box 1 perfmon counter MSR.
C74H	3188	MSR_B1_PMON_EVNT_SEL2	Package	Uncore B-box 1 perfmon event select MSR.
C75H	3189	MSR_B1_PMON_CTR2	Package	Uncore B-box 1 perfmon counter MSR.
C76H	3190	MSR_B1_PMON_EVNT_SEL3	Package	Uncore B-box 1vperfmon event select MSR.
C77H	3191	MSR_B1_PMON_CTR3	Package	Uncore B-box 1 perfmon counter MSR.
C82H	3122	MSR_W_PMON_BOX_OVF_CTRL	Package	Uncore W-box perfmon local box overflow control MSR.
C8FH	3215	IA32_PQR_ASSOC		See Table 2-2.
C90H	3216	IA32_L3_QOS_MASK_0	Package	L3 Class Of Service Mask - COS 0 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=0.
		0:19		CBM: Bit vector of available L3 ways for COS 0 enforcement.
		63:20		Reserved
C91H	3217	IA32_L3_QOS_MASK_1	Package	L3 Class Of Service Mask - COS 1 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=1.
		0:19		CBM: Bit vector of available L3 ways for COS 1 enforcement.
		63:20		Reserved
C92H	3218	IA32_L3_QOS_MASK_2	Package	L3 Class Of Service Mask - COS 2 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=2.
		0:19		CBM: Bit vector of available L3 ways for COS 2 enforcement.
		63:20		Reserved
C93H	3219	IA32_L3_QOS_MASK_3	Package	L3 Class Of Service Mask - COS 3 (R/W). If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=3.
		0:19		CBM: Bit vector of available L3 ways for COS 3 enforcement.
		63:20		Reserved
C94H	3220	IA32_L3_QOS_MASK_4	Package	L3 Class Of Service Mask - COS 4 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=4.
		0:19		CBM: Bit vector of available L3 ways for COS 4 enforcement.
		63:20		Reserved
C95H	3221	IA32_L3_QOS_MASK_5	Package	L3 Class Of Service Mask - COS 5 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=5.
		0:19		CBM: Bit vector of available L3 ways for COS 5 enforcement.
		63:20		Reserved
C96H	3222	IA32_L3_QOS_MASK_6	Package	L3 Class Of Service Mask - COS 6 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=6.
		0:19		CBM: Bit vector of available L3 ways for COS 6 enforcement.
		63:20		Reserved
C97H	3223	IA32_L3_QOS_MASK_7	Package	L3 Class Of Service Mask - COS 7 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=7.
		0:19		CBM: Bit vector of available L3 ways for COS 7 enforcement.
		63:20		Reserved
C98H	3224	IA32_L3_QOS_MASK_8	Package	L3 Class Of Service Mask - COS 8 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=8.
		0:19		CBM: Bit vector of available L3 ways for COS 8 enforcement.
		63:20		Reserved
C99H	3225	IA32_L3_QOS_MASK_9	Package	L3 Class Of Service Mask - COS 9 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=9.
		0:19		CBM: Bit vector of available L3 ways for COS 9 enforcement.
		63:20		Reserved
C9AH	3226	IA32_L3_QOS_MASK_10	Package	L3 Class Of Service Mask - COS 10 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=10.
		0:19		CBM: Bit vector of available L3 ways for COS 10 enforcement.
		63:20		Reserved
C9BH	3227	IA32_L3_QOS_MASK_11	Package	L3 Class Of Service Mask - COS 11 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=11.
		0:19		CBM: Bit vector of available L3 ways for COS 11 enforcement.
		63:20		Reserved
C9CH	3228	IA32_L3_QOS_MASK_12	Package	L3 Class Of Service Mask - COS 12 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=12.
		0:19		CBM: Bit vector of available L3 ways for COS 12 enforcement.
		63:20		Reserved
C9DH	3229	IA32_L3_QOS_MASK_13	Package	L3 Class Of Service Mask - COS 13 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=13.
		0:19		CBM: Bit vector of available L3 ways for COS 13 enforcement.
		63:20		Reserved
C9EH	3230	IA32_L3_QOS_MASK_14	Package	L3 Class Of Service Mask - COS 14 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=14.
		0:19		CBM: Bit vector of available L3 ways for COS 14 enforcement.
		63:20		Reserved
D10H-D17H	3344 - 3351	IA32_L2_QOS_MASK_[0-7]	Core	IA32_CR_L2_QOS_MASK_[0-7] If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] ≥ 0. See Table 2-2.
D93H	3475	IA32_PASID		See Table 2-2.
1200H	4608	IA32_LBR_0_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1201H	4609	IA32_LBR_1_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1202H	4610	IA32_LBR_2_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1203H	4611	IA32_LBR_3_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1204H	4612	IA32_LBR_4_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1205H	4613	IA32_LBR_5_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1206H	4614	IA32_LBR_6_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1207H	4615	IA32_LBR_7_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1208H	4616	IA32_LBR_8_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1209H	4617	IA32_LBR_9_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
120AH	4618	IA32_LBR_10_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
120BH	4619	IA32_LBR_11_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
120CH	4620	IA32_LBR_10_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
120DH	4621	IA32_LBR_13_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
120EH	4622	IA32_LBR_14_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
120FH	4623	IA32_LBR_15_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1210H	4624	IA32_LBR_16_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1211H	4625	IA32_LBR_17_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1212H	4626	IA32_LBR_18_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1213H	4627	IA32_LBR_19_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1214H	4628	IA32_LBR_20_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1215H	4629	IA32_LBR_21_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1216H	4630	IA32_LBR_22_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1217H	4631	IA32_LBR_23_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1218H	4632	IA32_LBR_24_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1219H	4633	IA32_LBR_25_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
121AH	4634	IA32_LBR_26_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
121BH	4635	IA32_LBR_27_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
121CH	4636	IA32_LBR_28_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
121DH	4637	IA32_LBR_29_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
121EH	4638	IA32_LBR_30_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
121FH	4639	IA32_LBR_31_INFO		Last Branch Record Entry X Info Register (R/W) See Table 2-2.
1406H	5126	IA32_MCU_CONTROL		See Table 2-2.
14CEH	5326	IA32_LBR_CTL		Last Branch Record Enabling and Configuration Register (R/W) See Table 2-2.
14CFH	5327	IA32_LBR_DEPTH		Last Branch Record Maximum Stack Depth Register (R/W) See Table 2-2.
1500H	5376	IA32_LBR_0_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1501H	5377	IA32_LBR_1_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1502H	5378	IA32_LBR_2_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1503H	5379	IA32_LBR_3_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1504H	5380	IA32_LBR_4_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1505H	5381	IA32_LBR_5_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1506H	5382	IA32_LBR_6_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1507H	5383	IA32_LBR_7_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1508H	5384	IA32_LBR_8_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1509H	5385	IA32_LBR_9_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
150AH	5386	IA32_LBR_10_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
150BH	5387	IA32_LBR_11_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
150CH	5388	IA32_LBR_12_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
150DH	5389	IA32_LBR_13_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
150EH	5390	IA32_LBR_14_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
150FH	5391	IA32_LBR_15_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1510H	5392	IA32_LBR_16_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1511H	5393	IA32_LBR_17_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1512H	5394	IA32_LBR_18_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1513H	5395	IA32_LBR_19_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1514H	5396	IA32_LBR_20_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1515H	5397	IA32_LBR_21_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1516H	5398	IA32_LBR_22_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1517H	5399	IA32_LBR_23_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1518H	5400	IA32_LBR_24_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1519H	5401	IA32_LBR_25_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
151AH	5402	IA32_LBR_26_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
151BH	5403	IA32_LBR_27_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
151CH	5404	IA32_LBR_28_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
151DH	5405	IA32_LBR_29_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
151EH	5406	IA32_LBR_30_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
151FH	5407	IA32_LBR_31_FROM_IP		Last Branch Record Entry X Source IP Register (R/W) See Table 2-2.
1600H	5632	IA32_LBR_0_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1601H	5633	IA32_LBR_1_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1602H	5634	IA32_LBR_2_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1603H	5635	IA32_LBR_3_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1604H	5636	IA32_LBR_4_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1605H	5637	IA32_LBR_5_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1606H	5638	IA32_LBR_6_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1607H	5639	IA32_LBR_7_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1608H	5640	IA32_LBR_8_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1609H	5641	IA32_LBR_9_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
160AH	5642	IA32_LBR_10_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
160BH	5643	IA32_LBR_11_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
160CH	5644	IA32_LBR_12_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
160DH	5645	IA32_LBR_13_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
160EH	5646	IA32_LBR_14_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
160FH	5647	IA32_LBR_15_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1610H	5648	IA32_LBR_16_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1611H	5649	IA32_LBR_17_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1612H	5650	IA32_LBR_18_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1613H	5651	IA32_LBR_19_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1614H	5652	IA32_LBR_20_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1615H	5653	IA32_LBR_21_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1616H	5654	IA32_LBR_22_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1617H	5655	IA32_LBR_23_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1618H	5656	IA32_LBR_24_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
1619H	5657	IA32_LBR_25_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
161AH	5658	IA32_LBR_26_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
161BH	5659	IA32_LBR_27_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
161CH	5660	IA32_LBR_28_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
161DH	5661	IA32_LBR_29_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
161EH	5662	IA32_LBR_30_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.
161FH	5663	IA32_LBR_31_TO_IP		Last Branch Record Entry X Destination IP Register (R/W) See Table 2-2.