
puts "Start to source [info script]"

global SLR1_DPU_V3_TOP


set_property LOC  URAM288_X0Y64 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y65 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y64 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y65 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y68 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y69 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y68 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y69 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y72 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y73 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y72 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y73 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y76 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y77 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y76 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y77 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y84 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y85 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y84 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y85 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y89 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y90 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y89 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y90 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y94 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y95 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y94 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y95 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y67 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y68 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y75 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y76 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y66 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y67 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y66 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y67 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y70 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y71 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y70 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y71 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y74 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y75 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y74 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y75 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y78 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y79 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y78 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y79 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y86 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y87 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y86 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y87 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y91 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y92 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y91 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y92 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y64 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y65 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y72 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y73 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y69 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y70 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y77 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y78 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y80 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y80 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y81 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y81 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y82 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y82 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y83 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y83 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y88 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y88 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y93 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y93 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X2Y66 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X2Y74 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X2Y71 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X2Y79 [get_cells $SLR1_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y96 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y97 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y96 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y97 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y100 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y101 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y100 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y101 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y104 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y105 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y104 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y105 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y108 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y109 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y108 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y109 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y116 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y117 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y116 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y117 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y121 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y122 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y121 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y122 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y126 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y127 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y126 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y127 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y99 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y100 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y107 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y108 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y98 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y99 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y98 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y99 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y102 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y103 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y102 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y103 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y106 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y107 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y106 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y107 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y110 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y111 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y110 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y111 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y118 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y119 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y118 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y119 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y123 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y124 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y123 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y124 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y96 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y97 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y104 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y105 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y101 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y102 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y109 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y110 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y112 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y112 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y113 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y113 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y114 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y114 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y115 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y115 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y120 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y120 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y125 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y125 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X2Y98 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X2Y106 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X2Y103 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X2Y111 [get_cells $SLR1_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y96 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y97 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y96 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y97 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y100 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y101 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y100 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y101 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y104 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y105 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y104 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y105 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y108 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y109 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y108 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y109 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y116 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y117 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y116 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y117 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y121 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y122 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y121 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y122 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y126 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y127 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y126 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y127 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y115 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y116 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y123 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y124 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y98 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y99 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y98 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y99 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y102 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y103 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y102 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y103 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y106 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y107 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y106 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y107 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y110 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y111 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y110 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y111 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y118 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y119 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y118 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y119 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y123 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X0Y124 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X1Y123 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X1Y124 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y112 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y113 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y120 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y121 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y117 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y118 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y125 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y126 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X0Y112 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y112 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y113 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y113 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y114 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y114 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y115 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y115 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y120 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y120 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X0Y125 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X1Y125 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X2Y114 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X2Y122 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X2Y119 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X2Y127 [get_cells $SLR1_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y64 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y65 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y64 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y65 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y68 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y69 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y68 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y69 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y72 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y73 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y72 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y73 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y76 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y77 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y76 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y77 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y84 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y85 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y84 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y85 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y89 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y90 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y89 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y90 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y94 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y95 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y94 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y95 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y83 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y84 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y91 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y92 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y66 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y67 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y66 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y67 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y70 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y71 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y70 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y71 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y74 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y75 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y74 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y75 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y78 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y79 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y78 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y79 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y86 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y87 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y86 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y87 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y91 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X3Y92 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X4Y91 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X4Y92 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y80 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y81 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y88 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y89 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X2Y85 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC  URAM288_X2Y86 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_1]
set_property LOC  URAM288_X2Y93 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC  URAM288_X2Y94 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_1]
set_property LOC  URAM288_X3Y80 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y80 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y81 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y81 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y82 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y82 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y83 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y83 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y88 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y88 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X3Y93 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X4Y93 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X2Y82 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X2Y90 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC  URAM288_X2Y87 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC  URAM288_X2Y95 [get_cells $SLR1_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
