// Seed: 4219519102
module module_0 (
    output wor  id_0,
    input  wire id_1,
    output wire module_0
    , id_5,
    input  tri0 id_3
);
  assign id_2 = -1;
  assign id_2 = -1;
  bit  id_6 = -1 | -1;
  wire id_7;
  bit  id_8 = id_7;
  always @(posedge -1 or posedge id_3) begin : LABEL_0
    if (-1'h0) id_8 <= id_1 & id_7;
  end
  reg id_9 = id_1 == id_7;
  assign id_7 = id_8;
  assign module_1.id_5 = 0;
  wire id_10;
  ;
  assign id_8 = {id_6 * id_7, -1, 1'b0, -1};
  assign id_6 = -1;
  logic id_11;
  ;
  always @(*) begin : LABEL_1
    id_9 = 1;
    id_6 <= 1'd0 < -1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd63,
    parameter id_5 = 32'd71,
    parameter id_9 = 32'd2
) (
    output wor id_0,
    input wor _id_1,
    input wire id_2,
    input wor id_3,
    input tri0 id_4,
    input supply0 _id_5,
    output wand id_6,
    output supply0 id_7,
    output uwire id_8,
    input tri1 _id_9,
    output wire id_10
);
  assign id_6 = -1;
  logic [id_5 : id_1] id_12, id_13;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_10,
      id_3
  );
  logic [id_1 : id_9] id_14 = -1'b0;
  wire id_15;
  integer id_16;
  ;
  logic [-1 : -1] id_17;
  ;
  assign id_15 = id_13;
  always @(posedge 1) begin : LABEL_0
    if (1) begin : LABEL_1
      $signed(86);
      ;
    end
  end
endmodule
