<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-dma-engine.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-dma-engine.h</h1><a href="cvmx-dma-engine_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 <span class="comment"></span>
<a name="l00040"></a>00040 <span class="comment">/**</span>
<a name="l00041"></a>00041 <span class="comment"> * @file</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Interface to the PCI / PCIe DMA engines. These are only avialable</span>
<a name="l00044"></a>00044 <span class="comment"> * on chips with PCI / PCIe.</span>
<a name="l00045"></a>00045 <span class="comment"> *</span>
<a name="l00046"></a>00046 <span class="comment"> * &lt;hr&gt;$Revision: 121436 $&lt;hr&gt;</span>
<a name="l00047"></a>00047 <span class="comment"> */</span>
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="preprocessor">#ifndef __CVMX_DMA_ENGINES_H__</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_DMA_ENGINES_H__</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifdef CVMX_BUILD_FOR_LINUX_KERNEL</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#include &lt;asm/octeon/cvmx-dpi-defs.h&gt;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &lt;asm/octeon/cvmx-fpa.h&gt;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#else</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#include &quot;<a class="code" href="cvmx-dpi-defs_8h.html">cvmx-dpi-defs.h</a>&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;<a class="code" href="cvmx-fpa_8h.html" title="Interface to the hardware Free Pool Allocator.">cvmx-fpa.h</a>&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#endif</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00062"></a>00062 <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00063"></a>00063 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#endif</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a><a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833">00066</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {
<a name="l00067"></a><a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833a0262ac3abe599a4d4cfc4ceea8e929f3">00067</a>     <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833a0262ac3abe599a4d4cfc4ceea8e929f3" title="OUTBOUND (read from L2/DRAM, write into PCI / PCIe memory space).">CVMX_DMA_ENGINE_TRANSFER_OUTBOUND</a> = 0,<span class="comment"></span>
<a name="l00068"></a>00068 <span class="comment">                        /**&lt; OUTBOUND (read from L2/DRAM, write into PCI / PCIe memory space) */</span>
<a name="l00069"></a><a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833ad0f98cb4c05e0eb82cc6016602bdf64d">00069</a>     <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833ad0f98cb4c05e0eb82cc6016602bdf64d" title="INBOUND (read from PCI / PCIe memory space, write into L2/DRAM).">CVMX_DMA_ENGINE_TRANSFER_INBOUND</a> = 1,<span class="comment"></span>
<a name="l00070"></a>00070 <span class="comment">                        /**&lt; INBOUND (read from PCI / PCIe memory space, write into L2/DRAM) */</span>
<a name="l00071"></a><a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833a47ffb09075b41c4d384eee2cd07ca76a">00071</a>     <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833a47ffb09075b41c4d384eee2cd07ca76a" title="INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM).">CVMX_DMA_ENGINE_TRANSFER_INTERNAL</a> = 2,<span class="comment"></span>
<a name="l00072"></a>00072 <span class="comment">                        /**&lt; INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM). Only available on chips with PCIe */</span>
<a name="l00073"></a><a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833ad57b317db834e6279b348d2b61d399bb">00073</a>     <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833ad57b317db834e6279b348d2b61d399bb" title="EXTERNAL-ONLY (read from PCIe memory space, write into PCIe memory space).">CVMX_DMA_ENGINE_TRANSFER_EXTERNAL</a> = 3,<span class="comment"></span>
<a name="l00074"></a>00074 <span class="comment">                        /**&lt; EXTERNAL-ONLY (read from PCIe memory space, write into PCIe memory space). Only available on chips with PCIe */</span>
<a name="l00075"></a>00075 } <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833">cvmx_dma_engine_transfer_t</a>;
<a name="l00076"></a>00076 
<a name="l00077"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html">00077</a> <span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00078"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a3ead58ef61f2fbc36f8b5d222e7c1cf6">00078</a>     uint64_t <a class="code" href="unioncvmx__dlfe__tssix.html#a311acd5a4ffd264f5a786a2c0bb8c8f6">u64</a>;
<a name="l00079"></a>00079     <span class="keyword">struct </span>{
<a name="l00080"></a>00080         uint64_t reserved_60_63:4;<span class="comment"></span>
<a name="l00081"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a784aa60a805675d37e71047231653238">00081</a> <span class="comment">                        /**&lt; Must be zero */</span>
<a name="l00082"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a9dcbe0dfc332277f53cb181fe17f23c1">00082</a>         uint64_t fport:2;       <span class="comment">/**&lt; First port. FPort indicates the physical PCIe port used for the</span>
<a name="l00083"></a>00083 <span class="comment">                                                PCIe memory space pointers in the FIRST POINTERS block in the</span>
<a name="l00084"></a>00084 <span class="comment">                                                EXTERNAL-ONLY case. Must be zero in the OUTBOUND, INBOUND and</span>
<a name="l00085"></a>00085 <span class="comment">                                                INTERNAL-ONLY cases. Must be zero on chips with PCI */</span>
<a name="l00086"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a56ea25d26e114bd2b91bd646732f6a27">00086</a>         uint64_t lport:2;       <span class="comment">/**&lt; Last port. LPort indicates the physical PCIe port used for the</span>
<a name="l00087"></a>00087 <span class="comment">                                                PCIe memory space pointers in the LAST POINTERS block in the</span>
<a name="l00088"></a>00088 <span class="comment">                                                OUTBOUND, INBOUND, and EXTERNAL-ONLY cases. Must be zero in the</span>
<a name="l00089"></a>00089 <span class="comment">                                                INTERNAL-ONLY case. Must be zero on chips with PCI */</span>
<a name="l00090"></a>00090         <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833">cvmx_dma_engine_transfer_t</a> type:2;<span class="comment"></span>
<a name="l00091"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ab56e45d554351a8125ac476987526241">00091</a> <span class="comment">                          /**&lt; Type � A given PCI DMA transfer is either OUTBOUND (read from L2/DRAM,</span>
<a name="l00092"></a>00092 <span class="comment">                                                write into PCI / PCIe memory space), INBOUND (read from PCI / PCIe memory space, write</span>
<a name="l00093"></a>00093 <span class="comment">                                                into L2/DRAM), INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM), or</span>
<a name="l00094"></a>00094 <span class="comment">                                                EXTERNAL-ONLY (read from PCIe memory space, write into PCIe memory space). */</span>
<a name="l00095"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a9c5d68f60f3228099e9899ef5d4e4c3f">00095</a>         uint64_t wqp:1;         <span class="comment">/**&lt; Work-queue pointer. When WQP = 1, PTR (if non-zero) is a pointer to a</span>
<a name="l00096"></a>00096 <span class="comment">                                                work-queue entry that is submitted by the hardware after completing the DMA;</span>
<a name="l00097"></a>00097 <span class="comment">                                                when WQP = 0, PTR (if non-zero) is a pointer to a byte in local memory that</span>
<a name="l00098"></a>00098 <span class="comment">                                                is written to 0 by the hardware after completing the DMA. */</span>
<a name="l00099"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a44be471345ff405bd68555c48c1a632c">00099</a>         uint64_t c:1;           <span class="comment">/**&lt; C � Counter. 1 = use counter 1, 0 = use counter 0.</span>
<a name="l00100"></a>00100 <span class="comment">                                                The C bit selects between the two counters (NPEI_DMA_CNTS[DMA0,DMA1])</span>
<a name="l00101"></a>00101 <span class="comment">                                                that can optionally be updated after an OUTBOUND or EXTERNAL-ONLY</span>
<a name="l00102"></a>00102 <span class="comment">                                                transfer, and also selects between the two forced-interrupt bits</span>
<a name="l00103"></a>00103 <span class="comment">                                                (NPEI_INT_SUMn[DMA0_FI, DMA1_FI]) that can optionally be set after an</span>
<a name="l00104"></a>00104 <span class="comment">                                                OUTBOUND or EXTERNAL-ONLY transfer. C must be zero for INBOUND or</span>
<a name="l00105"></a>00105 <span class="comment">                                                INTERNAL-ONLY transfers. */</span>
<a name="l00106"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a194b118194fced568c6d447ec8ebe90d">00106</a>         uint64_t ca:1;          <span class="comment">/**&lt; CA � Counter add.</span>
<a name="l00107"></a>00107 <span class="comment">                                                When CA = 1, the hardware updates the selected counter after it completes the</span>
<a name="l00108"></a>00108 <span class="comment">                                                PCI DMA OUTBOUND or EXTERNAL-ONLY Instruction.</span>
<a name="l00109"></a>00109 <span class="comment">                                                    - If C = 0, PCIE_DMA_CNT0 is updated</span>
<a name="l00110"></a>00110 <span class="comment">                                                    - If C = 1, PCIE_DMA_CNT1 is updated.</span>
<a name="l00111"></a>00111 <span class="comment">                                                Note that this update may indirectly cause</span>
<a name="l00112"></a>00112 <span class="comment">                                                NPEI_INT_SUM[DCNT0,DCNT1,DTIME0,DTIME1] to become set (depending</span>
<a name="l00113"></a>00113 <span class="comment">                                                on the NPEI_DMA*_INT_LEVEL settings), so may cause interrupts to occur on a</span>
<a name="l00114"></a>00114 <span class="comment">                                                remote PCI host.</span>
<a name="l00115"></a>00115 <span class="comment">                                                    - If NPEI_DMA_CONTROL[O_ADD1] = 1, the counter is updated by 1.</span>
<a name="l00116"></a>00116 <span class="comment">                                                    - If NPEI_DMA_CONTROL[O_ADD1] = 0, the counter is updated by the total</span>
<a name="l00117"></a>00117 <span class="comment">                                                    bytes in the transfer.</span>
<a name="l00118"></a>00118 <span class="comment">                                                When CA = 0, the hardware does not update any counters.</span>
<a name="l00119"></a>00119 <span class="comment">                                                For an INBOUND or INTERNAL-ONLY PCI DMA transfer, CA must never be</span>
<a name="l00120"></a>00120 <span class="comment">                                                set, and the hardware never adds to the counters. */</span>
<a name="l00121"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#af189875e1cfbfda7d90d6757dea4a18c">00121</a>         uint64_t fi:1;          <span class="comment">/**&lt; FI � Force interrupt.</span>
<a name="l00122"></a>00122 <span class="comment">                                                When FI is set for an OUTBOUND or EXTERNAL-ONLY transfer, the hardware</span>
<a name="l00123"></a>00123 <span class="comment">                                                sets a forced interrupt bit after it completes the PCI DMA Instruction. If C = 0,</span>
<a name="l00124"></a>00124 <span class="comment">                                                NPEI_INT_SUMn[DMA0_FI] is set, else NPEI_INT_SUMn[DMA1_FI] is set. For</span>
<a name="l00125"></a>00125 <span class="comment">                                                an INBOUND or INTERNAL-ONLY PCI DMA operation, FI must never be set,</span>
<a name="l00126"></a>00126 <span class="comment">                                                and the hardware never generates interrupts. */</span>
<a name="l00127"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a5d8c15d0d0ce01633917b34b40194977">00127</a>         uint64_t ii:1;          <span class="comment">/**&lt; II� Ignore the I bit (i.e. the I bit of the PCI DMA instruction local pointer).</span>
<a name="l00128"></a>00128 <span class="comment">                                                For OUTBOUND transfers when II = 1, ignore the I bit and the FL bit in the</span>
<a name="l00129"></a>00129 <span class="comment">                                                DMA HDR alone determines whether the hardware frees any/all of the local</span>
<a name="l00130"></a>00130 <span class="comment">                                                buffers in the FIRST POINTERS area:</span>
<a name="l00131"></a>00131 <span class="comment">                                                    - when FL = 1, the hardware frees the local buffer when II=1.</span>
<a name="l00132"></a>00132 <span class="comment">                                                    - when FL = 0, the hardware does not free the local buffer when II=1.</span>
<a name="l00133"></a>00133 <span class="comment">                                                For OUTBOUND transfers when II = 0, the I bit in the local pointer selects</span>
<a name="l00134"></a>00134 <span class="comment">                                                whether local buffers are freed on a pointer-by-pointer basis:</span>
<a name="l00135"></a>00135 <span class="comment">                                                    - when (FL  I) is true, the hardware frees the local buffer when II=0.</span>
<a name="l00136"></a>00136 <span class="comment">                                                For INBOUND, INTERNAL-ONLY, and EXTERNAL-ONLY PCI DMA transfers,</span>
<a name="l00137"></a>00137 <span class="comment">                                                II must never be set, and local buffers are never freed. */</span>
<a name="l00138"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a2cdf983db47429c92e9a062a6e418070">00138</a>         uint64_t fl:1;          <span class="comment">/**&lt; FL � Free local buffer.</span>
<a name="l00139"></a>00139 <span class="comment">                                                When FL = 1, for an OUTBOUND operation, it indicates that the local buffers in</span>
<a name="l00140"></a>00140 <span class="comment">                                                the FIRST BUFFERS area should be freed.</span>
<a name="l00141"></a>00141 <span class="comment">                                                If II = 1, the FL bit alone indicates whether the local buffer should be freed:</span>
<a name="l00142"></a>00142 <span class="comment">                                                    - when FL = 1, the hardware frees the local buffer when II=1.</span>
<a name="l00143"></a>00143 <span class="comment">                                                    - when FL = 0, the hardware does not free the local buffer when II=1.</span>
<a name="l00144"></a>00144 <span class="comment">                                                If II = 0, the I bit in the local pointer (refer to Section 9.5.2) determines whether</span>
<a name="l00145"></a>00145 <span class="comment">                                                the local buffer is freed:</span>
<a name="l00146"></a>00146 <span class="comment">                                                    - when (FL  I) is true, the hardware frees the local buffer when II=0.</span>
<a name="l00147"></a>00147 <span class="comment">                                                For an INBOUND, INTERNAL-ONLY, or EXTERNAL-ONLY PCI DMA transfer,</span>
<a name="l00148"></a>00148 <span class="comment">                                                FL must never be set, and local buffers are never freed. */</span>
<a name="l00149"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a80f422916c7edbd76546012097c9d94a">00149</a>         uint64_t nlst:4;        <span class="comment">/**&lt; NLST � Number Last pointers.</span>
<a name="l00150"></a>00150 <span class="comment">                                                The number of pointers in the LAST POINTERS area.</span>
<a name="l00151"></a>00151 <span class="comment">                                                In the INBOUND, OUTBOUND, and EXTERNAL-ONLY cases, the LAST</span>
<a name="l00152"></a>00152 <span class="comment">                                                POINTERS area contains PCI components, and the number of 64-bit words</span>
<a name="l00153"></a>00153 <span class="comment">                                                required in the LAST POINTERS area is:</span>
<a name="l00154"></a>00154 <span class="comment">                                                    - HDR.NLST + ((HDR.NLST + 3)/4) where the division removes the fraction.</span>
<a name="l00155"></a>00155 <span class="comment">                                                In the INTERNAL-ONLY case, the LAST POINTERS area contains local</span>
<a name="l00156"></a>00156 <span class="comment">                                                pointers, and the number of 64-bit words required in the LAST POINTERS area is:</span>
<a name="l00157"></a>00157 <span class="comment">                                                    - HDR.NLST</span>
<a name="l00158"></a>00158 <span class="comment">                                                Note that the sum of the number of 64-bit words in the LAST POINTERS and</span>
<a name="l00159"></a>00159 <span class="comment">                                                FIRST POINTERS area must never exceed 31. */</span>
<a name="l00160"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#aac66edff6a3168fe8bd2bbb93a6d35f0">00160</a>         uint64_t nfst:4;        <span class="comment">/**&lt; NFST � Number First pointers.</span>
<a name="l00161"></a>00161 <span class="comment">                                                The number of pointers in the FIRST POINTERS area.</span>
<a name="l00162"></a>00162 <span class="comment">                                                In the INBOUND, OUTBOUND, and INTERNAL-ONLY cases, the FIRST</span>
<a name="l00163"></a>00163 <span class="comment">                                                POINTERS area contains local pointers, and the number of 64-bit words required</span>
<a name="l00164"></a>00164 <span class="comment">                                                in the FIRST POINTERS area is:</span>
<a name="l00165"></a>00165 <span class="comment">                                                    - HDR.NFST</span>
<a name="l00166"></a>00166 <span class="comment">                                                In the EXTERNAL-ONLY case, the FIRST POINTERS area contains PCI</span>
<a name="l00167"></a>00167 <span class="comment">                                                components, and the number of 64-bit words required in the FIRST POINTERS</span>
<a name="l00168"></a>00168 <span class="comment">                                                area is:</span>
<a name="l00169"></a>00169 <span class="comment">                                                    - HDR.NFST + ((HDR.NFST + 3)/4) where the division removes the fraction. */</span>
<a name="l00170"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a3b067809e89b5247955b97527bb649d6">00170</a>         uint64_t addr:40;       <span class="comment">/**&lt; PTR � Pointer, either a work-queue-entry pointer (when WQP = 1) or a local</span>
<a name="l00171"></a>00171 <span class="comment">                                                memory pointer (WQP = 0).</span>
<a name="l00172"></a>00172 <span class="comment">                                                When WQP = 1 and PTR  0x0, the hardware inserts the work-queue entry</span>
<a name="l00173"></a>00173 <span class="comment">                                                indicated by PTR into a POW input queue after the PCI DMA operation is</span>
<a name="l00174"></a>00174 <span class="comment">                                                complete. (Section 5.4 describes the work queue entry requirements in this</span>
<a name="l00175"></a>00175 <span class="comment">                                                case.) When WQP = 1, PTR&lt;2:0&gt; must be 0x0.</span>
<a name="l00176"></a>00176 <span class="comment">                                                When WQP = 0 and PTR  0x0, the hardware writes the single byte in local</span>
<a name="l00177"></a>00177 <span class="comment">                                                memory indicated by PTR to 0x0 after the PCI DMA operation is complete.</span>
<a name="l00178"></a>00178 <span class="comment">                                                NPEI_DMA_CONTROL[B0_LEND] selects the endian-ness of PTR in this</span>
<a name="l00179"></a>00179 <span class="comment">                                                case.</span>
<a name="l00180"></a>00180 <span class="comment">                                                When PTR = 0x0, the hardware performs no operation after the PCI DMA</span>
<a name="l00181"></a>00181 <span class="comment">                                                operation is complete. */</span>
<a name="l00182"></a>00182     } cn38xx;
<a name="l00183"></a>00183     <span class="keyword">struct </span>{
<a name="l00184"></a>00184         uint64_t reserved_62_63:2;<span class="comment"></span>
<a name="l00185"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a87051448273cf78a565adb895fe17032">00185</a> <span class="comment">                        /**&lt; Must be zero */</span>
<a name="l00186"></a>00186         uint64_t lport:2;       <span class="comment">/**&lt; Last port. LPort indicates the physical MAC port used for the</span>
<a name="l00187"></a>00187 <span class="comment">                                                MAC memory space pointers in the LAST POINTERS block in the</span>
<a name="l00188"></a>00188 <span class="comment">                                                OUTBOUND, INBOUND, and EXTERNAL-ONLY cases. Must be zero in the</span>
<a name="l00189"></a>00189 <span class="comment">                                                INTERNAL-ONLY case. */</span>
<a name="l00190"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a627d03691e78498a85e516405ce80767">00190</a>         uint64_t reserved_58_59:2;
<a name="l00191"></a>00191         uint64_t fport:2;       <span class="comment">/**&lt; First port. FPort indicates the physical MAC port used for the</span>
<a name="l00192"></a>00192 <span class="comment">                                                MAC memory space pointers in the FIRST POINTERS block in the</span>
<a name="l00193"></a>00193 <span class="comment">                                                EXTERNAL-ONLY case. Must be zero in the OUTBOUND, INBOUND and</span>
<a name="l00194"></a>00194 <span class="comment">                                                INTERNAL-ONLY cases. Must be zero on chips with PCI */</span>
<a name="l00195"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#af9b01039129bed938fa439b6f85f14ea">00195</a>         uint64_t reserved_54_55:2;
<a name="l00196"></a>00196         <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833">cvmx_dma_engine_transfer_t</a> type:2;<span class="comment"></span>
<a name="l00197"></a>00197 <span class="comment">                          /**&lt; Type � A given DMA transfer is either OUTBOUND (read from L2/DRAM,</span>
<a name="l00198"></a>00198 <span class="comment">                                                write into MAC memory space), INBOUND (read from MAC memory space, write</span>
<a name="l00199"></a>00199 <span class="comment">                                                into L2/DRAM), INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM), or</span>
<a name="l00200"></a>00200 <span class="comment">                                                EXTERNAL-ONLY (read from PCIe memory space, write into PCIe memory space). */</span>
<a name="l00201"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a465a784a0901fd59d2d4454b670c0970">00201</a>         uint64_t csel:1;          <span class="comment">/**&lt; CSEL � Counter. 1 = use counter 1, 0 = use counter 0.</span>
<a name="l00202"></a>00202 <span class="comment">                                                The CSEL bit selects between the two counters (SLI_DMA(0..1)_CNT[CNT])</span>
<a name="l00203"></a>00203 <span class="comment">                                                that DPI can optionally be updated after an OUTBOUND or EXTERNAL-ONLY</span>
<a name="l00204"></a>00204 <span class="comment">                                                transfer, and also selects between the two forced-interrupt bits</span>
<a name="l00205"></a>00205 <span class="comment">                                                (SLI_DMA(0..1)_CNT[CNT] that can optionally be set after an</span>
<a name="l00206"></a>00206 <span class="comment">                                                OUTBOUND or EXTERNAL-ONLY transfer. C must be zero for INBOUND or</span>
<a name="l00207"></a>00207 <span class="comment">                                                INTERNAL-ONLY transfers. */</span>
<a name="l00208"></a>00208         uint64_t ca:1;          <span class="comment">/**&lt; CA � Counter add.</span>
<a name="l00209"></a>00209 <span class="comment">                                                When CA = 1, DPI updated the selected counter after it completed the</span>
<a name="l00210"></a>00210 <span class="comment">                                                DMA OUTBOUND or EXTERNAL-ONLY Instruction.</span>
<a name="l00211"></a>00211 <span class="comment">                                                    - If C = 0, DPI updated SLI_DMA0_CNT[CNT]</span>
<a name="l00212"></a>00212 <span class="comment">                                                    - If C = 1, DPI updated SLI_DMA1_CNT[CNT]</span>
<a name="l00213"></a>00213 <span class="comment">                                                Note that this update may indirectly cause</span>
<a name="l00214"></a>00214 <span class="comment">                                                SLI_INT_SUM[DCNT,DTIME] to become set (depending</span>
<a name="l00215"></a>00215 <span class="comment">                                                on the SLI_DMA(0..1)_INT_LEVEL settings), so may cause</span>
<a name="l00216"></a>00216 <span class="comment">                        interrupts to occur on a remote MAC host.</span>
<a name="l00217"></a>00217 <span class="comment">                                                    - If DPI_DMA_CONTROL[O_ADD1] = 1, the counter is updated by 1.</span>
<a name="l00218"></a>00218 <span class="comment">                                                    - If DPI_DMA_CONTROL[O_ADD1] = 0, the counter is updated by the total</span>
<a name="l00219"></a>00219 <span class="comment">                                                    bytes in the transfer.</span>
<a name="l00220"></a>00220 <span class="comment">                                                When CA = 0, DPI does not update any counters.</span>
<a name="l00221"></a>00221 <span class="comment">                                                For an INBOUND or INTERNAL-ONLY DMA transfer, CA must never be</span>
<a name="l00222"></a>00222 <span class="comment">                                                set, and DPI never adds to the counters. */</span>
<a name="l00223"></a>00223         uint64_t fi:1;          <span class="comment">/**&lt; FI � Force interrupt.</span>
<a name="l00224"></a>00224 <span class="comment">                                                When FI is set for an OUTBOUND or EXTERNAL-ONLY transfer, the hardware</span>
<a name="l00225"></a>00225 <span class="comment">                                                sets a forced interrupt bit after it completes the PCI DMA Instruction. If C = 0,</span>
<a name="l00226"></a>00226 <span class="comment">                                                SLI_INT_SUM[DMAFI] is set, else SLI_INT_SUMn[DMA1FI] is set. For</span>
<a name="l00227"></a>00227 <span class="comment">                                                an INBOUND or INTERNAL-ONLY DMA operation, FI must never be set,</span>
<a name="l00228"></a>00228 <span class="comment">                                                and DPI never generates interrupts. */</span>
<a name="l00229"></a>00229         uint64_t ii:1;          <span class="comment">/**&lt; II� Ignore the I bit (i.e. the I bit of the DPI DMA instruction local pointer).</span>
<a name="l00230"></a>00230 <span class="comment">                                                For OUTBOUND transfers when II = 1, ignore the I bit and the FL bit in the</span>
<a name="l00231"></a>00231 <span class="comment">                                                DMA HDR alone determines whether the hardware frees any/all of the local</span>
<a name="l00232"></a>00232 <span class="comment">                                                buffers in the FIRST POINTERS area:</span>
<a name="l00233"></a>00233 <span class="comment">                                                    - when FL = 1, the hardware frees the local buffer when II=1.</span>
<a name="l00234"></a>00234 <span class="comment">                                                    - when FL = 0, the hardware does not free the local buffer when II=1.</span>
<a name="l00235"></a>00235 <span class="comment">                                                For OUTBOUND transfers when II = 0, the I bit in the local pointer selects</span>
<a name="l00236"></a>00236 <span class="comment">                                                whether local buffers are freed on a pointer-by-pointer basis:</span>
<a name="l00237"></a>00237 <span class="comment">                                                    - when (FL  I) is true, the hardware frees the local buffer when II=0.</span>
<a name="l00238"></a>00238 <span class="comment">                                                For INBOUND, INTERNAL-ONLY, and EXTERNAL-ONLY PCI DMA transfers,</span>
<a name="l00239"></a>00239 <span class="comment">                                                II must never be set, and local buffers are never freed. */</span>
<a name="l00240"></a>00240         uint64_t fl:1;          <span class="comment">/**&lt; FL � Free local buffer.</span>
<a name="l00241"></a>00241 <span class="comment">                                                When FL = 1, for an OUTBOUND operation, it indicates that the local buffers in</span>
<a name="l00242"></a>00242 <span class="comment">                                                the FIRST BUFFERS area should be freed.</span>
<a name="l00243"></a>00243 <span class="comment">                                                If II = 1, the FL bit alone indicates whether the local buffer should be freed:</span>
<a name="l00244"></a>00244 <span class="comment">                                                    - when FL = 1, DPI frees the local buffer when II=1.</span>
<a name="l00245"></a>00245 <span class="comment">                                                    - when FL = 0, DPI does not free the local buffer when II=1.</span>
<a name="l00246"></a>00246 <span class="comment">                                                If II = 0, the I bit in the local pointer (refer to Section 9.5.2) determines whether</span>
<a name="l00247"></a>00247 <span class="comment">                                                the local buffer is freed:</span>
<a name="l00248"></a>00248 <span class="comment">                                                    - when (FL  I) is true, DPI frees the local buffer when II=0.</span>
<a name="l00249"></a>00249 <span class="comment">                                                For an INBOUND, INTERNAL-ONLY, or EXTERNAL-ONLY PCI DMA transfer,</span>
<a name="l00250"></a>00250 <span class="comment">                                                FL must never be set, and local buffers are never freed. */</span>
<a name="l00251"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ae92e6d6043d076a6dae32baf2cb74447">00251</a>         uint64_t reserved_46:1;
<a name="l00252"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a7cac82cc2dbeb3391807956a6c0a1aa9">00252</a>         uint64_t pt:2;          <span class="comment">/**&lt; PT � Pointer Type.</span>
<a name="l00253"></a>00253 <span class="comment">                        - 0 = PTR&lt;41:0&gt; is byte address for ZBW with cache allocate.</span>
<a name="l00254"></a>00254 <span class="comment">                        - 1 = PTR&lt;41:0&gt; is byte address for ZBW with no cache allocate.</span>
<a name="l00255"></a>00255 <span class="comment">                        - 2 = PTR&lt;41:0&gt; is QW address for SSO PTR</span>
<a name="l00256"></a>00256 <span class="comment">                        - 3 = PTR&lt;5:0&gt; is CNT(0..47) to increment */</span>
<a name="l00257"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a8e6baa4b27df9e3fd125a41837144a33">00257</a>         uint64_t dealloce:1;        <span class="comment">/**&lt; DEALLOCE � Deallocation value enable. When set, use the</span>
<a name="l00258"></a>00258 <span class="comment">                        DEALLOCV to decrement the aura count on the instructions final pointer return. */</span>
<a name="l00259"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a643f58a1342439a968a5596197ace7c4">00259</a>         uint64_t reserved_48:1;     <span class="comment">/**&lt; Must be zero */</span>
<a name="l00260"></a>00260         uint64_t nlst:4;        <span class="comment">/**&lt; NLST � Number Last pointers.</span>
<a name="l00261"></a>00261 <span class="comment">                                                The number of pointers in the LAST POINTERS area.</span>
<a name="l00262"></a>00262 <span class="comment">                                                In the INBOUND, OUTBOUND, and EXTERNAL-ONLY cases, the LAST</span>
<a name="l00263"></a>00263 <span class="comment">                                                POINTERS area contains DPI components, and the number of 64-bit words</span>
<a name="l00264"></a>00264 <span class="comment">                                                required in the LAST POINTERS area is:</span>
<a name="l00265"></a>00265 <span class="comment">                                                    - HDR.NLST + ((HDR.NLST + 3)/4) where the division removes the fraction.</span>
<a name="l00266"></a>00266 <span class="comment">                                                In the INTERNAL-ONLY case, the LAST POINTERS area contains local</span>
<a name="l00267"></a>00267 <span class="comment">                                                pointers, and the number of 64-bit words required in the LAST POINTERS area is:</span>
<a name="l00268"></a>00268 <span class="comment">                                                    - HDR.NLST</span>
<a name="l00269"></a>00269 <span class="comment">                                                Note that the sum of the number of 64-bit words in the LAST POINTERS and</span>
<a name="l00270"></a>00270 <span class="comment">                                                FIRST POINTERS area must never exceed 31. */</span>
<a name="l00271"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#afc6f107c2dd9fe10d919166ea326d60c">00271</a>         uint64_t reserved_36_37:2;
<a name="l00272"></a>00272         uint64_t nfst:4;        <span class="comment">/**&lt; NFST � Number First pointers.</span>
<a name="l00273"></a>00273 <span class="comment">                                                The number of pointers in the FIRST POINTERS area.</span>
<a name="l00274"></a>00274 <span class="comment">                                                In the INBOUND, OUTBOUND, and INTERNAL-ONLY cases, the FIRST</span>
<a name="l00275"></a>00275 <span class="comment">                                                POINTERS area contains local pointers, and the number of 64-bit words required</span>
<a name="l00276"></a>00276 <span class="comment">                                                in the FIRST POINTERS area is:</span>
<a name="l00277"></a>00277 <span class="comment">                                                    - HDR.NFST</span>
<a name="l00278"></a>00278 <span class="comment">                                                In the EXTERNAL-ONLY case, the FIRST POINTERS area contains PCI</span>
<a name="l00279"></a>00279 <span class="comment">                                                components, and the number of 64-bit words required in the FIRST POINTERS</span>
<a name="l00280"></a>00280 <span class="comment">                                                area is:</span>
<a name="l00281"></a>00281 <span class="comment">                                                    - HDR.NFST + ((HDR.NFST + 3)/4) where the division removes the fraction. */</span>
<a name="l00282"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a1ee0797fd754f464a5fb968ee8e8e520">00282</a>         uint64_t pvfe:1;            <span class="comment">/**&lt; Function Enable. */</span>
<a name="l00283"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a9a2505a542557a1f5f5e412cd0a65f30">00283</a>         uint64_t reserved_28_30:3;
<a name="l00284"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ae6376d31de252159e7181d96b2aaf4a6">00284</a>         uint64_t grp:10;        <span class="comment">/**&lt; GRP � Group. */</span>
<a name="l00285"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ac7277a3fa7c65c5968848bc4bc4e0215">00285</a>         uint64_t tt:2;          <span class="comment">/**&lt; TT � SSO Tag Type. Sent to SSO upon instruction completion if</span>
<a name="l00286"></a>00286 <span class="comment">                        PT == DPI_HDR_PT_WQP. */</span>
<a name="l00287"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a5401cbb650ab61b33b60f050e9619588">00287</a>         uint64_t reserved_12_15:4;
<a name="l00288"></a><a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ab33599b61862547c826685e4b51c1ce4">00288</a>         uint64_t aura:12;       <span class="comment">/**&lt; AURA � Aura to free to, including FPA node number. */</span>
<a name="l00289"></a>00289     } cn78xx;
<a name="l00290"></a>00290 } <a class="code" href="unioncvmx__dma__engine__header__word0__t.html">cvmx_dma_engine_header_word0_t</a>;
<a name="l00291"></a>00291 
<a name="l00292"></a>00292 
<a name="l00293"></a><a class="code" href="unioncvmx__dma__engine__header__word1__t.html">00293</a> <span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00294"></a><a class="code" href="unioncvmx__dma__engine__header__word1__t.html#af73b56832cd57fc9a6cd88b1fca0ab02">00294</a>     uint64_t u64;
<a name="l00295"></a>00295     <span class="keyword">struct </span>{
<a name="l00296"></a><a class="code" href="unioncvmx__dma__engine__header__word1__t.html#adc0a46ae77ea2800f7ac3a96a55f9ab8">00296</a>         uint64_t deallocv:16;       <span class="comment">/**&lt; DEALLOCV � Deallocation value to decrement the aura count</span>
<a name="l00297"></a>00297 <span class="comment">                        on the instruction&apos;s final pointer return. */</span>
<a name="l00298"></a><a class="code" href="unioncvmx__dma__engine__header__word1__t.html#a6a8d05a9da9284b0e9a99361fa2c5c46">00298</a>         uint64_t reserved_42_47:6;
<a name="l00299"></a><a class="code" href="unioncvmx__dma__engine__header__word1__t.html#ad487a400c251ea01be121371d3445754">00299</a>         uint64_t ptr:42;        <span class="comment">/**&lt; PTR � Pointer, </span>
<a name="l00300"></a>00300 <span class="comment">                                                When PT = 2 and PTR != 0x0, DPI inserts the work-queue entry</span>
<a name="l00301"></a>00301 <span class="comment">                                                indicated by PTR into a SSO input queue after the DMA operation is</span>
<a name="l00302"></a>00302 <span class="comment">                                                complete. (Section 5.4 describes the work queue entry requirements in this</span>
<a name="l00303"></a>00303 <span class="comment">                                                case.) When WQP = 1, PTR&lt;2:0&gt; must be 0x0.</span>
<a name="l00304"></a>00304 <span class="comment">                                                When PT = 0 and PTR != 0x0, DPI writes the single byte in local</span>
<a name="l00305"></a>00305 <span class="comment">                                                memory indicated by PTR to 0x0 after the DMA operation is complete.</span>
<a name="l00306"></a>00306 <span class="comment">                                                NPI_DMA_CONTROL[B0_LEND] selects the endian-ness of PTR in this</span>
<a name="l00307"></a>00307 <span class="comment">                                                case.</span>
<a name="l00308"></a>00308 <span class="comment">                                                When PT = 3 and PTR != 0x0, PTR &lt; 48, DPI increments the</span>
<a name="l00309"></a>00309 <span class="comment">                        DPI_DMA_PPn_CNT[CNT], where the value for core n is PTR&lt;5:0&gt;-1.</span>
<a name="l00310"></a>00310 <span class="comment">                                                When PTR = 0x0, DPI performs no operation after the DMA</span>
<a name="l00311"></a>00311 <span class="comment">                                                operation is complete. */</span>
<a name="l00312"></a>00312     } <a class="code" href="cvmx-coremask_8c.html#a7cc33a7fd56e1ab82f778fe3f0e88c25">s</a>;
<a name="l00313"></a>00313 } <a class="code" href="unioncvmx__dma__engine__header__word1__t.html">cvmx_dma_engine_header_word1_t</a>;
<a name="l00314"></a>00314 
<a name="l00315"></a><a class="code" href="structcvmx__dma__engine__header.html">00315</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structcvmx__dma__engine__header.html">cvmx_dma_engine_header</a> {
<a name="l00316"></a><a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">00316</a>     <a class="code" href="unioncvmx__dma__engine__header__word0__t.html">cvmx_dma_engine_header_word0_t</a> <a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">word0</a>;
<a name="l00317"></a><a class="code" href="structcvmx__dma__engine__header.html#ad83235e4111621a23888ec9c06d5e90e">00317</a>     <a class="code" href="unioncvmx__dma__engine__header__word1__t.html">cvmx_dma_engine_header_word1_t</a> <a class="code" href="structcvmx__dma__engine__header.html#ad83235e4111621a23888ec9c06d5e90e">word1</a>;
<a name="l00318"></a>00318 } <a class="code" href="structcvmx__dma__engine__header.html">cvmx_dma_engine_header_t</a>;
<a name="l00319"></a>00319 
<a name="l00320"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html">00320</a> <span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00321"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a2e48dfa1283ee56e57d476a1c8b1f5d0">00321</a>     uint64_t u64;
<a name="l00322"></a>00322     <span class="keyword">struct </span>{
<a name="l00323"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#ab3ca6e34876fc80cdbd42bbb4abead41">00323</a>         uint64_t i:1;           <span class="comment">/**&lt; I � Invert free.</span>
<a name="l00324"></a>00324 <span class="comment">                                                This bit gives the software the ability to free buffers independently for an</span>
<a name="l00325"></a>00325 <span class="comment">                                                OUTBOUND PCI DMA transfer. I is not used by the hardware when II is set. I</span>
<a name="l00326"></a>00326 <span class="comment">                                                must not be set, and buffers are never freed, for INBOUND, INTERNAL-ONLY,</span>
<a name="l00327"></a>00327 <span class="comment">                                                and EXTERNAL-ONLY PCI DMA transfers. */</span>
<a name="l00328"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a10e3b4220c0c916f68069f0bc1535965">00328</a>         uint64_t back:4;        <span class="comment">/**&lt; Back � Backup amount.</span>
<a name="l00329"></a>00329 <span class="comment">                                                Allows the start of a buffer that is to be freed during an OUTBOUND transfer to</span>
<a name="l00330"></a>00330 <span class="comment">                                                be different from the ptr value. Back specifies the amount to subtract from the</span>
<a name="l00331"></a>00331 <span class="comment">                                                pointer to reach the start when freeing a buffer.</span>
<a name="l00332"></a>00332 <span class="comment">                                                The address that is the start of the buffer being freed is:</span>
<a name="l00333"></a>00333 <span class="comment">                                                    - Buffer start address = ((ptr &gt;&gt; 7) - Back) &lt;&lt; 7.</span>
<a name="l00334"></a>00334 <span class="comment">                                                Back is only used by the hardware when the buffer corresponding to ptr is freed.</span>
<a name="l00335"></a>00335 <span class="comment">                                                Back must be 0x0, and buffers are never freed, for INBOUND, INTERNAL-ONLY,</span>
<a name="l00336"></a>00336 <span class="comment">                                                and EXTERNAL-ONLY PCI DMA transfers. */</span>
<a name="l00337"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a415cff0799a093c4c4eb90975ed13cd7">00337</a>         uint64_t pool:3;        <span class="comment">/**&lt; Pool � Free pool.</span>
<a name="l00338"></a>00338 <span class="comment">                                                Specifies which pool (of the eight hardware-managed FPA free pools) receives the</span>
<a name="l00339"></a>00339 <span class="comment">                                                buffer associated with ptr when freed during an OUTBOUND transfer.</span>
<a name="l00340"></a>00340 <span class="comment">                                                Pool is only used when the buffer corresponding to ptr is freed. Pool must be 0x0,</span>
<a name="l00341"></a>00341 <span class="comment">                                                and buffers are never freed, for INBOUND, INTERNAL-ONLY, and EXTERNAL-ONLY</span>
<a name="l00342"></a>00342 <span class="comment">                                                PCI DMA transfers. */</span>
<a name="l00343"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#ad028e2fcfe6232ea541b9cc58f4f74ed">00343</a>         uint64_t f:1;           <span class="comment">/**&lt; F � Full-block writes are allowed.</span>
<a name="l00344"></a>00344 <span class="comment">                                                When set, the hardware is permitted to write all the bytes in the cache blocks</span>
<a name="l00345"></a>00345 <span class="comment">                                                covered by ptr, ptr + Size - 1. This can improve memory system performance</span>
<a name="l00346"></a>00346 <span class="comment">                                                when the write misses in the L2 cache.</span>
<a name="l00347"></a>00347 <span class="comment">                                                F can only be set for local pointers that can be written to:</span>
<a name="l00348"></a>00348 <span class="comment">                                                    - The local pointers in the FIRST POINTERS area that are write pointers for</span>
<a name="l00349"></a>00349 <span class="comment">                                                    INBOUND transfers.</span>
<a name="l00350"></a>00350 <span class="comment">                                                    - The local pointers in the LAST POINTERS area that are always write</span>
<a name="l00351"></a>00351 <span class="comment">                                                    pointers (when present for INTERNAL-ONLY transfers).</span>
<a name="l00352"></a>00352 <span class="comment">                                                F must not be set for local pointers that are not written to:</span>
<a name="l00353"></a>00353 <span class="comment">                                                    - The local pointers in the FIRST POINTERS area for OUTBOUND and</span>
<a name="l00354"></a>00354 <span class="comment">                                                    INTERNAL-ONLY transfers. */</span>
<a name="l00355"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a52161fa284c9fd5a8ac7c63c9b4ca925">00355</a>         uint64_t a:1;           <span class="comment">/**&lt; A � Allocate L2.</span>
<a name="l00356"></a>00356 <span class="comment">                                                This is a hint to the hardware that the cache blocks should be allocated in the L2</span>
<a name="l00357"></a>00357 <span class="comment">                                                cache (if they were not already). */</span>
<a name="l00358"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a164aa19f91005fc61a08eadaf01cd4d7">00358</a>         uint64_t l:1;           <span class="comment">/**&lt; L � Little-endian.</span>
<a name="l00359"></a>00359 <span class="comment">                                                When L is set, the data at ptr is in little-endian format rather than big-endian. */</span>
<a name="l00360"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a73ba3b3b6613ea5dd9e7ee91b2125928">00360</a>         uint64_t size:13;       <span class="comment">/**&lt; Size � Size in bytes of the contiguous space specified by ptr. A Size value of 0 is</span>
<a name="l00361"></a>00361 <span class="comment">                                                illegal. Note that the sum of the sizes in the FIRST POINTERS area must always</span>
<a name="l00362"></a>00362 <span class="comment">                                                exactly equal the sum of the sizes/lengths in the LAST POINTERS area:</span>
<a name="l00363"></a>00363 <span class="comment">                                                    - In the OUTBOUND and INBOUND cases, the HDR.NFST size fields in the</span>
<a name="l00364"></a>00364 <span class="comment">                                                    local pointers in the FIRST POINTERS area must exactly equal the lengths</span>
<a name="l00365"></a>00365 <span class="comment">                                                    of the HDR.NLST fragments in the PCI components in the LAST POINTERS</span>
<a name="l00366"></a>00366 <span class="comment">                                                    area.</span>
<a name="l00367"></a>00367 <span class="comment">                                                    - In the INTERNAL-ONLY case, the HDR.NFST size fields in the local</span>
<a name="l00368"></a>00368 <span class="comment">                                                    pointers in the FIRST POINTERS area must equal the HDR.NLST size</span>
<a name="l00369"></a>00369 <span class="comment">                                                    fields in the local pointers in the LAST POINTERS area. */</span>
<a name="l00370"></a>00370         uint64_t reserved_36_39:4;<span class="comment"></span>
<a name="l00371"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a50f7cd6a2160ea73e22db65c78825edf">00371</a> <span class="comment">                        /**&lt; Must be zero */</span>
<a name="l00372"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a32b48620d9038f77509786b2d70efaf8">00372</a>         uint64_t addr:36;       <span class="comment">/**&lt; L2/DRAM byte pointer. Points to where the packet data starts.</span>
<a name="l00373"></a>00373 <span class="comment">                                                Ptr can be any byte alignment. Note that ptr is interpreted as a big-endian byte</span>
<a name="l00374"></a>00374 <span class="comment">                                                pointer when L is clear, a little-endian byte pointer when L is set. */</span>
<a name="l00375"></a>00375     } <span class="keyword">internal</span>;
<a name="l00376"></a>00376     <span class="keyword">struct </span>{
<a name="l00377"></a>00377         uint64_t i:1;           <span class="comment">/**&lt; I � Invert free.</span>
<a name="l00378"></a>00378 <span class="comment">                                                This bit gives the software the ability to free buffers independently for an</span>
<a name="l00379"></a>00379 <span class="comment">                                                OUTBOUND DMA transfer. I is not used by DPI when II is set. I</span>
<a name="l00380"></a>00380 <span class="comment">                                                must not be set, and buffers are never freed, for INBOUND, INTERNAL-ONLY,</span>
<a name="l00381"></a>00381 <span class="comment">                                                and EXTERNAL-ONLY DMA transfers. */</span>
<a name="l00382"></a>00382         uint64_t f:1;           <span class="comment">/**&lt; F � Full-block writes are allowed.</span>
<a name="l00383"></a>00383 <span class="comment">                                                When set, the hardware is permitted to write all the bytes in the cache blocks</span>
<a name="l00384"></a>00384 <span class="comment">                                                covered by ptr, ptr + Size - 1. This can improve memory system performance</span>
<a name="l00385"></a>00385 <span class="comment">                                                when the write misses in the L2 cache.</span>
<a name="l00386"></a>00386 <span class="comment">                                                F can only be set for local pointers that can be written to:</span>
<a name="l00387"></a>00387 <span class="comment">                                                    - The local pointers in the FIRST POINTERS area that are write pointers for</span>
<a name="l00388"></a>00388 <span class="comment">                                                    INBOUND transfers.</span>
<a name="l00389"></a>00389 <span class="comment">                                                    - The local pointers in the LAST POINTERS area that are always write</span>
<a name="l00390"></a>00390 <span class="comment">                                                    pointers (when present for INTERNAL-ONLY transfers).</span>
<a name="l00391"></a>00391 <span class="comment">                                                F must not be set for local pointers that are not written to:</span>
<a name="l00392"></a>00392 <span class="comment">                                                    - The local pointers in the FIRST POINTERS area for OUTBOUND and</span>
<a name="l00393"></a>00393 <span class="comment">                                                    INTERNAL-ONLY transfers. */</span>
<a name="l00394"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a463ad7b1b45d65d6a3650f09e38a6a48">00394</a>         uint64_t ac:1;          <span class="comment">/**&lt; AC � Allocate L2.</span>
<a name="l00395"></a>00395 <span class="comment">                                                This is a hint to DPI that the cache blocks should be allocated in the L2</span>
<a name="l00396"></a>00396 <span class="comment">                                                cache (if they were not already). */</span>
<a name="l00397"></a>00397         uint64_t size:13;       <span class="comment">/**&lt; Size � Size in bytes of the contiguous space specified by ptr. A Size value of 0 is</span>
<a name="l00398"></a>00398 <span class="comment">                                                illegal. Note that the sum of the sizes in the FIRST POINTERS area must always</span>
<a name="l00399"></a>00399 <span class="comment">                                                exactly equal the sum of the sizes/lengths in the LAST POINTERS area:</span>
<a name="l00400"></a>00400 <span class="comment">                                                    - In the OUTBOUND and INBOUND cases, the HDR.NFST size fields in the</span>
<a name="l00401"></a>00401 <span class="comment">                                                    local pointers in the FIRST POINTERS area must exactly equal the lengths</span>
<a name="l00402"></a>00402 <span class="comment">                                                    of the HDR.NLST fragments in the PCI components in the LAST POINTERS</span>
<a name="l00403"></a>00403 <span class="comment">                                                    area.</span>
<a name="l00404"></a>00404 <span class="comment">                                                    - In the INTERNAL-ONLY case, the HDR.NFST size fields in the local</span>
<a name="l00405"></a>00405 <span class="comment">                                                    pointers in the FIRST POINTERS area must equal the HDR.NLST size</span>
<a name="l00406"></a>00406 <span class="comment">                                                    fields in the local pointers in the LAST POINTERS area. */</span>
<a name="l00407"></a>00407         uint64_t l:1;           <span class="comment">/**&lt; L � Little-endian.</span>
<a name="l00408"></a>00408 <span class="comment">                                                When L is set, the data at ptr is in little-endian format rather than big-endian. */</span>
<a name="l00409"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a10852a28a090a4b7097ed31224680b64">00409</a>         uint64_t reserved_42_46:5;
<a name="l00410"></a>00410         uint64_t addr:42;       <span class="comment">/**&lt; L2/DRAM byte pointer. Points to where the packet data starts.</span>
<a name="l00411"></a>00411 <span class="comment">                                                Ptr can be any byte alignment. Note that ptr is interpreted as a big-endian byte</span>
<a name="l00412"></a>00412 <span class="comment">                                                pointer when L is clear, a little-endian byte pointer when L is set. */</span>
<a name="l00413"></a>00413     } internal_cn78xx;
<a name="l00414"></a>00414     <span class="keyword">struct </span>{
<a name="l00415"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a52c3a0a84b0682e91c60046c09ce02db">00415</a>         uint64_t len0:16;       <span class="comment">/**&lt; Length of PCI / PCIe memory for address 0 */</span>
<a name="l00416"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#a99339049988318e552d3f1334aafe54a">00416</a>         uint64_t len1:16;       <span class="comment">/**&lt; Length of PCI / PCIe memory for address 1 */</span>
<a name="l00417"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#ad1e423c2cc86398ae846bfa65277003a">00417</a>         uint64_t len2:16;       <span class="comment">/**&lt; Length of PCI / PCIe memory for address 2 */</span>
<a name="l00418"></a><a class="code" href="unioncvmx__dma__engine__buffer__t.html#ab301539aebb50e119b8d7c92e29e5ee8">00418</a>         uint64_t len3:16;       <span class="comment">/**&lt; Length of PCI / PCIe memory for address 3 */</span>
<a name="l00419"></a>00419     } pcie_length;
<a name="l00420"></a>00420 } <a class="code" href="unioncvmx__dma__engine__buffer__t.html">cvmx_dma_engine_buffer_t</a>;
<a name="l00421"></a>00421 <span class="comment"></span>
<a name="l00422"></a>00422 <span class="comment">/**</span>
<a name="l00423"></a>00423 <span class="comment">  * Internal data structure to hold dma related configuration</span>
<a name="l00424"></a>00424 <span class="comment">  * (Only FPA configuration for now)</span>
<a name="l00425"></a>00425 <span class="comment">  */</span>
<a name="l00426"></a><a class="code" href="structcvmx__dma__config__t.html">00426</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00427"></a>00427 {
<a name="l00428"></a><a class="code" href="structcvmx__dma__config__t.html#a99c4b6f97c8b58c52edfc14fb8fcd7a4">00428</a>     <a class="code" href="structcvmx__fpa__pool__config.html" title="Structure to store FPA pool configuration parameters.">cvmx_fpa_pool_config_t</a> command_queue_pool;
<a name="l00429"></a>00429 } <a class="code" href="structcvmx__dma__config__t.html" title="Internal data structure to hold dma related configuration (Only FPA configuration...">cvmx_dma_config_t</a>;
<a name="l00430"></a>00430 
<a name="l00431"></a>00431 <span class="keyword">extern</span> <a class="code" href="cvmx-platform_8h.html#a845de1642e5d22d87bd00b994bdcd82e">CVMX_SHARED</a> <a class="code" href="structcvmx__dma__config__t.html" title="Internal data structure to hold dma related configuration (Only FPA configuration...">cvmx_dma_config_t</a> <a class="code" href="cvmx-dma-engine_8c.html#aeb1335445278b0bb289c5851a5dcf96b">dma_config</a>;
<a name="l00432"></a>00432 <span class="comment"></span>
<a name="l00433"></a>00433 <span class="comment">/**</span>
<a name="l00434"></a>00434 <span class="comment">  * Gets the pool used by dma engine comamnd queue</span>
<a name="l00435"></a>00435 <span class="comment">  */</span>
<a name="l00436"></a><a class="code" href="cvmx-dma-engine_8h.html#a277af0eac145748120f9acaf1f265815">00436</a> <span class="keyword">static</span> <span class="keyword">inline</span> int64_t <a class="code" href="cvmx-dma-engine_8h.html#a277af0eac145748120f9acaf1f265815" title="Gets the pool used by dma engine comamnd queue.">cvmx_fpa_get_dma_pool</a>(<span class="keywordtype">void</span>)
<a name="l00437"></a>00437 {
<a name="l00438"></a>00438     <span class="keywordflow">return</span> (dma_config.command_queue_pool.pool_num);
<a name="l00439"></a>00439 }
<a name="l00440"></a>00440 <span class="comment"></span>
<a name="l00441"></a>00441 <span class="comment">/**</span>
<a name="l00442"></a>00442 <span class="comment">  * Gets the block size of buffer in command queue</span>
<a name="l00443"></a>00443 <span class="comment">  */</span>
<a name="l00444"></a><a class="code" href="cvmx-dma-engine_8h.html#ab4c8fad38efeb44287ee97d59fcc6762">00444</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-dma-engine_8h.html#ab4c8fad38efeb44287ee97d59fcc6762" title="Gets the block size of buffer in command queue.">cvmx_fpa_get_dma_pool_block_size</a>(<span class="keywordtype">void</span>)
<a name="l00445"></a>00445 {
<a name="l00446"></a>00446     <span class="keywordflow">return</span> (dma_config.command_queue_pool.buffer_size);
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="comment"></span>
<a name="l00449"></a>00449 <span class="comment">/**</span>
<a name="l00450"></a>00450 <span class="comment"> * Sets the internal FPA pool data structure for dma comamnd queue.</span>
<a name="l00451"></a>00451 <span class="comment"> * @param pool  fpa pool number yo use</span>
<a name="l00452"></a>00452 <span class="comment"> * @param buffer_size   buffer size of pool</span>
<a name="l00453"></a>00453 <span class="comment"> * @param buffer_count  number of buufers to allocate to pool</span>
<a name="l00454"></a>00454 <span class="comment"> */</span>
<a name="l00455"></a>00455 <span class="keywordtype">void</span> <a class="code" href="cvmx-dma-engine_8c.html#adbf39062e4488f08dc365247d9421346" title="Sets the FPA pool data for dma engine in internal data structure.">cvmx_dma_set_cmd_que_pool_config</a>(int64_t pool, uint64_t buffer_size,
<a name="l00456"></a>00456                  uint64_t buffer_count);
<a name="l00457"></a>00457 <span class="comment"></span>
<a name="l00458"></a>00458 <span class="comment">/**</span>
<a name="l00459"></a>00459 <span class="comment"> * Gets the FPA pool data for dma engine from internal data structure</span>
<a name="l00460"></a>00460 <span class="comment"> * @param cmd_que_pool_cfg  pointer to fpa data structure to get data into</span>
<a name="l00461"></a>00461 <span class="comment"> */</span>
<a name="l00462"></a>00462 <span class="keywordtype">void</span> <a class="code" href="cvmx-dma-engine_8c.html#a523ff576b1527cb2e24aeffcecee85f5" title="Gets the FPA pool data for dma engine from internal data structure.">cvmx_dma_get_cmd_que_pool_config</a>(<a class="code" href="structcvmx__fpa__pool__config.html" title="Structure to store FPA pool configuration parameters.">cvmx_fpa_pool_config_t</a>* cmd_que_pool_cfg);
<a name="l00463"></a>00463 <span class="comment"></span>
<a name="l00464"></a>00464 <span class="comment">/**</span>
<a name="l00465"></a>00465 <span class="comment"> * Initialize the DMA engines for use</span>
<a name="l00466"></a>00466 <span class="comment"> *</span>
<a name="l00467"></a>00467 <span class="comment"> * @return Zero on success, negative on failure</span>
<a name="l00468"></a>00468 <span class="comment"> */</span>
<a name="l00469"></a>00469 <span class="keywordtype">int</span> <a class="code" href="cvmx-dma-engine_8c.html#a090dfae9a2ee5a226a7f529f4da6e35b" title="Initialize the DMA engines for use.">cvmx_dma_engine_initialize</a>(<span class="keywordtype">void</span>);
<a name="l00470"></a>00470 <span class="comment"></span>
<a name="l00471"></a>00471 <span class="comment">/**</span>
<a name="l00472"></a>00472 <span class="comment"> * Shutdown all DMA engines. The engeines must be idle when this</span>
<a name="l00473"></a>00473 <span class="comment"> * function is called.</span>
<a name="l00474"></a>00474 <span class="comment"> *</span>
<a name="l00475"></a>00475 <span class="comment"> * @return Zero on success, negative on failure</span>
<a name="l00476"></a>00476 <span class="comment"> */</span>
<a name="l00477"></a>00477 <span class="keywordtype">int</span> <a class="code" href="cvmx-dma-engine_8c.html#ac02aea577bbe5174ea4e6a879bcab2d8" title="Shutdown all DMA engines.">cvmx_dma_engine_shutdown</a>(<span class="keywordtype">void</span>);
<a name="l00478"></a>00478 <span class="comment"></span>
<a name="l00479"></a>00479 <span class="comment">/**</span>
<a name="l00480"></a>00480 <span class="comment"> * Return the number of DMA engimes supported by this chip</span>
<a name="l00481"></a>00481 <span class="comment"> *</span>
<a name="l00482"></a>00482 <span class="comment"> * @return Number of DMA engines</span>
<a name="l00483"></a>00483 <span class="comment"> */</span>
<a name="l00484"></a>00484 <span class="keywordtype">int</span> <a class="code" href="cvmx-dma-engine_8c.html#a0ee5845e7d112441f7056164eccacb1f" title="Return the number of DMA engimes supported by this chip.">cvmx_dma_engine_get_num</a>(<span class="keywordtype">void</span>);
<a name="l00485"></a>00485 <span class="comment"></span>
<a name="l00486"></a>00486 <span class="comment">/**</span>
<a name="l00487"></a>00487 <span class="comment"> * Submit a series of DMA command to the DMA engines.</span>
<a name="l00488"></a>00488 <span class="comment"> *</span>
<a name="l00489"></a>00489 <span class="comment"> * @param engine  Engine to submit to (0 to cvmx_dma_engine_get_num()-1)</span>
<a name="l00490"></a>00490 <span class="comment"> * @param header  Command header</span>
<a name="l00491"></a>00491 <span class="comment"> * @param num_buffers</span>
<a name="l00492"></a>00492 <span class="comment"> *                The number of data pointers</span>
<a name="l00493"></a>00493 <span class="comment"> * @param buffers Command data pointers</span>
<a name="l00494"></a>00494 <span class="comment"> *</span>
<a name="l00495"></a>00495 <span class="comment"> * @return Zero on success, negative on failure</span>
<a name="l00496"></a>00496 <span class="comment"> */</span>
<a name="l00497"></a>00497 <span class="keywordtype">int</span> <a class="code" href="cvmx-dma-engine_8c.html#a53d1631c0ef8f3cd0f1476b999446d61" title="Submit a series of DMA command to the DMA engines.">cvmx_dma_engine_submit</a>(<span class="keywordtype">int</span> engine, <a class="code" href="structcvmx__dma__engine__header.html">cvmx_dma_engine_header_t</a> header, <span class="keywordtype">int</span> num_buffers, <a class="code" href="unioncvmx__dma__engine__buffer__t.html">cvmx_dma_engine_buffer_t</a> buffers[]);
<a name="l00498"></a>00498 <span class="comment"></span>
<a name="l00499"></a>00499 <span class="comment">/**</span>
<a name="l00500"></a>00500 <span class="comment"> * Build the first and last pointers based on a DMA engine header</span>
<a name="l00501"></a>00501 <span class="comment"> * and submit them to the engine. The purpose of this function is</span>
<a name="l00502"></a>00502 <span class="comment"> * to simplify the building of DMA engine commands by automatically</span>
<a name="l00503"></a>00503 <span class="comment"> * converting a simple address and size into the apropriate internal</span>
<a name="l00504"></a>00504 <span class="comment"> * or PCI / PCIe address list. This function does not support gather lists,</span>
<a name="l00505"></a>00505 <span class="comment"> * so you will need to build your own lists in that case.</span>
<a name="l00506"></a>00506 <span class="comment"> *</span>
<a name="l00507"></a>00507 <span class="comment"> * @param engine Engine to submit to (0 to cvmx_dma_engine_get_num()-1)</span>
<a name="l00508"></a>00508 <span class="comment"> * @param header DMA Command header. Note that the nfst and nlst fields do not</span>
<a name="l00509"></a>00509 <span class="comment"> *               need to be filled in. All other fields must be set properly.</span>
<a name="l00510"></a>00510 <span class="comment"> * @param first_address</span>
<a name="l00511"></a>00511 <span class="comment"> *               Address to use for the first pointers. In the case of INTERNAL,</span>
<a name="l00512"></a>00512 <span class="comment"> *               INBOUND, and OUTBOUND this is an Octeon memory address. In the</span>
<a name="l00513"></a>00513 <span class="comment"> *               case of EXTERNAL, this is the source PCI / PCIe address.</span>
<a name="l00514"></a>00514 <span class="comment"> * @param last_address</span>
<a name="l00515"></a>00515 <span class="comment"> *               Address to use for the last pointers. In the case of EXTERNAL,</span>
<a name="l00516"></a>00516 <span class="comment"> *               INBOUND, and OUTBOUND this is a PCI / PCIe address. In the</span>
<a name="l00517"></a>00517 <span class="comment"> *               case of INTERNAL, this is the Octeon memory destination address.</span>
<a name="l00518"></a>00518 <span class="comment"> * @param size   Size of the transfer to perform.</span>
<a name="l00519"></a>00519 <span class="comment"> *</span>
<a name="l00520"></a>00520 <span class="comment"> * @return Zero on success, negative on failure</span>
<a name="l00521"></a>00521 <span class="comment"> */</span>
<a name="l00522"></a>00522 <span class="keywordtype">int</span> <a class="code" href="cvmx-dma-engine_8c.html#a92cbfa2eec74caed96e0716590f372fb" title="Build the first and last pointers based on a DMA engine header and submit them to...">cvmx_dma_engine_transfer</a>(<span class="keywordtype">int</span> engine, <a class="code" href="structcvmx__dma__engine__header.html">cvmx_dma_engine_header_t</a> header, uint64_t first_address, uint64_t last_address, <span class="keywordtype">int</span> size);
<a name="l00523"></a>00523 <span class="comment"></span>
<a name="l00524"></a>00524 <span class="comment">/**</span>
<a name="l00525"></a>00525 <span class="comment"> * Simplified interface to the DMA engines to emulate memcpy()</span>
<a name="l00526"></a>00526 <span class="comment"> *</span>
<a name="l00527"></a>00527 <span class="comment"> * @param engine Engine to submit to (0 to cvmx_dma_engine_get_num()-1)</span>
<a name="l00528"></a>00528 <span class="comment"> * @param dest   Pointer to the destination memory. cvmx_ptr_to_phys() will be</span>
<a name="l00529"></a>00529 <span class="comment"> *               used to turn this into a physical address. It cannot be a local</span>
<a name="l00530"></a>00530 <span class="comment"> *               or CVMX_SHARED block.</span>
<a name="l00531"></a>00531 <span class="comment"> * @param source Pointer to the source memory.</span>
<a name="l00532"></a>00532 <span class="comment"> *               cvmx_ptr_to_phys() will be used to turn this</span>
<a name="l00533"></a>00533 <span class="comment"> *               into a physical address. It cannot be a local</span>
<a name="l00534"></a>00534 <span class="comment"> *               or CVMX_SHARED block.</span>
<a name="l00535"></a>00535 <span class="comment"> * @param length Number of bytes to copy</span>
<a name="l00536"></a>00536 <span class="comment"> *</span>
<a name="l00537"></a>00537 <span class="comment"> * @return Zero on success, negative on failure</span>
<a name="l00538"></a>00538 <span class="comment"> */</span>
<a name="l00539"></a><a class="code" href="cvmx-dma-engine_8h.html#aaa0c70b741aa33bffd787f2287be8416">00539</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-dma-engine_8h.html#aaa0c70b741aa33bffd787f2287be8416" title="Simplified interface to the DMA engines to emulate memcpy().">cvmx_dma_engine_memcpy</a>(<span class="keywordtype">int</span> engine, <span class="keywordtype">void</span> *dest, <span class="keywordtype">void</span> *source, <span class="keywordtype">int</span> length)
<a name="l00540"></a>00540 {
<a name="l00541"></a>00541     <a class="code" href="structcvmx__dma__engine__header.html">cvmx_dma_engine_header_t</a> header;
<a name="l00542"></a>00542     header.<a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">word0</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a3ead58ef61f2fbc36f8b5d222e7c1cf6">u64</a> = 0;
<a name="l00543"></a>00543     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ab7e1712916ebd1b999bb4415c0d44867" title="CN78XX has different fields in word0 - word2.">OCTEON_FEATURE_CN78XX_WQE</a>)) {
<a name="l00544"></a>00544         header.<a class="code" href="structcvmx__dma__engine__header.html#ad83235e4111621a23888ec9c06d5e90e">word1</a>.<a class="code" href="unioncvmx__dma__engine__header__word1__t.html#af73b56832cd57fc9a6cd88b1fca0ab02">u64</a> = 0;
<a name="l00545"></a>00545         header.<a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">word0</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ad2468b0a78979038b8a2d238465bb925">cn78xx</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ab56e45d554351a8125ac476987526241" title="Type � A given PCI DMA transfer is either OUTBOUND (read from L2/DRAM, write into...">type</a> = <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833a47ffb09075b41c4d384eee2cd07ca76a" title="INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM).">CVMX_DMA_ENGINE_TRANSFER_INTERNAL</a>;
<a name="l00546"></a>00546         header.<a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">word0</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ad2468b0a78979038b8a2d238465bb925">cn78xx</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ab33599b61862547c826685e4b51c1ce4" title="AURA � Aura to free to, including FPA node number.">aura</a> = <a class="code" href="cvmx-dma-engine_8h.html#a277af0eac145748120f9acaf1f265815" title="Gets the pool used by dma engine comamnd queue.">cvmx_fpa_get_dma_pool</a>(); <span class="comment">/* FIXME: get aura from resources */</span>
<a name="l00547"></a>00547     } <span class="keywordflow">else</span>
<a name="l00548"></a>00548         header.<a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">word0</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#adb49d3a5ff26072b84187cb041965adb">cn38xx</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ab56e45d554351a8125ac476987526241" title="Type � A given PCI DMA transfer is either OUTBOUND (read from L2/DRAM, write into...">type</a> = <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833a47ffb09075b41c4d384eee2cd07ca76a" title="INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM).">CVMX_DMA_ENGINE_TRANSFER_INTERNAL</a>;
<a name="l00549"></a>00549     <span class="keywordflow">return</span> <a class="code" href="cvmx-dma-engine_8c.html#a92cbfa2eec74caed96e0716590f372fb" title="Build the first and last pointers based on a DMA engine header and submit them to...">cvmx_dma_engine_transfer</a>(engine, header, <a class="code" href="cvmx-access_8h.html#a76ed79b4650d01f82f1f517be07fe7c5" title="Convert a memory pointer (void*) into a hardware compatable memory address (uint64_t)...">cvmx_ptr_to_phys</a>(source), <a class="code" href="cvmx-access_8h.html#a76ed79b4650d01f82f1f517be07fe7c5" title="Convert a memory pointer (void*) into a hardware compatable memory address (uint64_t)...">cvmx_ptr_to_phys</a>(dest), length);
<a name="l00550"></a>00550 }
<a name="l00551"></a>00551 <span class="comment"></span>
<a name="l00552"></a>00552 <span class="comment">/**</span>
<a name="l00553"></a>00553 <span class="comment"> * Simplified interface to the DMA engines to emulate memcpy()</span>
<a name="l00554"></a>00554 <span class="comment"> * When dici_mode is enabled, send zero byte.</span>
<a name="l00555"></a>00555 <span class="comment"> *</span>
<a name="l00556"></a>00556 <span class="comment"> * @param engine Engine to submit to (0 to cvmx_dma_engine_get_num()-1)</span>
<a name="l00557"></a>00557 <span class="comment"> * @param dest   Pointer to the destination memory. cvmx_ptr_to_phys() will be</span>
<a name="l00558"></a>00558 <span class="comment"> *               used to turn this into a physical address. It cannot be a local</span>
<a name="l00559"></a>00559 <span class="comment"> *               or CVMX_SHARED block.</span>
<a name="l00560"></a>00560 <span class="comment"> * @param source Pointer to the source memory.</span>
<a name="l00561"></a>00561 <span class="comment"> *               cvmx_ptr_to_phys() will be used to turn this</span>
<a name="l00562"></a>00562 <span class="comment"> *               into a physical address. It cannot be a local</span>
<a name="l00563"></a>00563 <span class="comment"> *               or CVMX_SHARED block.</span>
<a name="l00564"></a>00564 <span class="comment"> * @param length Number of bytes to copy</span>
<a name="l00565"></a>00565 <span class="comment"> * @param core   core number for zero byte write</span>
<a name="l00566"></a>00566 <span class="comment"> *</span>
<a name="l00567"></a>00567 <span class="comment"> * @return Zero on success, negative on failure</span>
<a name="l00568"></a><a class="code" href="cvmx-dma-engine_8h.html#a4f698ad1e76e4d419d20b3a36af1baf0">00568</a> <span class="comment"> */</span> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-dma-engine_8h.html#a4f698ad1e76e4d419d20b3a36af1baf0" title="Simplified interface to the DMA engines to emulate memcpy() When dici_mode is enabled...">cvmx_dma_engine_memcpy_zero_byte</a>(<span class="keywordtype">int</span> engine, <span class="keywordtype">void</span> *dest, <span class="keywordtype">void</span> *source, <span class="keywordtype">int</span> length, <span class="keywordtype">int</span> core)
<a name="l00569"></a>00569 {
<a name="l00570"></a>00570     <a class="code" href="structcvmx__dma__engine__header.html">cvmx_dma_engine_header_t</a> header;
<a name="l00571"></a>00571     header.<a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">word0</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a3ead58ef61f2fbc36f8b5d222e7c1cf6">u64</a> = 0;
<a name="l00572"></a>00572     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ab7e1712916ebd1b999bb4415c0d44867" title="CN78XX has different fields in word0 - word2.">OCTEON_FEATURE_CN78XX_WQE</a>)) {
<a name="l00573"></a>00573         header.<a class="code" href="structcvmx__dma__engine__header.html#ad83235e4111621a23888ec9c06d5e90e">word1</a>.<a class="code" href="unioncvmx__dma__engine__header__word1__t.html#af73b56832cd57fc9a6cd88b1fca0ab02">u64</a> = 0;
<a name="l00574"></a>00574         header.<a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">word0</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ad2468b0a78979038b8a2d238465bb925">cn78xx</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ab56e45d554351a8125ac476987526241" title="Type � A given PCI DMA transfer is either OUTBOUND (read from L2/DRAM, write into...">type</a> = <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833a47ffb09075b41c4d384eee2cd07ca76a" title="INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM).">CVMX_DMA_ENGINE_TRANSFER_INTERNAL</a>;
<a name="l00575"></a>00575     } <span class="keywordflow">else</span>
<a name="l00576"></a>00576         header.<a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">word0</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#adb49d3a5ff26072b84187cb041965adb">cn38xx</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#ab56e45d554351a8125ac476987526241" title="Type � A given PCI DMA transfer is either OUTBOUND (read from L2/DRAM, write into...">type</a> = <a class="code" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833a47ffb09075b41c4d384eee2cd07ca76a" title="INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM).">CVMX_DMA_ENGINE_TRANSFER_INTERNAL</a>;
<a name="l00577"></a>00577     <span class="comment">/* If dici_mode is set, DPI increments the DPI_DMA_PPn_CNT[CNT], where the</span>
<a name="l00578"></a>00578 <span class="comment">       value of core n is PTR&lt;5:0&gt;-1 when WQP=0 and PTR != 0 &amp;&amp; PTR &lt; 64. */</span>
<a name="l00579"></a>00579     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ab03a3cea9db4ad13bed25daf33059fa0" title="Octeon has DMA Instruction Completion Interrupt mode.">OCTEON_FEATURE_DICI_MODE</a>)) {
<a name="l00580"></a>00580         <a class="code" href="unioncvmx__dpi__dma__control.html" title="cvmx_dpi_dma_control">cvmx_dpi_dma_control_t</a> dma_control;
<a name="l00581"></a>00581         dma_control.<a class="code" href="unioncvmx__dpi__dma__control.html#a0370369c3e768817ed710f7dba3a76de">u64</a> = <a class="code" href="cvmx-usb_8c.html#af74058148304a28824f934994c132b63">cvmx_read_csr</a>(<a class="code" href="cvmx-dpi-defs_8h.html#a56e6f109bc9b387dc27aa02bcebe3535">CVMX_DPI_DMA_CONTROL</a>);
<a name="l00582"></a>00582         <span class="keywordflow">if</span> (dma_control.<a class="code" href="unioncvmx__dpi__dma__control.html#a84623bed7490b636ef30ae7c49347135">s</a>.<a class="code" href="structcvmx__dpi__dma__control_1_1cvmx__dpi__dma__control__s.html#a135d81c84d7fa75b85b1ca9572e2081c">dici_mode</a>) {
<a name="l00583"></a>00583             header.<a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">word0</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#adb49d3a5ff26072b84187cb041965adb">cn38xx</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a9c5d68f60f3228099e9899ef5d4e4c3f" title="Work-queue pointer.">wqp</a> = 0;    <span class="comment">// local memory pointer</span>
<a name="l00584"></a>00584             header.<a class="code" href="structcvmx__dma__engine__header.html#a8308613ba5e7504f2b85d76a68c5b6c7">word0</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#adb49d3a5ff26072b84187cb041965adb">cn38xx</a>.<a class="code" href="unioncvmx__dma__engine__header__word0__t.html#a3b067809e89b5247955b97527bb649d6" title="PTR � Pointer, either a work-queue-entry pointer (when WQP = 1) or a local memory...">addr</a> = core + 1;
<a name="l00585"></a>00585         }
<a name="l00586"></a>00586     }
<a name="l00587"></a>00587     <span class="keywordflow">return</span> <a class="code" href="cvmx-dma-engine_8c.html#a92cbfa2eec74caed96e0716590f372fb" title="Build the first and last pointers based on a DMA engine header and submit them to...">cvmx_dma_engine_transfer</a>(engine, header, <a class="code" href="cvmx-access_8h.html#a76ed79b4650d01f82f1f517be07fe7c5" title="Convert a memory pointer (void*) into a hardware compatable memory address (uint64_t)...">cvmx_ptr_to_phys</a>(source), <a class="code" href="cvmx-access_8h.html#a76ed79b4650d01f82f1f517be07fe7c5" title="Convert a memory pointer (void*) into a hardware compatable memory address (uint64_t)...">cvmx_ptr_to_phys</a>(dest), length);
<a name="l00588"></a>00588 }
<a name="l00589"></a>00589 
<a name="l00590"></a>00590 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00592"></a>00592 }
<a name="l00593"></a>00593 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00594"></a>00594 <span class="preprocessor">#endif</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span>
<a name="l00596"></a>00596 <span class="preprocessor">#endif // __CVMX_CMD_QUEUE_H__</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
