// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rd_Mem_dataflow_in_loop_VITIS_LOOP_283_2 (
        ctrl1_reg,
        ctrl2_reg,
        pny_2,
        layer2_reg,
        burst_buffer1_address0,
        burst_buffer1_ce0,
        burst_buffer1_d0,
        burst_buffer1_q0,
        burst_buffer1_we0,
        burst_buffer1_address1,
        burst_buffer1_ce1,
        burst_buffer1_d1,
        burst_buffer1_q1,
        burst_buffer1_we1,
        in_r,
        burst_buffer2_address0,
        burst_buffer2_ce0,
        burst_buffer2_d0,
        burst_buffer2_q0,
        burst_buffer2_we0,
        burst_buffer2_address1,
        burst_buffer2_ce1,
        burst_buffer2_d1,
        burst_buffer2_q1,
        burst_buffer2_we1,
        ap_clk,
        ap_rst,
        ctrl1_reg_ap_vld,
        ctrl2_reg_ap_vld,
        pny_2_ap_vld,
        layer2_reg_ap_vld,
        in_r_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] ctrl1_reg;
input  [31:0] ctrl2_reg;
input  [7:0] pny_2;
input  [31:0] layer2_reg;
output  [10:0] burst_buffer1_address0;
output   burst_buffer1_ce0;
output  [127:0] burst_buffer1_d0;
input  [127:0] burst_buffer1_q0;
output   burst_buffer1_we0;
output  [10:0] burst_buffer1_address1;
output   burst_buffer1_ce1;
output  [127:0] burst_buffer1_d1;
input  [127:0] burst_buffer1_q1;
output   burst_buffer1_we1;
input  [127:0] in_r;
output  [10:0] burst_buffer2_address0;
output   burst_buffer2_ce0;
output  [127:0] burst_buffer2_d0;
input  [127:0] burst_buffer2_q0;
output   burst_buffer2_we0;
output  [10:0] burst_buffer2_address1;
output   burst_buffer2_ce1;
output  [127:0] burst_buffer2_d1;
input  [127:0] burst_buffer2_q1;
output   burst_buffer2_we1;
input   ap_clk;
input   ap_rst;
input   ctrl1_reg_ap_vld;
input   ctrl2_reg_ap_vld;
input   pny_2_ap_vld;
input   layer2_reg_ap_vld;
input   in_r_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    VITIS_LOOP_287_3_proc_U0_ap_start;
wire    VITIS_LOOP_287_3_proc_U0_ap_done;
wire    VITIS_LOOP_287_3_proc_U0_ap_continue;
wire    VITIS_LOOP_287_3_proc_U0_ap_idle;
wire    VITIS_LOOP_287_3_proc_U0_ap_ready;
wire   [10:0] VITIS_LOOP_287_3_proc_U0_burst_buffer1_address0;
wire    VITIS_LOOP_287_3_proc_U0_burst_buffer1_ce0;
wire    VITIS_LOOP_287_3_proc_U0_burst_buffer1_we0;
wire   [127:0] VITIS_LOOP_287_3_proc_U0_burst_buffer1_d0;
wire    ap_sync_continue;
wire    VITIS_LOOP_305_5_proc_U0_ap_start;
wire    VITIS_LOOP_305_5_proc_U0_ap_done;
wire    VITIS_LOOP_305_5_proc_U0_ap_continue;
wire    VITIS_LOOP_305_5_proc_U0_ap_idle;
wire    VITIS_LOOP_305_5_proc_U0_ap_ready;
wire   [10:0] VITIS_LOOP_305_5_proc_U0_burst_buffer2_address0;
wire    VITIS_LOOP_305_5_proc_U0_burst_buffer2_ce0;
wire    VITIS_LOOP_305_5_proc_U0_burst_buffer2_we0;
wire   [127:0] VITIS_LOOP_305_5_proc_U0_burst_buffer2_d0;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_287_3_proc_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_305_5_proc_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready = 1'b0;
end

Rd_Mem_VITIS_LOOP_287_3_proc VITIS_LOOP_287_3_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_287_3_proc_U0_ap_start),
    .ap_done(VITIS_LOOP_287_3_proc_U0_ap_done),
    .ap_continue(VITIS_LOOP_287_3_proc_U0_ap_continue),
    .ap_idle(VITIS_LOOP_287_3_proc_U0_ap_idle),
    .ap_ready(VITIS_LOOP_287_3_proc_U0_ap_ready),
    .ctrl1_reg(ctrl1_reg),
    .ctrl2_reg(ctrl2_reg),
    .pny_2(pny_2),
    .layer2_reg(layer2_reg),
    .burst_buffer1_address0(VITIS_LOOP_287_3_proc_U0_burst_buffer1_address0),
    .burst_buffer1_ce0(VITIS_LOOP_287_3_proc_U0_burst_buffer1_ce0),
    .burst_buffer1_we0(VITIS_LOOP_287_3_proc_U0_burst_buffer1_we0),
    .burst_buffer1_d0(VITIS_LOOP_287_3_proc_U0_burst_buffer1_d0),
    .in_r(in_r)
);

Rd_Mem_VITIS_LOOP_305_5_proc VITIS_LOOP_305_5_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_305_5_proc_U0_ap_start),
    .ap_done(VITIS_LOOP_305_5_proc_U0_ap_done),
    .ap_continue(VITIS_LOOP_305_5_proc_U0_ap_continue),
    .ap_idle(VITIS_LOOP_305_5_proc_U0_ap_idle),
    .ap_ready(VITIS_LOOP_305_5_proc_U0_ap_ready),
    .ctrl1_reg(ctrl1_reg),
    .layer2_reg(layer2_reg),
    .pny_2(pny_2),
    .burst_buffer2_address0(VITIS_LOOP_305_5_proc_U0_burst_buffer2_address0),
    .burst_buffer2_ce0(VITIS_LOOP_305_5_proc_U0_burst_buffer2_ce0),
    .burst_buffer2_we0(VITIS_LOOP_305_5_proc_U0_burst_buffer2_we0),
    .burst_buffer2_d0(VITIS_LOOP_305_5_proc_U0_burst_buffer2_d0),
    .in_r(in_r)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready <= ap_sync_VITIS_LOOP_287_3_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready <= ap_sync_VITIS_LOOP_305_5_proc_U0_ap_ready;
        end
    end
end

assign VITIS_LOOP_287_3_proc_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_287_3_proc_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_305_5_proc_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_305_5_proc_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign ap_done = ap_sync_done;

assign ap_idle = (VITIS_LOOP_305_5_proc_U0_ap_idle & VITIS_LOOP_287_3_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_VITIS_LOOP_287_3_proc_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_287_3_proc_U0_ap_ready | VITIS_LOOP_287_3_proc_U0_ap_ready);

assign ap_sync_VITIS_LOOP_305_5_proc_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_305_5_proc_U0_ap_ready | VITIS_LOOP_305_5_proc_U0_ap_ready);

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (VITIS_LOOP_305_5_proc_U0_ap_done & VITIS_LOOP_287_3_proc_U0_ap_done);

assign ap_sync_ready = (ap_sync_VITIS_LOOP_305_5_proc_U0_ap_ready & ap_sync_VITIS_LOOP_287_3_proc_U0_ap_ready);

assign burst_buffer1_address0 = VITIS_LOOP_287_3_proc_U0_burst_buffer1_address0;

assign burst_buffer1_address1 = 11'd0;

assign burst_buffer1_ce0 = VITIS_LOOP_287_3_proc_U0_burst_buffer1_ce0;

assign burst_buffer1_ce1 = 1'b0;

assign burst_buffer1_d0 = VITIS_LOOP_287_3_proc_U0_burst_buffer1_d0;

assign burst_buffer1_d1 = 128'd0;

assign burst_buffer1_we0 = VITIS_LOOP_287_3_proc_U0_burst_buffer1_we0;

assign burst_buffer1_we1 = 1'b0;

assign burst_buffer2_address0 = VITIS_LOOP_305_5_proc_U0_burst_buffer2_address0;

assign burst_buffer2_address1 = 11'd0;

assign burst_buffer2_ce0 = VITIS_LOOP_305_5_proc_U0_burst_buffer2_ce0;

assign burst_buffer2_ce1 = 1'b0;

assign burst_buffer2_d0 = VITIS_LOOP_305_5_proc_U0_burst_buffer2_d0;

assign burst_buffer2_d1 = 128'd0;

assign burst_buffer2_we0 = VITIS_LOOP_305_5_proc_U0_burst_buffer2_we0;

assign burst_buffer2_we1 = 1'b0;

endmodule //Rd_Mem_dataflow_in_loop_VITIS_LOOP_283_2
