{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770400592843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770400592843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  6 12:56:32 2026 " "Processing started: Fri Feb  6 12:56:32 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770400592843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770400592843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNNver1 -c CNNver1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNNver1 -c CNNver1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770400592843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770400593206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770400593206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "rtl/Register.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770400601143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770400601143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/spi_cnn_slave_8.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/spi_cnn_slave_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_cnn_slave_8 " "Found entity 1: spi_cnn_slave_8" {  } { { "rtl/spi_cnn_slave_8.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/spi_cnn_slave_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770400601145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770400601145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/weight_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/weight_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Weight_Registers " "Found entity 1: Weight_Registers" {  } { { "rtl/Weight_Registers.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/Weight_Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770400601146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770400601146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cnn.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN " "Found entity 1: CNN" {  } { { "rtl/CNN.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/CNN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770400601148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770400601148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnnver1.v 1 1 " "Found 1 design units, including 1 entities, in source file cnnver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNNver1 " "Found entity 1: CNNver1" {  } { { "CNNver1.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/CNNver1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770400601149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770400601149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNNver1 " "Elaborating entity \"CNNver1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770400601223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_cnn_slave_8 spi_cnn_slave_8:spi_cnn_slave_8_u0 " "Elaborating entity \"spi_cnn_slave_8\" for hierarchy \"spi_cnn_slave_8:spi_cnn_slave_8_u0\"" {  } { { "CNNver1.v" "spi_cnn_slave_8_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/CNNver1.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770400601277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weight_mem spi_cnn_slave_8.v(18) " "Verilog HDL or VHDL warning at spi_cnn_slave_8.v(18): object \"weight_mem\" assigned a value but never read" {  } { { "rtl/spi_cnn_slave_8.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/spi_cnn_slave_8.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770400601278 "|CNNver1|spi_cnn_slave_8:spi_cnn_slave_8_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 spi_cnn_slave_8.v(52) " "Verilog HDL assignment warning at spi_cnn_slave_8.v(52): truncated value with size 32 to match size of target (7)" {  } { { "rtl/spi_cnn_slave_8.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/spi_cnn_slave_8.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770400601280 "|CNNver1|spi_cnn_slave_8:spi_cnn_slave_8_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 spi_cnn_slave_8.v(59) " "Verilog HDL assignment warning at spi_cnn_slave_8.v(59): truncated value with size 32 to match size of target (7)" {  } { { "rtl/spi_cnn_slave_8.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/spi_cnn_slave_8.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770400601281 "|CNNver1|spi_cnn_slave_8:spi_cnn_slave_8_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_cnn_slave_8.v(66) " "Verilog HDL assignment warning at spi_cnn_slave_8.v(66): truncated value with size 32 to match size of target (4)" {  } { { "rtl/spi_cnn_slave_8.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/spi_cnn_slave_8.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770400601281 "|CNNver1|spi_cnn_slave_8:spi_cnn_slave_8_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 spi_cnn_slave_8.v(76) " "Verilog HDL assignment warning at spi_cnn_slave_8.v(76): truncated value with size 32 to match size of target (7)" {  } { { "rtl/spi_cnn_slave_8.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/spi_cnn_slave_8.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770400601281 "|CNNver1|spi_cnn_slave_8:spi_cnn_slave_8_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_cnn_slave_8.v(90) " "Verilog HDL assignment warning at spi_cnn_slave_8.v(90): truncated value with size 32 to match size of target (3)" {  } { { "rtl/spi_cnn_slave_8.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/spi_cnn_slave_8.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770400601281 "|CNNver1|spi_cnn_slave_8:spi_cnn_slave_8_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:register_u0 " "Elaborating entity \"Register\" for hierarchy \"Register:register_u0\"" {  } { { "CNNver1.v" "register_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/CNNver1.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770400601303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Register.v(24) " "Verilog HDL assignment warning at Register.v(24): truncated value with size 8 to match size of target (1)" {  } { { "rtl/Register.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/rtl/Register.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770400601303 "|CNNver1|Register:register_u0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CNNver1_Load_InLow " "Net \"CNNver1_Load_InLow\" is missing source, defaulting to GND" {  } { { "CNNver1.v" "CNNver1_Load_InLow" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/CNNver1.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1770400601332 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CNNver1_Reset_InHigh " "Net \"CNNver1_Reset_InHigh\" is missing source, defaulting to GND" {  } { { "CNNver1.v" "CNNver1_Reset_InHigh" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/CNNver1.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1770400601332 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1770400601332 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CNNver1_Load_InLow " "Net \"CNNver1_Load_InLow\" is missing source, defaulting to GND" {  } { { "CNNver1.v" "CNNver1_Load_InLow" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/CNNver1.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1770400601332 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CNNver1_Reset_InHigh " "Net \"CNNver1_Reset_InHigh\" is missing source, defaulting to GND" {  } { { "CNNver1.v" "CNNver1_Reset_InHigh" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNNver1/CNNver1.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1770400601332 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1770400601332 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1770400601935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770400602044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770400602487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770400602487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770400602594 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770400602594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770400602594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770400602594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770400602625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  6 12:56:42 2026 " "Processing ended: Fri Feb  6 12:56:42 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770400602625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770400602625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770400602625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770400602625 ""}
