<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Estimated Delay Added for Hold Timing Details</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Source Register</TH>
<TH>Destination Register</TH>
<TH>Delay Added in ns</TH>
</TR>
</thead><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[0]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.477</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[1]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.477</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[2]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.477</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[3]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.477</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[4]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.477</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[5]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.477</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|rom_addr[6]</TD>
<TD >npu_wrapper:npu_i|data_rom:data_rom_inst|altsyncram:altsyncram_component|altsyncram_b0a4:auto_generated|ram_block1a0~porta_address_reg0</TD>
<TD >0.474</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|sa_ready_sig</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[1]</TD>
<TD >0.340</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[0]</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]</TD>
<TD >0.327</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_WAIT_DONE</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_MATRICES</TD>
<TD >0.327</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_FINISH</TD>
<TD >npu_wrapper:npu_i|current_state.S_WAIT_DONE</TD>
<TD >0.320</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|current_state.WAIT_STABLE</TD>
<TD >debouncer:debounce_inst|current_state.IDLE</TD>
<TD >0.318</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[0]</TD>
<TD >UART:UART_inst|TX:C1|INDEX[1]</TD>
<TD >0.316</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[3]</TD>
<TD >UART:UART_inst|TX:C1|INDEX[1]</TD>
<TD >0.306</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_IDLE</TD>
<TD >npu_wrapper:npu_i|sa_ready_sig</TD>
<TD >0.303</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[2]</TD>
<TD >UART:UART_inst|TX:C1|TX_LINE</TD>
<TD >0.299</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|current_state.PRESSED</TD>
<TD >debouncer:debounce_inst|current_state.WAIT_STABLE</TD>
<TD >0.297</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[1]</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[2]</TD>
<TD >0.288</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|INDEX[1]</TD>
<TD >UART:UART_inst|TX:C1|INDEX[2]</TD>
<TD >0.282</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[2]</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[3]</TD>
<TD >0.274</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|expected_latency[1]</TD>
<TD >npu_wrapper:npu_i|current_state.S_WAIT_DONE</TD>
<TD >0.274</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|expected_latency[0]</TD>
<TD >npu_wrapper:npu_i|current_state.S_WAIT_DONE</TD>
<TD >0.274</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|expected_latency[2]</TD>
<TD >npu_wrapper:npu_i|current_state.S_WAIT_DONE</TD>
<TD >0.274</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|DATAFLL[2]</TD>
<TD >UART:UART_inst|TX:C1|TX_LINE</TD>
<TD >0.270</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|DATAFLL[5]</TD>
<TD >UART:UART_inst|TX:C1|TX_LINE</TD>
<TD >0.270</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|DATAFLL[4]</TD>
<TD >UART:UART_inst|TX:C1|TX_LINE</TD>
<TD >0.270</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[3]</TD>
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]</TD>
<TD >0.256</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_MATRICES</TD>
<TD >0.252</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|expected_latency[4]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_MATRICES</TD>
<TD >0.252</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|expected_latency[3]</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_MATRICES</TD>
<TD >0.252</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[8]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.228</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[4]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.228</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[3]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.228</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[7]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.228</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[12]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.216</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[10]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.216</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[9]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.216</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[6]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.216</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[5]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.216</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[11]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.179</TD>
</TR>
</tbody><tbody><TR >
<TD >send_flag</TD>
<TD >UART:UART_inst|TX_DATA[1]</TD>
<TD >0.178</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[2]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.157</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[1]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.157</TD>
</TR>
</tbody><tbody><TR >
<TD >UART:UART_inst|TX:C1|PRSCL[0]</TD>
<TD >UART:UART_inst|TX:C1|BUSY</TD>
<TD >0.157</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|npu_cycle_count[1]</TD>
<TD >data_byte[1]</TD>
<TD >0.140</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|npu_cycle_count[3]</TD>
<TD >data_byte[3]</TD>
<TD >0.140</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|npu_cycle_count[4]</TD>
<TD >data_byte[4]</TD>
<TD >0.135</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|current_state.IDLE</TD>
<TD >debouncer:debounce_inst|current_state.WAIT_STABLE</TD>
<TD >0.132</TD>
</TR>
</tbody><tbody><TR >
<TD >debouncer:debounce_inst|current_state.WAIT_RELEASE</TD>
<TD >debouncer:debounce_inst|current_state.IDLE</TD>
<TD >0.127</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|npu_cycle_count[0]</TD>
<TD >data_byte[0]</TD>
<TD >0.127</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_LOAD_MATRICES</TD>
<TD >npu_wrapper:npu_i|sa_ready_sig</TD>
<TD >0.121</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|current_state.S_EXECUTE</TD>
<TD >npu_wrapper:npu_i|current_state.S_LOAD_MATRICES</TD>
<TD >0.034</TD>
</TR>
</tbody><tbody><TR >
<TD >npu_wrapper:npu_i|npu_cycle_count[2]</TD>
<TD >data_byte[2]</TD>
<TD >0.031</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
