Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,3813
design__instance__area,27642.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,16
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0008788707200437784
power__switching__total,0.0007509553688578308
power__leakage__total,2.7014886327947352E-8
power__total,0.001629853155463934
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5721085989107157
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5325053881900467
timing__hold__ws__corner:nom_tt_025C_1v80,0.3247160965356711
timing__setup__ws__corner:nom_tt_025C_1v80,4.553959116480051
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.324716
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,4.553959
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,36
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,16
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8388677767638975
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8003873346197858
timing__hold__ws__corner:nom_ss_100C_1v60,0.8498141320070757
timing__setup__ws__corner:nom_ss_100C_1v60,0.0
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.849814
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,37
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,37
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,16
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4624968594565303
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4421677871222785
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11954482186970666
timing__setup__ws__corner:nom_ff_n40C_1v95,6.82704534450721
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.119545
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,7.858370
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,56
design__max_fanout_violation__count,16
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4576116837209881
clock__skew__worst_setup,0.43690502452538243
timing__hold__ws,0.11625833957926321
timing__setup__ws,6.792000931699189
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116258
timing__hold_r2r_vio__count,0
timing__setup_vio__count,108
timing__setup_r2r__ws,7.752110
timing__setup_r2r_vio__count,108
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3813
design__instance__area__stdcell,27642.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.806962
design__instance__utilization__stdcell,0.806962
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,70550.4
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,76
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,3361
route__net__special,2
route__drc_errors__iter:1,6230
route__wirelength__iter:1,89063
route__drc_errors__iter:2,2668
route__wirelength__iter:2,87743
route__drc_errors__iter:3,2487
route__wirelength__iter:3,87021
route__drc_errors__iter:4,1466
route__wirelength__iter:4,86871
route__drc_errors__iter:5,1172
route__wirelength__iter:5,86812
route__drc_errors__iter:6,799
route__wirelength__iter:6,86728
route__drc_errors__iter:7,695
route__wirelength__iter:7,86734
route__drc_errors__iter:8,591
route__wirelength__iter:8,86632
route__drc_errors__iter:9,474
route__wirelength__iter:9,86557
route__drc_errors__iter:10,391
route__wirelength__iter:10,86496
route__drc_errors__iter:11,190
route__wirelength__iter:11,86499
route__drc_errors__iter:12,156
route__wirelength__iter:12,86519
route__drc_errors__iter:13,91
route__wirelength__iter:13,86617
route__drc_errors__iter:14,47
route__wirelength__iter:14,86582
route__drc_errors__iter:15,46
route__wirelength__iter:15,86579
route__drc_errors__iter:16,44
route__wirelength__iter:16,86579
route__drc_errors__iter:17,44
route__wirelength__iter:17,86579
route__drc_errors__iter:18,44
route__wirelength__iter:18,86579
route__drc_errors__iter:19,44
route__wirelength__iter:19,86579
route__drc_errors__iter:20,43
route__wirelength__iter:20,86580
route__drc_errors__iter:21,35
route__wirelength__iter:21,86641
route__drc_errors__iter:22,33
route__wirelength__iter:22,86643
route__drc_errors__iter:23,24
route__wirelength__iter:23,86685
route__drc_errors__iter:24,24
route__wirelength__iter:24,86685
route__drc_errors__iter:25,24
route__wirelength__iter:25,86686
route__drc_errors__iter:26,24
route__wirelength__iter:26,86686
route__drc_errors__iter:27,15
route__wirelength__iter:27,86674
route__drc_errors__iter:28,2
route__wirelength__iter:28,86687
route__drc_errors__iter:29,2
route__wirelength__iter:29,86689
route__drc_errors__iter:30,2
route__wirelength__iter:30,86689
route__drc_errors__iter:31,2
route__wirelength__iter:31,86689
route__drc_errors__iter:32,0
route__wirelength__iter:32,86776
route__drc_errors,0
route__wirelength,86776
route__vias,27609
route__vias__singlecut,27609
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,513.97
timing__unannotated_net__count__corner:nom_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,16
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5648623950686557
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5272668007001955
timing__hold__ws__corner:min_tt_025C_1v80,0.31959280571018805
timing__setup__ws__corner:min_tt_025C_1v80,4.719504032274628
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.319593
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,4.719504
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,25
design__max_fanout_violation__count__corner:min_ss_100C_1v60,16
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8256333628245585
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7901539646231864
timing__hold__ws__corner:min_ss_100C_1v60,0.8410349321692571
timing__setup__ws__corner:min_ss_100C_1v60,0.0
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.841035
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,34
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,34
timing__unannotated_net__count__corner:min_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,16
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4576116837209881
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.43690502452538243
timing__hold__ws__corner:min_ff_n40C_1v95,0.11625833957926321
timing__setup__ws__corner:min_ff_n40C_1v95,6.867656415718138
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.116258
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,7.967421
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,16
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5831053582806375
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.543881510778212
timing__hold__ws__corner:max_tt_025C_1v80,0.33058789974552577
timing__setup__ws__corner:max_tt_025C_1v80,4.391390486654064
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.330588
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,4.391390
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,56
design__max_fanout_violation__count__corner:max_ss_100C_1v60,16
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8549846628235925
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8178621344993043
timing__hold__ws__corner:max_ss_100C_1v60,0.8589835752490869
timing__setup__ws__corner:max_ss_100C_1v60,0.0
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.858984
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,37
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,37
timing__unannotated_net__count__corner:max_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,16
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.47063837492654487
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4520002833289239
timing__hold__ws__corner:max_ff_n40C_1v95,0.12306411793499844
timing__setup__ws__corner:max_ff_n40C_1v95,6.792000931699189
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.123064
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,7.752110
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,39
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000698751
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000688082
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000127157
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000688082
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001380000000000000001079865363795562416271422989666461944580078125
ir__drop__worst,0.000069900000000000004989585133952090245657018385827541351318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
