

================================================================
== Vivado HLS Report for 'xfMat2Array'
================================================================
* Date:           Tue Dec 30 00:00:35 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+----------+
    |    Latency   |   Interval   | Pipeline |
    | min |   max  | min |   max  |   Type   |
    +-----+--------+-----+--------+----------+
    |   12|  921611|   12|  921611| dataflow |
    +-----+--------+-----+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+-----+--------+-----+--------+---------+
        |                   |                |    Latency   |   Interval   | Pipeline|
        |      Instance     |     Module     | min |   max  | min |   max  |   Type  |
        +-------------------+----------------+-----+--------+-----+--------+---------+
        |xfMat2hlsStrm9_U0  |xfMat2hlsStrm9  |    5|  921604|    5|  921604|   none  |
        |hlsStrm2Array_U0   |hlsStrm2Array   |   11|  921610|   11|  921610|   none  |
        +-------------------+----------------+-----+--------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        0|      -|      20|    152|
|Instance         |        -|      6|     500|    719|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     520|    873|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+-----+-----+
    |      Instance     |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+----------------+---------+-------+-----+-----+
    |hlsStrm2Array_U0   |hlsStrm2Array   |        0|      3|  243|  361|
    |xfMat2hlsStrm9_U0  |xfMat2hlsStrm9  |        0|      3|  257|  358|
    +-------------------+----------------+---------+-------+-----+-----+
    |Total              |                |        0|      6|  500|  719|
    +-------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |dstPtr_V_offset_c_i_U  |        0|  5|  44|     2|   32|       64|
    |srcMat_cols_c_i_i_U    |        0|  5|  44|     2|   32|       64|
    |srcMat_rows_c_i_i_U    |        0|  5|  44|     2|   32|       64|
    |strm_V_V_U             |        0|  5|  20|     2|    8|       16|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0| 20| 152|     8|  104|      208|
    +-----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|srcMat_rows_dout         |  in |   32|   ap_fifo  |   srcMat_rows   |    pointer   |
|srcMat_rows_empty_n      |  in |    1|   ap_fifo  |   srcMat_rows   |    pointer   |
|srcMat_rows_read         | out |    1|   ap_fifo  |   srcMat_rows   |    pointer   |
|srcMat_cols_dout         |  in |   32|   ap_fifo  |   srcMat_cols   |    pointer   |
|srcMat_cols_empty_n      |  in |    1|   ap_fifo  |   srcMat_cols   |    pointer   |
|srcMat_cols_read         | out |    1|   ap_fifo  |   srcMat_cols   |    pointer   |
|srcMat_data_V_address0   | out |   20|  ap_memory |  srcMat_data_V  |     array    |
|srcMat_data_V_ce0        | out |    1|  ap_memory |  srcMat_data_V  |     array    |
|srcMat_data_V_d0         | out |    1|  ap_memory |  srcMat_data_V  |     array    |
|srcMat_data_V_q0         |  in |    1|  ap_memory |  srcMat_data_V  |     array    |
|srcMat_data_V_we0        | out |    1|  ap_memory |  srcMat_data_V  |     array    |
|srcMat_data_V_address1   | out |   20|  ap_memory |  srcMat_data_V  |     array    |
|srcMat_data_V_ce1        | out |    1|  ap_memory |  srcMat_data_V  |     array    |
|srcMat_data_V_d1         | out |    1|  ap_memory |  srcMat_data_V  |     array    |
|srcMat_data_V_q1         |  in |    1|  ap_memory |  srcMat_data_V  |     array    |
|srcMat_data_V_we1        | out |    1|  ap_memory |  srcMat_data_V  |     array    |
|m_axi_dstPtr_V_AWVALID   | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWREADY   |  in |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWADDR    | out |   32|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWID      | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWLEN     | out |   32|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWSIZE    | out |    3|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWBURST   | out |    2|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWLOCK    | out |    2|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWCACHE   | out |    4|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWPROT    | out |    3|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWQOS     | out |    4|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWREGION  | out |    4|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_AWUSER    | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_WVALID    | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_WREADY    |  in |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_WDATA     | out |    8|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_WSTRB     | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_WLAST     | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_WID       | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_WUSER     | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARVALID   | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARREADY   |  in |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARADDR    | out |   32|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARID      | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARLEN     | out |   32|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARSIZE    | out |    3|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARBURST   | out |    2|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARLOCK    | out |    2|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARCACHE   | out |    4|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARPROT    | out |    3|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARQOS     | out |    4|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARREGION  | out |    4|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_ARUSER    | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_RVALID    |  in |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_RREADY    | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_RDATA     |  in |    8|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_RLAST     |  in |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_RID       |  in |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_RUSER     |  in |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_RRESP     |  in |    2|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_BVALID    |  in |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_BREADY    | out |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_BRESP     |  in |    2|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_BID       |  in |    1|    m_axi   |     dstPtr_V    |    pointer   |
|m_axi_dstPtr_V_BUSER     |  in |    1|    m_axi   |     dstPtr_V    |    pointer   |
|dstPtr_V_offset_dout     |  in |   32|   ap_fifo  | dstPtr_V_offset |    pointer   |
|dstPtr_V_offset_empty_n  |  in |    1|   ap_fifo  | dstPtr_V_offset |    pointer   |
|dstPtr_V_offset_read     | out |    1|   ap_fifo  | dstPtr_V_offset |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_hs |   xfMat2Array   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   xfMat2Array   | return value |
|srcMat_data_V_empty_n    |  in |    1| ap_ctrl_hs |   xfMat2Array   | return value |
|srcMat_data_V_read       | out |    1| ap_ctrl_hs |   xfMat2Array   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   xfMat2Array   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   xfMat2Array   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   xfMat2Array   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   xfMat2Array   | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   xfMat2Array   | return value |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dstPtr_V_offset_c_i = alloca i32, align 4"   --->   Operation 5 'alloca' 'dstPtr_V_offset_c_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%srcMat_cols_c_i_i = alloca i32, align 4" [./include\common/xf_utility.h:711]   --->   Operation 6 'alloca' 'srcMat_cols_c_i_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%srcMat_rows_c_i_i = alloca i32, align 4" [./include\common/xf_utility.h:711]   --->   Operation 7 'alloca' 'srcMat_rows_c_i_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%strm_V_V = alloca i8, align 1" [./include\common/xf_utility.h:719]   --->   Operation 8 'alloca' 'strm_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @xfMat2hlsStrm9(i32* nocapture %srcMat_rows, i32* %srcMat_cols, [921600 x i1]* nocapture %srcMat_data_V, i8* %strm_V_V, i32* %srcMat_rows_c_i_i, i32* %srcMat_cols_c_i_i, i32* nocapture %dstPtr_V_offset, i32* %dstPtr_V_offset_c_i)" [./include\common/xf_utility.h:711]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @xfMat2hlsStrm9(i32* nocapture %srcMat_rows, i32* %srcMat_cols, [921600 x i1]* nocapture %srcMat_data_V, i8* %strm_V_V, i32* %srcMat_rows_c_i_i, i32* %srcMat_cols_c_i_i, i32* nocapture %dstPtr_V_offset, i32* %dstPtr_V_offset_c_i)" [./include\common/xf_utility.h:711]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @hlsStrm2Array(i8* %strm_V_V, i8* %dstPtr_V, i32* nocapture %dstPtr_V_offset_c_i, i32* nocapture %srcMat_rows_c_i_i, i32* nocapture %srcMat_cols_c_i_i)" [./include\common/xf_utility.h:711]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstPtr_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [./include\common/xf_utility.h:713]   --->   Operation 20 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dstPtr_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @strm_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %strm_V_V, i8* %strm_V_V)"   --->   Operation 22 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %strm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @srcMat_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %srcMat_rows_c_i_i, i32* %srcMat_rows_c_i_i)" [./include\common/xf_utility.h:711]   --->   Operation 24 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_rows_c_i_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./include\common/xf_utility.h:711]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @srcMat_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %srcMat_cols_c_i_i, i32* %srcMat_cols_c_i_i)" [./include\common/xf_utility.h:711]   --->   Operation 26 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %srcMat_cols_c_i_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./include\common/xf_utility.h:711]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @dstPtr_OC_V_OC_offse, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %dstPtr_V_offset_c_i, i32* %dstPtr_V_offset_c_i)"   --->   Operation 28 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dstPtr_V_offset_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @hlsStrm2Array(i8* %strm_V_V, i8* %dstPtr_V, i32* nocapture %dstPtr_V_offset_c_i, i32* nocapture %srcMat_rows_c_i_i, i32* nocapture %srcMat_cols_c_i_i)" [./include\common/xf_utility.h:711]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcMat_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcMat_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcMat_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dstPtr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dstPtr_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dstPtr_V_offset_c_i (alloca              ) [ 01111]
srcMat_cols_c_i_i   (alloca              ) [ 01111]
srcMat_rows_c_i_i   (alloca              ) [ 01111]
strm_V_V            (alloca              ) [ 01111]
StgValue_10         (call                ) [ 00000]
StgValue_12         (specinterface       ) [ 00000]
StgValue_13         (specinterface       ) [ 00000]
StgValue_14         (specinterface       ) [ 00000]
StgValue_15         (specinterface       ) [ 00000]
StgValue_16         (specinterface       ) [ 00000]
StgValue_17         (specinterface       ) [ 00000]
StgValue_18         (specinterface       ) [ 00000]
StgValue_19         (specinterface       ) [ 00000]
StgValue_20         (specdataflowpipeline) [ 00000]
StgValue_21         (specinterface       ) [ 00000]
empty               (specchannel         ) [ 00000]
StgValue_23         (specinterface       ) [ 00000]
empty_8             (specchannel         ) [ 00000]
StgValue_25         (specinterface       ) [ 00000]
empty_9             (specchannel         ) [ 00000]
StgValue_27         (specinterface       ) [ 00000]
empty_10            (specchannel         ) [ 00000]
StgValue_29         (specinterface       ) [ 00000]
StgValue_30         (call                ) [ 00000]
StgValue_31         (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcMat_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMat_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="srcMat_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMat_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="srcMat_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMat_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dstPtr_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstPtr_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dstPtr_V_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstPtr_V_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2hlsStrm9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hlsStrm2Array"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMat_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMat_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstPtr_OC_V_OC_offse"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="dstPtr_V_offset_c_i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dstPtr_V_offset_c_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="srcMat_cols_c_i_i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcMat_cols_c_i_i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="srcMat_rows_c_i_i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcMat_rows_c_i_i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="strm_V_V_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="strm_V_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_xfMat2hlsStrm9_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="0" index="4" bw="8" slack="0"/>
<pin id="76" dir="0" index="5" bw="32" slack="0"/>
<pin id="77" dir="0" index="6" bw="32" slack="0"/>
<pin id="78" dir="0" index="7" bw="32" slack="0"/>
<pin id="79" dir="0" index="8" bw="32" slack="0"/>
<pin id="80" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_hlsStrm2Array_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="2"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="0" index="3" bw="32" slack="2"/>
<pin id="91" dir="0" index="4" bw="32" slack="2"/>
<pin id="92" dir="0" index="5" bw="32" slack="2"/>
<pin id="93" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="dstPtr_V_offset_c_i_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dstPtr_V_offset_c_i "/>
</bind>
</comp>

<comp id="102" class="1005" name="srcMat_cols_c_i_i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="srcMat_cols_c_i_i "/>
</bind>
</comp>

<comp id="108" class="1005" name="srcMat_rows_c_i_i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="srcMat_rows_c_i_i "/>
</bind>
</comp>

<comp id="114" class="1005" name="strm_V_V_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="strm_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="54" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="70" pin=8"/></net>

<net id="101"><net_src comp="96" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="105"><net_src comp="58" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="70" pin=6"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="111"><net_src comp="62" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="70" pin=5"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="117"><net_src comp="66" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dstPtr_V | {3 4 }
 - Input state : 
	Port: xfMat2Array : srcMat_rows | {1 2 }
	Port: xfMat2Array : srcMat_cols | {1 2 }
	Port: xfMat2Array : srcMat_data_V | {1 2 }
	Port: xfMat2Array : dstPtr_V | {}
	Port: xfMat2Array : dstPtr_V_offset | {1 2 }
  - Chain level:
	State 1
		StgValue_9 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   | grp_xfMat2hlsStrm9_fu_70 |    3    |  3.538  |   268   |   206   |
|          |  grp_hlsStrm2Array_fu_86 |    3    |  1.769  |   231   |   179   |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    6    |  5.307  |   499   |   385   |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|dstPtr_V_offset_c_i_reg_96|   32   |
| srcMat_cols_c_i_i_reg_102|   32   |
| srcMat_rows_c_i_i_reg_108|   32   |
|     strm_V_V_reg_114     |    8   |
+--------------------------+--------+
|           Total          |   104  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    5   |   499  |   385  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   104  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   603  |   385  |
+-----------+--------+--------+--------+--------+
