// Seed: 959027334
module module_0;
  id_1 :
  assert property (@(posedge 1'h0) id_1)
  else $display(1);
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  always @(posedge 1) id_10 = ~1;
  id_12(
      .id_0(1), .id_1(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin
    disable id_4;
  end
  module_0();
endmodule
