m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/anmol/udemy_verilog/022_ripple_adder_dataflow/sim
vbuilt_in_gates
Z0 !s110 1729501151
!i10b 1
!s100 c:?ZKQ@S`JiP;GMG]Gbh60
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGa`0?JgK1gf=IKPUm:aEL2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/anmol/udemy_verilog/024_built_in_gates/sim
w1729500895
8/home/anmol/udemy_verilog/024_built_in_gates/built_in_gates.v
F/home/anmol/udemy_verilog/024_built_in_gates/built_in_gates.v
!i122 4
L0 3 22
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1729501151.000000
!s107 /home/anmol/udemy_verilog/024_built_in_gates/built_in_gates.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/024_built_in_gates/built_in_gates.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtb_gates
!s110 1729501087
!i10b 1
!s100 ZOHRHzgRjB78hoII7NczL2
R1
IZ94dFb^;9k?F1H@nDU]f?1
R2
R3
w1729500896
Z8 8/home/anmol/udemy_verilog/024_built_in_gates/testbench.v
Z9 F/home/anmol/udemy_verilog/024_built_in_gates/testbench.v
!i122 1
Z10 L0 4 24
R4
r1
!s85 0
31
!s108 1729501087.000000
!s107 /home/anmol/udemy_verilog/024_built_in_gates/testbench.v|
Z11 !s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/024_built_in_gates/testbench.v|
!i113 1
R6
R7
vtestbench
R0
!i10b 1
!s100 FXA4=?lNMoKSInnP]LO7d1
R1
IYDB<87=gXljD6bILoDkCN1
R2
R3
w1729501142
R8
R9
!i122 5
R10
R4
r1
!s85 0
31
R5
Z12 !s107 /home/anmol/udemy_verilog/024_built_in_gates/testbench.v|
R11
!i113 1
R6
R7
