<stg><name>linear_forward_no_mu</name>


<trans_list>

<trans id="4246" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4427" from="2" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4428" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4339" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4340" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4341" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4342" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4343" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4344" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4345" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4346" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4347" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4348" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4349" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4350" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4351" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4352" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4353" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4354" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4355" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4356" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4357" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4358" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4359" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4360" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4361" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4362" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4363" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4364" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4365" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4366" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4367" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4368" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4369" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4370" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4371" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4372" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4373" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4374" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4375" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4376" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4377" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4378" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4379" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4380" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4381" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4382" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4383" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4384" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4385" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4386" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4387" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4388" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4389" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4390" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4391" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4392" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4393" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4394" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4395" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4396" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4397" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4398" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4399" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4400" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4401" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4402" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4403" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4404" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4405" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4406" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4407" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4408" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4409" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4410" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4411" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4412" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4413" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4414" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4415" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4416" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4417" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4418" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4419" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4420" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4421" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4422" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4423" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4424" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4425" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4426" from="90" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:0  %w_scale_V_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %w_scale_V)

]]></Node>
<StgValue><ssdm name="w_scale_V_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:1  %scales_0_V_read_1 = call i38 @_ssdm_op_Read.ap_auto.i38(i38 %scales_0_V_read)

]]></Node>
<StgValue><ssdm name="scales_0_V_read_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="63" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:2  %zext_ln119 = zext i26 %w_scale_V_read to i63

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="63" op_0_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:4  %sext_ln1118 = sext i38 %scales_0_V_read_1 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:5  %mul_ln1118 = mul i63 %zext_ln119, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="78" op_0_bw="63">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:6  %sext_ln1148 = sext i63 %mul_ln1118 to i78

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:7  br label %0

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i14 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln120_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1  %j_0_0 = phi i11 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %select_ln124_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2  %ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln121, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ko_0_0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %icmp_ln120 = icmp eq i14 %indvar_flatten, -7168

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %add_ln120_1 = add i14 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln120, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_3

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:0  %add_ln120 = add i11 1, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3  %icmp_ln121 = icmp eq i3 %ko_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:4  %select_ln124 = select i1 %icmp_ln121, i3 0, i3 %ko_0_0

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:11  %zext_ln124_1 = zext i3 %select_ln124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:86  %input_0_0_0_V_add = getelementptr [6 x i8]* %input_0_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_0_0_0_V_add"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:87  %input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_0_0_V_loa"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:100  %input_0_1_0_V_add = getelementptr [6 x i8]* %input_0_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_0_1_0_V_add"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:101  %input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_1_0_V_loa"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:112  %input_0_2_0_V_add = getelementptr [6 x i8]* %input_0_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_0_2_0_V_add"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:113  %input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_2_0_V_loa"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:124  %input_0_3_0_V_add = getelementptr [6 x i8]* %input_0_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_0_3_0_V_add"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:125  %input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_3_0_V_loa"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:137  %input_1_0_0_V_add = getelementptr [6 x i8]* %input_1_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_add"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:138  %input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_loa"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:149  %input_1_1_0_V_add = getelementptr [6 x i8]* %input_1_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_add"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:150  %input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_loa"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:161  %input_1_2_0_V_add = getelementptr [6 x i8]* %input_1_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_add"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:162  %input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_loa"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:173  %input_1_3_0_V_add = getelementptr [6 x i8]* %input_1_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_add"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:174  %input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_loa"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:186  %input_2_0_0_V_add = getelementptr [6 x i8]* %input_2_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_2_0_0_V_add"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:187  %input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_0_0_V_loa"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:198  %input_2_1_0_V_add = getelementptr [6 x i8]* %input_2_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_2_1_0_V_add"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:199  %input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_1_0_V_loa"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:210  %input_2_2_0_V_add = getelementptr [6 x i8]* %input_2_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_2_2_0_V_add"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:211  %input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_2_0_V_loa"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:222  %input_2_3_0_V_add = getelementptr [6 x i8]* %input_2_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_2_3_0_V_add"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:223  %input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_3_0_V_loa"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:235  %input_3_0_0_V_add = getelementptr [6 x i8]* %input_3_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_3_0_0_V_add"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:236  %input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_0_0_V_loa"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:247  %input_3_1_0_V_add = getelementptr [6 x i8]* %input_3_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_3_1_0_V_add"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:248  %input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_1_0_V_loa"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:259  %input_3_2_0_V_add = getelementptr [6 x i8]* %input_3_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_3_2_0_V_add"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:260  %input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_2_0_V_loa"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:271  %input_3_3_0_V_add = getelementptr [6 x i8]* %input_3_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_3_3_0_V_add"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:272  %input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_3_0_V_loa"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:284  %input_4_0_0_V_add = getelementptr [6 x i8]* %input_4_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_4_0_0_V_add"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:285  %input_4_0_0_V_loa = load i8* %input_4_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_0_0_V_loa"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:296  %input_4_1_0_V_add = getelementptr [6 x i8]* %input_4_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_4_1_0_V_add"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:297  %input_4_1_0_V_loa = load i8* %input_4_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_1_0_V_loa"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:308  %input_4_2_0_V_add = getelementptr [6 x i8]* %input_4_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_4_2_0_V_add"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:309  %input_4_2_0_V_loa = load i8* %input_4_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_2_0_V_loa"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:320  %input_4_3_0_V_add = getelementptr [6 x i8]* %input_4_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_4_3_0_V_add"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:321  %input_4_3_0_V_loa = load i8* %input_4_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_3_0_V_loa"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:333  %input_5_0_0_V_add = getelementptr [6 x i8]* %input_5_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_5_0_0_V_add"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:334  %input_5_0_0_V_loa = load i8* %input_5_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_0_0_V_loa"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:345  %input_5_1_0_V_add = getelementptr [6 x i8]* %input_5_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_5_1_0_V_add"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:346  %input_5_1_0_V_loa = load i8* %input_5_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_1_0_V_loa"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:357  %input_5_2_0_V_add = getelementptr [6 x i8]* %input_5_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_5_2_0_V_add"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:358  %input_5_2_0_V_loa = load i8* %input_5_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_2_0_V_loa"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:369  %input_5_3_0_V_add = getelementptr [6 x i8]* %input_5_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_5_3_0_V_add"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:370  %input_5_3_0_V_loa = load i8* %input_5_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_3_0_V_loa"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:382  %input_6_0_0_V_add = getelementptr [6 x i8]* %input_6_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_6_0_0_V_add"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:383  %input_6_0_0_V_loa = load i8* %input_6_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_0_0_V_loa"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:394  %input_6_1_0_V_add = getelementptr [6 x i8]* %input_6_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_6_1_0_V_add"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:395  %input_6_1_0_V_loa = load i8* %input_6_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_1_0_V_loa"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:406  %input_6_2_0_V_add = getelementptr [6 x i8]* %input_6_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_6_2_0_V_add"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:407  %input_6_2_0_V_loa = load i8* %input_6_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_2_0_V_loa"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:418  %input_6_3_0_V_add = getelementptr [6 x i8]* %input_6_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_6_3_0_V_add"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:419  %input_6_3_0_V_loa = load i8* %input_6_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_3_0_V_loa"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:431  %input_7_0_0_V_add = getelementptr [6 x i8]* %input_7_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_7_0_0_V_add"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:432  %input_7_0_0_V_loa = load i8* %input_7_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_0_0_V_loa"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:443  %input_7_1_0_V_add = getelementptr [6 x i8]* %input_7_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_7_1_0_V_add"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:444  %input_7_1_0_V_loa = load i8* %input_7_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_1_0_V_loa"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:455  %input_7_2_0_V_add = getelementptr [6 x i8]* %input_7_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_7_2_0_V_add"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:456  %input_7_2_0_V_loa = load i8* %input_7_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_2_0_V_loa"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:467  %input_7_3_0_V_add = getelementptr [6 x i8]* %input_7_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_7_3_0_V_add"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:468  %input_7_3_0_V_loa = load i8* %input_7_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_3_0_V_loa"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:480  %input_8_0_0_V_add = getelementptr [6 x i8]* %input_8_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_8_0_0_V_add"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:481  %input_8_0_0_V_loa = load i8* %input_8_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_0_0_V_loa"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:492  %input_8_1_0_V_add = getelementptr [6 x i8]* %input_8_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_8_1_0_V_add"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:493  %input_8_1_0_V_loa = load i8* %input_8_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_1_0_V_loa"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:504  %input_8_2_0_V_add = getelementptr [6 x i8]* %input_8_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_8_2_0_V_add"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:505  %input_8_2_0_V_loa = load i8* %input_8_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_2_0_V_loa"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:516  %input_8_3_0_V_add = getelementptr [6 x i8]* %input_8_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_8_3_0_V_add"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:517  %input_8_3_0_V_loa = load i8* %input_8_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_3_0_V_loa"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:529  %input_9_0_0_V_add = getelementptr [6 x i8]* %input_9_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_9_0_0_V_add"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:530  %input_9_0_0_V_loa = load i8* %input_9_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_0_0_V_loa"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:541  %input_9_1_0_V_add = getelementptr [6 x i8]* %input_9_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_9_1_0_V_add"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:542  %input_9_1_0_V_loa = load i8* %input_9_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_1_0_V_loa"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:553  %input_9_2_0_V_add = getelementptr [6 x i8]* %input_9_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_9_2_0_V_add"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:554  %input_9_2_0_V_loa = load i8* %input_9_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_2_0_V_loa"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:565  %input_9_3_0_V_add = getelementptr [6 x i8]* %input_9_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_9_3_0_V_add"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:566  %input_9_3_0_V_loa = load i8* %input_9_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_3_0_V_loa"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:578  %input_10_0_0_V_ad = getelementptr [6 x i8]* %input_10_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_10_0_0_V_ad"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:579  %input_10_0_0_V_lo = load i8* %input_10_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_0_0_V_lo"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:590  %input_10_1_0_V_ad = getelementptr [6 x i8]* %input_10_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_10_1_0_V_ad"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:591  %input_10_1_0_V_lo = load i8* %input_10_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_1_0_V_lo"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:602  %input_10_2_0_V_ad = getelementptr [6 x i8]* %input_10_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_10_2_0_V_ad"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:603  %input_10_2_0_V_lo = load i8* %input_10_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_2_0_V_lo"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:614  %input_10_3_0_V_ad = getelementptr [6 x i8]* %input_10_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_10_3_0_V_ad"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:615  %input_10_3_0_V_lo = load i8* %input_10_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_3_0_V_lo"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:627  %input_11_0_0_V_ad = getelementptr [6 x i8]* %input_11_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_11_0_0_V_ad"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:628  %input_11_0_0_V_lo = load i8* %input_11_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_0_0_V_lo"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:639  %input_11_1_0_V_ad = getelementptr [6 x i8]* %input_11_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_11_1_0_V_ad"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:640  %input_11_1_0_V_lo = load i8* %input_11_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_1_0_V_lo"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:651  %input_11_2_0_V_ad = getelementptr [6 x i8]* %input_11_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_11_2_0_V_ad"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:652  %input_11_2_0_V_lo = load i8* %input_11_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_2_0_V_lo"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:663  %input_11_3_0_V_ad = getelementptr [6 x i8]* %input_11_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_11_3_0_V_ad"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:664  %input_11_3_0_V_lo = load i8* %input_11_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_3_0_V_lo"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:676  %input_12_0_0_V_ad = getelementptr [6 x i8]* %input_12_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_12_0_0_V_ad"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:677  %input_12_0_0_V_lo = load i8* %input_12_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_0_0_V_lo"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:688  %input_12_1_0_V_ad = getelementptr [6 x i8]* %input_12_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_12_1_0_V_ad"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:689  %input_12_1_0_V_lo = load i8* %input_12_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_1_0_V_lo"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:700  %input_12_2_0_V_ad = getelementptr [6 x i8]* %input_12_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_12_2_0_V_ad"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:701  %input_12_2_0_V_lo = load i8* %input_12_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_2_0_V_lo"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:712  %input_12_3_0_V_ad = getelementptr [6 x i8]* %input_12_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_12_3_0_V_ad"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:713  %input_12_3_0_V_lo = load i8* %input_12_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_3_0_V_lo"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:725  %input_13_0_0_V_ad = getelementptr [6 x i8]* %input_13_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_13_0_0_V_ad"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:726  %input_13_0_0_V_lo = load i8* %input_13_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_0_0_V_lo"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:737  %input_13_1_0_V_ad = getelementptr [6 x i8]* %input_13_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_13_1_0_V_ad"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:738  %input_13_1_0_V_lo = load i8* %input_13_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_1_0_V_lo"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:749  %input_13_2_0_V_ad = getelementptr [6 x i8]* %input_13_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_13_2_0_V_ad"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:750  %input_13_2_0_V_lo = load i8* %input_13_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_2_0_V_lo"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:761  %input_13_3_0_V_ad = getelementptr [6 x i8]* %input_13_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_13_3_0_V_ad"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:762  %input_13_3_0_V_lo = load i8* %input_13_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_3_0_V_lo"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:774  %input_14_0_0_V_ad = getelementptr [6 x i8]* %input_14_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_14_0_0_V_ad"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:775  %input_14_0_0_V_lo = load i8* %input_14_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_0_0_V_lo"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:786  %input_14_1_0_V_ad = getelementptr [6 x i8]* %input_14_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_14_1_0_V_ad"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:787  %input_14_1_0_V_lo = load i8* %input_14_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_1_0_V_lo"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:798  %input_14_2_0_V_ad = getelementptr [6 x i8]* %input_14_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_14_2_0_V_ad"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:799  %input_14_2_0_V_lo = load i8* %input_14_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_2_0_V_lo"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:810  %input_14_3_0_V_ad = getelementptr [6 x i8]* %input_14_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_14_3_0_V_ad"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:811  %input_14_3_0_V_lo = load i8* %input_14_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_3_0_V_lo"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:823  %input_15_0_0_V_ad = getelementptr [6 x i8]* %input_15_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_15_0_0_V_ad"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:824  %input_15_0_0_V_lo = load i8* %input_15_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_0_0_V_lo"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:835  %input_15_1_0_V_ad = getelementptr [6 x i8]* %input_15_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_15_1_0_V_ad"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:836  %input_15_1_0_V_lo = load i8* %input_15_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_1_0_V_lo"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:847  %input_15_2_0_V_ad = getelementptr [6 x i8]* %input_15_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_15_2_0_V_ad"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:848  %input_15_2_0_V_lo = load i8* %input_15_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_2_0_V_lo"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:859  %input_15_3_0_V_ad = getelementptr [6 x i8]* %input_15_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_15_3_0_V_ad"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:860  %input_15_3_0_V_lo = load i8* %input_15_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_3_0_V_lo"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:872  %input_16_0_0_V_ad = getelementptr [6 x i8]* %input_16_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_16_0_0_V_ad"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:873  %input_16_0_0_V_lo = load i8* %input_16_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_16_0_0_V_lo"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:884  %input_16_1_0_V_ad = getelementptr [6 x i8]* %input_16_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_16_1_0_V_ad"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:885  %input_16_1_0_V_lo = load i8* %input_16_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_16_1_0_V_lo"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:896  %input_16_2_0_V_ad = getelementptr [6 x i8]* %input_16_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_16_2_0_V_ad"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:897  %input_16_2_0_V_lo = load i8* %input_16_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_16_2_0_V_lo"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:908  %input_16_3_0_V_ad = getelementptr [6 x i8]* %input_16_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_16_3_0_V_ad"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:909  %input_16_3_0_V_lo = load i8* %input_16_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_16_3_0_V_lo"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:921  %input_17_0_0_V_ad = getelementptr [6 x i8]* %input_17_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_17_0_0_V_ad"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:922  %input_17_0_0_V_lo = load i8* %input_17_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_17_0_0_V_lo"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:933  %input_17_1_0_V_ad = getelementptr [6 x i8]* %input_17_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_17_1_0_V_ad"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:934  %input_17_1_0_V_lo = load i8* %input_17_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_17_1_0_V_lo"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:945  %input_17_2_0_V_ad = getelementptr [6 x i8]* %input_17_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_17_2_0_V_ad"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:946  %input_17_2_0_V_lo = load i8* %input_17_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_17_2_0_V_lo"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:957  %input_17_3_0_V_ad = getelementptr [6 x i8]* %input_17_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_17_3_0_V_ad"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:958  %input_17_3_0_V_lo = load i8* %input_17_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_17_3_0_V_lo"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:970  %input_18_0_0_V_ad = getelementptr [6 x i8]* %input_18_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_18_0_0_V_ad"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:971  %input_18_0_0_V_lo = load i8* %input_18_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_18_0_0_V_lo"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:982  %input_18_1_0_V_ad = getelementptr [6 x i8]* %input_18_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_18_1_0_V_ad"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:983  %input_18_1_0_V_lo = load i8* %input_18_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_18_1_0_V_lo"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:994  %input_18_2_0_V_ad = getelementptr [6 x i8]* %input_18_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_18_2_0_V_ad"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:995  %input_18_2_0_V_lo = load i8* %input_18_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_18_2_0_V_lo"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1006  %input_18_3_0_V_ad = getelementptr [6 x i8]* %input_18_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_18_3_0_V_ad"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1007  %input_18_3_0_V_lo = load i8* %input_18_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_18_3_0_V_lo"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1019  %input_19_0_0_V_ad = getelementptr [6 x i8]* %input_19_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_19_0_0_V_ad"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1020  %input_19_0_0_V_lo = load i8* %input_19_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_19_0_0_V_lo"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1031  %input_19_1_0_V_ad = getelementptr [6 x i8]* %input_19_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_19_1_0_V_ad"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1032  %input_19_1_0_V_lo = load i8* %input_19_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_19_1_0_V_lo"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1043  %input_19_2_0_V_ad = getelementptr [6 x i8]* %input_19_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_19_2_0_V_ad"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1044  %input_19_2_0_V_lo = load i8* %input_19_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_19_2_0_V_lo"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1055  %input_19_3_0_V_ad = getelementptr [6 x i8]* %input_19_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_19_3_0_V_ad"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1056  %input_19_3_0_V_lo = load i8* %input_19_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_19_3_0_V_lo"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1068  %input_20_0_0_V_ad = getelementptr [6 x i8]* %input_20_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_20_0_0_V_ad"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1069  %input_20_0_0_V_lo = load i8* %input_20_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_20_0_0_V_lo"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1080  %input_20_1_0_V_ad = getelementptr [6 x i8]* %input_20_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_20_1_0_V_ad"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1081  %input_20_1_0_V_lo = load i8* %input_20_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_20_1_0_V_lo"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1092  %input_20_2_0_V_ad = getelementptr [6 x i8]* %input_20_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_20_2_0_V_ad"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1093  %input_20_2_0_V_lo = load i8* %input_20_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_20_2_0_V_lo"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1104  %input_20_3_0_V_ad = getelementptr [6 x i8]* %input_20_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_20_3_0_V_ad"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1105  %input_20_3_0_V_lo = load i8* %input_20_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_20_3_0_V_lo"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1117  %input_21_0_0_V_ad = getelementptr [6 x i8]* %input_21_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_21_0_0_V_ad"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1118  %input_21_0_0_V_lo = load i8* %input_21_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_21_0_0_V_lo"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1129  %input_21_1_0_V_ad = getelementptr [6 x i8]* %input_21_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_21_1_0_V_ad"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1130  %input_21_1_0_V_lo = load i8* %input_21_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_21_1_0_V_lo"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1141  %input_21_2_0_V_ad = getelementptr [6 x i8]* %input_21_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_21_2_0_V_ad"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1142  %input_21_2_0_V_lo = load i8* %input_21_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_21_2_0_V_lo"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1153  %input_21_3_0_V_ad = getelementptr [6 x i8]* %input_21_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_21_3_0_V_ad"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1154  %input_21_3_0_V_lo = load i8* %input_21_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_21_3_0_V_lo"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1166  %input_22_0_0_V_ad = getelementptr [6 x i8]* %input_22_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_22_0_0_V_ad"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1167  %input_22_0_0_V_lo = load i8* %input_22_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_22_0_0_V_lo"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1178  %input_22_1_0_V_ad = getelementptr [6 x i8]* %input_22_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_22_1_0_V_ad"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1179  %input_22_1_0_V_lo = load i8* %input_22_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_22_1_0_V_lo"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1190  %input_22_2_0_V_ad = getelementptr [6 x i8]* %input_22_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_22_2_0_V_ad"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1191  %input_22_2_0_V_lo = load i8* %input_22_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_22_2_0_V_lo"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1202  %input_22_3_0_V_ad = getelementptr [6 x i8]* %input_22_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_22_3_0_V_ad"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1203  %input_22_3_0_V_lo = load i8* %input_22_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_22_3_0_V_lo"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1215  %input_23_0_0_V_ad = getelementptr [6 x i8]* %input_23_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_23_0_0_V_ad"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1216  %input_23_0_0_V_lo = load i8* %input_23_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_23_0_0_V_lo"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1227  %input_23_1_0_V_ad = getelementptr [6 x i8]* %input_23_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_23_1_0_V_ad"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1228  %input_23_1_0_V_lo = load i8* %input_23_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_23_1_0_V_lo"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1239  %input_23_2_0_V_ad = getelementptr [6 x i8]* %input_23_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_23_2_0_V_ad"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1240  %input_23_2_0_V_lo = load i8* %input_23_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_23_2_0_V_lo"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1251  %input_23_3_0_V_ad = getelementptr [6 x i8]* %input_23_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_23_3_0_V_ad"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1252  %input_23_3_0_V_lo = load i8* %input_23_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_23_3_0_V_lo"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1264  %input_24_0_0_V_ad = getelementptr [6 x i8]* %input_24_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_24_0_0_V_ad"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1265  %input_24_0_0_V_lo = load i8* %input_24_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_24_0_0_V_lo"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1276  %input_24_1_0_V_ad = getelementptr [6 x i8]* %input_24_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_24_1_0_V_ad"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1277  %input_24_1_0_V_lo = load i8* %input_24_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_24_1_0_V_lo"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1288  %input_24_2_0_V_ad = getelementptr [6 x i8]* %input_24_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_24_2_0_V_ad"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1289  %input_24_2_0_V_lo = load i8* %input_24_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_24_2_0_V_lo"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1300  %input_24_3_0_V_ad = getelementptr [6 x i8]* %input_24_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_24_3_0_V_ad"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1301  %input_24_3_0_V_lo = load i8* %input_24_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_24_3_0_V_lo"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1313  %input_25_0_0_V_ad = getelementptr [6 x i8]* %input_25_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_25_0_0_V_ad"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1314  %input_25_0_0_V_lo = load i8* %input_25_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_25_0_0_V_lo"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1325  %input_25_1_0_V_ad = getelementptr [6 x i8]* %input_25_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_25_1_0_V_ad"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1326  %input_25_1_0_V_lo = load i8* %input_25_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_25_1_0_V_lo"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1337  %input_25_2_0_V_ad = getelementptr [6 x i8]* %input_25_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_25_2_0_V_ad"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1338  %input_25_2_0_V_lo = load i8* %input_25_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_25_2_0_V_lo"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1349  %input_25_3_0_V_ad = getelementptr [6 x i8]* %input_25_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_25_3_0_V_ad"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1350  %input_25_3_0_V_lo = load i8* %input_25_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_25_3_0_V_lo"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1362  %input_26_0_0_V_ad = getelementptr [6 x i8]* %input_26_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_26_0_0_V_ad"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1363  %input_26_0_0_V_lo = load i8* %input_26_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_26_0_0_V_lo"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1374  %input_26_1_0_V_ad = getelementptr [6 x i8]* %input_26_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_26_1_0_V_ad"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1375  %input_26_1_0_V_lo = load i8* %input_26_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_26_1_0_V_lo"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1386  %input_26_2_0_V_ad = getelementptr [6 x i8]* %input_26_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_26_2_0_V_ad"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1387  %input_26_2_0_V_lo = load i8* %input_26_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_26_2_0_V_lo"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1398  %input_26_3_0_V_ad = getelementptr [6 x i8]* %input_26_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_26_3_0_V_ad"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1399  %input_26_3_0_V_lo = load i8* %input_26_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_26_3_0_V_lo"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1411  %input_27_0_0_V_ad = getelementptr [6 x i8]* %input_27_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_27_0_0_V_ad"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1412  %input_27_0_0_V_lo = load i8* %input_27_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_27_0_0_V_lo"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1423  %input_27_1_0_V_ad = getelementptr [6 x i8]* %input_27_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_27_1_0_V_ad"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1424  %input_27_1_0_V_lo = load i8* %input_27_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_27_1_0_V_lo"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1435  %input_27_2_0_V_ad = getelementptr [6 x i8]* %input_27_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_27_2_0_V_ad"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1436  %input_27_2_0_V_lo = load i8* %input_27_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_27_2_0_V_lo"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1447  %input_27_3_0_V_ad = getelementptr [6 x i8]* %input_27_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_27_3_0_V_ad"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1448  %input_27_3_0_V_lo = load i8* %input_27_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_27_3_0_V_lo"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1460  %input_28_0_0_V_ad = getelementptr [6 x i8]* %input_28_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_28_0_0_V_ad"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1461  %input_28_0_0_V_lo = load i8* %input_28_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_28_0_0_V_lo"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1472  %input_28_1_0_V_ad = getelementptr [6 x i8]* %input_28_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_28_1_0_V_ad"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1473  %input_28_1_0_V_lo = load i8* %input_28_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_28_1_0_V_lo"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1484  %input_28_2_0_V_ad = getelementptr [6 x i8]* %input_28_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_28_2_0_V_ad"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1485  %input_28_2_0_V_lo = load i8* %input_28_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_28_2_0_V_lo"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1496  %input_28_3_0_V_ad = getelementptr [6 x i8]* %input_28_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_28_3_0_V_ad"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1497  %input_28_3_0_V_lo = load i8* %input_28_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_28_3_0_V_lo"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1509  %input_29_0_0_V_ad = getelementptr [6 x i8]* %input_29_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_29_0_0_V_ad"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1510  %input_29_0_0_V_lo = load i8* %input_29_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_29_0_0_V_lo"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1521  %input_29_1_0_V_ad = getelementptr [6 x i8]* %input_29_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_29_1_0_V_ad"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1522  %input_29_1_0_V_lo = load i8* %input_29_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_29_1_0_V_lo"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1533  %input_29_2_0_V_ad = getelementptr [6 x i8]* %input_29_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_29_2_0_V_ad"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1534  %input_29_2_0_V_lo = load i8* %input_29_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_29_2_0_V_lo"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1545  %input_29_3_0_V_ad = getelementptr [6 x i8]* %input_29_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_29_3_0_V_ad"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1546  %input_29_3_0_V_lo = load i8* %input_29_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_29_3_0_V_lo"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1558  %input_30_0_0_V_ad = getelementptr [6 x i8]* %input_30_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_30_0_0_V_ad"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1559  %input_30_0_0_V_lo = load i8* %input_30_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_30_0_0_V_lo"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1570  %input_30_1_0_V_ad = getelementptr [6 x i8]* %input_30_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_30_1_0_V_ad"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1571  %input_30_1_0_V_lo = load i8* %input_30_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_30_1_0_V_lo"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1582  %input_30_2_0_V_ad = getelementptr [6 x i8]* %input_30_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_30_2_0_V_ad"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1583  %input_30_2_0_V_lo = load i8* %input_30_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_30_2_0_V_lo"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1594  %input_30_3_0_V_ad = getelementptr [6 x i8]* %input_30_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_30_3_0_V_ad"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1595  %input_30_3_0_V_lo = load i8* %input_30_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_30_3_0_V_lo"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1607  %input_31_0_0_V_ad = getelementptr [6 x i8]* %input_31_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_31_0_0_V_ad"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1608  %input_31_0_0_V_lo = load i8* %input_31_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_31_0_0_V_lo"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1619  %input_31_1_0_V_ad = getelementptr [6 x i8]* %input_31_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_31_1_0_V_ad"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1620  %input_31_1_0_V_lo = load i8* %input_31_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_31_1_0_V_lo"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1631  %input_31_2_0_V_ad = getelementptr [6 x i8]* %input_31_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_31_2_0_V_ad"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1632  %input_31_2_0_V_lo = load i8* %input_31_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_31_2_0_V_lo"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1643  %input_31_3_0_V_ad = getelementptr [6 x i8]* %input_31_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_31_3_0_V_ad"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1644  %input_31_3_0_V_lo = load i8* %input_31_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_31_3_0_V_lo"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1656  %input_32_0_0_V_ad = getelementptr [6 x i8]* %input_32_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_32_0_0_V_ad"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1657  %input_32_0_0_V_lo = load i8* %input_32_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_32_0_0_V_lo"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1668  %input_32_1_0_V_ad = getelementptr [6 x i8]* %input_32_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_32_1_0_V_ad"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1669  %input_32_1_0_V_lo = load i8* %input_32_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_32_1_0_V_lo"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1680  %input_32_2_0_V_ad = getelementptr [6 x i8]* %input_32_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_32_2_0_V_ad"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1681  %input_32_2_0_V_lo = load i8* %input_32_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_32_2_0_V_lo"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1692  %input_32_3_0_V_ad = getelementptr [6 x i8]* %input_32_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_32_3_0_V_ad"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1693  %input_32_3_0_V_lo = load i8* %input_32_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_32_3_0_V_lo"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1705  %input_33_0_0_V_ad = getelementptr [6 x i8]* %input_33_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_33_0_0_V_ad"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1706  %input_33_0_0_V_lo = load i8* %input_33_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_33_0_0_V_lo"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1717  %input_33_1_0_V_ad = getelementptr [6 x i8]* %input_33_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_33_1_0_V_ad"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1718  %input_33_1_0_V_lo = load i8* %input_33_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_33_1_0_V_lo"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1729  %input_33_2_0_V_ad = getelementptr [6 x i8]* %input_33_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_33_2_0_V_ad"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1730  %input_33_2_0_V_lo = load i8* %input_33_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_33_2_0_V_lo"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1741  %input_33_3_0_V_ad = getelementptr [6 x i8]* %input_33_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_33_3_0_V_ad"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1742  %input_33_3_0_V_lo = load i8* %input_33_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_33_3_0_V_lo"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1754  %input_34_0_0_V_ad = getelementptr [6 x i8]* %input_34_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_34_0_0_V_ad"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1755  %input_34_0_0_V_lo = load i8* %input_34_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_34_0_0_V_lo"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1766  %input_34_1_0_V_ad = getelementptr [6 x i8]* %input_34_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_34_1_0_V_ad"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1767  %input_34_1_0_V_lo = load i8* %input_34_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_34_1_0_V_lo"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1778  %input_34_2_0_V_ad = getelementptr [6 x i8]* %input_34_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_34_2_0_V_ad"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1779  %input_34_2_0_V_lo = load i8* %input_34_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_34_2_0_V_lo"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1790  %input_34_3_0_V_ad = getelementptr [6 x i8]* %input_34_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_34_3_0_V_ad"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1791  %input_34_3_0_V_lo = load i8* %input_34_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_34_3_0_V_lo"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1803  %input_35_0_0_V_ad = getelementptr [6 x i8]* %input_35_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_35_0_0_V_ad"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1804  %input_35_0_0_V_lo = load i8* %input_35_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_35_0_0_V_lo"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1815  %input_35_1_0_V_ad = getelementptr [6 x i8]* %input_35_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_35_1_0_V_ad"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1816  %input_35_1_0_V_lo = load i8* %input_35_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_35_1_0_V_lo"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1827  %input_35_2_0_V_ad = getelementptr [6 x i8]* %input_35_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_35_2_0_V_ad"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1828  %input_35_2_0_V_lo = load i8* %input_35_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_35_2_0_V_lo"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1839  %input_35_3_0_V_ad = getelementptr [6 x i8]* %input_35_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_35_3_0_V_ad"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1840  %input_35_3_0_V_lo = load i8* %input_35_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_35_3_0_V_lo"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1852  %input_36_0_0_V_ad = getelementptr [6 x i8]* %input_36_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_36_0_0_V_ad"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1853  %input_36_0_0_V_lo = load i8* %input_36_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_36_0_0_V_lo"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1864  %input_36_1_0_V_ad = getelementptr [6 x i8]* %input_36_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_36_1_0_V_ad"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1865  %input_36_1_0_V_lo = load i8* %input_36_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_36_1_0_V_lo"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1876  %input_36_2_0_V_ad = getelementptr [6 x i8]* %input_36_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_36_2_0_V_ad"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1877  %input_36_2_0_V_lo = load i8* %input_36_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_36_2_0_V_lo"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1888  %input_36_3_0_V_ad = getelementptr [6 x i8]* %input_36_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_36_3_0_V_ad"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1889  %input_36_3_0_V_lo = load i8* %input_36_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_36_3_0_V_lo"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1901  %input_37_0_0_V_ad = getelementptr [6 x i8]* %input_37_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_37_0_0_V_ad"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1902  %input_37_0_0_V_lo = load i8* %input_37_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_37_0_0_V_lo"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1913  %input_37_1_0_V_ad = getelementptr [6 x i8]* %input_37_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_37_1_0_V_ad"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1914  %input_37_1_0_V_lo = load i8* %input_37_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_37_1_0_V_lo"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1925  %input_37_2_0_V_ad = getelementptr [6 x i8]* %input_37_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_37_2_0_V_ad"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1926  %input_37_2_0_V_lo = load i8* %input_37_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_37_2_0_V_lo"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1937  %input_37_3_0_V_ad = getelementptr [6 x i8]* %input_37_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_37_3_0_V_ad"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1938  %input_37_3_0_V_lo = load i8* %input_37_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_37_3_0_V_lo"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1950  %input_38_0_0_V_ad = getelementptr [6 x i8]* %input_38_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_38_0_0_V_ad"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1951  %input_38_0_0_V_lo = load i8* %input_38_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_38_0_0_V_lo"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1962  %input_38_1_0_V_ad = getelementptr [6 x i8]* %input_38_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_38_1_0_V_ad"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1963  %input_38_1_0_V_lo = load i8* %input_38_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_38_1_0_V_lo"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1974  %input_38_2_0_V_ad = getelementptr [6 x i8]* %input_38_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_38_2_0_V_ad"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1975  %input_38_2_0_V_lo = load i8* %input_38_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_38_2_0_V_lo"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1986  %input_38_3_0_V_ad = getelementptr [6 x i8]* %input_38_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_38_3_0_V_ad"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1987  %input_38_3_0_V_lo = load i8* %input_38_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_38_3_0_V_lo"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1999  %input_39_0_0_V_ad = getelementptr [6 x i8]* %input_39_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_39_0_0_V_ad"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2000  %input_39_0_0_V_lo = load i8* %input_39_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_39_0_0_V_lo"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2011  %input_39_1_0_V_ad = getelementptr [6 x i8]* %input_39_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_39_1_0_V_ad"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2012  %input_39_1_0_V_lo = load i8* %input_39_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_39_1_0_V_lo"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2023  %input_39_2_0_V_ad = getelementptr [6 x i8]* %input_39_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_39_2_0_V_ad"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2024  %input_39_2_0_V_lo = load i8* %input_39_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_39_2_0_V_lo"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2035  %input_39_3_0_V_ad = getelementptr [6 x i8]* %input_39_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_39_3_0_V_ad"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2036  %input_39_3_0_V_lo = load i8* %input_39_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_39_3_0_V_lo"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2048  %input_40_0_0_V_ad = getelementptr [6 x i8]* %input_40_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_40_0_0_V_ad"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2049  %input_40_0_0_V_lo = load i8* %input_40_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_40_0_0_V_lo"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2060  %input_40_1_0_V_ad = getelementptr [6 x i8]* %input_40_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_40_1_0_V_ad"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2061  %input_40_1_0_V_lo = load i8* %input_40_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_40_1_0_V_lo"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2072  %input_40_2_0_V_ad = getelementptr [6 x i8]* %input_40_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_40_2_0_V_ad"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2073  %input_40_2_0_V_lo = load i8* %input_40_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_40_2_0_V_lo"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2084  %input_40_3_0_V_ad = getelementptr [6 x i8]* %input_40_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_40_3_0_V_ad"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2085  %input_40_3_0_V_lo = load i8* %input_40_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_40_3_0_V_lo"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2097  %input_41_0_0_V_ad = getelementptr [6 x i8]* %input_41_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_41_0_0_V_ad"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2098  %input_41_0_0_V_lo = load i8* %input_41_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_41_0_0_V_lo"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2109  %input_41_1_0_V_ad = getelementptr [6 x i8]* %input_41_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_41_1_0_V_ad"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2110  %input_41_1_0_V_lo = load i8* %input_41_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_41_1_0_V_lo"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2121  %input_41_2_0_V_ad = getelementptr [6 x i8]* %input_41_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_41_2_0_V_ad"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2122  %input_41_2_0_V_lo = load i8* %input_41_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_41_2_0_V_lo"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2133  %input_41_3_0_V_ad = getelementptr [6 x i8]* %input_41_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_41_3_0_V_ad"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2134  %input_41_3_0_V_lo = load i8* %input_41_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_41_3_0_V_lo"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2146  %input_42_0_0_V_ad = getelementptr [6 x i8]* %input_42_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_42_0_0_V_ad"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2147  %input_42_0_0_V_lo = load i8* %input_42_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_42_0_0_V_lo"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2158  %input_42_1_0_V_ad = getelementptr [6 x i8]* %input_42_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_42_1_0_V_ad"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2159  %input_42_1_0_V_lo = load i8* %input_42_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_42_1_0_V_lo"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2170  %input_42_2_0_V_ad = getelementptr [6 x i8]* %input_42_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_42_2_0_V_ad"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2171  %input_42_2_0_V_lo = load i8* %input_42_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_42_2_0_V_lo"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2182  %input_42_3_0_V_ad = getelementptr [6 x i8]* %input_42_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_42_3_0_V_ad"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2183  %input_42_3_0_V_lo = load i8* %input_42_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_42_3_0_V_lo"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2195  %input_43_0_0_V_ad = getelementptr [6 x i8]* %input_43_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_43_0_0_V_ad"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2196  %input_43_0_0_V_lo = load i8* %input_43_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_43_0_0_V_lo"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2207  %input_43_1_0_V_ad = getelementptr [6 x i8]* %input_43_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_43_1_0_V_ad"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2208  %input_43_1_0_V_lo = load i8* %input_43_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_43_1_0_V_lo"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2219  %input_43_2_0_V_ad = getelementptr [6 x i8]* %input_43_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_43_2_0_V_ad"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2220  %input_43_2_0_V_lo = load i8* %input_43_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_43_2_0_V_lo"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2231  %input_43_3_0_V_ad = getelementptr [6 x i8]* %input_43_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_43_3_0_V_ad"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2232  %input_43_3_0_V_lo = load i8* %input_43_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_43_3_0_V_lo"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2244  %input_44_0_0_V_ad = getelementptr [6 x i8]* %input_44_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_44_0_0_V_ad"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2245  %input_44_0_0_V_lo = load i8* %input_44_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_44_0_0_V_lo"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2256  %input_44_1_0_V_ad = getelementptr [6 x i8]* %input_44_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_44_1_0_V_ad"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2257  %input_44_1_0_V_lo = load i8* %input_44_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_44_1_0_V_lo"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2268  %input_44_2_0_V_ad = getelementptr [6 x i8]* %input_44_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_44_2_0_V_ad"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2269  %input_44_2_0_V_lo = load i8* %input_44_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_44_2_0_V_lo"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2280  %input_44_3_0_V_ad = getelementptr [6 x i8]* %input_44_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_44_3_0_V_ad"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2281  %input_44_3_0_V_lo = load i8* %input_44_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_44_3_0_V_lo"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2293  %input_45_0_0_V_ad = getelementptr [6 x i8]* %input_45_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_45_0_0_V_ad"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2294  %input_45_0_0_V_lo = load i8* %input_45_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_45_0_0_V_lo"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2305  %input_45_1_0_V_ad = getelementptr [6 x i8]* %input_45_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_45_1_0_V_ad"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2306  %input_45_1_0_V_lo = load i8* %input_45_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_45_1_0_V_lo"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2317  %input_45_2_0_V_ad = getelementptr [6 x i8]* %input_45_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_45_2_0_V_ad"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2318  %input_45_2_0_V_lo = load i8* %input_45_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_45_2_0_V_lo"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2329  %input_45_3_0_V_ad = getelementptr [6 x i8]* %input_45_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_45_3_0_V_ad"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2330  %input_45_3_0_V_lo = load i8* %input_45_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_45_3_0_V_lo"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2342  %input_46_0_0_V_ad = getelementptr [6 x i8]* %input_46_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_46_0_0_V_ad"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2343  %input_46_0_0_V_lo = load i8* %input_46_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_46_0_0_V_lo"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2354  %input_46_1_0_V_ad = getelementptr [6 x i8]* %input_46_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_46_1_0_V_ad"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2355  %input_46_1_0_V_lo = load i8* %input_46_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_46_1_0_V_lo"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2366  %input_46_2_0_V_ad = getelementptr [6 x i8]* %input_46_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_46_2_0_V_ad"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2367  %input_46_2_0_V_lo = load i8* %input_46_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_46_2_0_V_lo"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2378  %input_46_3_0_V_ad = getelementptr [6 x i8]* %input_46_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_46_3_0_V_ad"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2379  %input_46_3_0_V_lo = load i8* %input_46_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_46_3_0_V_lo"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2391  %input_47_0_0_V_ad = getelementptr [6 x i8]* %input_47_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_47_0_0_V_ad"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2392  %input_47_0_0_V_lo = load i8* %input_47_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_47_0_0_V_lo"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2403  %input_47_1_0_V_ad = getelementptr [6 x i8]* %input_47_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_47_1_0_V_ad"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2404  %input_47_1_0_V_lo = load i8* %input_47_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_47_1_0_V_lo"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2415  %input_47_2_0_V_ad = getelementptr [6 x i8]* %input_47_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_47_2_0_V_ad"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2416  %input_47_2_0_V_lo = load i8* %input_47_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_47_2_0_V_lo"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2427  %input_47_3_0_V_ad = getelementptr [6 x i8]* %input_47_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_47_3_0_V_ad"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2428  %input_47_3_0_V_lo = load i8* %input_47_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_47_3_0_V_lo"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2440  %input_48_0_0_V_ad = getelementptr [6 x i8]* %input_48_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_48_0_0_V_ad"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2441  %input_48_0_0_V_lo = load i8* %input_48_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_48_0_0_V_lo"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2452  %input_48_1_0_V_ad = getelementptr [6 x i8]* %input_48_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_48_1_0_V_ad"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2453  %input_48_1_0_V_lo = load i8* %input_48_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_48_1_0_V_lo"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2464  %input_48_2_0_V_ad = getelementptr [6 x i8]* %input_48_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_48_2_0_V_ad"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2465  %input_48_2_0_V_lo = load i8* %input_48_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_48_2_0_V_lo"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2476  %input_48_3_0_V_ad = getelementptr [6 x i8]* %input_48_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_48_3_0_V_ad"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2477  %input_48_3_0_V_lo = load i8* %input_48_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_48_3_0_V_lo"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2489  %input_49_0_0_V_ad = getelementptr [6 x i8]* %input_49_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_49_0_0_V_ad"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2490  %input_49_0_0_V_lo = load i8* %input_49_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_49_0_0_V_lo"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2501  %input_49_1_0_V_ad = getelementptr [6 x i8]* %input_49_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_49_1_0_V_ad"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2502  %input_49_1_0_V_lo = load i8* %input_49_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_49_1_0_V_lo"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2513  %input_49_2_0_V_ad = getelementptr [6 x i8]* %input_49_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_49_2_0_V_ad"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2514  %input_49_2_0_V_lo = load i8* %input_49_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_49_2_0_V_lo"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2525  %input_49_3_0_V_ad = getelementptr [6 x i8]* %input_49_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_49_3_0_V_ad"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2526  %input_49_3_0_V_lo = load i8* %input_49_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_49_3_0_V_lo"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2538  %input_50_0_0_V_ad = getelementptr [6 x i8]* %input_50_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_50_0_0_V_ad"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2539  %input_50_0_0_V_lo = load i8* %input_50_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_50_0_0_V_lo"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2550  %input_50_1_0_V_ad = getelementptr [6 x i8]* %input_50_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_50_1_0_V_ad"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2551  %input_50_1_0_V_lo = load i8* %input_50_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_50_1_0_V_lo"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2562  %input_50_2_0_V_ad = getelementptr [6 x i8]* %input_50_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_50_2_0_V_ad"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2563  %input_50_2_0_V_lo = load i8* %input_50_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_50_2_0_V_lo"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2574  %input_50_3_0_V_ad = getelementptr [6 x i8]* %input_50_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_50_3_0_V_ad"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2575  %input_50_3_0_V_lo = load i8* %input_50_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_50_3_0_V_lo"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2587  %input_51_0_0_V_ad = getelementptr [6 x i8]* %input_51_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_51_0_0_V_ad"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2588  %input_51_0_0_V_lo = load i8* %input_51_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_51_0_0_V_lo"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2599  %input_51_1_0_V_ad = getelementptr [6 x i8]* %input_51_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_51_1_0_V_ad"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2600  %input_51_1_0_V_lo = load i8* %input_51_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_51_1_0_V_lo"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2611  %input_51_2_0_V_ad = getelementptr [6 x i8]* %input_51_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_51_2_0_V_ad"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2612  %input_51_2_0_V_lo = load i8* %input_51_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_51_2_0_V_lo"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2623  %input_51_3_0_V_ad = getelementptr [6 x i8]* %input_51_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_51_3_0_V_ad"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2624  %input_51_3_0_V_lo = load i8* %input_51_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_51_3_0_V_lo"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2636  %input_52_0_0_V_ad = getelementptr [6 x i8]* %input_52_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_52_0_0_V_ad"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2637  %input_52_0_0_V_lo = load i8* %input_52_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_52_0_0_V_lo"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2648  %input_52_1_0_V_ad = getelementptr [6 x i8]* %input_52_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_52_1_0_V_ad"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2649  %input_52_1_0_V_lo = load i8* %input_52_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_52_1_0_V_lo"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2660  %input_52_2_0_V_ad = getelementptr [6 x i8]* %input_52_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_52_2_0_V_ad"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2661  %input_52_2_0_V_lo = load i8* %input_52_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_52_2_0_V_lo"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2672  %input_52_3_0_V_ad = getelementptr [6 x i8]* %input_52_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_52_3_0_V_ad"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2673  %input_52_3_0_V_lo = load i8* %input_52_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_52_3_0_V_lo"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2685  %input_53_0_0_V_ad = getelementptr [6 x i8]* %input_53_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_53_0_0_V_ad"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2686  %input_53_0_0_V_lo = load i8* %input_53_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_53_0_0_V_lo"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2697  %input_53_1_0_V_ad = getelementptr [6 x i8]* %input_53_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_53_1_0_V_ad"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2698  %input_53_1_0_V_lo = load i8* %input_53_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_53_1_0_V_lo"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2709  %input_53_2_0_V_ad = getelementptr [6 x i8]* %input_53_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_53_2_0_V_ad"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2710  %input_53_2_0_V_lo = load i8* %input_53_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_53_2_0_V_lo"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2721  %input_53_3_0_V_ad = getelementptr [6 x i8]* %input_53_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_53_3_0_V_ad"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2722  %input_53_3_0_V_lo = load i8* %input_53_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_53_3_0_V_lo"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2734  %input_54_0_0_V_ad = getelementptr [6 x i8]* %input_54_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_54_0_0_V_ad"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2735  %input_54_0_0_V_lo = load i8* %input_54_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_54_0_0_V_lo"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2746  %input_54_1_0_V_ad = getelementptr [6 x i8]* %input_54_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_54_1_0_V_ad"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2747  %input_54_1_0_V_lo = load i8* %input_54_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_54_1_0_V_lo"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2758  %input_54_2_0_V_ad = getelementptr [6 x i8]* %input_54_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_54_2_0_V_ad"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2759  %input_54_2_0_V_lo = load i8* %input_54_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_54_2_0_V_lo"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2770  %input_54_3_0_V_ad = getelementptr [6 x i8]* %input_54_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_54_3_0_V_ad"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2771  %input_54_3_0_V_lo = load i8* %input_54_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_54_3_0_V_lo"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2783  %input_55_0_0_V_ad = getelementptr [6 x i8]* %input_55_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_55_0_0_V_ad"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2784  %input_55_0_0_V_lo = load i8* %input_55_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_55_0_0_V_lo"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2795  %input_55_1_0_V_ad = getelementptr [6 x i8]* %input_55_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_55_1_0_V_ad"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2796  %input_55_1_0_V_lo = load i8* %input_55_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_55_1_0_V_lo"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2807  %input_55_2_0_V_ad = getelementptr [6 x i8]* %input_55_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_55_2_0_V_ad"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2808  %input_55_2_0_V_lo = load i8* %input_55_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_55_2_0_V_lo"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2819  %input_55_3_0_V_ad = getelementptr [6 x i8]* %input_55_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_55_3_0_V_ad"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2820  %input_55_3_0_V_lo = load i8* %input_55_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_55_3_0_V_lo"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2832  %input_56_0_0_V_ad = getelementptr [6 x i8]* %input_56_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_56_0_0_V_ad"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2833  %input_56_0_0_V_lo = load i8* %input_56_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_56_0_0_V_lo"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2844  %input_56_1_0_V_ad = getelementptr [6 x i8]* %input_56_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_56_1_0_V_ad"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2845  %input_56_1_0_V_lo = load i8* %input_56_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_56_1_0_V_lo"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2856  %input_56_2_0_V_ad = getelementptr [6 x i8]* %input_56_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_56_2_0_V_ad"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2857  %input_56_2_0_V_lo = load i8* %input_56_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_56_2_0_V_lo"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2868  %input_56_3_0_V_ad = getelementptr [6 x i8]* %input_56_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_56_3_0_V_ad"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2869  %input_56_3_0_V_lo = load i8* %input_56_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_56_3_0_V_lo"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2881  %input_57_0_0_V_ad = getelementptr [6 x i8]* %input_57_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_57_0_0_V_ad"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2882  %input_57_0_0_V_lo = load i8* %input_57_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_57_0_0_V_lo"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2893  %input_57_1_0_V_ad = getelementptr [6 x i8]* %input_57_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_57_1_0_V_ad"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2894  %input_57_1_0_V_lo = load i8* %input_57_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_57_1_0_V_lo"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2905  %input_57_2_0_V_ad = getelementptr [6 x i8]* %input_57_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_57_2_0_V_ad"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2906  %input_57_2_0_V_lo = load i8* %input_57_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_57_2_0_V_lo"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2917  %input_57_3_0_V_ad = getelementptr [6 x i8]* %input_57_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_57_3_0_V_ad"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2918  %input_57_3_0_V_lo = load i8* %input_57_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_57_3_0_V_lo"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2930  %input_58_0_0_V_ad = getelementptr [6 x i8]* %input_58_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_58_0_0_V_ad"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2931  %input_58_0_0_V_lo = load i8* %input_58_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_58_0_0_V_lo"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2942  %input_58_1_0_V_ad = getelementptr [6 x i8]* %input_58_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_58_1_0_V_ad"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2943  %input_58_1_0_V_lo = load i8* %input_58_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_58_1_0_V_lo"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2954  %input_58_2_0_V_ad = getelementptr [6 x i8]* %input_58_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_58_2_0_V_ad"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2955  %input_58_2_0_V_lo = load i8* %input_58_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_58_2_0_V_lo"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2966  %input_58_3_0_V_ad = getelementptr [6 x i8]* %input_58_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_58_3_0_V_ad"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2967  %input_58_3_0_V_lo = load i8* %input_58_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_58_3_0_V_lo"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2979  %input_59_0_0_V_ad = getelementptr [6 x i8]* %input_59_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_59_0_0_V_ad"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2980  %input_59_0_0_V_lo = load i8* %input_59_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_59_0_0_V_lo"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2991  %input_59_1_0_V_ad = getelementptr [6 x i8]* %input_59_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_59_1_0_V_ad"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2992  %input_59_1_0_V_lo = load i8* %input_59_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_59_1_0_V_lo"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3003  %input_59_2_0_V_ad = getelementptr [6 x i8]* %input_59_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_59_2_0_V_ad"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3004  %input_59_2_0_V_lo = load i8* %input_59_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_59_2_0_V_lo"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3015  %input_59_3_0_V_ad = getelementptr [6 x i8]* %input_59_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_59_3_0_V_ad"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3016  %input_59_3_0_V_lo = load i8* %input_59_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_59_3_0_V_lo"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3028  %input_60_0_0_V_ad = getelementptr [6 x i8]* %input_60_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_60_0_0_V_ad"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3029  %input_60_0_0_V_lo = load i8* %input_60_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_60_0_0_V_lo"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3040  %input_60_1_0_V_ad = getelementptr [6 x i8]* %input_60_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_60_1_0_V_ad"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3041  %input_60_1_0_V_lo = load i8* %input_60_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_60_1_0_V_lo"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3052  %input_60_2_0_V_ad = getelementptr [6 x i8]* %input_60_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_60_2_0_V_ad"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3053  %input_60_2_0_V_lo = load i8* %input_60_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_60_2_0_V_lo"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3064  %input_60_3_0_V_ad = getelementptr [6 x i8]* %input_60_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_60_3_0_V_ad"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3065  %input_60_3_0_V_lo = load i8* %input_60_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_60_3_0_V_lo"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3077  %input_61_0_0_V_ad = getelementptr [6 x i8]* %input_61_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_61_0_0_V_ad"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3078  %input_61_0_0_V_lo = load i8* %input_61_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_61_0_0_V_lo"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3089  %input_61_1_0_V_ad = getelementptr [6 x i8]* %input_61_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_61_1_0_V_ad"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3090  %input_61_1_0_V_lo = load i8* %input_61_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_61_1_0_V_lo"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3101  %input_61_2_0_V_ad = getelementptr [6 x i8]* %input_61_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_61_2_0_V_ad"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3102  %input_61_2_0_V_lo = load i8* %input_61_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_61_2_0_V_lo"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3113  %input_61_3_0_V_ad = getelementptr [6 x i8]* %input_61_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_61_3_0_V_ad"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3114  %input_61_3_0_V_lo = load i8* %input_61_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_61_3_0_V_lo"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3126  %input_62_0_0_V_ad = getelementptr [6 x i8]* %input_62_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_62_0_0_V_ad"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3127  %input_62_0_0_V_lo = load i8* %input_62_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_62_0_0_V_lo"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3138  %input_62_1_0_V_ad = getelementptr [6 x i8]* %input_62_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_62_1_0_V_ad"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3139  %input_62_1_0_V_lo = load i8* %input_62_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_62_1_0_V_lo"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3150  %input_62_2_0_V_ad = getelementptr [6 x i8]* %input_62_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_62_2_0_V_ad"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3151  %input_62_2_0_V_lo = load i8* %input_62_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_62_2_0_V_lo"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3162  %input_62_3_0_V_ad = getelementptr [6 x i8]* %input_62_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_62_3_0_V_ad"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3163  %input_62_3_0_V_lo = load i8* %input_62_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_62_3_0_V_lo"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3175  %input_63_0_0_V_ad = getelementptr [6 x i8]* %input_63_0_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_63_0_0_V_ad"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3176  %input_63_0_0_V_lo = load i8* %input_63_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_63_0_0_V_lo"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3187  %input_63_1_0_V_ad = getelementptr [6 x i8]* %input_63_1_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_63_1_0_V_ad"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3188  %input_63_1_0_V_lo = load i8* %input_63_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_63_1_0_V_lo"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3199  %input_63_2_0_V_ad = getelementptr [6 x i8]* %input_63_2_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_63_2_0_V_ad"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3200  %input_63_2_0_V_lo = load i8* %input_63_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_63_2_0_V_lo"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3211  %input_63_3_0_V_ad = getelementptr [6 x i8]* %input_63_3_0_V, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="input_63_3_0_V_ad"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3212  %input_63_3_0_V_lo = load i8* %input_63_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_63_3_0_V_lo"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="623" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:5  %select_ln124_1 = select i1 %icmp_ln121, i11 %add_ln120, i11 %j_0_0

]]></Node>
<StgValue><ssdm name="select_ln124_1"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="15" op_0_bw="11">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:7  %zext_ln121 = zext i11 %select_ln124_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:12  %tmp_51 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %select_ln124, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="15" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:13  %zext_ln124_2 = zext i14 %tmp_51 to i15

]]></Node>
<StgValue><ssdm name="zext_ln124_2"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:14  %tmp_52 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %select_ln124, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:15  %zext_ln124_3 = zext i12 %tmp_52 to i15

]]></Node>
<StgValue><ssdm name="zext_ln124_3"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:16  %sub_ln124 = sub i15 %zext_ln124_2, %zext_ln124_3

]]></Node>
<StgValue><ssdm name="sub_ln124"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:17  %add_ln124 = add i15 %zext_ln121, %sub_ln124

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="15">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:18  %sext_ln124 = sext i15 %add_ln124 to i64

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:19  %packed_weights_0_ad = getelementptr [9216 x i8]* %packed_weights_0, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_0_ad"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:20  %packed_weights_1_ad = getelementptr [9216 x i8]* %packed_weights_1, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_1_ad"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:21  %packed_weights_2_ad = getelementptr [9216 x i8]* %packed_weights_2, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_2_ad"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:22  %packed_weights_3_ad = getelementptr [9216 x i8]* %packed_weights_3, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_3_ad"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:23  %packed_weights_4_ad = getelementptr [9216 x i8]* %packed_weights_4, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_4_ad"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:24  %packed_weights_5_ad = getelementptr [9216 x i8]* %packed_weights_5, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_5_ad"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:25  %packed_weights_6_ad = getelementptr [9216 x i8]* %packed_weights_6, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_6_ad"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:26  %packed_weights_7_ad = getelementptr [9216 x i8]* %packed_weights_7, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_7_ad"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:27  %packed_weights_8_ad = getelementptr [9216 x i8]* %packed_weights_8, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_8_ad"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:28  %packed_weights_9_ad = getelementptr [9216 x i8]* %packed_weights_9, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_9_ad"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:29  %packed_weights_10_a = getelementptr [9216 x i8]* %packed_weights_10, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_10_a"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:30  %packed_weights_11_a = getelementptr [9216 x i8]* %packed_weights_11, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_11_a"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:31  %packed_weights_12_a = getelementptr [9216 x i8]* %packed_weights_12, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_12_a"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:32  %packed_weights_13_a = getelementptr [9216 x i8]* %packed_weights_13, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_13_a"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:33  %packed_weights_14_a = getelementptr [9216 x i8]* %packed_weights_14, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_14_a"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:34  %packed_weights_15_a = getelementptr [9216 x i8]* %packed_weights_15, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_15_a"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:35  %packed_weights_16_a = getelementptr [9216 x i8]* %packed_weights_16, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_16_a"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:36  %packed_weights_17_a = getelementptr [9216 x i8]* %packed_weights_17, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_17_a"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:37  %packed_weights_18_a = getelementptr [9216 x i8]* %packed_weights_18, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_18_a"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:38  %packed_weights_19_a = getelementptr [9216 x i8]* %packed_weights_19, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_19_a"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:39  %packed_weights_20_a = getelementptr [9216 x i8]* %packed_weights_20, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_20_a"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:40  %packed_weights_21_a = getelementptr [9216 x i8]* %packed_weights_21, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_21_a"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:41  %packed_weights_22_a = getelementptr [9216 x i8]* %packed_weights_22, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_22_a"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:42  %packed_weights_23_a = getelementptr [9216 x i8]* %packed_weights_23, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_23_a"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:43  %packed_weights_24_a = getelementptr [9216 x i8]* %packed_weights_24, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_24_a"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:44  %packed_weights_25_a = getelementptr [9216 x i8]* %packed_weights_25, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_25_a"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:45  %packed_weights_26_a = getelementptr [9216 x i8]* %packed_weights_26, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_26_a"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:46  %packed_weights_27_a = getelementptr [9216 x i8]* %packed_weights_27, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_27_a"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:47  %packed_weights_28_a = getelementptr [9216 x i8]* %packed_weights_28, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_28_a"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:48  %packed_weights_29_a = getelementptr [9216 x i8]* %packed_weights_29, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_29_a"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:49  %packed_weights_30_a = getelementptr [9216 x i8]* %packed_weights_30, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_30_a"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:50  %packed_weights_31_a = getelementptr [9216 x i8]* %packed_weights_31, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_31_a"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:51  %packed_weights_32_a = getelementptr [9216 x i8]* %packed_weights_32, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_32_a"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:52  %packed_weights_33_a = getelementptr [9216 x i8]* %packed_weights_33, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_33_a"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:53  %packed_weights_34_a = getelementptr [9216 x i8]* %packed_weights_34, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_34_a"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:54  %packed_weights_35_a = getelementptr [9216 x i8]* %packed_weights_35, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_35_a"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:55  %packed_weights_36_a = getelementptr [9216 x i8]* %packed_weights_36, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_36_a"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:56  %packed_weights_37_a = getelementptr [9216 x i8]* %packed_weights_37, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_37_a"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:57  %packed_weights_38_a = getelementptr [9216 x i8]* %packed_weights_38, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_38_a"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:58  %packed_weights_39_a = getelementptr [9216 x i8]* %packed_weights_39, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_39_a"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:59  %packed_weights_40_a = getelementptr [9216 x i8]* %packed_weights_40, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_40_a"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:60  %packed_weights_41_a = getelementptr [9216 x i8]* %packed_weights_41, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_41_a"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:61  %packed_weights_42_a = getelementptr [9216 x i8]* %packed_weights_42, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_42_a"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:62  %packed_weights_43_a = getelementptr [9216 x i8]* %packed_weights_43, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_43_a"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:63  %packed_weights_44_a = getelementptr [9216 x i8]* %packed_weights_44, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_44_a"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:64  %packed_weights_45_a = getelementptr [9216 x i8]* %packed_weights_45, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_45_a"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:65  %packed_weights_46_a = getelementptr [9216 x i8]* %packed_weights_46, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_46_a"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:66  %packed_weights_47_a = getelementptr [9216 x i8]* %packed_weights_47, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_47_a"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:67  %packed_weights_48_a = getelementptr [9216 x i8]* %packed_weights_48, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_48_a"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:68  %packed_weights_49_a = getelementptr [9216 x i8]* %packed_weights_49, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_49_a"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:69  %packed_weights_50_a = getelementptr [9216 x i8]* %packed_weights_50, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_50_a"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:70  %packed_weights_51_a = getelementptr [9216 x i8]* %packed_weights_51, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_51_a"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:71  %packed_weights_52_a = getelementptr [9216 x i8]* %packed_weights_52, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_52_a"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:72  %packed_weights_53_a = getelementptr [9216 x i8]* %packed_weights_53, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_53_a"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:73  %packed_weights_54_a = getelementptr [9216 x i8]* %packed_weights_54, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_54_a"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:74  %packed_weights_55_a = getelementptr [9216 x i8]* %packed_weights_55, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_55_a"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:75  %packed_weights_56_a = getelementptr [9216 x i8]* %packed_weights_56, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_56_a"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:76  %packed_weights_57_a = getelementptr [9216 x i8]* %packed_weights_57, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_57_a"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:77  %packed_weights_58_a = getelementptr [9216 x i8]* %packed_weights_58, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_58_a"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:78  %packed_weights_59_a = getelementptr [9216 x i8]* %packed_weights_59, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_59_a"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:79  %packed_weights_60_a = getelementptr [9216 x i8]* %packed_weights_60, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_60_a"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:80  %packed_weights_61_a = getelementptr [9216 x i8]* %packed_weights_61, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_61_a"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:81  %packed_weights_62_a = getelementptr [9216 x i8]* %packed_weights_62, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_62_a"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:82  %packed_weights_63_a = getelementptr [9216 x i8]* %packed_weights_63, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="packed_weights_63_a"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:83  %packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_0_lo"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:87  %input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_0_0_V_loa"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:101  %input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_1_0_V_loa"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:113  %input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_2_0_V_loa"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:125  %input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_3_0_V_loa"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:134  %packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_1_lo"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:138  %input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_loa"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:150  %input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_loa"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:162  %input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_loa"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:174  %input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_loa"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:183  %packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_2_lo"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:187  %input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_0_0_V_loa"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:199  %input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_1_0_V_loa"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:211  %input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_2_0_V_loa"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:223  %input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_3_0_V_loa"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:232  %packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_3_lo"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:236  %input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_0_0_V_loa"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:248  %input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_1_0_V_loa"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:260  %input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_2_0_V_loa"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:272  %input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_3_0_V_loa"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:281  %packed_weights_4_lo = load i8* %packed_weights_4_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_4_lo"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:285  %input_4_0_0_V_loa = load i8* %input_4_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_0_0_V_loa"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:297  %input_4_1_0_V_loa = load i8* %input_4_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_1_0_V_loa"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:309  %input_4_2_0_V_loa = load i8* %input_4_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_2_0_V_loa"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:321  %input_4_3_0_V_loa = load i8* %input_4_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_3_0_V_loa"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:330  %packed_weights_5_lo = load i8* %packed_weights_5_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_5_lo"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:334  %input_5_0_0_V_loa = load i8* %input_5_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_0_0_V_loa"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:346  %input_5_1_0_V_loa = load i8* %input_5_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_1_0_V_loa"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:358  %input_5_2_0_V_loa = load i8* %input_5_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_2_0_V_loa"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:370  %input_5_3_0_V_loa = load i8* %input_5_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_3_0_V_loa"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:379  %packed_weights_6_lo = load i8* %packed_weights_6_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_6_lo"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:383  %input_6_0_0_V_loa = load i8* %input_6_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_0_0_V_loa"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:395  %input_6_1_0_V_loa = load i8* %input_6_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_1_0_V_loa"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:407  %input_6_2_0_V_loa = load i8* %input_6_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_2_0_V_loa"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:419  %input_6_3_0_V_loa = load i8* %input_6_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_3_0_V_loa"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:428  %packed_weights_7_lo = load i8* %packed_weights_7_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_7_lo"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:432  %input_7_0_0_V_loa = load i8* %input_7_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_0_0_V_loa"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:444  %input_7_1_0_V_loa = load i8* %input_7_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_1_0_V_loa"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:456  %input_7_2_0_V_loa = load i8* %input_7_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_2_0_V_loa"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:468  %input_7_3_0_V_loa = load i8* %input_7_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_3_0_V_loa"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:477  %packed_weights_8_lo = load i8* %packed_weights_8_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_8_lo"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:481  %input_8_0_0_V_loa = load i8* %input_8_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_0_0_V_loa"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:493  %input_8_1_0_V_loa = load i8* %input_8_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_1_0_V_loa"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:505  %input_8_2_0_V_loa = load i8* %input_8_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_2_0_V_loa"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:517  %input_8_3_0_V_loa = load i8* %input_8_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_3_0_V_loa"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:526  %packed_weights_9_lo = load i8* %packed_weights_9_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_9_lo"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:530  %input_9_0_0_V_loa = load i8* %input_9_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_0_0_V_loa"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:542  %input_9_1_0_V_loa = load i8* %input_9_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_1_0_V_loa"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:554  %input_9_2_0_V_loa = load i8* %input_9_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_2_0_V_loa"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:566  %input_9_3_0_V_loa = load i8* %input_9_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_3_0_V_loa"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:575  %packed_weights_10_l = load i8* %packed_weights_10_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_10_l"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:579  %input_10_0_0_V_lo = load i8* %input_10_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_0_0_V_lo"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:591  %input_10_1_0_V_lo = load i8* %input_10_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_1_0_V_lo"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:603  %input_10_2_0_V_lo = load i8* %input_10_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_2_0_V_lo"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:615  %input_10_3_0_V_lo = load i8* %input_10_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_3_0_V_lo"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:624  %packed_weights_11_l = load i8* %packed_weights_11_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_11_l"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:628  %input_11_0_0_V_lo = load i8* %input_11_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_0_0_V_lo"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:640  %input_11_1_0_V_lo = load i8* %input_11_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_1_0_V_lo"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:652  %input_11_2_0_V_lo = load i8* %input_11_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_2_0_V_lo"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:664  %input_11_3_0_V_lo = load i8* %input_11_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_3_0_V_lo"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:673  %packed_weights_12_l = load i8* %packed_weights_12_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_12_l"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:677  %input_12_0_0_V_lo = load i8* %input_12_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_0_0_V_lo"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:689  %input_12_1_0_V_lo = load i8* %input_12_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_1_0_V_lo"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:701  %input_12_2_0_V_lo = load i8* %input_12_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_2_0_V_lo"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:713  %input_12_3_0_V_lo = load i8* %input_12_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_3_0_V_lo"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:722  %packed_weights_13_l = load i8* %packed_weights_13_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_13_l"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:726  %input_13_0_0_V_lo = load i8* %input_13_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_0_0_V_lo"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:738  %input_13_1_0_V_lo = load i8* %input_13_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_1_0_V_lo"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:750  %input_13_2_0_V_lo = load i8* %input_13_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_2_0_V_lo"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:762  %input_13_3_0_V_lo = load i8* %input_13_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_3_0_V_lo"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:771  %packed_weights_14_l = load i8* %packed_weights_14_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_14_l"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:775  %input_14_0_0_V_lo = load i8* %input_14_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_0_0_V_lo"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:787  %input_14_1_0_V_lo = load i8* %input_14_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_1_0_V_lo"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:799  %input_14_2_0_V_lo = load i8* %input_14_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_2_0_V_lo"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:811  %input_14_3_0_V_lo = load i8* %input_14_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_3_0_V_lo"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:820  %packed_weights_15_l = load i8* %packed_weights_15_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_15_l"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:824  %input_15_0_0_V_lo = load i8* %input_15_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_0_0_V_lo"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:836  %input_15_1_0_V_lo = load i8* %input_15_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_1_0_V_lo"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:848  %input_15_2_0_V_lo = load i8* %input_15_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_2_0_V_lo"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:860  %input_15_3_0_V_lo = load i8* %input_15_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_3_0_V_lo"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:869  %packed_weights_16_l = load i8* %packed_weights_16_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_16_l"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:873  %input_16_0_0_V_lo = load i8* %input_16_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_16_0_0_V_lo"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:885  %input_16_1_0_V_lo = load i8* %input_16_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_16_1_0_V_lo"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:897  %input_16_2_0_V_lo = load i8* %input_16_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_16_2_0_V_lo"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:909  %input_16_3_0_V_lo = load i8* %input_16_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_16_3_0_V_lo"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:918  %packed_weights_17_l = load i8* %packed_weights_17_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_17_l"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:922  %input_17_0_0_V_lo = load i8* %input_17_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_17_0_0_V_lo"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:934  %input_17_1_0_V_lo = load i8* %input_17_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_17_1_0_V_lo"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:946  %input_17_2_0_V_lo = load i8* %input_17_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_17_2_0_V_lo"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:958  %input_17_3_0_V_lo = load i8* %input_17_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_17_3_0_V_lo"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:967  %packed_weights_18_l = load i8* %packed_weights_18_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_18_l"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:971  %input_18_0_0_V_lo = load i8* %input_18_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_18_0_0_V_lo"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:983  %input_18_1_0_V_lo = load i8* %input_18_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_18_1_0_V_lo"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:995  %input_18_2_0_V_lo = load i8* %input_18_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_18_2_0_V_lo"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1007  %input_18_3_0_V_lo = load i8* %input_18_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_18_3_0_V_lo"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1016  %packed_weights_19_l = load i8* %packed_weights_19_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_19_l"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1020  %input_19_0_0_V_lo = load i8* %input_19_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_19_0_0_V_lo"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1032  %input_19_1_0_V_lo = load i8* %input_19_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_19_1_0_V_lo"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1044  %input_19_2_0_V_lo = load i8* %input_19_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_19_2_0_V_lo"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1056  %input_19_3_0_V_lo = load i8* %input_19_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_19_3_0_V_lo"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1065  %packed_weights_20_l = load i8* %packed_weights_20_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_20_l"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1069  %input_20_0_0_V_lo = load i8* %input_20_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_20_0_0_V_lo"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1081  %input_20_1_0_V_lo = load i8* %input_20_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_20_1_0_V_lo"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1093  %input_20_2_0_V_lo = load i8* %input_20_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_20_2_0_V_lo"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1105  %input_20_3_0_V_lo = load i8* %input_20_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_20_3_0_V_lo"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1114  %packed_weights_21_l = load i8* %packed_weights_21_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_21_l"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1118  %input_21_0_0_V_lo = load i8* %input_21_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_21_0_0_V_lo"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1130  %input_21_1_0_V_lo = load i8* %input_21_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_21_1_0_V_lo"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1142  %input_21_2_0_V_lo = load i8* %input_21_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_21_2_0_V_lo"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1154  %input_21_3_0_V_lo = load i8* %input_21_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_21_3_0_V_lo"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1163  %packed_weights_22_l = load i8* %packed_weights_22_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_22_l"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1167  %input_22_0_0_V_lo = load i8* %input_22_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_22_0_0_V_lo"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1179  %input_22_1_0_V_lo = load i8* %input_22_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_22_1_0_V_lo"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1191  %input_22_2_0_V_lo = load i8* %input_22_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_22_2_0_V_lo"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1203  %input_22_3_0_V_lo = load i8* %input_22_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_22_3_0_V_lo"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1212  %packed_weights_23_l = load i8* %packed_weights_23_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_23_l"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1216  %input_23_0_0_V_lo = load i8* %input_23_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_23_0_0_V_lo"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1228  %input_23_1_0_V_lo = load i8* %input_23_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_23_1_0_V_lo"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1240  %input_23_2_0_V_lo = load i8* %input_23_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_23_2_0_V_lo"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1252  %input_23_3_0_V_lo = load i8* %input_23_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_23_3_0_V_lo"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1261  %packed_weights_24_l = load i8* %packed_weights_24_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_24_l"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1265  %input_24_0_0_V_lo = load i8* %input_24_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_24_0_0_V_lo"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1277  %input_24_1_0_V_lo = load i8* %input_24_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_24_1_0_V_lo"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1289  %input_24_2_0_V_lo = load i8* %input_24_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_24_2_0_V_lo"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1301  %input_24_3_0_V_lo = load i8* %input_24_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_24_3_0_V_lo"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1310  %packed_weights_25_l = load i8* %packed_weights_25_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_25_l"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1314  %input_25_0_0_V_lo = load i8* %input_25_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_25_0_0_V_lo"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1326  %input_25_1_0_V_lo = load i8* %input_25_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_25_1_0_V_lo"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1338  %input_25_2_0_V_lo = load i8* %input_25_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_25_2_0_V_lo"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1350  %input_25_3_0_V_lo = load i8* %input_25_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_25_3_0_V_lo"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1359  %packed_weights_26_l = load i8* %packed_weights_26_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_26_l"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1363  %input_26_0_0_V_lo = load i8* %input_26_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_26_0_0_V_lo"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1375  %input_26_1_0_V_lo = load i8* %input_26_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_26_1_0_V_lo"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1387  %input_26_2_0_V_lo = load i8* %input_26_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_26_2_0_V_lo"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1399  %input_26_3_0_V_lo = load i8* %input_26_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_26_3_0_V_lo"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1408  %packed_weights_27_l = load i8* %packed_weights_27_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_27_l"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1412  %input_27_0_0_V_lo = load i8* %input_27_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_27_0_0_V_lo"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1424  %input_27_1_0_V_lo = load i8* %input_27_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_27_1_0_V_lo"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1436  %input_27_2_0_V_lo = load i8* %input_27_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_27_2_0_V_lo"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1448  %input_27_3_0_V_lo = load i8* %input_27_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_27_3_0_V_lo"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1457  %packed_weights_28_l = load i8* %packed_weights_28_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_28_l"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1461  %input_28_0_0_V_lo = load i8* %input_28_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_28_0_0_V_lo"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1473  %input_28_1_0_V_lo = load i8* %input_28_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_28_1_0_V_lo"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1485  %input_28_2_0_V_lo = load i8* %input_28_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_28_2_0_V_lo"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1497  %input_28_3_0_V_lo = load i8* %input_28_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_28_3_0_V_lo"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1506  %packed_weights_29_l = load i8* %packed_weights_29_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_29_l"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1510  %input_29_0_0_V_lo = load i8* %input_29_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_29_0_0_V_lo"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1522  %input_29_1_0_V_lo = load i8* %input_29_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_29_1_0_V_lo"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1534  %input_29_2_0_V_lo = load i8* %input_29_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_29_2_0_V_lo"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1546  %input_29_3_0_V_lo = load i8* %input_29_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_29_3_0_V_lo"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1555  %packed_weights_30_l = load i8* %packed_weights_30_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_30_l"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1559  %input_30_0_0_V_lo = load i8* %input_30_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_30_0_0_V_lo"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1571  %input_30_1_0_V_lo = load i8* %input_30_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_30_1_0_V_lo"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1583  %input_30_2_0_V_lo = load i8* %input_30_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_30_2_0_V_lo"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1595  %input_30_3_0_V_lo = load i8* %input_30_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_30_3_0_V_lo"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1604  %packed_weights_31_l = load i8* %packed_weights_31_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_31_l"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1608  %input_31_0_0_V_lo = load i8* %input_31_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_31_0_0_V_lo"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1620  %input_31_1_0_V_lo = load i8* %input_31_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_31_1_0_V_lo"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1632  %input_31_2_0_V_lo = load i8* %input_31_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_31_2_0_V_lo"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1644  %input_31_3_0_V_lo = load i8* %input_31_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_31_3_0_V_lo"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1653  %packed_weights_32_l = load i8* %packed_weights_32_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_32_l"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1657  %input_32_0_0_V_lo = load i8* %input_32_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_32_0_0_V_lo"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1669  %input_32_1_0_V_lo = load i8* %input_32_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_32_1_0_V_lo"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1681  %input_32_2_0_V_lo = load i8* %input_32_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_32_2_0_V_lo"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1693  %input_32_3_0_V_lo = load i8* %input_32_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_32_3_0_V_lo"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1702  %packed_weights_33_l = load i8* %packed_weights_33_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_33_l"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1706  %input_33_0_0_V_lo = load i8* %input_33_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_33_0_0_V_lo"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1718  %input_33_1_0_V_lo = load i8* %input_33_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_33_1_0_V_lo"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1730  %input_33_2_0_V_lo = load i8* %input_33_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_33_2_0_V_lo"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1742  %input_33_3_0_V_lo = load i8* %input_33_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_33_3_0_V_lo"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1751  %packed_weights_34_l = load i8* %packed_weights_34_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_34_l"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1755  %input_34_0_0_V_lo = load i8* %input_34_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_34_0_0_V_lo"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1767  %input_34_1_0_V_lo = load i8* %input_34_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_34_1_0_V_lo"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1779  %input_34_2_0_V_lo = load i8* %input_34_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_34_2_0_V_lo"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1791  %input_34_3_0_V_lo = load i8* %input_34_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_34_3_0_V_lo"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1800  %packed_weights_35_l = load i8* %packed_weights_35_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_35_l"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1804  %input_35_0_0_V_lo = load i8* %input_35_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_35_0_0_V_lo"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1816  %input_35_1_0_V_lo = load i8* %input_35_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_35_1_0_V_lo"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1828  %input_35_2_0_V_lo = load i8* %input_35_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_35_2_0_V_lo"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1840  %input_35_3_0_V_lo = load i8* %input_35_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_35_3_0_V_lo"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1849  %packed_weights_36_l = load i8* %packed_weights_36_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_36_l"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1853  %input_36_0_0_V_lo = load i8* %input_36_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_36_0_0_V_lo"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1865  %input_36_1_0_V_lo = load i8* %input_36_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_36_1_0_V_lo"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1877  %input_36_2_0_V_lo = load i8* %input_36_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_36_2_0_V_lo"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1889  %input_36_3_0_V_lo = load i8* %input_36_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_36_3_0_V_lo"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1898  %packed_weights_37_l = load i8* %packed_weights_37_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_37_l"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1902  %input_37_0_0_V_lo = load i8* %input_37_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_37_0_0_V_lo"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1914  %input_37_1_0_V_lo = load i8* %input_37_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_37_1_0_V_lo"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1926  %input_37_2_0_V_lo = load i8* %input_37_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_37_2_0_V_lo"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1938  %input_37_3_0_V_lo = load i8* %input_37_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_37_3_0_V_lo"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1947  %packed_weights_38_l = load i8* %packed_weights_38_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_38_l"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1951  %input_38_0_0_V_lo = load i8* %input_38_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_38_0_0_V_lo"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1963  %input_38_1_0_V_lo = load i8* %input_38_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_38_1_0_V_lo"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1975  %input_38_2_0_V_lo = load i8* %input_38_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_38_2_0_V_lo"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1987  %input_38_3_0_V_lo = load i8* %input_38_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_38_3_0_V_lo"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1996  %packed_weights_39_l = load i8* %packed_weights_39_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_39_l"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2000  %input_39_0_0_V_lo = load i8* %input_39_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_39_0_0_V_lo"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2012  %input_39_1_0_V_lo = load i8* %input_39_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_39_1_0_V_lo"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2024  %input_39_2_0_V_lo = load i8* %input_39_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_39_2_0_V_lo"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2036  %input_39_3_0_V_lo = load i8* %input_39_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_39_3_0_V_lo"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2045  %packed_weights_40_l = load i8* %packed_weights_40_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_40_l"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2049  %input_40_0_0_V_lo = load i8* %input_40_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_40_0_0_V_lo"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2061  %input_40_1_0_V_lo = load i8* %input_40_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_40_1_0_V_lo"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2073  %input_40_2_0_V_lo = load i8* %input_40_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_40_2_0_V_lo"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2085  %input_40_3_0_V_lo = load i8* %input_40_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_40_3_0_V_lo"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2094  %packed_weights_41_l = load i8* %packed_weights_41_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_41_l"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2098  %input_41_0_0_V_lo = load i8* %input_41_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_41_0_0_V_lo"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2110  %input_41_1_0_V_lo = load i8* %input_41_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_41_1_0_V_lo"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2122  %input_41_2_0_V_lo = load i8* %input_41_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_41_2_0_V_lo"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2134  %input_41_3_0_V_lo = load i8* %input_41_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_41_3_0_V_lo"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2143  %packed_weights_42_l = load i8* %packed_weights_42_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_42_l"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2147  %input_42_0_0_V_lo = load i8* %input_42_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_42_0_0_V_lo"/></StgValue>
</operation>

<operation id="908" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2159  %input_42_1_0_V_lo = load i8* %input_42_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_42_1_0_V_lo"/></StgValue>
</operation>

<operation id="909" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2171  %input_42_2_0_V_lo = load i8* %input_42_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_42_2_0_V_lo"/></StgValue>
</operation>

<operation id="910" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2183  %input_42_3_0_V_lo = load i8* %input_42_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_42_3_0_V_lo"/></StgValue>
</operation>

<operation id="911" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2192  %packed_weights_43_l = load i8* %packed_weights_43_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_43_l"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2196  %input_43_0_0_V_lo = load i8* %input_43_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_43_0_0_V_lo"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2208  %input_43_1_0_V_lo = load i8* %input_43_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_43_1_0_V_lo"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2220  %input_43_2_0_V_lo = load i8* %input_43_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_43_2_0_V_lo"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2232  %input_43_3_0_V_lo = load i8* %input_43_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_43_3_0_V_lo"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2241  %packed_weights_44_l = load i8* %packed_weights_44_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_44_l"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2245  %input_44_0_0_V_lo = load i8* %input_44_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_44_0_0_V_lo"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2257  %input_44_1_0_V_lo = load i8* %input_44_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_44_1_0_V_lo"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2269  %input_44_2_0_V_lo = load i8* %input_44_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_44_2_0_V_lo"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2281  %input_44_3_0_V_lo = load i8* %input_44_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_44_3_0_V_lo"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2290  %packed_weights_45_l = load i8* %packed_weights_45_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_45_l"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2294  %input_45_0_0_V_lo = load i8* %input_45_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_45_0_0_V_lo"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2306  %input_45_1_0_V_lo = load i8* %input_45_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_45_1_0_V_lo"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2318  %input_45_2_0_V_lo = load i8* %input_45_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_45_2_0_V_lo"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2330  %input_45_3_0_V_lo = load i8* %input_45_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_45_3_0_V_lo"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2339  %packed_weights_46_l = load i8* %packed_weights_46_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_46_l"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2343  %input_46_0_0_V_lo = load i8* %input_46_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_46_0_0_V_lo"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2355  %input_46_1_0_V_lo = load i8* %input_46_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_46_1_0_V_lo"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2367  %input_46_2_0_V_lo = load i8* %input_46_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_46_2_0_V_lo"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2379  %input_46_3_0_V_lo = load i8* %input_46_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_46_3_0_V_lo"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2388  %packed_weights_47_l = load i8* %packed_weights_47_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_47_l"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2392  %input_47_0_0_V_lo = load i8* %input_47_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_47_0_0_V_lo"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2404  %input_47_1_0_V_lo = load i8* %input_47_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_47_1_0_V_lo"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2416  %input_47_2_0_V_lo = load i8* %input_47_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_47_2_0_V_lo"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2428  %input_47_3_0_V_lo = load i8* %input_47_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_47_3_0_V_lo"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2437  %packed_weights_48_l = load i8* %packed_weights_48_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_48_l"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2441  %input_48_0_0_V_lo = load i8* %input_48_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_48_0_0_V_lo"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2453  %input_48_1_0_V_lo = load i8* %input_48_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_48_1_0_V_lo"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2465  %input_48_2_0_V_lo = load i8* %input_48_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_48_2_0_V_lo"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2477  %input_48_3_0_V_lo = load i8* %input_48_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_48_3_0_V_lo"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2486  %packed_weights_49_l = load i8* %packed_weights_49_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_49_l"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2490  %input_49_0_0_V_lo = load i8* %input_49_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_49_0_0_V_lo"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2502  %input_49_1_0_V_lo = load i8* %input_49_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_49_1_0_V_lo"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2514  %input_49_2_0_V_lo = load i8* %input_49_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_49_2_0_V_lo"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2526  %input_49_3_0_V_lo = load i8* %input_49_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_49_3_0_V_lo"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2535  %packed_weights_50_l = load i8* %packed_weights_50_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_50_l"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2539  %input_50_0_0_V_lo = load i8* %input_50_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_50_0_0_V_lo"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2551  %input_50_1_0_V_lo = load i8* %input_50_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_50_1_0_V_lo"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2563  %input_50_2_0_V_lo = load i8* %input_50_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_50_2_0_V_lo"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2575  %input_50_3_0_V_lo = load i8* %input_50_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_50_3_0_V_lo"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2584  %packed_weights_51_l = load i8* %packed_weights_51_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_51_l"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2588  %input_51_0_0_V_lo = load i8* %input_51_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_51_0_0_V_lo"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2600  %input_51_1_0_V_lo = load i8* %input_51_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_51_1_0_V_lo"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2612  %input_51_2_0_V_lo = load i8* %input_51_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_51_2_0_V_lo"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2624  %input_51_3_0_V_lo = load i8* %input_51_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_51_3_0_V_lo"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2633  %packed_weights_52_l = load i8* %packed_weights_52_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_52_l"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2637  %input_52_0_0_V_lo = load i8* %input_52_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_52_0_0_V_lo"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2649  %input_52_1_0_V_lo = load i8* %input_52_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_52_1_0_V_lo"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2661  %input_52_2_0_V_lo = load i8* %input_52_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_52_2_0_V_lo"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2673  %input_52_3_0_V_lo = load i8* %input_52_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_52_3_0_V_lo"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2682  %packed_weights_53_l = load i8* %packed_weights_53_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_53_l"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2686  %input_53_0_0_V_lo = load i8* %input_53_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_53_0_0_V_lo"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2698  %input_53_1_0_V_lo = load i8* %input_53_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_53_1_0_V_lo"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2710  %input_53_2_0_V_lo = load i8* %input_53_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_53_2_0_V_lo"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2722  %input_53_3_0_V_lo = load i8* %input_53_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_53_3_0_V_lo"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2731  %packed_weights_54_l = load i8* %packed_weights_54_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_54_l"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2735  %input_54_0_0_V_lo = load i8* %input_54_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_54_0_0_V_lo"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2747  %input_54_1_0_V_lo = load i8* %input_54_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_54_1_0_V_lo"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2759  %input_54_2_0_V_lo = load i8* %input_54_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_54_2_0_V_lo"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2771  %input_54_3_0_V_lo = load i8* %input_54_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_54_3_0_V_lo"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2780  %packed_weights_55_l = load i8* %packed_weights_55_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_55_l"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2784  %input_55_0_0_V_lo = load i8* %input_55_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_55_0_0_V_lo"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2796  %input_55_1_0_V_lo = load i8* %input_55_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_55_1_0_V_lo"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2808  %input_55_2_0_V_lo = load i8* %input_55_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_55_2_0_V_lo"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2820  %input_55_3_0_V_lo = load i8* %input_55_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_55_3_0_V_lo"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2829  %packed_weights_56_l = load i8* %packed_weights_56_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_56_l"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2833  %input_56_0_0_V_lo = load i8* %input_56_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_56_0_0_V_lo"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2845  %input_56_1_0_V_lo = load i8* %input_56_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_56_1_0_V_lo"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2857  %input_56_2_0_V_lo = load i8* %input_56_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_56_2_0_V_lo"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2869  %input_56_3_0_V_lo = load i8* %input_56_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_56_3_0_V_lo"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2878  %packed_weights_57_l = load i8* %packed_weights_57_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_57_l"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2882  %input_57_0_0_V_lo = load i8* %input_57_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_57_0_0_V_lo"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2894  %input_57_1_0_V_lo = load i8* %input_57_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_57_1_0_V_lo"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2906  %input_57_2_0_V_lo = load i8* %input_57_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_57_2_0_V_lo"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2918  %input_57_3_0_V_lo = load i8* %input_57_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_57_3_0_V_lo"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2927  %packed_weights_58_l = load i8* %packed_weights_58_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_58_l"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2931  %input_58_0_0_V_lo = load i8* %input_58_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_58_0_0_V_lo"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2943  %input_58_1_0_V_lo = load i8* %input_58_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_58_1_0_V_lo"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2955  %input_58_2_0_V_lo = load i8* %input_58_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_58_2_0_V_lo"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2967  %input_58_3_0_V_lo = load i8* %input_58_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_58_3_0_V_lo"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2976  %packed_weights_59_l = load i8* %packed_weights_59_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_59_l"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2980  %input_59_0_0_V_lo = load i8* %input_59_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_59_0_0_V_lo"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2992  %input_59_1_0_V_lo = load i8* %input_59_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_59_1_0_V_lo"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3004  %input_59_2_0_V_lo = load i8* %input_59_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_59_2_0_V_lo"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3016  %input_59_3_0_V_lo = load i8* %input_59_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_59_3_0_V_lo"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3025  %packed_weights_60_l = load i8* %packed_weights_60_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_60_l"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3029  %input_60_0_0_V_lo = load i8* %input_60_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_60_0_0_V_lo"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3041  %input_60_1_0_V_lo = load i8* %input_60_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_60_1_0_V_lo"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3053  %input_60_2_0_V_lo = load i8* %input_60_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_60_2_0_V_lo"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3065  %input_60_3_0_V_lo = load i8* %input_60_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_60_3_0_V_lo"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3074  %packed_weights_61_l = load i8* %packed_weights_61_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_61_l"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3078  %input_61_0_0_V_lo = load i8* %input_61_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_61_0_0_V_lo"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3090  %input_61_1_0_V_lo = load i8* %input_61_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_61_1_0_V_lo"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3102  %input_61_2_0_V_lo = load i8* %input_61_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_61_2_0_V_lo"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3114  %input_61_3_0_V_lo = load i8* %input_61_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_61_3_0_V_lo"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3123  %packed_weights_62_l = load i8* %packed_weights_62_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_62_l"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3127  %input_62_0_0_V_lo = load i8* %input_62_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_62_0_0_V_lo"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3139  %input_62_1_0_V_lo = load i8* %input_62_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_62_1_0_V_lo"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3151  %input_62_2_0_V_lo = load i8* %input_62_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_62_2_0_V_lo"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3163  %input_62_3_0_V_lo = load i8* %input_62_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_62_3_0_V_lo"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3172  %packed_weights_63_l = load i8* %packed_weights_63_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_63_l"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3176  %input_63_0_0_V_lo = load i8* %input_63_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_63_0_0_V_lo"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3188  %input_63_1_0_V_lo = load i8* %input_63_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_63_1_0_V_lo"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3200  %input_63_2_0_V_lo = load i8* %input_63_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_63_2_0_V_lo"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3212  %input_63_3_0_V_lo = load i8* %input_63_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_63_3_0_V_lo"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1016" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="11">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:6  %zext_ln124 = zext i11 %select_ln124_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:83  %packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_0_lo"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:84  %trunc_ln126 = trunc i8 %packed_weights_0_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:85  %icmp_ln128 = icmp eq i2 %trunc_ln126, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:88  %icmp_ln129 = icmp eq i2 %trunc_ln126, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:89  %sub_ln701 = sub i8 0, %input_0_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:90  %xor_ln128 = xor i1 %icmp_ln128, true

]]></Node>
<StgValue><ssdm name="xor_ln128"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:91  %and_ln129 = and i1 %icmp_ln129, %xor_ln128

]]></Node>
<StgValue><ssdm name="and_ln129"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:92  %output_0_V_addr = getelementptr [1536 x i38]* %output_0_V, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="output_0_V_addr"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="38" op_0_bw="11">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:93  %output_0_V_load = load i38* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:94  %select_ln128 = select i1 %icmp_ln128, i8 %input_0_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:95  %select_ln129 = select i1 %and_ln129, i8 %sub_ln701, i8 %select_ln128

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:98  %trunc_ln126_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_3"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:99  %icmp_ln128_1 = icmp eq i2 %trunc_ln126_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_1"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:102  %icmp_ln129_1 = icmp eq i2 %trunc_ln126_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_1"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:103  %sub_ln701_1 = sub i8 0, %input_0_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_1"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:104  %xor_ln128_1 = xor i1 %icmp_ln128_1, true

]]></Node>
<StgValue><ssdm name="xor_ln128_1"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:105  %and_ln129_1 = and i1 %icmp_ln129_1, %xor_ln128_1

]]></Node>
<StgValue><ssdm name="and_ln129_1"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:106  %select_ln128_1 = select i1 %icmp_ln128_1, i8 %input_0_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_1"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:107  %select_ln129_1 = select i1 %and_ln129_1, i8 %sub_ln701_1, i8 %select_ln128_1

]]></Node>
<StgValue><ssdm name="select_ln129_1"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:108  %shl_ln703_1 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_1, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_1"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:109  %sext_ln703_1 = sext i28 %shl_ln703_1 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:110  %trunc_ln126_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_4"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:111  %icmp_ln128_2 = icmp eq i2 %trunc_ln126_4, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_2"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:114  %icmp_ln129_2 = icmp eq i2 %trunc_ln126_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_2"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:115  %sub_ln701_2 = sub i8 0, %input_0_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_2"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:116  %xor_ln128_2 = xor i1 %icmp_ln128_2, true

]]></Node>
<StgValue><ssdm name="xor_ln128_2"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:117  %and_ln129_2 = and i1 %icmp_ln129_2, %xor_ln128_2

]]></Node>
<StgValue><ssdm name="and_ln129_2"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:118  %select_ln128_2 = select i1 %icmp_ln128_2, i8 %input_0_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_2"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:119  %select_ln129_2 = select i1 %and_ln129_2, i8 %sub_ln701_2, i8 %select_ln128_2

]]></Node>
<StgValue><ssdm name="select_ln129_2"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:120  %shl_ln703_2 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_2, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_2"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:121  %sext_ln703_2 = sext i28 %shl_ln703_2 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:122  %trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:134  %packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_1_lo"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:135  %trunc_ln126_2 = trunc i8 %packed_weights_1_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_2"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:147  %trunc_ln126_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_8"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:159  %trunc_ln126_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_9"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:171  %trunc_ln128_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_1"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:183  %packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_2_lo"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:184  %trunc_ln126_6 = trunc i8 %packed_weights_2_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_6"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:196  %trunc_ln126_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_1"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:208  %trunc_ln126_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_5"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:220  %trunc_ln128_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_2"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:232  %packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_3_lo"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:233  %trunc_ln126_7 = trunc i8 %packed_weights_3_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_7"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:245  %trunc_ln126_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_s"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:257  %trunc_ln126_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_10"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:269  %trunc_ln128_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_3"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:270  %icmp_ln128_15 = icmp eq i2 %trunc_ln128_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_15"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:273  %icmp_ln129_15 = icmp eq i2 %trunc_ln128_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_15"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:274  %sub_ln701_15 = sub i8 0, %input_3_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_15"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:275  %xor_ln128_15 = xor i1 %icmp_ln128_15, true

]]></Node>
<StgValue><ssdm name="xor_ln128_15"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:276  %and_ln129_15 = and i1 %icmp_ln129_15, %xor_ln128_15

]]></Node>
<StgValue><ssdm name="and_ln129_15"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:277  %select_ln128_15 = select i1 %icmp_ln128_15, i8 %input_3_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_15"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:278  %select_ln129_15 = select i1 %and_ln129_15, i8 %sub_ln701_15, i8 %select_ln128_15

]]></Node>
<StgValue><ssdm name="select_ln129_15"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:279  %shl_ln703_14 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_15, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_14"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:280  %sext_ln703_15 = sext i28 %shl_ln703_14 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:281  %packed_weights_4_lo = load i8* %packed_weights_4_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_4_lo"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:282  %trunc_ln126_11 = trunc i8 %packed_weights_4_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_11"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:283  %icmp_ln128_16 = icmp eq i2 %trunc_ln126_11, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_16"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:286  %icmp_ln129_16 = icmp eq i2 %trunc_ln126_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_16"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:287  %sub_ln701_16 = sub i8 0, %input_4_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_16"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:288  %xor_ln128_16 = xor i1 %icmp_ln128_16, true

]]></Node>
<StgValue><ssdm name="xor_ln128_16"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:289  %and_ln129_16 = and i1 %icmp_ln129_16, %xor_ln128_16

]]></Node>
<StgValue><ssdm name="and_ln129_16"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:290  %select_ln128_16 = select i1 %icmp_ln128_16, i8 %input_4_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_16"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:291  %select_ln129_16 = select i1 %and_ln129_16, i8 %sub_ln701_16, i8 %select_ln128_16

]]></Node>
<StgValue><ssdm name="select_ln129_16"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:292  %shl_ln703_15 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_16, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_15"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:293  %sext_ln703_16 = sext i28 %shl_ln703_15 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:294  %trunc_ln126_12 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_12"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:295  %icmp_ln128_17 = icmp eq i2 %trunc_ln126_12, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_17"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:298  %icmp_ln129_17 = icmp eq i2 %trunc_ln126_12, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_17"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:299  %sub_ln701_17 = sub i8 0, %input_4_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_17"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:300  %xor_ln128_17 = xor i1 %icmp_ln128_17, true

]]></Node>
<StgValue><ssdm name="xor_ln128_17"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:301  %and_ln129_17 = and i1 %icmp_ln129_17, %xor_ln128_17

]]></Node>
<StgValue><ssdm name="and_ln129_17"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:302  %select_ln128_17 = select i1 %icmp_ln128_17, i8 %input_4_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_17"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:303  %select_ln129_17 = select i1 %and_ln129_17, i8 %sub_ln701_17, i8 %select_ln128_17

]]></Node>
<StgValue><ssdm name="select_ln129_17"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:304  %shl_ln703_16 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_17, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_16"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:305  %sext_ln703_17 = sext i28 %shl_ln703_16 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:306  %trunc_ln126_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_13"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:307  %icmp_ln128_18 = icmp eq i2 %trunc_ln126_13, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_18"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:310  %icmp_ln129_18 = icmp eq i2 %trunc_ln126_13, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_18"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:311  %sub_ln701_18 = sub i8 0, %input_4_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_18"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:312  %xor_ln128_18 = xor i1 %icmp_ln128_18, true

]]></Node>
<StgValue><ssdm name="xor_ln128_18"/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:313  %and_ln129_18 = and i1 %icmp_ln129_18, %xor_ln128_18

]]></Node>
<StgValue><ssdm name="and_ln129_18"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:314  %select_ln128_18 = select i1 %icmp_ln128_18, i8 %input_4_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_18"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:315  %select_ln129_18 = select i1 %and_ln129_18, i8 %sub_ln701_18, i8 %select_ln128_18

]]></Node>
<StgValue><ssdm name="select_ln129_18"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:316  %shl_ln703_17 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_18, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_17"/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:317  %sext_ln703_18 = sext i28 %shl_ln703_17 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:318  %trunc_ln128_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_4"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:319  %icmp_ln128_19 = icmp eq i2 %trunc_ln128_4, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_19"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:322  %icmp_ln129_19 = icmp eq i2 %trunc_ln128_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_19"/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:323  %sub_ln701_19 = sub i8 0, %input_4_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_19"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:324  %xor_ln128_19 = xor i1 %icmp_ln128_19, true

]]></Node>
<StgValue><ssdm name="xor_ln128_19"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:325  %and_ln129_19 = and i1 %icmp_ln129_19, %xor_ln128_19

]]></Node>
<StgValue><ssdm name="and_ln129_19"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:326  %select_ln128_19 = select i1 %icmp_ln128_19, i8 %input_4_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_19"/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:327  %select_ln129_19 = select i1 %and_ln129_19, i8 %sub_ln701_19, i8 %select_ln128_19

]]></Node>
<StgValue><ssdm name="select_ln129_19"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:328  %shl_ln703_18 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_19, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_18"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:329  %sext_ln703_19 = sext i28 %shl_ln703_18 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="1114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:330  %packed_weights_5_lo = load i8* %packed_weights_5_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_5_lo"/></StgValue>
</operation>

<operation id="1115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:331  %trunc_ln126_14 = trunc i8 %packed_weights_5_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_14"/></StgValue>
</operation>

<operation id="1116" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:332  %icmp_ln128_20 = icmp eq i2 %trunc_ln126_14, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_20"/></StgValue>
</operation>

<operation id="1117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:335  %icmp_ln129_20 = icmp eq i2 %trunc_ln126_14, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_20"/></StgValue>
</operation>

<operation id="1118" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:336  %sub_ln701_20 = sub i8 0, %input_5_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_20"/></StgValue>
</operation>

<operation id="1119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:337  %xor_ln128_20 = xor i1 %icmp_ln128_20, true

]]></Node>
<StgValue><ssdm name="xor_ln128_20"/></StgValue>
</operation>

<operation id="1120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:338  %and_ln129_20 = and i1 %icmp_ln129_20, %xor_ln128_20

]]></Node>
<StgValue><ssdm name="and_ln129_20"/></StgValue>
</operation>

<operation id="1121" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:339  %select_ln128_20 = select i1 %icmp_ln128_20, i8 %input_5_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_20"/></StgValue>
</operation>

<operation id="1122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:340  %select_ln129_20 = select i1 %and_ln129_20, i8 %sub_ln701_20, i8 %select_ln128_20

]]></Node>
<StgValue><ssdm name="select_ln129_20"/></StgValue>
</operation>

<operation id="1123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:341  %shl_ln703_19 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_20, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_19"/></StgValue>
</operation>

<operation id="1124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:342  %sext_ln703_20 = sext i28 %shl_ln703_19 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="1125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:343  %trunc_ln126_15 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_15"/></StgValue>
</operation>

<operation id="1126" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:344  %icmp_ln128_21 = icmp eq i2 %trunc_ln126_15, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_21"/></StgValue>
</operation>

<operation id="1127" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:347  %icmp_ln129_21 = icmp eq i2 %trunc_ln126_15, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_21"/></StgValue>
</operation>

<operation id="1128" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:348  %sub_ln701_21 = sub i8 0, %input_5_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_21"/></StgValue>
</operation>

<operation id="1129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:349  %xor_ln128_21 = xor i1 %icmp_ln128_21, true

]]></Node>
<StgValue><ssdm name="xor_ln128_21"/></StgValue>
</operation>

<operation id="1130" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:350  %and_ln129_21 = and i1 %icmp_ln129_21, %xor_ln128_21

]]></Node>
<StgValue><ssdm name="and_ln129_21"/></StgValue>
</operation>

<operation id="1131" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:351  %select_ln128_21 = select i1 %icmp_ln128_21, i8 %input_5_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_21"/></StgValue>
</operation>

<operation id="1132" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:352  %select_ln129_21 = select i1 %and_ln129_21, i8 %sub_ln701_21, i8 %select_ln128_21

]]></Node>
<StgValue><ssdm name="select_ln129_21"/></StgValue>
</operation>

<operation id="1133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:353  %shl_ln703_20 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_21, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_20"/></StgValue>
</operation>

<operation id="1134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:354  %sext_ln703_21 = sext i28 %shl_ln703_20 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="1135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:355  %trunc_ln126_16 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_16"/></StgValue>
</operation>

<operation id="1136" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:356  %icmp_ln128_22 = icmp eq i2 %trunc_ln126_16, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_22"/></StgValue>
</operation>

<operation id="1137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:359  %icmp_ln129_22 = icmp eq i2 %trunc_ln126_16, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_22"/></StgValue>
</operation>

<operation id="1138" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:360  %sub_ln701_22 = sub i8 0, %input_5_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_22"/></StgValue>
</operation>

<operation id="1139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:361  %xor_ln128_22 = xor i1 %icmp_ln128_22, true

]]></Node>
<StgValue><ssdm name="xor_ln128_22"/></StgValue>
</operation>

<operation id="1140" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:362  %and_ln129_22 = and i1 %icmp_ln129_22, %xor_ln128_22

]]></Node>
<StgValue><ssdm name="and_ln129_22"/></StgValue>
</operation>

<operation id="1141" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:363  %select_ln128_22 = select i1 %icmp_ln128_22, i8 %input_5_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_22"/></StgValue>
</operation>

<operation id="1142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:364  %select_ln129_22 = select i1 %and_ln129_22, i8 %sub_ln701_22, i8 %select_ln128_22

]]></Node>
<StgValue><ssdm name="select_ln129_22"/></StgValue>
</operation>

<operation id="1143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:365  %shl_ln703_21 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_22, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_21"/></StgValue>
</operation>

<operation id="1144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:366  %sext_ln703_22 = sext i28 %shl_ln703_21 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="1145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:367  %trunc_ln128_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_5"/></StgValue>
</operation>

<operation id="1146" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:368  %icmp_ln128_23 = icmp eq i2 %trunc_ln128_5, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_23"/></StgValue>
</operation>

<operation id="1147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:371  %icmp_ln129_23 = icmp eq i2 %trunc_ln128_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_23"/></StgValue>
</operation>

<operation id="1148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:372  %sub_ln701_23 = sub i8 0, %input_5_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_23"/></StgValue>
</operation>

<operation id="1149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:373  %xor_ln128_23 = xor i1 %icmp_ln128_23, true

]]></Node>
<StgValue><ssdm name="xor_ln128_23"/></StgValue>
</operation>

<operation id="1150" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:374  %and_ln129_23 = and i1 %icmp_ln129_23, %xor_ln128_23

]]></Node>
<StgValue><ssdm name="and_ln129_23"/></StgValue>
</operation>

<operation id="1151" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:375  %select_ln128_23 = select i1 %icmp_ln128_23, i8 %input_5_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_23"/></StgValue>
</operation>

<operation id="1152" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:376  %select_ln129_23 = select i1 %and_ln129_23, i8 %sub_ln701_23, i8 %select_ln128_23

]]></Node>
<StgValue><ssdm name="select_ln129_23"/></StgValue>
</operation>

<operation id="1153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:377  %shl_ln703_22 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_23, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_22"/></StgValue>
</operation>

<operation id="1154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:378  %sext_ln703_23 = sext i28 %shl_ln703_22 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="1155" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:379  %packed_weights_6_lo = load i8* %packed_weights_6_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_6_lo"/></StgValue>
</operation>

<operation id="1156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:380  %trunc_ln126_17 = trunc i8 %packed_weights_6_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_17"/></StgValue>
</operation>

<operation id="1157" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:381  %icmp_ln128_24 = icmp eq i2 %trunc_ln126_17, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_24"/></StgValue>
</operation>

<operation id="1158" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:384  %icmp_ln129_24 = icmp eq i2 %trunc_ln126_17, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_24"/></StgValue>
</operation>

<operation id="1159" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:385  %sub_ln701_24 = sub i8 0, %input_6_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_24"/></StgValue>
</operation>

<operation id="1160" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:386  %xor_ln128_24 = xor i1 %icmp_ln128_24, true

]]></Node>
<StgValue><ssdm name="xor_ln128_24"/></StgValue>
</operation>

<operation id="1161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:387  %and_ln129_24 = and i1 %icmp_ln129_24, %xor_ln128_24

]]></Node>
<StgValue><ssdm name="and_ln129_24"/></StgValue>
</operation>

<operation id="1162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:388  %select_ln128_24 = select i1 %icmp_ln128_24, i8 %input_6_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_24"/></StgValue>
</operation>

<operation id="1163" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:389  %select_ln129_24 = select i1 %and_ln129_24, i8 %sub_ln701_24, i8 %select_ln128_24

]]></Node>
<StgValue><ssdm name="select_ln129_24"/></StgValue>
</operation>

<operation id="1164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:390  %shl_ln703_23 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_24, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_23"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:391  %sext_ln703_24 = sext i28 %shl_ln703_23 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:392  %trunc_ln126_18 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_18"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:393  %icmp_ln128_25 = icmp eq i2 %trunc_ln126_18, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_25"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:396  %icmp_ln129_25 = icmp eq i2 %trunc_ln126_18, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_25"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:397  %sub_ln701_25 = sub i8 0, %input_6_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_25"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:398  %xor_ln128_25 = xor i1 %icmp_ln128_25, true

]]></Node>
<StgValue><ssdm name="xor_ln128_25"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:399  %and_ln129_25 = and i1 %icmp_ln129_25, %xor_ln128_25

]]></Node>
<StgValue><ssdm name="and_ln129_25"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:400  %select_ln128_25 = select i1 %icmp_ln128_25, i8 %input_6_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_25"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:401  %select_ln129_25 = select i1 %and_ln129_25, i8 %sub_ln701_25, i8 %select_ln128_25

]]></Node>
<StgValue><ssdm name="select_ln129_25"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:402  %shl_ln703_24 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_25, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_24"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:403  %sext_ln703_25 = sext i28 %shl_ln703_24 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:404  %trunc_ln126_19 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_19"/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:405  %icmp_ln128_26 = icmp eq i2 %trunc_ln126_19, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_26"/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:408  %icmp_ln129_26 = icmp eq i2 %trunc_ln126_19, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_26"/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:409  %sub_ln701_26 = sub i8 0, %input_6_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_26"/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:410  %xor_ln128_26 = xor i1 %icmp_ln128_26, true

]]></Node>
<StgValue><ssdm name="xor_ln128_26"/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:411  %and_ln129_26 = and i1 %icmp_ln129_26, %xor_ln128_26

]]></Node>
<StgValue><ssdm name="and_ln129_26"/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:412  %select_ln128_26 = select i1 %icmp_ln128_26, i8 %input_6_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_26"/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:413  %select_ln129_26 = select i1 %and_ln129_26, i8 %sub_ln701_26, i8 %select_ln128_26

]]></Node>
<StgValue><ssdm name="select_ln129_26"/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:414  %shl_ln703_25 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_26, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_25"/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:415  %sext_ln703_26 = sext i28 %shl_ln703_25 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:416  %trunc_ln128_6 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_6"/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:417  %icmp_ln128_27 = icmp eq i2 %trunc_ln128_6, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_27"/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:420  %icmp_ln129_27 = icmp eq i2 %trunc_ln128_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_27"/></StgValue>
</operation>

<operation id="1189" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:421  %sub_ln701_27 = sub i8 0, %input_6_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_27"/></StgValue>
</operation>

<operation id="1190" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:422  %xor_ln128_27 = xor i1 %icmp_ln128_27, true

]]></Node>
<StgValue><ssdm name="xor_ln128_27"/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:423  %and_ln129_27 = and i1 %icmp_ln129_27, %xor_ln128_27

]]></Node>
<StgValue><ssdm name="and_ln129_27"/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:424  %select_ln128_27 = select i1 %icmp_ln128_27, i8 %input_6_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_27"/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:425  %select_ln129_27 = select i1 %and_ln129_27, i8 %sub_ln701_27, i8 %select_ln128_27

]]></Node>
<StgValue><ssdm name="select_ln129_27"/></StgValue>
</operation>

<operation id="1194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:426  %shl_ln703_26 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_27, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_26"/></StgValue>
</operation>

<operation id="1195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:427  %sext_ln703_27 = sext i28 %shl_ln703_26 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="1196" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:428  %packed_weights_7_lo = load i8* %packed_weights_7_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_7_lo"/></StgValue>
</operation>

<operation id="1197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:429  %trunc_ln126_20 = trunc i8 %packed_weights_7_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_20"/></StgValue>
</operation>

<operation id="1198" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:430  %icmp_ln128_28 = icmp eq i2 %trunc_ln126_20, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_28"/></StgValue>
</operation>

<operation id="1199" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:433  %icmp_ln129_28 = icmp eq i2 %trunc_ln126_20, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_28"/></StgValue>
</operation>

<operation id="1200" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:434  %sub_ln701_28 = sub i8 0, %input_7_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_28"/></StgValue>
</operation>

<operation id="1201" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:435  %xor_ln128_28 = xor i1 %icmp_ln128_28, true

]]></Node>
<StgValue><ssdm name="xor_ln128_28"/></StgValue>
</operation>

<operation id="1202" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:436  %and_ln129_28 = and i1 %icmp_ln129_28, %xor_ln128_28

]]></Node>
<StgValue><ssdm name="and_ln129_28"/></StgValue>
</operation>

<operation id="1203" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:437  %select_ln128_28 = select i1 %icmp_ln128_28, i8 %input_7_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_28"/></StgValue>
</operation>

<operation id="1204" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:438  %select_ln129_28 = select i1 %and_ln129_28, i8 %sub_ln701_28, i8 %select_ln128_28

]]></Node>
<StgValue><ssdm name="select_ln129_28"/></StgValue>
</operation>

<operation id="1205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:439  %shl_ln703_27 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_28, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_27"/></StgValue>
</operation>

<operation id="1206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:440  %sext_ln703_28 = sext i28 %shl_ln703_27 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="1207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:441  %trunc_ln126_21 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_21"/></StgValue>
</operation>

<operation id="1208" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:442  %icmp_ln128_29 = icmp eq i2 %trunc_ln126_21, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_29"/></StgValue>
</operation>

<operation id="1209" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:445  %icmp_ln129_29 = icmp eq i2 %trunc_ln126_21, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_29"/></StgValue>
</operation>

<operation id="1210" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:446  %sub_ln701_29 = sub i8 0, %input_7_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_29"/></StgValue>
</operation>

<operation id="1211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:447  %xor_ln128_29 = xor i1 %icmp_ln128_29, true

]]></Node>
<StgValue><ssdm name="xor_ln128_29"/></StgValue>
</operation>

<operation id="1212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:448  %and_ln129_29 = and i1 %icmp_ln129_29, %xor_ln128_29

]]></Node>
<StgValue><ssdm name="and_ln129_29"/></StgValue>
</operation>

<operation id="1213" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:449  %select_ln128_29 = select i1 %icmp_ln128_29, i8 %input_7_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_29"/></StgValue>
</operation>

<operation id="1214" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:450  %select_ln129_29 = select i1 %and_ln129_29, i8 %sub_ln701_29, i8 %select_ln128_29

]]></Node>
<StgValue><ssdm name="select_ln129_29"/></StgValue>
</operation>

<operation id="1215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:451  %shl_ln703_28 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_29, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_28"/></StgValue>
</operation>

<operation id="1216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:452  %sext_ln703_29 = sext i28 %shl_ln703_28 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="1217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:453  %trunc_ln126_22 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_22"/></StgValue>
</operation>

<operation id="1218" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:454  %icmp_ln128_30 = icmp eq i2 %trunc_ln126_22, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_30"/></StgValue>
</operation>

<operation id="1219" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:457  %icmp_ln129_30 = icmp eq i2 %trunc_ln126_22, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_30"/></StgValue>
</operation>

<operation id="1220" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:458  %sub_ln701_30 = sub i8 0, %input_7_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_30"/></StgValue>
</operation>

<operation id="1221" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:459  %xor_ln128_30 = xor i1 %icmp_ln128_30, true

]]></Node>
<StgValue><ssdm name="xor_ln128_30"/></StgValue>
</operation>

<operation id="1222" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:460  %and_ln129_30 = and i1 %icmp_ln129_30, %xor_ln128_30

]]></Node>
<StgValue><ssdm name="and_ln129_30"/></StgValue>
</operation>

<operation id="1223" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:461  %select_ln128_30 = select i1 %icmp_ln128_30, i8 %input_7_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_30"/></StgValue>
</operation>

<operation id="1224" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:462  %select_ln129_30 = select i1 %and_ln129_30, i8 %sub_ln701_30, i8 %select_ln128_30

]]></Node>
<StgValue><ssdm name="select_ln129_30"/></StgValue>
</operation>

<operation id="1225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:463  %shl_ln703_29 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_30, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_29"/></StgValue>
</operation>

<operation id="1226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:464  %sext_ln703_30 = sext i28 %shl_ln703_29 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="1227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:465  %trunc_ln128_7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_7"/></StgValue>
</operation>

<operation id="1228" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:466  %icmp_ln128_31 = icmp eq i2 %trunc_ln128_7, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_31"/></StgValue>
</operation>

<operation id="1229" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:469  %icmp_ln129_31 = icmp eq i2 %trunc_ln128_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_31"/></StgValue>
</operation>

<operation id="1230" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:470  %sub_ln701_31 = sub i8 0, %input_7_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_31"/></StgValue>
</operation>

<operation id="1231" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:471  %xor_ln128_31 = xor i1 %icmp_ln128_31, true

]]></Node>
<StgValue><ssdm name="xor_ln128_31"/></StgValue>
</operation>

<operation id="1232" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:472  %and_ln129_31 = and i1 %icmp_ln129_31, %xor_ln128_31

]]></Node>
<StgValue><ssdm name="and_ln129_31"/></StgValue>
</operation>

<operation id="1233" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:473  %select_ln128_31 = select i1 %icmp_ln128_31, i8 %input_7_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_31"/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:474  %select_ln129_31 = select i1 %and_ln129_31, i8 %sub_ln701_31, i8 %select_ln128_31

]]></Node>
<StgValue><ssdm name="select_ln129_31"/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:475  %shl_ln703_30 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_31, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_30"/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:476  %sext_ln703_31 = sext i28 %shl_ln703_30 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:477  %packed_weights_8_lo = load i8* %packed_weights_8_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_8_lo"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:478  %trunc_ln126_23 = trunc i8 %packed_weights_8_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_23"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:479  %icmp_ln128_32 = icmp eq i2 %trunc_ln126_23, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_32"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:482  %icmp_ln129_32 = icmp eq i2 %trunc_ln126_23, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_32"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:483  %sub_ln701_32 = sub i8 0, %input_8_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_32"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:484  %xor_ln128_32 = xor i1 %icmp_ln128_32, true

]]></Node>
<StgValue><ssdm name="xor_ln128_32"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:485  %and_ln129_32 = and i1 %icmp_ln129_32, %xor_ln128_32

]]></Node>
<StgValue><ssdm name="and_ln129_32"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:486  %select_ln128_32 = select i1 %icmp_ln128_32, i8 %input_8_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_32"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:487  %select_ln129_32 = select i1 %and_ln129_32, i8 %sub_ln701_32, i8 %select_ln128_32

]]></Node>
<StgValue><ssdm name="select_ln129_32"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:488  %shl_ln703_31 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_32, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_31"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:489  %sext_ln703_32 = sext i28 %shl_ln703_31 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:490  %trunc_ln126_24 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_24"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:491  %icmp_ln128_33 = icmp eq i2 %trunc_ln126_24, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_33"/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:494  %icmp_ln129_33 = icmp eq i2 %trunc_ln126_24, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_33"/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:495  %sub_ln701_33 = sub i8 0, %input_8_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_33"/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:496  %xor_ln128_33 = xor i1 %icmp_ln128_33, true

]]></Node>
<StgValue><ssdm name="xor_ln128_33"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:497  %and_ln129_33 = and i1 %icmp_ln129_33, %xor_ln128_33

]]></Node>
<StgValue><ssdm name="and_ln129_33"/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:498  %select_ln128_33 = select i1 %icmp_ln128_33, i8 %input_8_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_33"/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:499  %select_ln129_33 = select i1 %and_ln129_33, i8 %sub_ln701_33, i8 %select_ln128_33

]]></Node>
<StgValue><ssdm name="select_ln129_33"/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:500  %shl_ln703_32 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_33, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_32"/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:501  %sext_ln703_33 = sext i28 %shl_ln703_32 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:502  %trunc_ln126_25 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_25"/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:503  %icmp_ln128_34 = icmp eq i2 %trunc_ln126_25, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_34"/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:506  %icmp_ln129_34 = icmp eq i2 %trunc_ln126_25, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_34"/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:507  %sub_ln701_34 = sub i8 0, %input_8_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_34"/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:508  %xor_ln128_34 = xor i1 %icmp_ln128_34, true

]]></Node>
<StgValue><ssdm name="xor_ln128_34"/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:509  %and_ln129_34 = and i1 %icmp_ln129_34, %xor_ln128_34

]]></Node>
<StgValue><ssdm name="and_ln129_34"/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:510  %select_ln128_34 = select i1 %icmp_ln128_34, i8 %input_8_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_34"/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:511  %select_ln129_34 = select i1 %and_ln129_34, i8 %sub_ln701_34, i8 %select_ln128_34

]]></Node>
<StgValue><ssdm name="select_ln129_34"/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:512  %shl_ln703_33 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_34, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_33"/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:513  %sext_ln703_34 = sext i28 %shl_ln703_33 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:514  %trunc_ln128_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_8"/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:515  %icmp_ln128_35 = icmp eq i2 %trunc_ln128_8, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_35"/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:518  %icmp_ln129_35 = icmp eq i2 %trunc_ln128_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_35"/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:519  %sub_ln701_35 = sub i8 0, %input_8_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_35"/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:520  %xor_ln128_35 = xor i1 %icmp_ln128_35, true

]]></Node>
<StgValue><ssdm name="xor_ln128_35"/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:521  %and_ln129_35 = and i1 %icmp_ln129_35, %xor_ln128_35

]]></Node>
<StgValue><ssdm name="and_ln129_35"/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:522  %select_ln128_35 = select i1 %icmp_ln128_35, i8 %input_8_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_35"/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:523  %select_ln129_35 = select i1 %and_ln129_35, i8 %sub_ln701_35, i8 %select_ln128_35

]]></Node>
<StgValue><ssdm name="select_ln129_35"/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:524  %shl_ln703_34 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_35, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_34"/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:525  %sext_ln703_35 = sext i28 %shl_ln703_34 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:526  %packed_weights_9_lo = load i8* %packed_weights_9_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_9_lo"/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:527  %trunc_ln126_26 = trunc i8 %packed_weights_9_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_26"/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:528  %icmp_ln128_36 = icmp eq i2 %trunc_ln126_26, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_36"/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:531  %icmp_ln129_36 = icmp eq i2 %trunc_ln126_26, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_36"/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:532  %sub_ln701_36 = sub i8 0, %input_9_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_36"/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:533  %xor_ln128_36 = xor i1 %icmp_ln128_36, true

]]></Node>
<StgValue><ssdm name="xor_ln128_36"/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:534  %and_ln129_36 = and i1 %icmp_ln129_36, %xor_ln128_36

]]></Node>
<StgValue><ssdm name="and_ln129_36"/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:535  %select_ln128_36 = select i1 %icmp_ln128_36, i8 %input_9_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_36"/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:536  %select_ln129_36 = select i1 %and_ln129_36, i8 %sub_ln701_36, i8 %select_ln128_36

]]></Node>
<StgValue><ssdm name="select_ln129_36"/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:537  %shl_ln703_35 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_36, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_35"/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:538  %sext_ln703_36 = sext i28 %shl_ln703_35 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:539  %trunc_ln126_27 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_27"/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:540  %icmp_ln128_37 = icmp eq i2 %trunc_ln126_27, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_37"/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:543  %icmp_ln129_37 = icmp eq i2 %trunc_ln126_27, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_37"/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:544  %sub_ln701_37 = sub i8 0, %input_9_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_37"/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:545  %xor_ln128_37 = xor i1 %icmp_ln128_37, true

]]></Node>
<StgValue><ssdm name="xor_ln128_37"/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:546  %and_ln129_37 = and i1 %icmp_ln129_37, %xor_ln128_37

]]></Node>
<StgValue><ssdm name="and_ln129_37"/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:547  %select_ln128_37 = select i1 %icmp_ln128_37, i8 %input_9_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_37"/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:548  %select_ln129_37 = select i1 %and_ln129_37, i8 %sub_ln701_37, i8 %select_ln128_37

]]></Node>
<StgValue><ssdm name="select_ln129_37"/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:549  %shl_ln703_36 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_37, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_36"/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:550  %sext_ln703_37 = sext i28 %shl_ln703_36 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:551  %trunc_ln126_28 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_28"/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:552  %icmp_ln128_38 = icmp eq i2 %trunc_ln126_28, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_38"/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:555  %icmp_ln129_38 = icmp eq i2 %trunc_ln126_28, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_38"/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:556  %sub_ln701_38 = sub i8 0, %input_9_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_38"/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:557  %xor_ln128_38 = xor i1 %icmp_ln128_38, true

]]></Node>
<StgValue><ssdm name="xor_ln128_38"/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:558  %and_ln129_38 = and i1 %icmp_ln129_38, %xor_ln128_38

]]></Node>
<StgValue><ssdm name="and_ln129_38"/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:559  %select_ln128_38 = select i1 %icmp_ln128_38, i8 %input_9_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_38"/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:560  %select_ln129_38 = select i1 %and_ln129_38, i8 %sub_ln701_38, i8 %select_ln128_38

]]></Node>
<StgValue><ssdm name="select_ln129_38"/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:561  %shl_ln703_37 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_38, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_37"/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:562  %sext_ln703_38 = sext i28 %shl_ln703_37 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:563  %trunc_ln128_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_9"/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:564  %icmp_ln128_39 = icmp eq i2 %trunc_ln128_9, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_39"/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:567  %icmp_ln129_39 = icmp eq i2 %trunc_ln128_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_39"/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:568  %sub_ln701_39 = sub i8 0, %input_9_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_39"/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:569  %xor_ln128_39 = xor i1 %icmp_ln128_39, true

]]></Node>
<StgValue><ssdm name="xor_ln128_39"/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:570  %and_ln129_39 = and i1 %icmp_ln129_39, %xor_ln128_39

]]></Node>
<StgValue><ssdm name="and_ln129_39"/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:571  %select_ln128_39 = select i1 %icmp_ln128_39, i8 %input_9_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_39"/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:572  %select_ln129_39 = select i1 %and_ln129_39, i8 %sub_ln701_39, i8 %select_ln128_39

]]></Node>
<StgValue><ssdm name="select_ln129_39"/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:573  %shl_ln703_38 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_39, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_38"/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:574  %sext_ln703_39 = sext i28 %shl_ln703_38 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:575  %packed_weights_10_l = load i8* %packed_weights_10_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_10_l"/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:576  %trunc_ln126_29 = trunc i8 %packed_weights_10_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_29"/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:577  %icmp_ln128_40 = icmp eq i2 %trunc_ln126_29, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_40"/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:580  %icmp_ln129_40 = icmp eq i2 %trunc_ln126_29, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_40"/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:581  %sub_ln701_40 = sub i8 0, %input_10_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_40"/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:582  %xor_ln128_40 = xor i1 %icmp_ln128_40, true

]]></Node>
<StgValue><ssdm name="xor_ln128_40"/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:583  %and_ln129_40 = and i1 %icmp_ln129_40, %xor_ln128_40

]]></Node>
<StgValue><ssdm name="and_ln129_40"/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:584  %select_ln128_40 = select i1 %icmp_ln128_40, i8 %input_10_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_40"/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:585  %select_ln129_40 = select i1 %and_ln129_40, i8 %sub_ln701_40, i8 %select_ln128_40

]]></Node>
<StgValue><ssdm name="select_ln129_40"/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:586  %shl_ln703_39 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_40, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_39"/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:587  %sext_ln703_40 = sext i28 %shl_ln703_39 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:588  %trunc_ln126_30 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_30"/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:589  %icmp_ln128_41 = icmp eq i2 %trunc_ln126_30, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_41"/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:592  %icmp_ln129_41 = icmp eq i2 %trunc_ln126_30, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_41"/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:593  %sub_ln701_41 = sub i8 0, %input_10_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_41"/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:594  %xor_ln128_41 = xor i1 %icmp_ln128_41, true

]]></Node>
<StgValue><ssdm name="xor_ln128_41"/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:595  %and_ln129_41 = and i1 %icmp_ln129_41, %xor_ln128_41

]]></Node>
<StgValue><ssdm name="and_ln129_41"/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:596  %select_ln128_41 = select i1 %icmp_ln128_41, i8 %input_10_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_41"/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:597  %select_ln129_41 = select i1 %and_ln129_41, i8 %sub_ln701_41, i8 %select_ln128_41

]]></Node>
<StgValue><ssdm name="select_ln129_41"/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:598  %shl_ln703_40 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_41, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_40"/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:599  %sext_ln703_41 = sext i28 %shl_ln703_40 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:600  %trunc_ln126_31 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_31"/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:601  %icmp_ln128_42 = icmp eq i2 %trunc_ln126_31, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_42"/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:604  %icmp_ln129_42 = icmp eq i2 %trunc_ln126_31, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_42"/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:605  %sub_ln701_42 = sub i8 0, %input_10_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_42"/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:606  %xor_ln128_42 = xor i1 %icmp_ln128_42, true

]]></Node>
<StgValue><ssdm name="xor_ln128_42"/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:607  %and_ln129_42 = and i1 %icmp_ln129_42, %xor_ln128_42

]]></Node>
<StgValue><ssdm name="and_ln129_42"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:608  %select_ln128_42 = select i1 %icmp_ln128_42, i8 %input_10_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_42"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:609  %select_ln129_42 = select i1 %and_ln129_42, i8 %sub_ln701_42, i8 %select_ln128_42

]]></Node>
<StgValue><ssdm name="select_ln129_42"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:610  %shl_ln703_41 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_42, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_41"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:611  %sext_ln703_42 = sext i28 %shl_ln703_41 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_42"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:612  %trunc_ln128_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_s"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:613  %icmp_ln128_43 = icmp eq i2 %trunc_ln128_s, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_43"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:616  %icmp_ln129_43 = icmp eq i2 %trunc_ln128_s, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_43"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:617  %sub_ln701_43 = sub i8 0, %input_10_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_43"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:618  %xor_ln128_43 = xor i1 %icmp_ln128_43, true

]]></Node>
<StgValue><ssdm name="xor_ln128_43"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:619  %and_ln129_43 = and i1 %icmp_ln129_43, %xor_ln128_43

]]></Node>
<StgValue><ssdm name="and_ln129_43"/></StgValue>
</operation>

<operation id="1356" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:620  %select_ln128_43 = select i1 %icmp_ln128_43, i8 %input_10_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_43"/></StgValue>
</operation>

<operation id="1357" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:621  %select_ln129_43 = select i1 %and_ln129_43, i8 %sub_ln701_43, i8 %select_ln128_43

]]></Node>
<StgValue><ssdm name="select_ln129_43"/></StgValue>
</operation>

<operation id="1358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:622  %shl_ln703_42 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_43, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_42"/></StgValue>
</operation>

<operation id="1359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:623  %sext_ln703_43 = sext i28 %shl_ln703_42 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_43"/></StgValue>
</operation>

<operation id="1360" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:624  %packed_weights_11_l = load i8* %packed_weights_11_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_11_l"/></StgValue>
</operation>

<operation id="1361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:625  %trunc_ln126_32 = trunc i8 %packed_weights_11_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_32"/></StgValue>
</operation>

<operation id="1362" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:626  %icmp_ln128_44 = icmp eq i2 %trunc_ln126_32, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_44"/></StgValue>
</operation>

<operation id="1363" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:629  %icmp_ln129_44 = icmp eq i2 %trunc_ln126_32, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_44"/></StgValue>
</operation>

<operation id="1364" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:630  %sub_ln701_44 = sub i8 0, %input_11_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_44"/></StgValue>
</operation>

<operation id="1365" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:631  %xor_ln128_44 = xor i1 %icmp_ln128_44, true

]]></Node>
<StgValue><ssdm name="xor_ln128_44"/></StgValue>
</operation>

<operation id="1366" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:632  %and_ln129_44 = and i1 %icmp_ln129_44, %xor_ln128_44

]]></Node>
<StgValue><ssdm name="and_ln129_44"/></StgValue>
</operation>

<operation id="1367" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:633  %select_ln128_44 = select i1 %icmp_ln128_44, i8 %input_11_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_44"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:634  %select_ln129_44 = select i1 %and_ln129_44, i8 %sub_ln701_44, i8 %select_ln128_44

]]></Node>
<StgValue><ssdm name="select_ln129_44"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:635  %shl_ln703_43 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_44, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_43"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:636  %sext_ln703_44 = sext i28 %shl_ln703_43 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_44"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:637  %trunc_ln126_33 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_33"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:638  %icmp_ln128_45 = icmp eq i2 %trunc_ln126_33, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_45"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:641  %icmp_ln129_45 = icmp eq i2 %trunc_ln126_33, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_45"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:642  %sub_ln701_45 = sub i8 0, %input_11_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_45"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:643  %xor_ln128_45 = xor i1 %icmp_ln128_45, true

]]></Node>
<StgValue><ssdm name="xor_ln128_45"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:644  %and_ln129_45 = and i1 %icmp_ln129_45, %xor_ln128_45

]]></Node>
<StgValue><ssdm name="and_ln129_45"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:645  %select_ln128_45 = select i1 %icmp_ln128_45, i8 %input_11_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_45"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:646  %select_ln129_45 = select i1 %and_ln129_45, i8 %sub_ln701_45, i8 %select_ln128_45

]]></Node>
<StgValue><ssdm name="select_ln129_45"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:647  %shl_ln703_44 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_45, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_44"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:648  %sext_ln703_45 = sext i28 %shl_ln703_44 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_45"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:649  %trunc_ln126_34 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_34"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:650  %icmp_ln128_46 = icmp eq i2 %trunc_ln126_34, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_46"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:653  %icmp_ln129_46 = icmp eq i2 %trunc_ln126_34, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_46"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:654  %sub_ln701_46 = sub i8 0, %input_11_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_46"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:655  %xor_ln128_46 = xor i1 %icmp_ln128_46, true

]]></Node>
<StgValue><ssdm name="xor_ln128_46"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:656  %and_ln129_46 = and i1 %icmp_ln129_46, %xor_ln128_46

]]></Node>
<StgValue><ssdm name="and_ln129_46"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:657  %select_ln128_46 = select i1 %icmp_ln128_46, i8 %input_11_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_46"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:658  %select_ln129_46 = select i1 %and_ln129_46, i8 %sub_ln701_46, i8 %select_ln128_46

]]></Node>
<StgValue><ssdm name="select_ln129_46"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:659  %shl_ln703_45 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_46, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_45"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:660  %sext_ln703_46 = sext i28 %shl_ln703_45 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_46"/></StgValue>
</operation>

<operation id="1391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:661  %trunc_ln128_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_10"/></StgValue>
</operation>

<operation id="1392" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:662  %icmp_ln128_47 = icmp eq i2 %trunc_ln128_10, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_47"/></StgValue>
</operation>

<operation id="1393" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:665  %icmp_ln129_47 = icmp eq i2 %trunc_ln128_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_47"/></StgValue>
</operation>

<operation id="1394" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:666  %sub_ln701_47 = sub i8 0, %input_11_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_47"/></StgValue>
</operation>

<operation id="1395" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:667  %xor_ln128_47 = xor i1 %icmp_ln128_47, true

]]></Node>
<StgValue><ssdm name="xor_ln128_47"/></StgValue>
</operation>

<operation id="1396" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:668  %and_ln129_47 = and i1 %icmp_ln129_47, %xor_ln128_47

]]></Node>
<StgValue><ssdm name="and_ln129_47"/></StgValue>
</operation>

<operation id="1397" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:669  %select_ln128_47 = select i1 %icmp_ln128_47, i8 %input_11_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_47"/></StgValue>
</operation>

<operation id="1398" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:670  %select_ln129_47 = select i1 %and_ln129_47, i8 %sub_ln701_47, i8 %select_ln128_47

]]></Node>
<StgValue><ssdm name="select_ln129_47"/></StgValue>
</operation>

<operation id="1399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:671  %shl_ln703_46 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_47, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_46"/></StgValue>
</operation>

<operation id="1400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:672  %sext_ln703_47 = sext i28 %shl_ln703_46 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_47"/></StgValue>
</operation>

<operation id="1401" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:673  %packed_weights_12_l = load i8* %packed_weights_12_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_12_l"/></StgValue>
</operation>

<operation id="1402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:674  %trunc_ln126_35 = trunc i8 %packed_weights_12_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_35"/></StgValue>
</operation>

<operation id="1403" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:675  %icmp_ln128_48 = icmp eq i2 %trunc_ln126_35, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_48"/></StgValue>
</operation>

<operation id="1404" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:678  %icmp_ln129_48 = icmp eq i2 %trunc_ln126_35, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_48"/></StgValue>
</operation>

<operation id="1405" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:679  %sub_ln701_48 = sub i8 0, %input_12_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_48"/></StgValue>
</operation>

<operation id="1406" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:680  %xor_ln128_48 = xor i1 %icmp_ln128_48, true

]]></Node>
<StgValue><ssdm name="xor_ln128_48"/></StgValue>
</operation>

<operation id="1407" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:681  %and_ln129_48 = and i1 %icmp_ln129_48, %xor_ln128_48

]]></Node>
<StgValue><ssdm name="and_ln129_48"/></StgValue>
</operation>

<operation id="1408" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:682  %select_ln128_48 = select i1 %icmp_ln128_48, i8 %input_12_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_48"/></StgValue>
</operation>

<operation id="1409" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:683  %select_ln129_48 = select i1 %and_ln129_48, i8 %sub_ln701_48, i8 %select_ln128_48

]]></Node>
<StgValue><ssdm name="select_ln129_48"/></StgValue>
</operation>

<operation id="1410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:684  %shl_ln703_47 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_48, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_47"/></StgValue>
</operation>

<operation id="1411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:685  %sext_ln703_48 = sext i28 %shl_ln703_47 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_48"/></StgValue>
</operation>

<operation id="1412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:686  %trunc_ln126_36 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_36"/></StgValue>
</operation>

<operation id="1413" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:687  %icmp_ln128_49 = icmp eq i2 %trunc_ln126_36, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_49"/></StgValue>
</operation>

<operation id="1414" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:690  %icmp_ln129_49 = icmp eq i2 %trunc_ln126_36, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_49"/></StgValue>
</operation>

<operation id="1415" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:691  %sub_ln701_49 = sub i8 0, %input_12_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_49"/></StgValue>
</operation>

<operation id="1416" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:692  %xor_ln128_49 = xor i1 %icmp_ln128_49, true

]]></Node>
<StgValue><ssdm name="xor_ln128_49"/></StgValue>
</operation>

<operation id="1417" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:693  %and_ln129_49 = and i1 %icmp_ln129_49, %xor_ln128_49

]]></Node>
<StgValue><ssdm name="and_ln129_49"/></StgValue>
</operation>

<operation id="1418" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:694  %select_ln128_49 = select i1 %icmp_ln128_49, i8 %input_12_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_49"/></StgValue>
</operation>

<operation id="1419" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:695  %select_ln129_49 = select i1 %and_ln129_49, i8 %sub_ln701_49, i8 %select_ln128_49

]]></Node>
<StgValue><ssdm name="select_ln129_49"/></StgValue>
</operation>

<operation id="1420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:696  %shl_ln703_48 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_49, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_48"/></StgValue>
</operation>

<operation id="1421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:697  %sext_ln703_49 = sext i28 %shl_ln703_48 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_49"/></StgValue>
</operation>

<operation id="1422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:698  %trunc_ln126_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_37"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:699  %icmp_ln128_50 = icmp eq i2 %trunc_ln126_37, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_50"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:702  %icmp_ln129_50 = icmp eq i2 %trunc_ln126_37, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_50"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:703  %sub_ln701_50 = sub i8 0, %input_12_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_50"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:704  %xor_ln128_50 = xor i1 %icmp_ln128_50, true

]]></Node>
<StgValue><ssdm name="xor_ln128_50"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:705  %and_ln129_50 = and i1 %icmp_ln129_50, %xor_ln128_50

]]></Node>
<StgValue><ssdm name="and_ln129_50"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:706  %select_ln128_50 = select i1 %icmp_ln128_50, i8 %input_12_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_50"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:707  %select_ln129_50 = select i1 %and_ln129_50, i8 %sub_ln701_50, i8 %select_ln128_50

]]></Node>
<StgValue><ssdm name="select_ln129_50"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:708  %shl_ln703_49 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_50, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_49"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:709  %sext_ln703_50 = sext i28 %shl_ln703_49 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_50"/></StgValue>
</operation>

<operation id="1432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:710  %trunc_ln128_11 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_11"/></StgValue>
</operation>

<operation id="1433" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:711  %icmp_ln128_51 = icmp eq i2 %trunc_ln128_11, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_51"/></StgValue>
</operation>

<operation id="1434" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:714  %icmp_ln129_51 = icmp eq i2 %trunc_ln128_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_51"/></StgValue>
</operation>

<operation id="1435" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:715  %sub_ln701_51 = sub i8 0, %input_12_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_51"/></StgValue>
</operation>

<operation id="1436" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:716  %xor_ln128_51 = xor i1 %icmp_ln128_51, true

]]></Node>
<StgValue><ssdm name="xor_ln128_51"/></StgValue>
</operation>

<operation id="1437" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:717  %and_ln129_51 = and i1 %icmp_ln129_51, %xor_ln128_51

]]></Node>
<StgValue><ssdm name="and_ln129_51"/></StgValue>
</operation>

<operation id="1438" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:718  %select_ln128_51 = select i1 %icmp_ln128_51, i8 %input_12_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_51"/></StgValue>
</operation>

<operation id="1439" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:719  %select_ln129_51 = select i1 %and_ln129_51, i8 %sub_ln701_51, i8 %select_ln128_51

]]></Node>
<StgValue><ssdm name="select_ln129_51"/></StgValue>
</operation>

<operation id="1440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:720  %shl_ln703_50 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_51, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_50"/></StgValue>
</operation>

<operation id="1441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:721  %sext_ln703_51 = sext i28 %shl_ln703_50 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_51"/></StgValue>
</operation>

<operation id="1442" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:722  %packed_weights_13_l = load i8* %packed_weights_13_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_13_l"/></StgValue>
</operation>

<operation id="1443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:723  %trunc_ln126_38 = trunc i8 %packed_weights_13_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_38"/></StgValue>
</operation>

<operation id="1444" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:724  %icmp_ln128_52 = icmp eq i2 %trunc_ln126_38, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_52"/></StgValue>
</operation>

<operation id="1445" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:727  %icmp_ln129_52 = icmp eq i2 %trunc_ln126_38, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_52"/></StgValue>
</operation>

<operation id="1446" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:728  %sub_ln701_52 = sub i8 0, %input_13_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_52"/></StgValue>
</operation>

<operation id="1447" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:729  %xor_ln128_52 = xor i1 %icmp_ln128_52, true

]]></Node>
<StgValue><ssdm name="xor_ln128_52"/></StgValue>
</operation>

<operation id="1448" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:730  %and_ln129_52 = and i1 %icmp_ln129_52, %xor_ln128_52

]]></Node>
<StgValue><ssdm name="and_ln129_52"/></StgValue>
</operation>

<operation id="1449" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:731  %select_ln128_52 = select i1 %icmp_ln128_52, i8 %input_13_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_52"/></StgValue>
</operation>

<operation id="1450" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:732  %select_ln129_52 = select i1 %and_ln129_52, i8 %sub_ln701_52, i8 %select_ln128_52

]]></Node>
<StgValue><ssdm name="select_ln129_52"/></StgValue>
</operation>

<operation id="1451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:733  %shl_ln703_51 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_52, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_51"/></StgValue>
</operation>

<operation id="1452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:734  %sext_ln703_52 = sext i28 %shl_ln703_51 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_52"/></StgValue>
</operation>

<operation id="1453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:735  %trunc_ln126_39 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_39"/></StgValue>
</operation>

<operation id="1454" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:736  %icmp_ln128_53 = icmp eq i2 %trunc_ln126_39, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_53"/></StgValue>
</operation>

<operation id="1455" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:739  %icmp_ln129_53 = icmp eq i2 %trunc_ln126_39, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_53"/></StgValue>
</operation>

<operation id="1456" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:740  %sub_ln701_53 = sub i8 0, %input_13_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_53"/></StgValue>
</operation>

<operation id="1457" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:741  %xor_ln128_53 = xor i1 %icmp_ln128_53, true

]]></Node>
<StgValue><ssdm name="xor_ln128_53"/></StgValue>
</operation>

<operation id="1458" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:742  %and_ln129_53 = and i1 %icmp_ln129_53, %xor_ln128_53

]]></Node>
<StgValue><ssdm name="and_ln129_53"/></StgValue>
</operation>

<operation id="1459" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:743  %select_ln128_53 = select i1 %icmp_ln128_53, i8 %input_13_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_53"/></StgValue>
</operation>

<operation id="1460" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:744  %select_ln129_53 = select i1 %and_ln129_53, i8 %sub_ln701_53, i8 %select_ln128_53

]]></Node>
<StgValue><ssdm name="select_ln129_53"/></StgValue>
</operation>

<operation id="1461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:745  %shl_ln703_52 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_53, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_52"/></StgValue>
</operation>

<operation id="1462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:746  %sext_ln703_53 = sext i28 %shl_ln703_52 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_53"/></StgValue>
</operation>

<operation id="1463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:747  %trunc_ln126_40 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_40"/></StgValue>
</operation>

<operation id="1464" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:748  %icmp_ln128_54 = icmp eq i2 %trunc_ln126_40, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_54"/></StgValue>
</operation>

<operation id="1465" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:751  %icmp_ln129_54 = icmp eq i2 %trunc_ln126_40, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_54"/></StgValue>
</operation>

<operation id="1466" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:752  %sub_ln701_54 = sub i8 0, %input_13_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_54"/></StgValue>
</operation>

<operation id="1467" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:753  %xor_ln128_54 = xor i1 %icmp_ln128_54, true

]]></Node>
<StgValue><ssdm name="xor_ln128_54"/></StgValue>
</operation>

<operation id="1468" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:754  %and_ln129_54 = and i1 %icmp_ln129_54, %xor_ln128_54

]]></Node>
<StgValue><ssdm name="and_ln129_54"/></StgValue>
</operation>

<operation id="1469" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:755  %select_ln128_54 = select i1 %icmp_ln128_54, i8 %input_13_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_54"/></StgValue>
</operation>

<operation id="1470" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:756  %select_ln129_54 = select i1 %and_ln129_54, i8 %sub_ln701_54, i8 %select_ln128_54

]]></Node>
<StgValue><ssdm name="select_ln129_54"/></StgValue>
</operation>

<operation id="1471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:757  %shl_ln703_53 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_54, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_53"/></StgValue>
</operation>

<operation id="1472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:758  %sext_ln703_54 = sext i28 %shl_ln703_53 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_54"/></StgValue>
</operation>

<operation id="1473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:759  %trunc_ln128_12 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_12"/></StgValue>
</operation>

<operation id="1474" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:760  %icmp_ln128_55 = icmp eq i2 %trunc_ln128_12, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_55"/></StgValue>
</operation>

<operation id="1475" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:763  %icmp_ln129_55 = icmp eq i2 %trunc_ln128_12, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_55"/></StgValue>
</operation>

<operation id="1476" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:764  %sub_ln701_55 = sub i8 0, %input_13_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_55"/></StgValue>
</operation>

<operation id="1477" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:765  %xor_ln128_55 = xor i1 %icmp_ln128_55, true

]]></Node>
<StgValue><ssdm name="xor_ln128_55"/></StgValue>
</operation>

<operation id="1478" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:766  %and_ln129_55 = and i1 %icmp_ln129_55, %xor_ln128_55

]]></Node>
<StgValue><ssdm name="and_ln129_55"/></StgValue>
</operation>

<operation id="1479" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:767  %select_ln128_55 = select i1 %icmp_ln128_55, i8 %input_13_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_55"/></StgValue>
</operation>

<operation id="1480" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:768  %select_ln129_55 = select i1 %and_ln129_55, i8 %sub_ln701_55, i8 %select_ln128_55

]]></Node>
<StgValue><ssdm name="select_ln129_55"/></StgValue>
</operation>

<operation id="1481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:769  %shl_ln703_54 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_55, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_54"/></StgValue>
</operation>

<operation id="1482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:770  %sext_ln703_55 = sext i28 %shl_ln703_54 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_55"/></StgValue>
</operation>

<operation id="1483" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:771  %packed_weights_14_l = load i8* %packed_weights_14_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_14_l"/></StgValue>
</operation>

<operation id="1484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:772  %trunc_ln126_41 = trunc i8 %packed_weights_14_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_41"/></StgValue>
</operation>

<operation id="1485" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:773  %icmp_ln128_56 = icmp eq i2 %trunc_ln126_41, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_56"/></StgValue>
</operation>

<operation id="1486" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:776  %icmp_ln129_56 = icmp eq i2 %trunc_ln126_41, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_56"/></StgValue>
</operation>

<operation id="1487" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:777  %sub_ln701_56 = sub i8 0, %input_14_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_56"/></StgValue>
</operation>

<operation id="1488" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:778  %xor_ln128_56 = xor i1 %icmp_ln128_56, true

]]></Node>
<StgValue><ssdm name="xor_ln128_56"/></StgValue>
</operation>

<operation id="1489" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:779  %and_ln129_56 = and i1 %icmp_ln129_56, %xor_ln128_56

]]></Node>
<StgValue><ssdm name="and_ln129_56"/></StgValue>
</operation>

<operation id="1490" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:780  %select_ln128_56 = select i1 %icmp_ln128_56, i8 %input_14_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_56"/></StgValue>
</operation>

<operation id="1491" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:781  %select_ln129_56 = select i1 %and_ln129_56, i8 %sub_ln701_56, i8 %select_ln128_56

]]></Node>
<StgValue><ssdm name="select_ln129_56"/></StgValue>
</operation>

<operation id="1492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:782  %shl_ln703_55 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_56, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_55"/></StgValue>
</operation>

<operation id="1493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:783  %sext_ln703_56 = sext i28 %shl_ln703_55 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_56"/></StgValue>
</operation>

<operation id="1494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:784  %trunc_ln126_42 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_42"/></StgValue>
</operation>

<operation id="1495" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:785  %icmp_ln128_57 = icmp eq i2 %trunc_ln126_42, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_57"/></StgValue>
</operation>

<operation id="1496" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:788  %icmp_ln129_57 = icmp eq i2 %trunc_ln126_42, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_57"/></StgValue>
</operation>

<operation id="1497" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:789  %sub_ln701_57 = sub i8 0, %input_14_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_57"/></StgValue>
</operation>

<operation id="1498" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:790  %xor_ln128_57 = xor i1 %icmp_ln128_57, true

]]></Node>
<StgValue><ssdm name="xor_ln128_57"/></StgValue>
</operation>

<operation id="1499" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:791  %and_ln129_57 = and i1 %icmp_ln129_57, %xor_ln128_57

]]></Node>
<StgValue><ssdm name="and_ln129_57"/></StgValue>
</operation>

<operation id="1500" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:792  %select_ln128_57 = select i1 %icmp_ln128_57, i8 %input_14_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_57"/></StgValue>
</operation>

<operation id="1501" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:793  %select_ln129_57 = select i1 %and_ln129_57, i8 %sub_ln701_57, i8 %select_ln128_57

]]></Node>
<StgValue><ssdm name="select_ln129_57"/></StgValue>
</operation>

<operation id="1502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:794  %shl_ln703_56 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_57, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_56"/></StgValue>
</operation>

<operation id="1503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:795  %sext_ln703_57 = sext i28 %shl_ln703_56 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_57"/></StgValue>
</operation>

<operation id="1504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:796  %trunc_ln126_43 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_43"/></StgValue>
</operation>

<operation id="1505" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:797  %icmp_ln128_58 = icmp eq i2 %trunc_ln126_43, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_58"/></StgValue>
</operation>

<operation id="1506" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:800  %icmp_ln129_58 = icmp eq i2 %trunc_ln126_43, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_58"/></StgValue>
</operation>

<operation id="1507" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:801  %sub_ln701_58 = sub i8 0, %input_14_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_58"/></StgValue>
</operation>

<operation id="1508" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:802  %xor_ln128_58 = xor i1 %icmp_ln128_58, true

]]></Node>
<StgValue><ssdm name="xor_ln128_58"/></StgValue>
</operation>

<operation id="1509" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:803  %and_ln129_58 = and i1 %icmp_ln129_58, %xor_ln128_58

]]></Node>
<StgValue><ssdm name="and_ln129_58"/></StgValue>
</operation>

<operation id="1510" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:804  %select_ln128_58 = select i1 %icmp_ln128_58, i8 %input_14_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_58"/></StgValue>
</operation>

<operation id="1511" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:805  %select_ln129_58 = select i1 %and_ln129_58, i8 %sub_ln701_58, i8 %select_ln128_58

]]></Node>
<StgValue><ssdm name="select_ln129_58"/></StgValue>
</operation>

<operation id="1512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:806  %shl_ln703_57 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_58, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_57"/></StgValue>
</operation>

<operation id="1513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:807  %sext_ln703_58 = sext i28 %shl_ln703_57 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_58"/></StgValue>
</operation>

<operation id="1514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:808  %trunc_ln128_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_13"/></StgValue>
</operation>

<operation id="1515" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:809  %icmp_ln128_59 = icmp eq i2 %trunc_ln128_13, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_59"/></StgValue>
</operation>

<operation id="1516" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:812  %icmp_ln129_59 = icmp eq i2 %trunc_ln128_13, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_59"/></StgValue>
</operation>

<operation id="1517" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:813  %sub_ln701_59 = sub i8 0, %input_14_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_59"/></StgValue>
</operation>

<operation id="1518" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:814  %xor_ln128_59 = xor i1 %icmp_ln128_59, true

]]></Node>
<StgValue><ssdm name="xor_ln128_59"/></StgValue>
</operation>

<operation id="1519" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:815  %and_ln129_59 = and i1 %icmp_ln129_59, %xor_ln128_59

]]></Node>
<StgValue><ssdm name="and_ln129_59"/></StgValue>
</operation>

<operation id="1520" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:816  %select_ln128_59 = select i1 %icmp_ln128_59, i8 %input_14_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_59"/></StgValue>
</operation>

<operation id="1521" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:817  %select_ln129_59 = select i1 %and_ln129_59, i8 %sub_ln701_59, i8 %select_ln128_59

]]></Node>
<StgValue><ssdm name="select_ln129_59"/></StgValue>
</operation>

<operation id="1522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:818  %shl_ln703_58 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_59, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_58"/></StgValue>
</operation>

<operation id="1523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:819  %sext_ln703_59 = sext i28 %shl_ln703_58 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_59"/></StgValue>
</operation>

<operation id="1524" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:820  %packed_weights_15_l = load i8* %packed_weights_15_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_15_l"/></StgValue>
</operation>

<operation id="1525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:821  %trunc_ln126_44 = trunc i8 %packed_weights_15_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_44"/></StgValue>
</operation>

<operation id="1526" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:822  %icmp_ln128_60 = icmp eq i2 %trunc_ln126_44, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_60"/></StgValue>
</operation>

<operation id="1527" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:825  %icmp_ln129_60 = icmp eq i2 %trunc_ln126_44, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_60"/></StgValue>
</operation>

<operation id="1528" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:826  %sub_ln701_60 = sub i8 0, %input_15_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_60"/></StgValue>
</operation>

<operation id="1529" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:827  %xor_ln128_60 = xor i1 %icmp_ln128_60, true

]]></Node>
<StgValue><ssdm name="xor_ln128_60"/></StgValue>
</operation>

<operation id="1530" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:828  %and_ln129_60 = and i1 %icmp_ln129_60, %xor_ln128_60

]]></Node>
<StgValue><ssdm name="and_ln129_60"/></StgValue>
</operation>

<operation id="1531" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:829  %select_ln128_60 = select i1 %icmp_ln128_60, i8 %input_15_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_60"/></StgValue>
</operation>

<operation id="1532" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:830  %select_ln129_60 = select i1 %and_ln129_60, i8 %sub_ln701_60, i8 %select_ln128_60

]]></Node>
<StgValue><ssdm name="select_ln129_60"/></StgValue>
</operation>

<operation id="1533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:831  %shl_ln703_59 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_60, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_59"/></StgValue>
</operation>

<operation id="1534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:832  %sext_ln703_60 = sext i28 %shl_ln703_59 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_60"/></StgValue>
</operation>

<operation id="1535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:833  %trunc_ln126_45 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_45"/></StgValue>
</operation>

<operation id="1536" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:834  %icmp_ln128_61 = icmp eq i2 %trunc_ln126_45, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_61"/></StgValue>
</operation>

<operation id="1537" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:837  %icmp_ln129_61 = icmp eq i2 %trunc_ln126_45, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_61"/></StgValue>
</operation>

<operation id="1538" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:838  %sub_ln701_61 = sub i8 0, %input_15_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_61"/></StgValue>
</operation>

<operation id="1539" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:839  %xor_ln128_61 = xor i1 %icmp_ln128_61, true

]]></Node>
<StgValue><ssdm name="xor_ln128_61"/></StgValue>
</operation>

<operation id="1540" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:840  %and_ln129_61 = and i1 %icmp_ln129_61, %xor_ln128_61

]]></Node>
<StgValue><ssdm name="and_ln129_61"/></StgValue>
</operation>

<operation id="1541" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:841  %select_ln128_61 = select i1 %icmp_ln128_61, i8 %input_15_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_61"/></StgValue>
</operation>

<operation id="1542" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:842  %select_ln129_61 = select i1 %and_ln129_61, i8 %sub_ln701_61, i8 %select_ln128_61

]]></Node>
<StgValue><ssdm name="select_ln129_61"/></StgValue>
</operation>

<operation id="1543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:843  %shl_ln703_60 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_61, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_60"/></StgValue>
</operation>

<operation id="1544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:844  %sext_ln703_61 = sext i28 %shl_ln703_60 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_61"/></StgValue>
</operation>

<operation id="1545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:845  %trunc_ln126_46 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_46"/></StgValue>
</operation>

<operation id="1546" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:846  %icmp_ln128_62 = icmp eq i2 %trunc_ln126_46, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_62"/></StgValue>
</operation>

<operation id="1547" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:849  %icmp_ln129_62 = icmp eq i2 %trunc_ln126_46, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_62"/></StgValue>
</operation>

<operation id="1548" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:850  %sub_ln701_62 = sub i8 0, %input_15_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_62"/></StgValue>
</operation>

<operation id="1549" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:851  %xor_ln128_62 = xor i1 %icmp_ln128_62, true

]]></Node>
<StgValue><ssdm name="xor_ln128_62"/></StgValue>
</operation>

<operation id="1550" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:852  %and_ln129_62 = and i1 %icmp_ln129_62, %xor_ln128_62

]]></Node>
<StgValue><ssdm name="and_ln129_62"/></StgValue>
</operation>

<operation id="1551" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:853  %select_ln128_62 = select i1 %icmp_ln128_62, i8 %input_15_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_62"/></StgValue>
</operation>

<operation id="1552" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:854  %select_ln129_62 = select i1 %and_ln129_62, i8 %sub_ln701_62, i8 %select_ln128_62

]]></Node>
<StgValue><ssdm name="select_ln129_62"/></StgValue>
</operation>

<operation id="1553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:855  %shl_ln703_61 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_62, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_61"/></StgValue>
</operation>

<operation id="1554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:856  %sext_ln703_62 = sext i28 %shl_ln703_61 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_62"/></StgValue>
</operation>

<operation id="1555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:857  %trunc_ln128_14 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_14"/></StgValue>
</operation>

<operation id="1556" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:858  %icmp_ln128_63 = icmp eq i2 %trunc_ln128_14, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_63"/></StgValue>
</operation>

<operation id="1557" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:861  %icmp_ln129_63 = icmp eq i2 %trunc_ln128_14, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_63"/></StgValue>
</operation>

<operation id="1558" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:862  %sub_ln701_63 = sub i8 0, %input_15_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_63"/></StgValue>
</operation>

<operation id="1559" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:863  %xor_ln128_63 = xor i1 %icmp_ln128_63, true

]]></Node>
<StgValue><ssdm name="xor_ln128_63"/></StgValue>
</operation>

<operation id="1560" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:864  %and_ln129_63 = and i1 %icmp_ln129_63, %xor_ln128_63

]]></Node>
<StgValue><ssdm name="and_ln129_63"/></StgValue>
</operation>

<operation id="1561" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:865  %select_ln128_63 = select i1 %icmp_ln128_63, i8 %input_15_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_63"/></StgValue>
</operation>

<operation id="1562" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:866  %select_ln129_63 = select i1 %and_ln129_63, i8 %sub_ln701_63, i8 %select_ln128_63

]]></Node>
<StgValue><ssdm name="select_ln129_63"/></StgValue>
</operation>

<operation id="1563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:867  %shl_ln703_62 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_63, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_62"/></StgValue>
</operation>

<operation id="1564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:868  %sext_ln703_63 = sext i28 %shl_ln703_62 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_63"/></StgValue>
</operation>

<operation id="1565" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:869  %packed_weights_16_l = load i8* %packed_weights_16_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_16_l"/></StgValue>
</operation>

<operation id="1566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:870  %trunc_ln126_47 = trunc i8 %packed_weights_16_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_47"/></StgValue>
</operation>

<operation id="1567" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:871  %icmp_ln128_64 = icmp eq i2 %trunc_ln126_47, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_64"/></StgValue>
</operation>

<operation id="1568" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:874  %icmp_ln129_64 = icmp eq i2 %trunc_ln126_47, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_64"/></StgValue>
</operation>

<operation id="1569" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:875  %sub_ln701_64 = sub i8 0, %input_16_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_64"/></StgValue>
</operation>

<operation id="1570" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:876  %xor_ln128_64 = xor i1 %icmp_ln128_64, true

]]></Node>
<StgValue><ssdm name="xor_ln128_64"/></StgValue>
</operation>

<operation id="1571" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:877  %and_ln129_64 = and i1 %icmp_ln129_64, %xor_ln128_64

]]></Node>
<StgValue><ssdm name="and_ln129_64"/></StgValue>
</operation>

<operation id="1572" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:878  %select_ln128_64 = select i1 %icmp_ln128_64, i8 %input_16_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_64"/></StgValue>
</operation>

<operation id="1573" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:879  %select_ln129_64 = select i1 %and_ln129_64, i8 %sub_ln701_64, i8 %select_ln128_64

]]></Node>
<StgValue><ssdm name="select_ln129_64"/></StgValue>
</operation>

<operation id="1574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:880  %shl_ln703_63 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_64, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_63"/></StgValue>
</operation>

<operation id="1575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:881  %sext_ln703_64 = sext i28 %shl_ln703_63 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_64"/></StgValue>
</operation>

<operation id="1576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:882  %trunc_ln126_48 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_16_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_48"/></StgValue>
</operation>

<operation id="1577" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:883  %icmp_ln128_65 = icmp eq i2 %trunc_ln126_48, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_65"/></StgValue>
</operation>

<operation id="1578" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:886  %icmp_ln129_65 = icmp eq i2 %trunc_ln126_48, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_65"/></StgValue>
</operation>

<operation id="1579" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:887  %sub_ln701_65 = sub i8 0, %input_16_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_65"/></StgValue>
</operation>

<operation id="1580" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:888  %xor_ln128_65 = xor i1 %icmp_ln128_65, true

]]></Node>
<StgValue><ssdm name="xor_ln128_65"/></StgValue>
</operation>

<operation id="1581" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:889  %and_ln129_65 = and i1 %icmp_ln129_65, %xor_ln128_65

]]></Node>
<StgValue><ssdm name="and_ln129_65"/></StgValue>
</operation>

<operation id="1582" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:890  %select_ln128_65 = select i1 %icmp_ln128_65, i8 %input_16_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_65"/></StgValue>
</operation>

<operation id="1583" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:891  %select_ln129_65 = select i1 %and_ln129_65, i8 %sub_ln701_65, i8 %select_ln128_65

]]></Node>
<StgValue><ssdm name="select_ln129_65"/></StgValue>
</operation>

<operation id="1584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:892  %shl_ln703_64 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_65, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_64"/></StgValue>
</operation>

<operation id="1585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:893  %sext_ln703_65 = sext i28 %shl_ln703_64 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_65"/></StgValue>
</operation>

<operation id="1586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:894  %trunc_ln126_49 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_16_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_49"/></StgValue>
</operation>

<operation id="1587" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:895  %icmp_ln128_66 = icmp eq i2 %trunc_ln126_49, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_66"/></StgValue>
</operation>

<operation id="1588" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:898  %icmp_ln129_66 = icmp eq i2 %trunc_ln126_49, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_66"/></StgValue>
</operation>

<operation id="1589" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:899  %sub_ln701_66 = sub i8 0, %input_16_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_66"/></StgValue>
</operation>

<operation id="1590" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:900  %xor_ln128_66 = xor i1 %icmp_ln128_66, true

]]></Node>
<StgValue><ssdm name="xor_ln128_66"/></StgValue>
</operation>

<operation id="1591" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:901  %and_ln129_66 = and i1 %icmp_ln129_66, %xor_ln128_66

]]></Node>
<StgValue><ssdm name="and_ln129_66"/></StgValue>
</operation>

<operation id="1592" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:902  %select_ln128_66 = select i1 %icmp_ln128_66, i8 %input_16_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_66"/></StgValue>
</operation>

<operation id="1593" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:903  %select_ln129_66 = select i1 %and_ln129_66, i8 %sub_ln701_66, i8 %select_ln128_66

]]></Node>
<StgValue><ssdm name="select_ln129_66"/></StgValue>
</operation>

<operation id="1594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:904  %shl_ln703_65 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_66, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_65"/></StgValue>
</operation>

<operation id="1595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:905  %sext_ln703_66 = sext i28 %shl_ln703_65 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_66"/></StgValue>
</operation>

<operation id="1596" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:906  %trunc_ln128_15 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_16_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_15"/></StgValue>
</operation>

<operation id="1597" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:907  %icmp_ln128_67 = icmp eq i2 %trunc_ln128_15, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_67"/></StgValue>
</operation>

<operation id="1598" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:910  %icmp_ln129_67 = icmp eq i2 %trunc_ln128_15, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_67"/></StgValue>
</operation>

<operation id="1599" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:911  %sub_ln701_67 = sub i8 0, %input_16_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_67"/></StgValue>
</operation>

<operation id="1600" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:912  %xor_ln128_67 = xor i1 %icmp_ln128_67, true

]]></Node>
<StgValue><ssdm name="xor_ln128_67"/></StgValue>
</operation>

<operation id="1601" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:913  %and_ln129_67 = and i1 %icmp_ln129_67, %xor_ln128_67

]]></Node>
<StgValue><ssdm name="and_ln129_67"/></StgValue>
</operation>

<operation id="1602" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:914  %select_ln128_67 = select i1 %icmp_ln128_67, i8 %input_16_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_67"/></StgValue>
</operation>

<operation id="1603" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:915  %select_ln129_67 = select i1 %and_ln129_67, i8 %sub_ln701_67, i8 %select_ln128_67

]]></Node>
<StgValue><ssdm name="select_ln129_67"/></StgValue>
</operation>

<operation id="1604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:916  %shl_ln703_66 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_67, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_66"/></StgValue>
</operation>

<operation id="1605" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:917  %sext_ln703_67 = sext i28 %shl_ln703_66 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_67"/></StgValue>
</operation>

<operation id="1606" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:918  %packed_weights_17_l = load i8* %packed_weights_17_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_17_l"/></StgValue>
</operation>

<operation id="1607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:919  %trunc_ln126_50 = trunc i8 %packed_weights_17_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_50"/></StgValue>
</operation>

<operation id="1608" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:920  %icmp_ln128_68 = icmp eq i2 %trunc_ln126_50, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_68"/></StgValue>
</operation>

<operation id="1609" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:923  %icmp_ln129_68 = icmp eq i2 %trunc_ln126_50, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_68"/></StgValue>
</operation>

<operation id="1610" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:924  %sub_ln701_68 = sub i8 0, %input_17_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_68"/></StgValue>
</operation>

<operation id="1611" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:925  %xor_ln128_68 = xor i1 %icmp_ln128_68, true

]]></Node>
<StgValue><ssdm name="xor_ln128_68"/></StgValue>
</operation>

<operation id="1612" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:926  %and_ln129_68 = and i1 %icmp_ln129_68, %xor_ln128_68

]]></Node>
<StgValue><ssdm name="and_ln129_68"/></StgValue>
</operation>

<operation id="1613" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:927  %select_ln128_68 = select i1 %icmp_ln128_68, i8 %input_17_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_68"/></StgValue>
</operation>

<operation id="1614" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:928  %select_ln129_68 = select i1 %and_ln129_68, i8 %sub_ln701_68, i8 %select_ln128_68

]]></Node>
<StgValue><ssdm name="select_ln129_68"/></StgValue>
</operation>

<operation id="1615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:929  %shl_ln703_67 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_68, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_67"/></StgValue>
</operation>

<operation id="1616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:930  %sext_ln703_68 = sext i28 %shl_ln703_67 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_68"/></StgValue>
</operation>

<operation id="1617" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:931  %trunc_ln126_51 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_17_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_51"/></StgValue>
</operation>

<operation id="1618" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:932  %icmp_ln128_69 = icmp eq i2 %trunc_ln126_51, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_69"/></StgValue>
</operation>

<operation id="1619" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:935  %icmp_ln129_69 = icmp eq i2 %trunc_ln126_51, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_69"/></StgValue>
</operation>

<operation id="1620" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:936  %sub_ln701_69 = sub i8 0, %input_17_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_69"/></StgValue>
</operation>

<operation id="1621" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:937  %xor_ln128_69 = xor i1 %icmp_ln128_69, true

]]></Node>
<StgValue><ssdm name="xor_ln128_69"/></StgValue>
</operation>

<operation id="1622" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:938  %and_ln129_69 = and i1 %icmp_ln129_69, %xor_ln128_69

]]></Node>
<StgValue><ssdm name="and_ln129_69"/></StgValue>
</operation>

<operation id="1623" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:939  %select_ln128_69 = select i1 %icmp_ln128_69, i8 %input_17_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_69"/></StgValue>
</operation>

<operation id="1624" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:940  %select_ln129_69 = select i1 %and_ln129_69, i8 %sub_ln701_69, i8 %select_ln128_69

]]></Node>
<StgValue><ssdm name="select_ln129_69"/></StgValue>
</operation>

<operation id="1625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:941  %shl_ln703_68 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_69, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_68"/></StgValue>
</operation>

<operation id="1626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:942  %sext_ln703_69 = sext i28 %shl_ln703_68 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_69"/></StgValue>
</operation>

<operation id="1627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:943  %trunc_ln126_52 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_17_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_52"/></StgValue>
</operation>

<operation id="1628" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:944  %icmp_ln128_70 = icmp eq i2 %trunc_ln126_52, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_70"/></StgValue>
</operation>

<operation id="1629" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:947  %icmp_ln129_70 = icmp eq i2 %trunc_ln126_52, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_70"/></StgValue>
</operation>

<operation id="1630" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:948  %sub_ln701_70 = sub i8 0, %input_17_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_70"/></StgValue>
</operation>

<operation id="1631" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:949  %xor_ln128_70 = xor i1 %icmp_ln128_70, true

]]></Node>
<StgValue><ssdm name="xor_ln128_70"/></StgValue>
</operation>

<operation id="1632" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:950  %and_ln129_70 = and i1 %icmp_ln129_70, %xor_ln128_70

]]></Node>
<StgValue><ssdm name="and_ln129_70"/></StgValue>
</operation>

<operation id="1633" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:951  %select_ln128_70 = select i1 %icmp_ln128_70, i8 %input_17_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_70"/></StgValue>
</operation>

<operation id="1634" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:952  %select_ln129_70 = select i1 %and_ln129_70, i8 %sub_ln701_70, i8 %select_ln128_70

]]></Node>
<StgValue><ssdm name="select_ln129_70"/></StgValue>
</operation>

<operation id="1635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:953  %shl_ln703_69 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_70, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_69"/></StgValue>
</operation>

<operation id="1636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:954  %sext_ln703_70 = sext i28 %shl_ln703_69 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_70"/></StgValue>
</operation>

<operation id="1637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:955  %trunc_ln128_16 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_17_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_16"/></StgValue>
</operation>

<operation id="1638" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:956  %icmp_ln128_71 = icmp eq i2 %trunc_ln128_16, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_71"/></StgValue>
</operation>

<operation id="1639" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:959  %icmp_ln129_71 = icmp eq i2 %trunc_ln128_16, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_71"/></StgValue>
</operation>

<operation id="1640" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:960  %sub_ln701_71 = sub i8 0, %input_17_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_71"/></StgValue>
</operation>

<operation id="1641" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:961  %xor_ln128_71 = xor i1 %icmp_ln128_71, true

]]></Node>
<StgValue><ssdm name="xor_ln128_71"/></StgValue>
</operation>

<operation id="1642" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:962  %and_ln129_71 = and i1 %icmp_ln129_71, %xor_ln128_71

]]></Node>
<StgValue><ssdm name="and_ln129_71"/></StgValue>
</operation>

<operation id="1643" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:963  %select_ln128_71 = select i1 %icmp_ln128_71, i8 %input_17_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_71"/></StgValue>
</operation>

<operation id="1644" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:964  %select_ln129_71 = select i1 %and_ln129_71, i8 %sub_ln701_71, i8 %select_ln128_71

]]></Node>
<StgValue><ssdm name="select_ln129_71"/></StgValue>
</operation>

<operation id="1645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:965  %shl_ln703_70 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_71, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_70"/></StgValue>
</operation>

<operation id="1646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:966  %sext_ln703_71 = sext i28 %shl_ln703_70 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_71"/></StgValue>
</operation>

<operation id="1647" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:967  %packed_weights_18_l = load i8* %packed_weights_18_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_18_l"/></StgValue>
</operation>

<operation id="1648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:968  %trunc_ln126_53 = trunc i8 %packed_weights_18_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_53"/></StgValue>
</operation>

<operation id="1649" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:969  %icmp_ln128_72 = icmp eq i2 %trunc_ln126_53, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_72"/></StgValue>
</operation>

<operation id="1650" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:972  %icmp_ln129_72 = icmp eq i2 %trunc_ln126_53, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_72"/></StgValue>
</operation>

<operation id="1651" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:973  %sub_ln701_72 = sub i8 0, %input_18_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_72"/></StgValue>
</operation>

<operation id="1652" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:974  %xor_ln128_72 = xor i1 %icmp_ln128_72, true

]]></Node>
<StgValue><ssdm name="xor_ln128_72"/></StgValue>
</operation>

<operation id="1653" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:975  %and_ln129_72 = and i1 %icmp_ln129_72, %xor_ln128_72

]]></Node>
<StgValue><ssdm name="and_ln129_72"/></StgValue>
</operation>

<operation id="1654" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:976  %select_ln128_72 = select i1 %icmp_ln128_72, i8 %input_18_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_72"/></StgValue>
</operation>

<operation id="1655" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:977  %select_ln129_72 = select i1 %and_ln129_72, i8 %sub_ln701_72, i8 %select_ln128_72

]]></Node>
<StgValue><ssdm name="select_ln129_72"/></StgValue>
</operation>

<operation id="1656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:978  %shl_ln703_71 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_72, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_71"/></StgValue>
</operation>

<operation id="1657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:979  %sext_ln703_72 = sext i28 %shl_ln703_71 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_72"/></StgValue>
</operation>

<operation id="1658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:980  %trunc_ln126_54 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_18_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_54"/></StgValue>
</operation>

<operation id="1659" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:981  %icmp_ln128_73 = icmp eq i2 %trunc_ln126_54, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_73"/></StgValue>
</operation>

<operation id="1660" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:984  %icmp_ln129_73 = icmp eq i2 %trunc_ln126_54, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_73"/></StgValue>
</operation>

<operation id="1661" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:985  %sub_ln701_73 = sub i8 0, %input_18_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_73"/></StgValue>
</operation>

<operation id="1662" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:986  %xor_ln128_73 = xor i1 %icmp_ln128_73, true

]]></Node>
<StgValue><ssdm name="xor_ln128_73"/></StgValue>
</operation>

<operation id="1663" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:987  %and_ln129_73 = and i1 %icmp_ln129_73, %xor_ln128_73

]]></Node>
<StgValue><ssdm name="and_ln129_73"/></StgValue>
</operation>

<operation id="1664" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:988  %select_ln128_73 = select i1 %icmp_ln128_73, i8 %input_18_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_73"/></StgValue>
</operation>

<operation id="1665" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:989  %select_ln129_73 = select i1 %and_ln129_73, i8 %sub_ln701_73, i8 %select_ln128_73

]]></Node>
<StgValue><ssdm name="select_ln129_73"/></StgValue>
</operation>

<operation id="1666" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:990  %shl_ln703_72 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_73, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_72"/></StgValue>
</operation>

<operation id="1667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:991  %sext_ln703_73 = sext i28 %shl_ln703_72 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_73"/></StgValue>
</operation>

<operation id="1668" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:992  %trunc_ln126_55 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_18_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_55"/></StgValue>
</operation>

<operation id="1669" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:993  %icmp_ln128_74 = icmp eq i2 %trunc_ln126_55, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_74"/></StgValue>
</operation>

<operation id="1670" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:996  %icmp_ln129_74 = icmp eq i2 %trunc_ln126_55, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_74"/></StgValue>
</operation>

<operation id="1671" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:997  %sub_ln701_74 = sub i8 0, %input_18_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_74"/></StgValue>
</operation>

<operation id="1672" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:998  %xor_ln128_74 = xor i1 %icmp_ln128_74, true

]]></Node>
<StgValue><ssdm name="xor_ln128_74"/></StgValue>
</operation>

<operation id="1673" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:999  %and_ln129_74 = and i1 %icmp_ln129_74, %xor_ln128_74

]]></Node>
<StgValue><ssdm name="and_ln129_74"/></StgValue>
</operation>

<operation id="1674" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1000  %select_ln128_74 = select i1 %icmp_ln128_74, i8 %input_18_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_74"/></StgValue>
</operation>

<operation id="1675" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1001  %select_ln129_74 = select i1 %and_ln129_74, i8 %sub_ln701_74, i8 %select_ln128_74

]]></Node>
<StgValue><ssdm name="select_ln129_74"/></StgValue>
</operation>

<operation id="1676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1002  %shl_ln703_73 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_74, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_73"/></StgValue>
</operation>

<operation id="1677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1003  %sext_ln703_74 = sext i28 %shl_ln703_73 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_74"/></StgValue>
</operation>

<operation id="1678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1004  %trunc_ln128_17 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_18_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_17"/></StgValue>
</operation>

<operation id="1679" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1005  %icmp_ln128_75 = icmp eq i2 %trunc_ln128_17, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_75"/></StgValue>
</operation>

<operation id="1680" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1008  %icmp_ln129_75 = icmp eq i2 %trunc_ln128_17, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_75"/></StgValue>
</operation>

<operation id="1681" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1009  %sub_ln701_75 = sub i8 0, %input_18_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_75"/></StgValue>
</operation>

<operation id="1682" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1010  %xor_ln128_75 = xor i1 %icmp_ln128_75, true

]]></Node>
<StgValue><ssdm name="xor_ln128_75"/></StgValue>
</operation>

<operation id="1683" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1011  %and_ln129_75 = and i1 %icmp_ln129_75, %xor_ln128_75

]]></Node>
<StgValue><ssdm name="and_ln129_75"/></StgValue>
</operation>

<operation id="1684" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1012  %select_ln128_75 = select i1 %icmp_ln128_75, i8 %input_18_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_75"/></StgValue>
</operation>

<operation id="1685" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1013  %select_ln129_75 = select i1 %and_ln129_75, i8 %sub_ln701_75, i8 %select_ln128_75

]]></Node>
<StgValue><ssdm name="select_ln129_75"/></StgValue>
</operation>

<operation id="1686" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1014  %shl_ln703_74 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_75, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_74"/></StgValue>
</operation>

<operation id="1687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1015  %sext_ln703_75 = sext i28 %shl_ln703_74 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_75"/></StgValue>
</operation>

<operation id="1688" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1016  %packed_weights_19_l = load i8* %packed_weights_19_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_19_l"/></StgValue>
</operation>

<operation id="1689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1017  %trunc_ln126_56 = trunc i8 %packed_weights_19_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_56"/></StgValue>
</operation>

<operation id="1690" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1018  %icmp_ln128_76 = icmp eq i2 %trunc_ln126_56, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_76"/></StgValue>
</operation>

<operation id="1691" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1021  %icmp_ln129_76 = icmp eq i2 %trunc_ln126_56, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_76"/></StgValue>
</operation>

<operation id="1692" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1022  %sub_ln701_76 = sub i8 0, %input_19_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_76"/></StgValue>
</operation>

<operation id="1693" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1023  %xor_ln128_76 = xor i1 %icmp_ln128_76, true

]]></Node>
<StgValue><ssdm name="xor_ln128_76"/></StgValue>
</operation>

<operation id="1694" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1024  %and_ln129_76 = and i1 %icmp_ln129_76, %xor_ln128_76

]]></Node>
<StgValue><ssdm name="and_ln129_76"/></StgValue>
</operation>

<operation id="1695" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1025  %select_ln128_76 = select i1 %icmp_ln128_76, i8 %input_19_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_76"/></StgValue>
</operation>

<operation id="1696" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1026  %select_ln129_76 = select i1 %and_ln129_76, i8 %sub_ln701_76, i8 %select_ln128_76

]]></Node>
<StgValue><ssdm name="select_ln129_76"/></StgValue>
</operation>

<operation id="1697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1027  %shl_ln703_75 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_76, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_75"/></StgValue>
</operation>

<operation id="1698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1028  %sext_ln703_76 = sext i28 %shl_ln703_75 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_76"/></StgValue>
</operation>

<operation id="1699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1029  %trunc_ln126_57 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_19_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_57"/></StgValue>
</operation>

<operation id="1700" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1030  %icmp_ln128_77 = icmp eq i2 %trunc_ln126_57, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_77"/></StgValue>
</operation>

<operation id="1701" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1033  %icmp_ln129_77 = icmp eq i2 %trunc_ln126_57, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_77"/></StgValue>
</operation>

<operation id="1702" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1034  %sub_ln701_77 = sub i8 0, %input_19_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_77"/></StgValue>
</operation>

<operation id="1703" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1035  %xor_ln128_77 = xor i1 %icmp_ln128_77, true

]]></Node>
<StgValue><ssdm name="xor_ln128_77"/></StgValue>
</operation>

<operation id="1704" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1036  %and_ln129_77 = and i1 %icmp_ln129_77, %xor_ln128_77

]]></Node>
<StgValue><ssdm name="and_ln129_77"/></StgValue>
</operation>

<operation id="1705" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1037  %select_ln128_77 = select i1 %icmp_ln128_77, i8 %input_19_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_77"/></StgValue>
</operation>

<operation id="1706" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1038  %select_ln129_77 = select i1 %and_ln129_77, i8 %sub_ln701_77, i8 %select_ln128_77

]]></Node>
<StgValue><ssdm name="select_ln129_77"/></StgValue>
</operation>

<operation id="1707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1039  %shl_ln703_76 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_77, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_76"/></StgValue>
</operation>

<operation id="1708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1040  %sext_ln703_77 = sext i28 %shl_ln703_76 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_77"/></StgValue>
</operation>

<operation id="1709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1041  %trunc_ln126_58 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_19_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_58"/></StgValue>
</operation>

<operation id="1710" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1042  %icmp_ln128_78 = icmp eq i2 %trunc_ln126_58, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_78"/></StgValue>
</operation>

<operation id="1711" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1045  %icmp_ln129_78 = icmp eq i2 %trunc_ln126_58, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_78"/></StgValue>
</operation>

<operation id="1712" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1046  %sub_ln701_78 = sub i8 0, %input_19_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_78"/></StgValue>
</operation>

<operation id="1713" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1047  %xor_ln128_78 = xor i1 %icmp_ln128_78, true

]]></Node>
<StgValue><ssdm name="xor_ln128_78"/></StgValue>
</operation>

<operation id="1714" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1048  %and_ln129_78 = and i1 %icmp_ln129_78, %xor_ln128_78

]]></Node>
<StgValue><ssdm name="and_ln129_78"/></StgValue>
</operation>

<operation id="1715" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1049  %select_ln128_78 = select i1 %icmp_ln128_78, i8 %input_19_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_78"/></StgValue>
</operation>

<operation id="1716" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1050  %select_ln129_78 = select i1 %and_ln129_78, i8 %sub_ln701_78, i8 %select_ln128_78

]]></Node>
<StgValue><ssdm name="select_ln129_78"/></StgValue>
</operation>

<operation id="1717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1051  %shl_ln703_77 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_78, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_77"/></StgValue>
</operation>

<operation id="1718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1052  %sext_ln703_78 = sext i28 %shl_ln703_77 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_78"/></StgValue>
</operation>

<operation id="1719" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1053  %trunc_ln128_18 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_19_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_18"/></StgValue>
</operation>

<operation id="1720" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1054  %icmp_ln128_79 = icmp eq i2 %trunc_ln128_18, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_79"/></StgValue>
</operation>

<operation id="1721" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1057  %icmp_ln129_79 = icmp eq i2 %trunc_ln128_18, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_79"/></StgValue>
</operation>

<operation id="1722" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1058  %sub_ln701_79 = sub i8 0, %input_19_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_79"/></StgValue>
</operation>

<operation id="1723" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1059  %xor_ln128_79 = xor i1 %icmp_ln128_79, true

]]></Node>
<StgValue><ssdm name="xor_ln128_79"/></StgValue>
</operation>

<operation id="1724" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1060  %and_ln129_79 = and i1 %icmp_ln129_79, %xor_ln128_79

]]></Node>
<StgValue><ssdm name="and_ln129_79"/></StgValue>
</operation>

<operation id="1725" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1061  %select_ln128_79 = select i1 %icmp_ln128_79, i8 %input_19_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_79"/></StgValue>
</operation>

<operation id="1726" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1062  %select_ln129_79 = select i1 %and_ln129_79, i8 %sub_ln701_79, i8 %select_ln128_79

]]></Node>
<StgValue><ssdm name="select_ln129_79"/></StgValue>
</operation>

<operation id="1727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1063  %shl_ln703_78 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_79, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_78"/></StgValue>
</operation>

<operation id="1728" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1064  %sext_ln703_79 = sext i28 %shl_ln703_78 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_79"/></StgValue>
</operation>

<operation id="1729" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1065  %packed_weights_20_l = load i8* %packed_weights_20_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_20_l"/></StgValue>
</operation>

<operation id="1730" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1066  %trunc_ln126_59 = trunc i8 %packed_weights_20_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_59"/></StgValue>
</operation>

<operation id="1731" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1067  %icmp_ln128_80 = icmp eq i2 %trunc_ln126_59, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_80"/></StgValue>
</operation>

<operation id="1732" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1070  %icmp_ln129_80 = icmp eq i2 %trunc_ln126_59, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_80"/></StgValue>
</operation>

<operation id="1733" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1071  %sub_ln701_80 = sub i8 0, %input_20_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_80"/></StgValue>
</operation>

<operation id="1734" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1072  %xor_ln128_80 = xor i1 %icmp_ln128_80, true

]]></Node>
<StgValue><ssdm name="xor_ln128_80"/></StgValue>
</operation>

<operation id="1735" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1073  %and_ln129_80 = and i1 %icmp_ln129_80, %xor_ln128_80

]]></Node>
<StgValue><ssdm name="and_ln129_80"/></StgValue>
</operation>

<operation id="1736" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1074  %select_ln128_80 = select i1 %icmp_ln128_80, i8 %input_20_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_80"/></StgValue>
</operation>

<operation id="1737" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1075  %select_ln129_80 = select i1 %and_ln129_80, i8 %sub_ln701_80, i8 %select_ln128_80

]]></Node>
<StgValue><ssdm name="select_ln129_80"/></StgValue>
</operation>

<operation id="1738" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1076  %shl_ln703_79 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_80, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_79"/></StgValue>
</operation>

<operation id="1739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1077  %sext_ln703_80 = sext i28 %shl_ln703_79 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_80"/></StgValue>
</operation>

<operation id="1740" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1078  %trunc_ln126_60 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_20_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_60"/></StgValue>
</operation>

<operation id="1741" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1079  %icmp_ln128_81 = icmp eq i2 %trunc_ln126_60, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_81"/></StgValue>
</operation>

<operation id="1742" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1082  %icmp_ln129_81 = icmp eq i2 %trunc_ln126_60, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_81"/></StgValue>
</operation>

<operation id="1743" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1083  %sub_ln701_81 = sub i8 0, %input_20_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_81"/></StgValue>
</operation>

<operation id="1744" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1084  %xor_ln128_81 = xor i1 %icmp_ln128_81, true

]]></Node>
<StgValue><ssdm name="xor_ln128_81"/></StgValue>
</operation>

<operation id="1745" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1085  %and_ln129_81 = and i1 %icmp_ln129_81, %xor_ln128_81

]]></Node>
<StgValue><ssdm name="and_ln129_81"/></StgValue>
</operation>

<operation id="1746" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1086  %select_ln128_81 = select i1 %icmp_ln128_81, i8 %input_20_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_81"/></StgValue>
</operation>

<operation id="1747" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1087  %select_ln129_81 = select i1 %and_ln129_81, i8 %sub_ln701_81, i8 %select_ln128_81

]]></Node>
<StgValue><ssdm name="select_ln129_81"/></StgValue>
</operation>

<operation id="1748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1088  %shl_ln703_80 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_81, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_80"/></StgValue>
</operation>

<operation id="1749" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1089  %sext_ln703_81 = sext i28 %shl_ln703_80 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_81"/></StgValue>
</operation>

<operation id="1750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1090  %trunc_ln126_61 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_20_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_61"/></StgValue>
</operation>

<operation id="1751" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1091  %icmp_ln128_82 = icmp eq i2 %trunc_ln126_61, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_82"/></StgValue>
</operation>

<operation id="1752" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1094  %icmp_ln129_82 = icmp eq i2 %trunc_ln126_61, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_82"/></StgValue>
</operation>

<operation id="1753" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1095  %sub_ln701_82 = sub i8 0, %input_20_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_82"/></StgValue>
</operation>

<operation id="1754" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1096  %xor_ln128_82 = xor i1 %icmp_ln128_82, true

]]></Node>
<StgValue><ssdm name="xor_ln128_82"/></StgValue>
</operation>

<operation id="1755" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1097  %and_ln129_82 = and i1 %icmp_ln129_82, %xor_ln128_82

]]></Node>
<StgValue><ssdm name="and_ln129_82"/></StgValue>
</operation>

<operation id="1756" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1098  %select_ln128_82 = select i1 %icmp_ln128_82, i8 %input_20_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_82"/></StgValue>
</operation>

<operation id="1757" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1099  %select_ln129_82 = select i1 %and_ln129_82, i8 %sub_ln701_82, i8 %select_ln128_82

]]></Node>
<StgValue><ssdm name="select_ln129_82"/></StgValue>
</operation>

<operation id="1758" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1100  %shl_ln703_81 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_82, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_81"/></StgValue>
</operation>

<operation id="1759" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1101  %sext_ln703_82 = sext i28 %shl_ln703_81 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_82"/></StgValue>
</operation>

<operation id="1760" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1102  %trunc_ln128_19 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_20_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_19"/></StgValue>
</operation>

<operation id="1761" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1103  %icmp_ln128_83 = icmp eq i2 %trunc_ln128_19, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_83"/></StgValue>
</operation>

<operation id="1762" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1106  %icmp_ln129_83 = icmp eq i2 %trunc_ln128_19, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_83"/></StgValue>
</operation>

<operation id="1763" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1107  %sub_ln701_83 = sub i8 0, %input_20_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_83"/></StgValue>
</operation>

<operation id="1764" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1108  %xor_ln128_83 = xor i1 %icmp_ln128_83, true

]]></Node>
<StgValue><ssdm name="xor_ln128_83"/></StgValue>
</operation>

<operation id="1765" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1109  %and_ln129_83 = and i1 %icmp_ln129_83, %xor_ln128_83

]]></Node>
<StgValue><ssdm name="and_ln129_83"/></StgValue>
</operation>

<operation id="1766" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1110  %select_ln128_83 = select i1 %icmp_ln128_83, i8 %input_20_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_83"/></StgValue>
</operation>

<operation id="1767" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1111  %select_ln129_83 = select i1 %and_ln129_83, i8 %sub_ln701_83, i8 %select_ln128_83

]]></Node>
<StgValue><ssdm name="select_ln129_83"/></StgValue>
</operation>

<operation id="1768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1112  %shl_ln703_82 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_83, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_82"/></StgValue>
</operation>

<operation id="1769" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1113  %sext_ln703_83 = sext i28 %shl_ln703_82 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_83"/></StgValue>
</operation>

<operation id="1770" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1114  %packed_weights_21_l = load i8* %packed_weights_21_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_21_l"/></StgValue>
</operation>

<operation id="1771" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1115  %trunc_ln126_62 = trunc i8 %packed_weights_21_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_62"/></StgValue>
</operation>

<operation id="1772" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1116  %icmp_ln128_84 = icmp eq i2 %trunc_ln126_62, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_84"/></StgValue>
</operation>

<operation id="1773" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1119  %icmp_ln129_84 = icmp eq i2 %trunc_ln126_62, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_84"/></StgValue>
</operation>

<operation id="1774" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1120  %sub_ln701_84 = sub i8 0, %input_21_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_84"/></StgValue>
</operation>

<operation id="1775" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1121  %xor_ln128_84 = xor i1 %icmp_ln128_84, true

]]></Node>
<StgValue><ssdm name="xor_ln128_84"/></StgValue>
</operation>

<operation id="1776" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1122  %and_ln129_84 = and i1 %icmp_ln129_84, %xor_ln128_84

]]></Node>
<StgValue><ssdm name="and_ln129_84"/></StgValue>
</operation>

<operation id="1777" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1123  %select_ln128_84 = select i1 %icmp_ln128_84, i8 %input_21_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_84"/></StgValue>
</operation>

<operation id="1778" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1124  %select_ln129_84 = select i1 %and_ln129_84, i8 %sub_ln701_84, i8 %select_ln128_84

]]></Node>
<StgValue><ssdm name="select_ln129_84"/></StgValue>
</operation>

<operation id="1779" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1125  %shl_ln703_83 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_84, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_83"/></StgValue>
</operation>

<operation id="1780" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1126  %sext_ln703_84 = sext i28 %shl_ln703_83 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_84"/></StgValue>
</operation>

<operation id="1781" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1127  %trunc_ln126_63 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_21_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_63"/></StgValue>
</operation>

<operation id="1782" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1128  %icmp_ln128_85 = icmp eq i2 %trunc_ln126_63, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_85"/></StgValue>
</operation>

<operation id="1783" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1131  %icmp_ln129_85 = icmp eq i2 %trunc_ln126_63, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_85"/></StgValue>
</operation>

<operation id="1784" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1132  %sub_ln701_85 = sub i8 0, %input_21_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_85"/></StgValue>
</operation>

<operation id="1785" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1133  %xor_ln128_85 = xor i1 %icmp_ln128_85, true

]]></Node>
<StgValue><ssdm name="xor_ln128_85"/></StgValue>
</operation>

<operation id="1786" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1134  %and_ln129_85 = and i1 %icmp_ln129_85, %xor_ln128_85

]]></Node>
<StgValue><ssdm name="and_ln129_85"/></StgValue>
</operation>

<operation id="1787" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1135  %select_ln128_85 = select i1 %icmp_ln128_85, i8 %input_21_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_85"/></StgValue>
</operation>

<operation id="1788" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1136  %select_ln129_85 = select i1 %and_ln129_85, i8 %sub_ln701_85, i8 %select_ln128_85

]]></Node>
<StgValue><ssdm name="select_ln129_85"/></StgValue>
</operation>

<operation id="1789" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1137  %shl_ln703_84 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_85, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_84"/></StgValue>
</operation>

<operation id="1790" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1138  %sext_ln703_85 = sext i28 %shl_ln703_84 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_85"/></StgValue>
</operation>

<operation id="1791" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1139  %trunc_ln126_64 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_21_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_64"/></StgValue>
</operation>

<operation id="1792" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1140  %icmp_ln128_86 = icmp eq i2 %trunc_ln126_64, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_86"/></StgValue>
</operation>

<operation id="1793" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1143  %icmp_ln129_86 = icmp eq i2 %trunc_ln126_64, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_86"/></StgValue>
</operation>

<operation id="1794" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1144  %sub_ln701_86 = sub i8 0, %input_21_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_86"/></StgValue>
</operation>

<operation id="1795" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1145  %xor_ln128_86 = xor i1 %icmp_ln128_86, true

]]></Node>
<StgValue><ssdm name="xor_ln128_86"/></StgValue>
</operation>

<operation id="1796" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1146  %and_ln129_86 = and i1 %icmp_ln129_86, %xor_ln128_86

]]></Node>
<StgValue><ssdm name="and_ln129_86"/></StgValue>
</operation>

<operation id="1797" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1147  %select_ln128_86 = select i1 %icmp_ln128_86, i8 %input_21_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_86"/></StgValue>
</operation>

<operation id="1798" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1148  %select_ln129_86 = select i1 %and_ln129_86, i8 %sub_ln701_86, i8 %select_ln128_86

]]></Node>
<StgValue><ssdm name="select_ln129_86"/></StgValue>
</operation>

<operation id="1799" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1149  %shl_ln703_85 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_86, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_85"/></StgValue>
</operation>

<operation id="1800" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1150  %sext_ln703_86 = sext i28 %shl_ln703_85 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_86"/></StgValue>
</operation>

<operation id="1801" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1151  %trunc_ln128_20 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_21_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_20"/></StgValue>
</operation>

<operation id="1802" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1152  %icmp_ln128_87 = icmp eq i2 %trunc_ln128_20, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_87"/></StgValue>
</operation>

<operation id="1803" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1155  %icmp_ln129_87 = icmp eq i2 %trunc_ln128_20, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_87"/></StgValue>
</operation>

<operation id="1804" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1156  %sub_ln701_87 = sub i8 0, %input_21_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_87"/></StgValue>
</operation>

<operation id="1805" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1157  %xor_ln128_87 = xor i1 %icmp_ln128_87, true

]]></Node>
<StgValue><ssdm name="xor_ln128_87"/></StgValue>
</operation>

<operation id="1806" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1158  %and_ln129_87 = and i1 %icmp_ln129_87, %xor_ln128_87

]]></Node>
<StgValue><ssdm name="and_ln129_87"/></StgValue>
</operation>

<operation id="1807" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1159  %select_ln128_87 = select i1 %icmp_ln128_87, i8 %input_21_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_87"/></StgValue>
</operation>

<operation id="1808" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1160  %select_ln129_87 = select i1 %and_ln129_87, i8 %sub_ln701_87, i8 %select_ln128_87

]]></Node>
<StgValue><ssdm name="select_ln129_87"/></StgValue>
</operation>

<operation id="1809" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1161  %shl_ln703_86 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_87, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_86"/></StgValue>
</operation>

<operation id="1810" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1162  %sext_ln703_87 = sext i28 %shl_ln703_86 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_87"/></StgValue>
</operation>

<operation id="1811" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1163  %packed_weights_22_l = load i8* %packed_weights_22_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_22_l"/></StgValue>
</operation>

<operation id="1812" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1164  %trunc_ln126_65 = trunc i8 %packed_weights_22_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_65"/></StgValue>
</operation>

<operation id="1813" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1165  %icmp_ln128_88 = icmp eq i2 %trunc_ln126_65, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_88"/></StgValue>
</operation>

<operation id="1814" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1168  %icmp_ln129_88 = icmp eq i2 %trunc_ln126_65, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_88"/></StgValue>
</operation>

<operation id="1815" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1169  %sub_ln701_88 = sub i8 0, %input_22_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_88"/></StgValue>
</operation>

<operation id="1816" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1170  %xor_ln128_88 = xor i1 %icmp_ln128_88, true

]]></Node>
<StgValue><ssdm name="xor_ln128_88"/></StgValue>
</operation>

<operation id="1817" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1171  %and_ln129_88 = and i1 %icmp_ln129_88, %xor_ln128_88

]]></Node>
<StgValue><ssdm name="and_ln129_88"/></StgValue>
</operation>

<operation id="1818" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1172  %select_ln128_88 = select i1 %icmp_ln128_88, i8 %input_22_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_88"/></StgValue>
</operation>

<operation id="1819" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1173  %select_ln129_88 = select i1 %and_ln129_88, i8 %sub_ln701_88, i8 %select_ln128_88

]]></Node>
<StgValue><ssdm name="select_ln129_88"/></StgValue>
</operation>

<operation id="1820" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1174  %shl_ln703_87 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_88, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_87"/></StgValue>
</operation>

<operation id="1821" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1175  %sext_ln703_88 = sext i28 %shl_ln703_87 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_88"/></StgValue>
</operation>

<operation id="1822" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1176  %trunc_ln126_66 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_22_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_66"/></StgValue>
</operation>

<operation id="1823" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1177  %icmp_ln128_89 = icmp eq i2 %trunc_ln126_66, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_89"/></StgValue>
</operation>

<operation id="1824" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1180  %icmp_ln129_89 = icmp eq i2 %trunc_ln126_66, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_89"/></StgValue>
</operation>

<operation id="1825" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1181  %sub_ln701_89 = sub i8 0, %input_22_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_89"/></StgValue>
</operation>

<operation id="1826" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1182  %xor_ln128_89 = xor i1 %icmp_ln128_89, true

]]></Node>
<StgValue><ssdm name="xor_ln128_89"/></StgValue>
</operation>

<operation id="1827" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1183  %and_ln129_89 = and i1 %icmp_ln129_89, %xor_ln128_89

]]></Node>
<StgValue><ssdm name="and_ln129_89"/></StgValue>
</operation>

<operation id="1828" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1184  %select_ln128_89 = select i1 %icmp_ln128_89, i8 %input_22_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_89"/></StgValue>
</operation>

<operation id="1829" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1185  %select_ln129_89 = select i1 %and_ln129_89, i8 %sub_ln701_89, i8 %select_ln128_89

]]></Node>
<StgValue><ssdm name="select_ln129_89"/></StgValue>
</operation>

<operation id="1830" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1186  %shl_ln703_88 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_89, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_88"/></StgValue>
</operation>

<operation id="1831" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1187  %sext_ln703_89 = sext i28 %shl_ln703_88 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_89"/></StgValue>
</operation>

<operation id="1832" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1188  %trunc_ln126_67 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_22_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_67"/></StgValue>
</operation>

<operation id="1833" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1189  %icmp_ln128_90 = icmp eq i2 %trunc_ln126_67, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_90"/></StgValue>
</operation>

<operation id="1834" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1192  %icmp_ln129_90 = icmp eq i2 %trunc_ln126_67, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_90"/></StgValue>
</operation>

<operation id="1835" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1193  %sub_ln701_90 = sub i8 0, %input_22_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_90"/></StgValue>
</operation>

<operation id="1836" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1194  %xor_ln128_90 = xor i1 %icmp_ln128_90, true

]]></Node>
<StgValue><ssdm name="xor_ln128_90"/></StgValue>
</operation>

<operation id="1837" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1195  %and_ln129_90 = and i1 %icmp_ln129_90, %xor_ln128_90

]]></Node>
<StgValue><ssdm name="and_ln129_90"/></StgValue>
</operation>

<operation id="1838" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1196  %select_ln128_90 = select i1 %icmp_ln128_90, i8 %input_22_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_90"/></StgValue>
</operation>

<operation id="1839" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1197  %select_ln129_90 = select i1 %and_ln129_90, i8 %sub_ln701_90, i8 %select_ln128_90

]]></Node>
<StgValue><ssdm name="select_ln129_90"/></StgValue>
</operation>

<operation id="1840" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1198  %shl_ln703_89 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_90, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_89"/></StgValue>
</operation>

<operation id="1841" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1199  %sext_ln703_90 = sext i28 %shl_ln703_89 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_90"/></StgValue>
</operation>

<operation id="1842" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1200  %trunc_ln128_21 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_22_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_21"/></StgValue>
</operation>

<operation id="1843" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1201  %icmp_ln128_91 = icmp eq i2 %trunc_ln128_21, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_91"/></StgValue>
</operation>

<operation id="1844" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1204  %icmp_ln129_91 = icmp eq i2 %trunc_ln128_21, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_91"/></StgValue>
</operation>

<operation id="1845" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1205  %sub_ln701_91 = sub i8 0, %input_22_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_91"/></StgValue>
</operation>

<operation id="1846" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1206  %xor_ln128_91 = xor i1 %icmp_ln128_91, true

]]></Node>
<StgValue><ssdm name="xor_ln128_91"/></StgValue>
</operation>

<operation id="1847" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1207  %and_ln129_91 = and i1 %icmp_ln129_91, %xor_ln128_91

]]></Node>
<StgValue><ssdm name="and_ln129_91"/></StgValue>
</operation>

<operation id="1848" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1208  %select_ln128_91 = select i1 %icmp_ln128_91, i8 %input_22_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_91"/></StgValue>
</operation>

<operation id="1849" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1209  %select_ln129_91 = select i1 %and_ln129_91, i8 %sub_ln701_91, i8 %select_ln128_91

]]></Node>
<StgValue><ssdm name="select_ln129_91"/></StgValue>
</operation>

<operation id="1850" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1210  %shl_ln703_90 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_91, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_90"/></StgValue>
</operation>

<operation id="1851" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1211  %sext_ln703_91 = sext i28 %shl_ln703_90 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_91"/></StgValue>
</operation>

<operation id="1852" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1212  %packed_weights_23_l = load i8* %packed_weights_23_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_23_l"/></StgValue>
</operation>

<operation id="1853" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1213  %trunc_ln126_68 = trunc i8 %packed_weights_23_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_68"/></StgValue>
</operation>

<operation id="1854" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1214  %icmp_ln128_92 = icmp eq i2 %trunc_ln126_68, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_92"/></StgValue>
</operation>

<operation id="1855" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1217  %icmp_ln129_92 = icmp eq i2 %trunc_ln126_68, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_92"/></StgValue>
</operation>

<operation id="1856" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1218  %sub_ln701_92 = sub i8 0, %input_23_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_92"/></StgValue>
</operation>

<operation id="1857" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1219  %xor_ln128_92 = xor i1 %icmp_ln128_92, true

]]></Node>
<StgValue><ssdm name="xor_ln128_92"/></StgValue>
</operation>

<operation id="1858" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1220  %and_ln129_92 = and i1 %icmp_ln129_92, %xor_ln128_92

]]></Node>
<StgValue><ssdm name="and_ln129_92"/></StgValue>
</operation>

<operation id="1859" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1221  %select_ln128_92 = select i1 %icmp_ln128_92, i8 %input_23_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_92"/></StgValue>
</operation>

<operation id="1860" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1222  %select_ln129_92 = select i1 %and_ln129_92, i8 %sub_ln701_92, i8 %select_ln128_92

]]></Node>
<StgValue><ssdm name="select_ln129_92"/></StgValue>
</operation>

<operation id="1861" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1223  %shl_ln703_91 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_92, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_91"/></StgValue>
</operation>

<operation id="1862" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1224  %sext_ln703_92 = sext i28 %shl_ln703_91 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_92"/></StgValue>
</operation>

<operation id="1863" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1225  %trunc_ln126_69 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_23_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_69"/></StgValue>
</operation>

<operation id="1864" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1226  %icmp_ln128_93 = icmp eq i2 %trunc_ln126_69, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_93"/></StgValue>
</operation>

<operation id="1865" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1229  %icmp_ln129_93 = icmp eq i2 %trunc_ln126_69, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_93"/></StgValue>
</operation>

<operation id="1866" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1230  %sub_ln701_93 = sub i8 0, %input_23_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_93"/></StgValue>
</operation>

<operation id="1867" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1231  %xor_ln128_93 = xor i1 %icmp_ln128_93, true

]]></Node>
<StgValue><ssdm name="xor_ln128_93"/></StgValue>
</operation>

<operation id="1868" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1232  %and_ln129_93 = and i1 %icmp_ln129_93, %xor_ln128_93

]]></Node>
<StgValue><ssdm name="and_ln129_93"/></StgValue>
</operation>

<operation id="1869" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1233  %select_ln128_93 = select i1 %icmp_ln128_93, i8 %input_23_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_93"/></StgValue>
</operation>

<operation id="1870" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1234  %select_ln129_93 = select i1 %and_ln129_93, i8 %sub_ln701_93, i8 %select_ln128_93

]]></Node>
<StgValue><ssdm name="select_ln129_93"/></StgValue>
</operation>

<operation id="1871" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1235  %shl_ln703_92 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_93, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_92"/></StgValue>
</operation>

<operation id="1872" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1236  %sext_ln703_93 = sext i28 %shl_ln703_92 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_93"/></StgValue>
</operation>

<operation id="1873" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1237  %trunc_ln126_70 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_23_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_70"/></StgValue>
</operation>

<operation id="1874" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1238  %icmp_ln128_94 = icmp eq i2 %trunc_ln126_70, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_94"/></StgValue>
</operation>

<operation id="1875" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1241  %icmp_ln129_94 = icmp eq i2 %trunc_ln126_70, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_94"/></StgValue>
</operation>

<operation id="1876" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1242  %sub_ln701_94 = sub i8 0, %input_23_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_94"/></StgValue>
</operation>

<operation id="1877" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1243  %xor_ln128_94 = xor i1 %icmp_ln128_94, true

]]></Node>
<StgValue><ssdm name="xor_ln128_94"/></StgValue>
</operation>

<operation id="1878" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1244  %and_ln129_94 = and i1 %icmp_ln129_94, %xor_ln128_94

]]></Node>
<StgValue><ssdm name="and_ln129_94"/></StgValue>
</operation>

<operation id="1879" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1245  %select_ln128_94 = select i1 %icmp_ln128_94, i8 %input_23_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_94"/></StgValue>
</operation>

<operation id="1880" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1246  %select_ln129_94 = select i1 %and_ln129_94, i8 %sub_ln701_94, i8 %select_ln128_94

]]></Node>
<StgValue><ssdm name="select_ln129_94"/></StgValue>
</operation>

<operation id="1881" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1247  %shl_ln703_93 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_94, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_93"/></StgValue>
</operation>

<operation id="1882" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1248  %sext_ln703_94 = sext i28 %shl_ln703_93 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_94"/></StgValue>
</operation>

<operation id="1883" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1249  %trunc_ln128_22 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_23_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_22"/></StgValue>
</operation>

<operation id="1884" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1250  %icmp_ln128_95 = icmp eq i2 %trunc_ln128_22, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_95"/></StgValue>
</operation>

<operation id="1885" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1253  %icmp_ln129_95 = icmp eq i2 %trunc_ln128_22, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_95"/></StgValue>
</operation>

<operation id="1886" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1254  %sub_ln701_95 = sub i8 0, %input_23_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_95"/></StgValue>
</operation>

<operation id="1887" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1255  %xor_ln128_95 = xor i1 %icmp_ln128_95, true

]]></Node>
<StgValue><ssdm name="xor_ln128_95"/></StgValue>
</operation>

<operation id="1888" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1256  %and_ln129_95 = and i1 %icmp_ln129_95, %xor_ln128_95

]]></Node>
<StgValue><ssdm name="and_ln129_95"/></StgValue>
</operation>

<operation id="1889" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1257  %select_ln128_95 = select i1 %icmp_ln128_95, i8 %input_23_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_95"/></StgValue>
</operation>

<operation id="1890" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1258  %select_ln129_95 = select i1 %and_ln129_95, i8 %sub_ln701_95, i8 %select_ln128_95

]]></Node>
<StgValue><ssdm name="select_ln129_95"/></StgValue>
</operation>

<operation id="1891" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1259  %shl_ln703_94 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_95, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_94"/></StgValue>
</operation>

<operation id="1892" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1260  %sext_ln703_95 = sext i28 %shl_ln703_94 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_95"/></StgValue>
</operation>

<operation id="1893" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1261  %packed_weights_24_l = load i8* %packed_weights_24_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_24_l"/></StgValue>
</operation>

<operation id="1894" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1262  %trunc_ln126_71 = trunc i8 %packed_weights_24_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_71"/></StgValue>
</operation>

<operation id="1895" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1263  %icmp_ln128_96 = icmp eq i2 %trunc_ln126_71, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_96"/></StgValue>
</operation>

<operation id="1896" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1266  %icmp_ln129_96 = icmp eq i2 %trunc_ln126_71, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_96"/></StgValue>
</operation>

<operation id="1897" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1267  %sub_ln701_96 = sub i8 0, %input_24_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_96"/></StgValue>
</operation>

<operation id="1898" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1268  %xor_ln128_96 = xor i1 %icmp_ln128_96, true

]]></Node>
<StgValue><ssdm name="xor_ln128_96"/></StgValue>
</operation>

<operation id="1899" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1269  %and_ln129_96 = and i1 %icmp_ln129_96, %xor_ln128_96

]]></Node>
<StgValue><ssdm name="and_ln129_96"/></StgValue>
</operation>

<operation id="1900" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1270  %select_ln128_96 = select i1 %icmp_ln128_96, i8 %input_24_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_96"/></StgValue>
</operation>

<operation id="1901" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1271  %select_ln129_96 = select i1 %and_ln129_96, i8 %sub_ln701_96, i8 %select_ln128_96

]]></Node>
<StgValue><ssdm name="select_ln129_96"/></StgValue>
</operation>

<operation id="1902" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1272  %shl_ln703_95 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_96, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_95"/></StgValue>
</operation>

<operation id="1903" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1273  %sext_ln703_96 = sext i28 %shl_ln703_95 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_96"/></StgValue>
</operation>

<operation id="1904" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1274  %trunc_ln126_72 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_24_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_72"/></StgValue>
</operation>

<operation id="1905" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1275  %icmp_ln128_97 = icmp eq i2 %trunc_ln126_72, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_97"/></StgValue>
</operation>

<operation id="1906" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1278  %icmp_ln129_97 = icmp eq i2 %trunc_ln126_72, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_97"/></StgValue>
</operation>

<operation id="1907" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1279  %sub_ln701_97 = sub i8 0, %input_24_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_97"/></StgValue>
</operation>

<operation id="1908" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1280  %xor_ln128_97 = xor i1 %icmp_ln128_97, true

]]></Node>
<StgValue><ssdm name="xor_ln128_97"/></StgValue>
</operation>

<operation id="1909" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1281  %and_ln129_97 = and i1 %icmp_ln129_97, %xor_ln128_97

]]></Node>
<StgValue><ssdm name="and_ln129_97"/></StgValue>
</operation>

<operation id="1910" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1282  %select_ln128_97 = select i1 %icmp_ln128_97, i8 %input_24_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_97"/></StgValue>
</operation>

<operation id="1911" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1283  %select_ln129_97 = select i1 %and_ln129_97, i8 %sub_ln701_97, i8 %select_ln128_97

]]></Node>
<StgValue><ssdm name="select_ln129_97"/></StgValue>
</operation>

<operation id="1912" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1284  %shl_ln703_96 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_97, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_96"/></StgValue>
</operation>

<operation id="1913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1285  %sext_ln703_97 = sext i28 %shl_ln703_96 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_97"/></StgValue>
</operation>

<operation id="1914" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1286  %trunc_ln126_73 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_24_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_73"/></StgValue>
</operation>

<operation id="1915" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1287  %icmp_ln128_98 = icmp eq i2 %trunc_ln126_73, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_98"/></StgValue>
</operation>

<operation id="1916" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1290  %icmp_ln129_98 = icmp eq i2 %trunc_ln126_73, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_98"/></StgValue>
</operation>

<operation id="1917" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1291  %sub_ln701_98 = sub i8 0, %input_24_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_98"/></StgValue>
</operation>

<operation id="1918" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1292  %xor_ln128_98 = xor i1 %icmp_ln128_98, true

]]></Node>
<StgValue><ssdm name="xor_ln128_98"/></StgValue>
</operation>

<operation id="1919" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1293  %and_ln129_98 = and i1 %icmp_ln129_98, %xor_ln128_98

]]></Node>
<StgValue><ssdm name="and_ln129_98"/></StgValue>
</operation>

<operation id="1920" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1294  %select_ln128_98 = select i1 %icmp_ln128_98, i8 %input_24_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_98"/></StgValue>
</operation>

<operation id="1921" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1295  %select_ln129_98 = select i1 %and_ln129_98, i8 %sub_ln701_98, i8 %select_ln128_98

]]></Node>
<StgValue><ssdm name="select_ln129_98"/></StgValue>
</operation>

<operation id="1922" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1296  %shl_ln703_97 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_98, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_97"/></StgValue>
</operation>

<operation id="1923" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1297  %sext_ln703_98 = sext i28 %shl_ln703_97 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_98"/></StgValue>
</operation>

<operation id="1924" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1298  %trunc_ln128_23 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_24_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_23"/></StgValue>
</operation>

<operation id="1925" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1299  %icmp_ln128_99 = icmp eq i2 %trunc_ln128_23, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_99"/></StgValue>
</operation>

<operation id="1926" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1302  %icmp_ln129_99 = icmp eq i2 %trunc_ln128_23, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_99"/></StgValue>
</operation>

<operation id="1927" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1303  %sub_ln701_99 = sub i8 0, %input_24_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_99"/></StgValue>
</operation>

<operation id="1928" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1304  %xor_ln128_99 = xor i1 %icmp_ln128_99, true

]]></Node>
<StgValue><ssdm name="xor_ln128_99"/></StgValue>
</operation>

<operation id="1929" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1305  %and_ln129_99 = and i1 %icmp_ln129_99, %xor_ln128_99

]]></Node>
<StgValue><ssdm name="and_ln129_99"/></StgValue>
</operation>

<operation id="1930" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1306  %select_ln128_99 = select i1 %icmp_ln128_99, i8 %input_24_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_99"/></StgValue>
</operation>

<operation id="1931" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1307  %select_ln129_99 = select i1 %and_ln129_99, i8 %sub_ln701_99, i8 %select_ln128_99

]]></Node>
<StgValue><ssdm name="select_ln129_99"/></StgValue>
</operation>

<operation id="1932" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1308  %shl_ln703_98 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_99, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_98"/></StgValue>
</operation>

<operation id="1933" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1309  %sext_ln703_99 = sext i28 %shl_ln703_98 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_99"/></StgValue>
</operation>

<operation id="1934" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1310  %packed_weights_25_l = load i8* %packed_weights_25_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_25_l"/></StgValue>
</operation>

<operation id="1935" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1311  %trunc_ln126_74 = trunc i8 %packed_weights_25_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_74"/></StgValue>
</operation>

<operation id="1936" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1312  %icmp_ln128_100 = icmp eq i2 %trunc_ln126_74, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_100"/></StgValue>
</operation>

<operation id="1937" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1315  %icmp_ln129_100 = icmp eq i2 %trunc_ln126_74, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_100"/></StgValue>
</operation>

<operation id="1938" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1316  %sub_ln701_100 = sub i8 0, %input_25_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_100"/></StgValue>
</operation>

<operation id="1939" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1317  %xor_ln128_100 = xor i1 %icmp_ln128_100, true

]]></Node>
<StgValue><ssdm name="xor_ln128_100"/></StgValue>
</operation>

<operation id="1940" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1318  %and_ln129_100 = and i1 %icmp_ln129_100, %xor_ln128_100

]]></Node>
<StgValue><ssdm name="and_ln129_100"/></StgValue>
</operation>

<operation id="1941" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1319  %select_ln128_100 = select i1 %icmp_ln128_100, i8 %input_25_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_100"/></StgValue>
</operation>

<operation id="1942" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1320  %select_ln129_100 = select i1 %and_ln129_100, i8 %sub_ln701_100, i8 %select_ln128_100

]]></Node>
<StgValue><ssdm name="select_ln129_100"/></StgValue>
</operation>

<operation id="1943" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1321  %shl_ln703_99 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_100, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_99"/></StgValue>
</operation>

<operation id="1944" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1322  %sext_ln703_100 = sext i28 %shl_ln703_99 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_100"/></StgValue>
</operation>

<operation id="1945" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1323  %trunc_ln126_75 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_25_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_75"/></StgValue>
</operation>

<operation id="1946" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1324  %icmp_ln128_101 = icmp eq i2 %trunc_ln126_75, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_101"/></StgValue>
</operation>

<operation id="1947" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1327  %icmp_ln129_101 = icmp eq i2 %trunc_ln126_75, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_101"/></StgValue>
</operation>

<operation id="1948" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1328  %sub_ln701_101 = sub i8 0, %input_25_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_101"/></StgValue>
</operation>

<operation id="1949" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1329  %xor_ln128_101 = xor i1 %icmp_ln128_101, true

]]></Node>
<StgValue><ssdm name="xor_ln128_101"/></StgValue>
</operation>

<operation id="1950" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1330  %and_ln129_101 = and i1 %icmp_ln129_101, %xor_ln128_101

]]></Node>
<StgValue><ssdm name="and_ln129_101"/></StgValue>
</operation>

<operation id="1951" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1331  %select_ln128_101 = select i1 %icmp_ln128_101, i8 %input_25_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_101"/></StgValue>
</operation>

<operation id="1952" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1332  %select_ln129_101 = select i1 %and_ln129_101, i8 %sub_ln701_101, i8 %select_ln128_101

]]></Node>
<StgValue><ssdm name="select_ln129_101"/></StgValue>
</operation>

<operation id="1953" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1333  %shl_ln703_100 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_101, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_100"/></StgValue>
</operation>

<operation id="1954" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1334  %sext_ln703_101 = sext i28 %shl_ln703_100 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_101"/></StgValue>
</operation>

<operation id="1955" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1335  %trunc_ln126_76 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_25_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_76"/></StgValue>
</operation>

<operation id="1956" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1336  %icmp_ln128_102 = icmp eq i2 %trunc_ln126_76, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_102"/></StgValue>
</operation>

<operation id="1957" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1339  %icmp_ln129_102 = icmp eq i2 %trunc_ln126_76, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_102"/></StgValue>
</operation>

<operation id="1958" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1340  %sub_ln701_102 = sub i8 0, %input_25_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_102"/></StgValue>
</operation>

<operation id="1959" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1341  %xor_ln128_102 = xor i1 %icmp_ln128_102, true

]]></Node>
<StgValue><ssdm name="xor_ln128_102"/></StgValue>
</operation>

<operation id="1960" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1342  %and_ln129_102 = and i1 %icmp_ln129_102, %xor_ln128_102

]]></Node>
<StgValue><ssdm name="and_ln129_102"/></StgValue>
</operation>

<operation id="1961" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1343  %select_ln128_102 = select i1 %icmp_ln128_102, i8 %input_25_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_102"/></StgValue>
</operation>

<operation id="1962" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1344  %select_ln129_102 = select i1 %and_ln129_102, i8 %sub_ln701_102, i8 %select_ln128_102

]]></Node>
<StgValue><ssdm name="select_ln129_102"/></StgValue>
</operation>

<operation id="1963" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1345  %shl_ln703_101 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_102, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_101"/></StgValue>
</operation>

<operation id="1964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1346  %sext_ln703_102 = sext i28 %shl_ln703_101 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_102"/></StgValue>
</operation>

<operation id="1965" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1347  %trunc_ln128_24 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_25_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_24"/></StgValue>
</operation>

<operation id="1966" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1348  %icmp_ln128_103 = icmp eq i2 %trunc_ln128_24, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_103"/></StgValue>
</operation>

<operation id="1967" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1351  %icmp_ln129_103 = icmp eq i2 %trunc_ln128_24, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_103"/></StgValue>
</operation>

<operation id="1968" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1352  %sub_ln701_103 = sub i8 0, %input_25_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_103"/></StgValue>
</operation>

<operation id="1969" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1353  %xor_ln128_103 = xor i1 %icmp_ln128_103, true

]]></Node>
<StgValue><ssdm name="xor_ln128_103"/></StgValue>
</operation>

<operation id="1970" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1354  %and_ln129_103 = and i1 %icmp_ln129_103, %xor_ln128_103

]]></Node>
<StgValue><ssdm name="and_ln129_103"/></StgValue>
</operation>

<operation id="1971" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1355  %select_ln128_103 = select i1 %icmp_ln128_103, i8 %input_25_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_103"/></StgValue>
</operation>

<operation id="1972" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1356  %select_ln129_103 = select i1 %and_ln129_103, i8 %sub_ln701_103, i8 %select_ln128_103

]]></Node>
<StgValue><ssdm name="select_ln129_103"/></StgValue>
</operation>

<operation id="1973" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1357  %shl_ln703_102 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_103, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_102"/></StgValue>
</operation>

<operation id="1974" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1358  %sext_ln703_103 = sext i28 %shl_ln703_102 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_103"/></StgValue>
</operation>

<operation id="1975" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1359  %packed_weights_26_l = load i8* %packed_weights_26_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_26_l"/></StgValue>
</operation>

<operation id="1976" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1360  %trunc_ln126_77 = trunc i8 %packed_weights_26_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_77"/></StgValue>
</operation>

<operation id="1977" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1361  %icmp_ln128_104 = icmp eq i2 %trunc_ln126_77, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_104"/></StgValue>
</operation>

<operation id="1978" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1364  %icmp_ln129_104 = icmp eq i2 %trunc_ln126_77, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_104"/></StgValue>
</operation>

<operation id="1979" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1365  %sub_ln701_104 = sub i8 0, %input_26_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_104"/></StgValue>
</operation>

<operation id="1980" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1366  %xor_ln128_104 = xor i1 %icmp_ln128_104, true

]]></Node>
<StgValue><ssdm name="xor_ln128_104"/></StgValue>
</operation>

<operation id="1981" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1367  %and_ln129_104 = and i1 %icmp_ln129_104, %xor_ln128_104

]]></Node>
<StgValue><ssdm name="and_ln129_104"/></StgValue>
</operation>

<operation id="1982" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1368  %select_ln128_104 = select i1 %icmp_ln128_104, i8 %input_26_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_104"/></StgValue>
</operation>

<operation id="1983" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1369  %select_ln129_104 = select i1 %and_ln129_104, i8 %sub_ln701_104, i8 %select_ln128_104

]]></Node>
<StgValue><ssdm name="select_ln129_104"/></StgValue>
</operation>

<operation id="1984" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1370  %shl_ln703_103 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_104, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_103"/></StgValue>
</operation>

<operation id="1985" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1371  %sext_ln703_104 = sext i28 %shl_ln703_103 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_104"/></StgValue>
</operation>

<operation id="1986" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1372  %trunc_ln126_78 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_26_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_78"/></StgValue>
</operation>

<operation id="1987" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1373  %icmp_ln128_105 = icmp eq i2 %trunc_ln126_78, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_105"/></StgValue>
</operation>

<operation id="1988" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1376  %icmp_ln129_105 = icmp eq i2 %trunc_ln126_78, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_105"/></StgValue>
</operation>

<operation id="1989" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1377  %sub_ln701_105 = sub i8 0, %input_26_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_105"/></StgValue>
</operation>

<operation id="1990" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1378  %xor_ln128_105 = xor i1 %icmp_ln128_105, true

]]></Node>
<StgValue><ssdm name="xor_ln128_105"/></StgValue>
</operation>

<operation id="1991" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1379  %and_ln129_105 = and i1 %icmp_ln129_105, %xor_ln128_105

]]></Node>
<StgValue><ssdm name="and_ln129_105"/></StgValue>
</operation>

<operation id="1992" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1380  %select_ln128_105 = select i1 %icmp_ln128_105, i8 %input_26_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_105"/></StgValue>
</operation>

<operation id="1993" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1381  %select_ln129_105 = select i1 %and_ln129_105, i8 %sub_ln701_105, i8 %select_ln128_105

]]></Node>
<StgValue><ssdm name="select_ln129_105"/></StgValue>
</operation>

<operation id="1994" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1382  %shl_ln703_104 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_105, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_104"/></StgValue>
</operation>

<operation id="1995" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1383  %sext_ln703_105 = sext i28 %shl_ln703_104 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_105"/></StgValue>
</operation>

<operation id="1996" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1384  %trunc_ln126_79 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_26_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_79"/></StgValue>
</operation>

<operation id="1997" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1385  %icmp_ln128_106 = icmp eq i2 %trunc_ln126_79, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_106"/></StgValue>
</operation>

<operation id="1998" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1388  %icmp_ln129_106 = icmp eq i2 %trunc_ln126_79, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_106"/></StgValue>
</operation>

<operation id="1999" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1389  %sub_ln701_106 = sub i8 0, %input_26_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_106"/></StgValue>
</operation>

<operation id="2000" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1390  %xor_ln128_106 = xor i1 %icmp_ln128_106, true

]]></Node>
<StgValue><ssdm name="xor_ln128_106"/></StgValue>
</operation>

<operation id="2001" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1391  %and_ln129_106 = and i1 %icmp_ln129_106, %xor_ln128_106

]]></Node>
<StgValue><ssdm name="and_ln129_106"/></StgValue>
</operation>

<operation id="2002" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1392  %select_ln128_106 = select i1 %icmp_ln128_106, i8 %input_26_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_106"/></StgValue>
</operation>

<operation id="2003" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1393  %select_ln129_106 = select i1 %and_ln129_106, i8 %sub_ln701_106, i8 %select_ln128_106

]]></Node>
<StgValue><ssdm name="select_ln129_106"/></StgValue>
</operation>

<operation id="2004" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1394  %shl_ln703_105 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_106, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_105"/></StgValue>
</operation>

<operation id="2005" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1395  %sext_ln703_106 = sext i28 %shl_ln703_105 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_106"/></StgValue>
</operation>

<operation id="2006" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1396  %trunc_ln128_25 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_26_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_25"/></StgValue>
</operation>

<operation id="2007" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1397  %icmp_ln128_107 = icmp eq i2 %trunc_ln128_25, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_107"/></StgValue>
</operation>

<operation id="2008" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1400  %icmp_ln129_107 = icmp eq i2 %trunc_ln128_25, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_107"/></StgValue>
</operation>

<operation id="2009" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1401  %sub_ln701_107 = sub i8 0, %input_26_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_107"/></StgValue>
</operation>

<operation id="2010" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1402  %xor_ln128_107 = xor i1 %icmp_ln128_107, true

]]></Node>
<StgValue><ssdm name="xor_ln128_107"/></StgValue>
</operation>

<operation id="2011" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1403  %and_ln129_107 = and i1 %icmp_ln129_107, %xor_ln128_107

]]></Node>
<StgValue><ssdm name="and_ln129_107"/></StgValue>
</operation>

<operation id="2012" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1404  %select_ln128_107 = select i1 %icmp_ln128_107, i8 %input_26_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_107"/></StgValue>
</operation>

<operation id="2013" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1405  %select_ln129_107 = select i1 %and_ln129_107, i8 %sub_ln701_107, i8 %select_ln128_107

]]></Node>
<StgValue><ssdm name="select_ln129_107"/></StgValue>
</operation>

<operation id="2014" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1406  %shl_ln703_106 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_107, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_106"/></StgValue>
</operation>

<operation id="2015" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1407  %sext_ln703_107 = sext i28 %shl_ln703_106 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_107"/></StgValue>
</operation>

<operation id="2016" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1408  %packed_weights_27_l = load i8* %packed_weights_27_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_27_l"/></StgValue>
</operation>

<operation id="2017" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1409  %trunc_ln126_80 = trunc i8 %packed_weights_27_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_80"/></StgValue>
</operation>

<operation id="2018" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1410  %icmp_ln128_108 = icmp eq i2 %trunc_ln126_80, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_108"/></StgValue>
</operation>

<operation id="2019" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1413  %icmp_ln129_108 = icmp eq i2 %trunc_ln126_80, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_108"/></StgValue>
</operation>

<operation id="2020" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1414  %sub_ln701_108 = sub i8 0, %input_27_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_108"/></StgValue>
</operation>

<operation id="2021" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1415  %xor_ln128_108 = xor i1 %icmp_ln128_108, true

]]></Node>
<StgValue><ssdm name="xor_ln128_108"/></StgValue>
</operation>

<operation id="2022" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1416  %and_ln129_108 = and i1 %icmp_ln129_108, %xor_ln128_108

]]></Node>
<StgValue><ssdm name="and_ln129_108"/></StgValue>
</operation>

<operation id="2023" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1417  %select_ln128_108 = select i1 %icmp_ln128_108, i8 %input_27_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_108"/></StgValue>
</operation>

<operation id="2024" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1418  %select_ln129_108 = select i1 %and_ln129_108, i8 %sub_ln701_108, i8 %select_ln128_108

]]></Node>
<StgValue><ssdm name="select_ln129_108"/></StgValue>
</operation>

<operation id="2025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1419  %shl_ln703_107 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_108, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_107"/></StgValue>
</operation>

<operation id="2026" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1420  %sext_ln703_108 = sext i28 %shl_ln703_107 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_108"/></StgValue>
</operation>

<operation id="2027" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1421  %trunc_ln126_81 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_27_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_81"/></StgValue>
</operation>

<operation id="2028" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1422  %icmp_ln128_109 = icmp eq i2 %trunc_ln126_81, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_109"/></StgValue>
</operation>

<operation id="2029" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1425  %icmp_ln129_109 = icmp eq i2 %trunc_ln126_81, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_109"/></StgValue>
</operation>

<operation id="2030" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1426  %sub_ln701_109 = sub i8 0, %input_27_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_109"/></StgValue>
</operation>

<operation id="2031" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1427  %xor_ln128_109 = xor i1 %icmp_ln128_109, true

]]></Node>
<StgValue><ssdm name="xor_ln128_109"/></StgValue>
</operation>

<operation id="2032" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1428  %and_ln129_109 = and i1 %icmp_ln129_109, %xor_ln128_109

]]></Node>
<StgValue><ssdm name="and_ln129_109"/></StgValue>
</operation>

<operation id="2033" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1429  %select_ln128_109 = select i1 %icmp_ln128_109, i8 %input_27_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_109"/></StgValue>
</operation>

<operation id="2034" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1430  %select_ln129_109 = select i1 %and_ln129_109, i8 %sub_ln701_109, i8 %select_ln128_109

]]></Node>
<StgValue><ssdm name="select_ln129_109"/></StgValue>
</operation>

<operation id="2035" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1431  %shl_ln703_108 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_109, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_108"/></StgValue>
</operation>

<operation id="2036" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1432  %sext_ln703_109 = sext i28 %shl_ln703_108 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_109"/></StgValue>
</operation>

<operation id="2037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1433  %trunc_ln126_82 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_27_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_82"/></StgValue>
</operation>

<operation id="2038" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1434  %icmp_ln128_110 = icmp eq i2 %trunc_ln126_82, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_110"/></StgValue>
</operation>

<operation id="2039" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1437  %icmp_ln129_110 = icmp eq i2 %trunc_ln126_82, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_110"/></StgValue>
</operation>

<operation id="2040" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1438  %sub_ln701_110 = sub i8 0, %input_27_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_110"/></StgValue>
</operation>

<operation id="2041" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1439  %xor_ln128_110 = xor i1 %icmp_ln128_110, true

]]></Node>
<StgValue><ssdm name="xor_ln128_110"/></StgValue>
</operation>

<operation id="2042" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1440  %and_ln129_110 = and i1 %icmp_ln129_110, %xor_ln128_110

]]></Node>
<StgValue><ssdm name="and_ln129_110"/></StgValue>
</operation>

<operation id="2043" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1441  %select_ln128_110 = select i1 %icmp_ln128_110, i8 %input_27_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_110"/></StgValue>
</operation>

<operation id="2044" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1442  %select_ln129_110 = select i1 %and_ln129_110, i8 %sub_ln701_110, i8 %select_ln128_110

]]></Node>
<StgValue><ssdm name="select_ln129_110"/></StgValue>
</operation>

<operation id="2045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1443  %shl_ln703_109 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_110, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_109"/></StgValue>
</operation>

<operation id="2046" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1444  %sext_ln703_110 = sext i28 %shl_ln703_109 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_110"/></StgValue>
</operation>

<operation id="2047" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1445  %trunc_ln128_26 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_27_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_26"/></StgValue>
</operation>

<operation id="2048" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1446  %icmp_ln128_111 = icmp eq i2 %trunc_ln128_26, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_111"/></StgValue>
</operation>

<operation id="2049" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1449  %icmp_ln129_111 = icmp eq i2 %trunc_ln128_26, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_111"/></StgValue>
</operation>

<operation id="2050" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1450  %sub_ln701_111 = sub i8 0, %input_27_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_111"/></StgValue>
</operation>

<operation id="2051" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1451  %xor_ln128_111 = xor i1 %icmp_ln128_111, true

]]></Node>
<StgValue><ssdm name="xor_ln128_111"/></StgValue>
</operation>

<operation id="2052" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1452  %and_ln129_111 = and i1 %icmp_ln129_111, %xor_ln128_111

]]></Node>
<StgValue><ssdm name="and_ln129_111"/></StgValue>
</operation>

<operation id="2053" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1453  %select_ln128_111 = select i1 %icmp_ln128_111, i8 %input_27_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_111"/></StgValue>
</operation>

<operation id="2054" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1454  %select_ln129_111 = select i1 %and_ln129_111, i8 %sub_ln701_111, i8 %select_ln128_111

]]></Node>
<StgValue><ssdm name="select_ln129_111"/></StgValue>
</operation>

<operation id="2055" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1455  %shl_ln703_110 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_111, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_110"/></StgValue>
</operation>

<operation id="2056" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1456  %sext_ln703_111 = sext i28 %shl_ln703_110 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_111"/></StgValue>
</operation>

<operation id="2057" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1457  %packed_weights_28_l = load i8* %packed_weights_28_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_28_l"/></StgValue>
</operation>

<operation id="2058" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1458  %trunc_ln126_83 = trunc i8 %packed_weights_28_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_83"/></StgValue>
</operation>

<operation id="2059" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1459  %icmp_ln128_112 = icmp eq i2 %trunc_ln126_83, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_112"/></StgValue>
</operation>

<operation id="2060" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1462  %icmp_ln129_112 = icmp eq i2 %trunc_ln126_83, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_112"/></StgValue>
</operation>

<operation id="2061" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1463  %sub_ln701_112 = sub i8 0, %input_28_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_112"/></StgValue>
</operation>

<operation id="2062" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1464  %xor_ln128_112 = xor i1 %icmp_ln128_112, true

]]></Node>
<StgValue><ssdm name="xor_ln128_112"/></StgValue>
</operation>

<operation id="2063" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1465  %and_ln129_112 = and i1 %icmp_ln129_112, %xor_ln128_112

]]></Node>
<StgValue><ssdm name="and_ln129_112"/></StgValue>
</operation>

<operation id="2064" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1466  %select_ln128_112 = select i1 %icmp_ln128_112, i8 %input_28_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_112"/></StgValue>
</operation>

<operation id="2065" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1467  %select_ln129_112 = select i1 %and_ln129_112, i8 %sub_ln701_112, i8 %select_ln128_112

]]></Node>
<StgValue><ssdm name="select_ln129_112"/></StgValue>
</operation>

<operation id="2066" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1468  %shl_ln703_111 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_112, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_111"/></StgValue>
</operation>

<operation id="2067" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1469  %sext_ln703_112 = sext i28 %shl_ln703_111 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_112"/></StgValue>
</operation>

<operation id="2068" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1470  %trunc_ln126_84 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_28_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_84"/></StgValue>
</operation>

<operation id="2069" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1471  %icmp_ln128_113 = icmp eq i2 %trunc_ln126_84, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_113"/></StgValue>
</operation>

<operation id="2070" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1474  %icmp_ln129_113 = icmp eq i2 %trunc_ln126_84, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_113"/></StgValue>
</operation>

<operation id="2071" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1475  %sub_ln701_113 = sub i8 0, %input_28_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_113"/></StgValue>
</operation>

<operation id="2072" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1476  %xor_ln128_113 = xor i1 %icmp_ln128_113, true

]]></Node>
<StgValue><ssdm name="xor_ln128_113"/></StgValue>
</operation>

<operation id="2073" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1477  %and_ln129_113 = and i1 %icmp_ln129_113, %xor_ln128_113

]]></Node>
<StgValue><ssdm name="and_ln129_113"/></StgValue>
</operation>

<operation id="2074" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1478  %select_ln128_113 = select i1 %icmp_ln128_113, i8 %input_28_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_113"/></StgValue>
</operation>

<operation id="2075" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1479  %select_ln129_113 = select i1 %and_ln129_113, i8 %sub_ln701_113, i8 %select_ln128_113

]]></Node>
<StgValue><ssdm name="select_ln129_113"/></StgValue>
</operation>

<operation id="2076" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1480  %shl_ln703_112 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_113, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_112"/></StgValue>
</operation>

<operation id="2077" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1481  %sext_ln703_113 = sext i28 %shl_ln703_112 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_113"/></StgValue>
</operation>

<operation id="2078" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1482  %trunc_ln126_85 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_28_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_85"/></StgValue>
</operation>

<operation id="2079" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1483  %icmp_ln128_114 = icmp eq i2 %trunc_ln126_85, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_114"/></StgValue>
</operation>

<operation id="2080" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1486  %icmp_ln129_114 = icmp eq i2 %trunc_ln126_85, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_114"/></StgValue>
</operation>

<operation id="2081" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1487  %sub_ln701_114 = sub i8 0, %input_28_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_114"/></StgValue>
</operation>

<operation id="2082" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1488  %xor_ln128_114 = xor i1 %icmp_ln128_114, true

]]></Node>
<StgValue><ssdm name="xor_ln128_114"/></StgValue>
</operation>

<operation id="2083" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1489  %and_ln129_114 = and i1 %icmp_ln129_114, %xor_ln128_114

]]></Node>
<StgValue><ssdm name="and_ln129_114"/></StgValue>
</operation>

<operation id="2084" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1490  %select_ln128_114 = select i1 %icmp_ln128_114, i8 %input_28_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_114"/></StgValue>
</operation>

<operation id="2085" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1491  %select_ln129_114 = select i1 %and_ln129_114, i8 %sub_ln701_114, i8 %select_ln128_114

]]></Node>
<StgValue><ssdm name="select_ln129_114"/></StgValue>
</operation>

<operation id="2086" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1492  %shl_ln703_113 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_114, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_113"/></StgValue>
</operation>

<operation id="2087" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1493  %sext_ln703_114 = sext i28 %shl_ln703_113 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_114"/></StgValue>
</operation>

<operation id="2088" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1494  %trunc_ln128_27 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_28_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_27"/></StgValue>
</operation>

<operation id="2089" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1495  %icmp_ln128_115 = icmp eq i2 %trunc_ln128_27, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_115"/></StgValue>
</operation>

<operation id="2090" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1498  %icmp_ln129_115 = icmp eq i2 %trunc_ln128_27, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_115"/></StgValue>
</operation>

<operation id="2091" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1499  %sub_ln701_115 = sub i8 0, %input_28_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_115"/></StgValue>
</operation>

<operation id="2092" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1500  %xor_ln128_115 = xor i1 %icmp_ln128_115, true

]]></Node>
<StgValue><ssdm name="xor_ln128_115"/></StgValue>
</operation>

<operation id="2093" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1501  %and_ln129_115 = and i1 %icmp_ln129_115, %xor_ln128_115

]]></Node>
<StgValue><ssdm name="and_ln129_115"/></StgValue>
</operation>

<operation id="2094" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1502  %select_ln128_115 = select i1 %icmp_ln128_115, i8 %input_28_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_115"/></StgValue>
</operation>

<operation id="2095" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1503  %select_ln129_115 = select i1 %and_ln129_115, i8 %sub_ln701_115, i8 %select_ln128_115

]]></Node>
<StgValue><ssdm name="select_ln129_115"/></StgValue>
</operation>

<operation id="2096" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1504  %shl_ln703_114 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_115, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_114"/></StgValue>
</operation>

<operation id="2097" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1505  %sext_ln703_115 = sext i28 %shl_ln703_114 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_115"/></StgValue>
</operation>

<operation id="2098" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1506  %packed_weights_29_l = load i8* %packed_weights_29_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_29_l"/></StgValue>
</operation>

<operation id="2099" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1507  %trunc_ln126_86 = trunc i8 %packed_weights_29_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_86"/></StgValue>
</operation>

<operation id="2100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1508  %icmp_ln128_116 = icmp eq i2 %trunc_ln126_86, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_116"/></StgValue>
</operation>

<operation id="2101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1511  %icmp_ln129_116 = icmp eq i2 %trunc_ln126_86, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_116"/></StgValue>
</operation>

<operation id="2102" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1512  %sub_ln701_116 = sub i8 0, %input_29_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_116"/></StgValue>
</operation>

<operation id="2103" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1513  %xor_ln128_116 = xor i1 %icmp_ln128_116, true

]]></Node>
<StgValue><ssdm name="xor_ln128_116"/></StgValue>
</operation>

<operation id="2104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1514  %and_ln129_116 = and i1 %icmp_ln129_116, %xor_ln128_116

]]></Node>
<StgValue><ssdm name="and_ln129_116"/></StgValue>
</operation>

<operation id="2105" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1515  %select_ln128_116 = select i1 %icmp_ln128_116, i8 %input_29_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_116"/></StgValue>
</operation>

<operation id="2106" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1516  %select_ln129_116 = select i1 %and_ln129_116, i8 %sub_ln701_116, i8 %select_ln128_116

]]></Node>
<StgValue><ssdm name="select_ln129_116"/></StgValue>
</operation>

<operation id="2107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1517  %shl_ln703_115 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_116, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_115"/></StgValue>
</operation>

<operation id="2108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1518  %sext_ln703_116 = sext i28 %shl_ln703_115 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_116"/></StgValue>
</operation>

<operation id="2109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1519  %trunc_ln126_87 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_29_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_87"/></StgValue>
</operation>

<operation id="2110" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1520  %icmp_ln128_117 = icmp eq i2 %trunc_ln126_87, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_117"/></StgValue>
</operation>

<operation id="2111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1523  %icmp_ln129_117 = icmp eq i2 %trunc_ln126_87, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_117"/></StgValue>
</operation>

<operation id="2112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1524  %sub_ln701_117 = sub i8 0, %input_29_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_117"/></StgValue>
</operation>

<operation id="2113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1525  %xor_ln128_117 = xor i1 %icmp_ln128_117, true

]]></Node>
<StgValue><ssdm name="xor_ln128_117"/></StgValue>
</operation>

<operation id="2114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1526  %and_ln129_117 = and i1 %icmp_ln129_117, %xor_ln128_117

]]></Node>
<StgValue><ssdm name="and_ln129_117"/></StgValue>
</operation>

<operation id="2115" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1527  %select_ln128_117 = select i1 %icmp_ln128_117, i8 %input_29_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_117"/></StgValue>
</operation>

<operation id="2116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1528  %select_ln129_117 = select i1 %and_ln129_117, i8 %sub_ln701_117, i8 %select_ln128_117

]]></Node>
<StgValue><ssdm name="select_ln129_117"/></StgValue>
</operation>

<operation id="2117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1529  %shl_ln703_116 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_117, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_116"/></StgValue>
</operation>

<operation id="2118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1530  %sext_ln703_117 = sext i28 %shl_ln703_116 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_117"/></StgValue>
</operation>

<operation id="2119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1531  %trunc_ln126_88 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_29_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_88"/></StgValue>
</operation>

<operation id="2120" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1532  %icmp_ln128_118 = icmp eq i2 %trunc_ln126_88, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_118"/></StgValue>
</operation>

<operation id="2121" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1535  %icmp_ln129_118 = icmp eq i2 %trunc_ln126_88, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_118"/></StgValue>
</operation>

<operation id="2122" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1536  %sub_ln701_118 = sub i8 0, %input_29_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_118"/></StgValue>
</operation>

<operation id="2123" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1537  %xor_ln128_118 = xor i1 %icmp_ln128_118, true

]]></Node>
<StgValue><ssdm name="xor_ln128_118"/></StgValue>
</operation>

<operation id="2124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1538  %and_ln129_118 = and i1 %icmp_ln129_118, %xor_ln128_118

]]></Node>
<StgValue><ssdm name="and_ln129_118"/></StgValue>
</operation>

<operation id="2125" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1539  %select_ln128_118 = select i1 %icmp_ln128_118, i8 %input_29_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_118"/></StgValue>
</operation>

<operation id="2126" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1540  %select_ln129_118 = select i1 %and_ln129_118, i8 %sub_ln701_118, i8 %select_ln128_118

]]></Node>
<StgValue><ssdm name="select_ln129_118"/></StgValue>
</operation>

<operation id="2127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1541  %shl_ln703_117 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_118, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_117"/></StgValue>
</operation>

<operation id="2128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1542  %sext_ln703_118 = sext i28 %shl_ln703_117 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_118"/></StgValue>
</operation>

<operation id="2129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1543  %trunc_ln128_28 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_29_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_28"/></StgValue>
</operation>

<operation id="2130" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1544  %icmp_ln128_119 = icmp eq i2 %trunc_ln128_28, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_119"/></StgValue>
</operation>

<operation id="2131" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1547  %icmp_ln129_119 = icmp eq i2 %trunc_ln128_28, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_119"/></StgValue>
</operation>

<operation id="2132" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1548  %sub_ln701_119 = sub i8 0, %input_29_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_119"/></StgValue>
</operation>

<operation id="2133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1549  %xor_ln128_119 = xor i1 %icmp_ln128_119, true

]]></Node>
<StgValue><ssdm name="xor_ln128_119"/></StgValue>
</operation>

<operation id="2134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1550  %and_ln129_119 = and i1 %icmp_ln129_119, %xor_ln128_119

]]></Node>
<StgValue><ssdm name="and_ln129_119"/></StgValue>
</operation>

<operation id="2135" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1551  %select_ln128_119 = select i1 %icmp_ln128_119, i8 %input_29_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_119"/></StgValue>
</operation>

<operation id="2136" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1552  %select_ln129_119 = select i1 %and_ln129_119, i8 %sub_ln701_119, i8 %select_ln128_119

]]></Node>
<StgValue><ssdm name="select_ln129_119"/></StgValue>
</operation>

<operation id="2137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1553  %shl_ln703_118 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_119, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_118"/></StgValue>
</operation>

<operation id="2138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1554  %sext_ln703_119 = sext i28 %shl_ln703_118 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_119"/></StgValue>
</operation>

<operation id="2139" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1555  %packed_weights_30_l = load i8* %packed_weights_30_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_30_l"/></StgValue>
</operation>

<operation id="2140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1556  %trunc_ln126_89 = trunc i8 %packed_weights_30_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_89"/></StgValue>
</operation>

<operation id="2141" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1557  %icmp_ln128_120 = icmp eq i2 %trunc_ln126_89, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_120"/></StgValue>
</operation>

<operation id="2142" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1560  %icmp_ln129_120 = icmp eq i2 %trunc_ln126_89, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_120"/></StgValue>
</operation>

<operation id="2143" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1561  %sub_ln701_120 = sub i8 0, %input_30_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_120"/></StgValue>
</operation>

<operation id="2144" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1562  %xor_ln128_120 = xor i1 %icmp_ln128_120, true

]]></Node>
<StgValue><ssdm name="xor_ln128_120"/></StgValue>
</operation>

<operation id="2145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1563  %and_ln129_120 = and i1 %icmp_ln129_120, %xor_ln128_120

]]></Node>
<StgValue><ssdm name="and_ln129_120"/></StgValue>
</operation>

<operation id="2146" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1564  %select_ln128_120 = select i1 %icmp_ln128_120, i8 %input_30_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_120"/></StgValue>
</operation>

<operation id="2147" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1565  %select_ln129_120 = select i1 %and_ln129_120, i8 %sub_ln701_120, i8 %select_ln128_120

]]></Node>
<StgValue><ssdm name="select_ln129_120"/></StgValue>
</operation>

<operation id="2148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1566  %shl_ln703_119 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_120, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_119"/></StgValue>
</operation>

<operation id="2149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1567  %sext_ln703_120 = sext i28 %shl_ln703_119 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_120"/></StgValue>
</operation>

<operation id="2150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1568  %trunc_ln126_90 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_30_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_90"/></StgValue>
</operation>

<operation id="2151" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1569  %icmp_ln128_121 = icmp eq i2 %trunc_ln126_90, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_121"/></StgValue>
</operation>

<operation id="2152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1572  %icmp_ln129_121 = icmp eq i2 %trunc_ln126_90, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_121"/></StgValue>
</operation>

<operation id="2153" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1573  %sub_ln701_121 = sub i8 0, %input_30_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_121"/></StgValue>
</operation>

<operation id="2154" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1574  %xor_ln128_121 = xor i1 %icmp_ln128_121, true

]]></Node>
<StgValue><ssdm name="xor_ln128_121"/></StgValue>
</operation>

<operation id="2155" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1575  %and_ln129_121 = and i1 %icmp_ln129_121, %xor_ln128_121

]]></Node>
<StgValue><ssdm name="and_ln129_121"/></StgValue>
</operation>

<operation id="2156" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1576  %select_ln128_121 = select i1 %icmp_ln128_121, i8 %input_30_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_121"/></StgValue>
</operation>

<operation id="2157" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1577  %select_ln129_121 = select i1 %and_ln129_121, i8 %sub_ln701_121, i8 %select_ln128_121

]]></Node>
<StgValue><ssdm name="select_ln129_121"/></StgValue>
</operation>

<operation id="2158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1578  %shl_ln703_120 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_121, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_120"/></StgValue>
</operation>

<operation id="2159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1579  %sext_ln703_121 = sext i28 %shl_ln703_120 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_121"/></StgValue>
</operation>

<operation id="2160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1580  %trunc_ln126_91 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_30_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_91"/></StgValue>
</operation>

<operation id="2161" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1581  %icmp_ln128_122 = icmp eq i2 %trunc_ln126_91, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_122"/></StgValue>
</operation>

<operation id="2162" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1584  %icmp_ln129_122 = icmp eq i2 %trunc_ln126_91, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_122"/></StgValue>
</operation>

<operation id="2163" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1585  %sub_ln701_122 = sub i8 0, %input_30_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_122"/></StgValue>
</operation>

<operation id="2164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1586  %xor_ln128_122 = xor i1 %icmp_ln128_122, true

]]></Node>
<StgValue><ssdm name="xor_ln128_122"/></StgValue>
</operation>

<operation id="2165" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1587  %and_ln129_122 = and i1 %icmp_ln129_122, %xor_ln128_122

]]></Node>
<StgValue><ssdm name="and_ln129_122"/></StgValue>
</operation>

<operation id="2166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1588  %select_ln128_122 = select i1 %icmp_ln128_122, i8 %input_30_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_122"/></StgValue>
</operation>

<operation id="2167" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1589  %select_ln129_122 = select i1 %and_ln129_122, i8 %sub_ln701_122, i8 %select_ln128_122

]]></Node>
<StgValue><ssdm name="select_ln129_122"/></StgValue>
</operation>

<operation id="2168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1590  %shl_ln703_121 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_122, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_121"/></StgValue>
</operation>

<operation id="2169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1591  %sext_ln703_122 = sext i28 %shl_ln703_121 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_122"/></StgValue>
</operation>

<operation id="2170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1592  %trunc_ln128_29 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_30_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_29"/></StgValue>
</operation>

<operation id="2171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1593  %icmp_ln128_123 = icmp eq i2 %trunc_ln128_29, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_123"/></StgValue>
</operation>

<operation id="2172" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1596  %icmp_ln129_123 = icmp eq i2 %trunc_ln128_29, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_123"/></StgValue>
</operation>

<operation id="2173" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1597  %sub_ln701_123 = sub i8 0, %input_30_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_123"/></StgValue>
</operation>

<operation id="2174" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1598  %xor_ln128_123 = xor i1 %icmp_ln128_123, true

]]></Node>
<StgValue><ssdm name="xor_ln128_123"/></StgValue>
</operation>

<operation id="2175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1599  %and_ln129_123 = and i1 %icmp_ln129_123, %xor_ln128_123

]]></Node>
<StgValue><ssdm name="and_ln129_123"/></StgValue>
</operation>

<operation id="2176" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1600  %select_ln128_123 = select i1 %icmp_ln128_123, i8 %input_30_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_123"/></StgValue>
</operation>

<operation id="2177" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1601  %select_ln129_123 = select i1 %and_ln129_123, i8 %sub_ln701_123, i8 %select_ln128_123

]]></Node>
<StgValue><ssdm name="select_ln129_123"/></StgValue>
</operation>

<operation id="2178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1602  %shl_ln703_122 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_123, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_122"/></StgValue>
</operation>

<operation id="2179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1603  %sext_ln703_123 = sext i28 %shl_ln703_122 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_123"/></StgValue>
</operation>

<operation id="2180" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1604  %packed_weights_31_l = load i8* %packed_weights_31_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_31_l"/></StgValue>
</operation>

<operation id="2181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1605  %trunc_ln126_92 = trunc i8 %packed_weights_31_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_92"/></StgValue>
</operation>

<operation id="2182" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1606  %icmp_ln128_124 = icmp eq i2 %trunc_ln126_92, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_124"/></StgValue>
</operation>

<operation id="2183" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1609  %icmp_ln129_124 = icmp eq i2 %trunc_ln126_92, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_124"/></StgValue>
</operation>

<operation id="2184" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1610  %sub_ln701_124 = sub i8 0, %input_31_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_124"/></StgValue>
</operation>

<operation id="2185" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1611  %xor_ln128_124 = xor i1 %icmp_ln128_124, true

]]></Node>
<StgValue><ssdm name="xor_ln128_124"/></StgValue>
</operation>

<operation id="2186" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1612  %and_ln129_124 = and i1 %icmp_ln129_124, %xor_ln128_124

]]></Node>
<StgValue><ssdm name="and_ln129_124"/></StgValue>
</operation>

<operation id="2187" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1613  %select_ln128_124 = select i1 %icmp_ln128_124, i8 %input_31_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_124"/></StgValue>
</operation>

<operation id="2188" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1614  %select_ln129_124 = select i1 %and_ln129_124, i8 %sub_ln701_124, i8 %select_ln128_124

]]></Node>
<StgValue><ssdm name="select_ln129_124"/></StgValue>
</operation>

<operation id="2189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1615  %shl_ln703_123 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_124, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_123"/></StgValue>
</operation>

<operation id="2190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1616  %sext_ln703_124 = sext i28 %shl_ln703_123 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_124"/></StgValue>
</operation>

<operation id="2191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1617  %trunc_ln126_93 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_31_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_93"/></StgValue>
</operation>

<operation id="2192" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1618  %icmp_ln128_125 = icmp eq i2 %trunc_ln126_93, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_125"/></StgValue>
</operation>

<operation id="2193" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1621  %icmp_ln129_125 = icmp eq i2 %trunc_ln126_93, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_125"/></StgValue>
</operation>

<operation id="2194" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1622  %sub_ln701_125 = sub i8 0, %input_31_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_125"/></StgValue>
</operation>

<operation id="2195" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1623  %xor_ln128_125 = xor i1 %icmp_ln128_125, true

]]></Node>
<StgValue><ssdm name="xor_ln128_125"/></StgValue>
</operation>

<operation id="2196" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1624  %and_ln129_125 = and i1 %icmp_ln129_125, %xor_ln128_125

]]></Node>
<StgValue><ssdm name="and_ln129_125"/></StgValue>
</operation>

<operation id="2197" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1625  %select_ln128_125 = select i1 %icmp_ln128_125, i8 %input_31_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_125"/></StgValue>
</operation>

<operation id="2198" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1626  %select_ln129_125 = select i1 %and_ln129_125, i8 %sub_ln701_125, i8 %select_ln128_125

]]></Node>
<StgValue><ssdm name="select_ln129_125"/></StgValue>
</operation>

<operation id="2199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1627  %shl_ln703_124 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_125, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_124"/></StgValue>
</operation>

<operation id="2200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1628  %sext_ln703_125 = sext i28 %shl_ln703_124 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_125"/></StgValue>
</operation>

<operation id="2201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1629  %trunc_ln126_94 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_31_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_94"/></StgValue>
</operation>

<operation id="2202" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1630  %icmp_ln128_126 = icmp eq i2 %trunc_ln126_94, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_126"/></StgValue>
</operation>

<operation id="2203" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1633  %icmp_ln129_126 = icmp eq i2 %trunc_ln126_94, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_126"/></StgValue>
</operation>

<operation id="2204" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1634  %sub_ln701_126 = sub i8 0, %input_31_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_126"/></StgValue>
</operation>

<operation id="2205" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1635  %xor_ln128_126 = xor i1 %icmp_ln128_126, true

]]></Node>
<StgValue><ssdm name="xor_ln128_126"/></StgValue>
</operation>

<operation id="2206" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1636  %and_ln129_126 = and i1 %icmp_ln129_126, %xor_ln128_126

]]></Node>
<StgValue><ssdm name="and_ln129_126"/></StgValue>
</operation>

<operation id="2207" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1637  %select_ln128_126 = select i1 %icmp_ln128_126, i8 %input_31_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_126"/></StgValue>
</operation>

<operation id="2208" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1638  %select_ln129_126 = select i1 %and_ln129_126, i8 %sub_ln701_126, i8 %select_ln128_126

]]></Node>
<StgValue><ssdm name="select_ln129_126"/></StgValue>
</operation>

<operation id="2209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1639  %shl_ln703_125 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_126, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_125"/></StgValue>
</operation>

<operation id="2210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1640  %sext_ln703_126 = sext i28 %shl_ln703_125 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_126"/></StgValue>
</operation>

<operation id="2211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1641  %trunc_ln128_30 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_31_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_30"/></StgValue>
</operation>

<operation id="2212" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1642  %icmp_ln128_127 = icmp eq i2 %trunc_ln128_30, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_127"/></StgValue>
</operation>

<operation id="2213" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1645  %icmp_ln129_127 = icmp eq i2 %trunc_ln128_30, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_127"/></StgValue>
</operation>

<operation id="2214" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1646  %sub_ln701_127 = sub i8 0, %input_31_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_127"/></StgValue>
</operation>

<operation id="2215" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1647  %xor_ln128_127 = xor i1 %icmp_ln128_127, true

]]></Node>
<StgValue><ssdm name="xor_ln128_127"/></StgValue>
</operation>

<operation id="2216" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1648  %and_ln129_127 = and i1 %icmp_ln129_127, %xor_ln128_127

]]></Node>
<StgValue><ssdm name="and_ln129_127"/></StgValue>
</operation>

<operation id="2217" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1649  %select_ln128_127 = select i1 %icmp_ln128_127, i8 %input_31_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_127"/></StgValue>
</operation>

<operation id="2218" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1650  %select_ln129_127 = select i1 %and_ln129_127, i8 %sub_ln701_127, i8 %select_ln128_127

]]></Node>
<StgValue><ssdm name="select_ln129_127"/></StgValue>
</operation>

<operation id="2219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1651  %shl_ln703_126 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_127, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_126"/></StgValue>
</operation>

<operation id="2220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1652  %sext_ln703_127 = sext i28 %shl_ln703_126 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_127"/></StgValue>
</operation>

<operation id="2221" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1653  %packed_weights_32_l = load i8* %packed_weights_32_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_32_l"/></StgValue>
</operation>

<operation id="2222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1654  %trunc_ln126_95 = trunc i8 %packed_weights_32_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_95"/></StgValue>
</operation>

<operation id="2223" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1655  %icmp_ln128_128 = icmp eq i2 %trunc_ln126_95, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_128"/></StgValue>
</operation>

<operation id="2224" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1658  %icmp_ln129_128 = icmp eq i2 %trunc_ln126_95, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_128"/></StgValue>
</operation>

<operation id="2225" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1659  %sub_ln701_128 = sub i8 0, %input_32_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_128"/></StgValue>
</operation>

<operation id="2226" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1660  %xor_ln128_128 = xor i1 %icmp_ln128_128, true

]]></Node>
<StgValue><ssdm name="xor_ln128_128"/></StgValue>
</operation>

<operation id="2227" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1661  %and_ln129_128 = and i1 %icmp_ln129_128, %xor_ln128_128

]]></Node>
<StgValue><ssdm name="and_ln129_128"/></StgValue>
</operation>

<operation id="2228" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1662  %select_ln128_128 = select i1 %icmp_ln128_128, i8 %input_32_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_128"/></StgValue>
</operation>

<operation id="2229" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1663  %select_ln129_128 = select i1 %and_ln129_128, i8 %sub_ln701_128, i8 %select_ln128_128

]]></Node>
<StgValue><ssdm name="select_ln129_128"/></StgValue>
</operation>

<operation id="2230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1664  %shl_ln703_127 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_128, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_127"/></StgValue>
</operation>

<operation id="2231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1665  %sext_ln703_128 = sext i28 %shl_ln703_127 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_128"/></StgValue>
</operation>

<operation id="2232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1666  %trunc_ln126_96 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_32_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_96"/></StgValue>
</operation>

<operation id="2233" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1667  %icmp_ln128_129 = icmp eq i2 %trunc_ln126_96, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_129"/></StgValue>
</operation>

<operation id="2234" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1670  %icmp_ln129_129 = icmp eq i2 %trunc_ln126_96, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_129"/></StgValue>
</operation>

<operation id="2235" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1671  %sub_ln701_129 = sub i8 0, %input_32_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_129"/></StgValue>
</operation>

<operation id="2236" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1672  %xor_ln128_129 = xor i1 %icmp_ln128_129, true

]]></Node>
<StgValue><ssdm name="xor_ln128_129"/></StgValue>
</operation>

<operation id="2237" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1673  %and_ln129_129 = and i1 %icmp_ln129_129, %xor_ln128_129

]]></Node>
<StgValue><ssdm name="and_ln129_129"/></StgValue>
</operation>

<operation id="2238" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1674  %select_ln128_129 = select i1 %icmp_ln128_129, i8 %input_32_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_129"/></StgValue>
</operation>

<operation id="2239" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1675  %select_ln129_129 = select i1 %and_ln129_129, i8 %sub_ln701_129, i8 %select_ln128_129

]]></Node>
<StgValue><ssdm name="select_ln129_129"/></StgValue>
</operation>

<operation id="2240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1676  %shl_ln703_128 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_129, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_128"/></StgValue>
</operation>

<operation id="2241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1677  %sext_ln703_129 = sext i28 %shl_ln703_128 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_129"/></StgValue>
</operation>

<operation id="2242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1678  %trunc_ln126_97 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_32_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_97"/></StgValue>
</operation>

<operation id="2243" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1679  %icmp_ln128_130 = icmp eq i2 %trunc_ln126_97, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_130"/></StgValue>
</operation>

<operation id="2244" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1682  %icmp_ln129_130 = icmp eq i2 %trunc_ln126_97, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_130"/></StgValue>
</operation>

<operation id="2245" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1683  %sub_ln701_130 = sub i8 0, %input_32_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_130"/></StgValue>
</operation>

<operation id="2246" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1684  %xor_ln128_130 = xor i1 %icmp_ln128_130, true

]]></Node>
<StgValue><ssdm name="xor_ln128_130"/></StgValue>
</operation>

<operation id="2247" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1685  %and_ln129_130 = and i1 %icmp_ln129_130, %xor_ln128_130

]]></Node>
<StgValue><ssdm name="and_ln129_130"/></StgValue>
</operation>

<operation id="2248" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1686  %select_ln128_130 = select i1 %icmp_ln128_130, i8 %input_32_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_130"/></StgValue>
</operation>

<operation id="2249" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1687  %select_ln129_130 = select i1 %and_ln129_130, i8 %sub_ln701_130, i8 %select_ln128_130

]]></Node>
<StgValue><ssdm name="select_ln129_130"/></StgValue>
</operation>

<operation id="2250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1688  %shl_ln703_129 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_130, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_129"/></StgValue>
</operation>

<operation id="2251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1689  %sext_ln703_130 = sext i28 %shl_ln703_129 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_130"/></StgValue>
</operation>

<operation id="2252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1690  %trunc_ln128_31 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_32_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_31"/></StgValue>
</operation>

<operation id="2253" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1691  %icmp_ln128_131 = icmp eq i2 %trunc_ln128_31, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_131"/></StgValue>
</operation>

<operation id="2254" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1694  %icmp_ln129_131 = icmp eq i2 %trunc_ln128_31, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_131"/></StgValue>
</operation>

<operation id="2255" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1695  %sub_ln701_131 = sub i8 0, %input_32_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_131"/></StgValue>
</operation>

<operation id="2256" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1696  %xor_ln128_131 = xor i1 %icmp_ln128_131, true

]]></Node>
<StgValue><ssdm name="xor_ln128_131"/></StgValue>
</operation>

<operation id="2257" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1697  %and_ln129_131 = and i1 %icmp_ln129_131, %xor_ln128_131

]]></Node>
<StgValue><ssdm name="and_ln129_131"/></StgValue>
</operation>

<operation id="2258" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1698  %select_ln128_131 = select i1 %icmp_ln128_131, i8 %input_32_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_131"/></StgValue>
</operation>

<operation id="2259" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1699  %select_ln129_131 = select i1 %and_ln129_131, i8 %sub_ln701_131, i8 %select_ln128_131

]]></Node>
<StgValue><ssdm name="select_ln129_131"/></StgValue>
</operation>

<operation id="2260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1700  %shl_ln703_130 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_131, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_130"/></StgValue>
</operation>

<operation id="2261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1701  %sext_ln703_131 = sext i28 %shl_ln703_130 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_131"/></StgValue>
</operation>

<operation id="2262" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1702  %packed_weights_33_l = load i8* %packed_weights_33_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_33_l"/></StgValue>
</operation>

<operation id="2263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1703  %trunc_ln126_98 = trunc i8 %packed_weights_33_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_98"/></StgValue>
</operation>

<operation id="2264" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1704  %icmp_ln128_132 = icmp eq i2 %trunc_ln126_98, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_132"/></StgValue>
</operation>

<operation id="2265" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1707  %icmp_ln129_132 = icmp eq i2 %trunc_ln126_98, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_132"/></StgValue>
</operation>

<operation id="2266" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1708  %sub_ln701_132 = sub i8 0, %input_33_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_132"/></StgValue>
</operation>

<operation id="2267" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1709  %xor_ln128_132 = xor i1 %icmp_ln128_132, true

]]></Node>
<StgValue><ssdm name="xor_ln128_132"/></StgValue>
</operation>

<operation id="2268" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1710  %and_ln129_132 = and i1 %icmp_ln129_132, %xor_ln128_132

]]></Node>
<StgValue><ssdm name="and_ln129_132"/></StgValue>
</operation>

<operation id="2269" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1711  %select_ln128_132 = select i1 %icmp_ln128_132, i8 %input_33_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_132"/></StgValue>
</operation>

<operation id="2270" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1712  %select_ln129_132 = select i1 %and_ln129_132, i8 %sub_ln701_132, i8 %select_ln128_132

]]></Node>
<StgValue><ssdm name="select_ln129_132"/></StgValue>
</operation>

<operation id="2271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1713  %shl_ln703_131 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_132, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_131"/></StgValue>
</operation>

<operation id="2272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1714  %sext_ln703_132 = sext i28 %shl_ln703_131 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_132"/></StgValue>
</operation>

<operation id="2273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1715  %trunc_ln126_99 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_33_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_99"/></StgValue>
</operation>

<operation id="2274" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1716  %icmp_ln128_133 = icmp eq i2 %trunc_ln126_99, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_133"/></StgValue>
</operation>

<operation id="2275" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1719  %icmp_ln129_133 = icmp eq i2 %trunc_ln126_99, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_133"/></StgValue>
</operation>

<operation id="2276" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1720  %sub_ln701_133 = sub i8 0, %input_33_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_133"/></StgValue>
</operation>

<operation id="2277" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1721  %xor_ln128_133 = xor i1 %icmp_ln128_133, true

]]></Node>
<StgValue><ssdm name="xor_ln128_133"/></StgValue>
</operation>

<operation id="2278" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1722  %and_ln129_133 = and i1 %icmp_ln129_133, %xor_ln128_133

]]></Node>
<StgValue><ssdm name="and_ln129_133"/></StgValue>
</operation>

<operation id="2279" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1723  %select_ln128_133 = select i1 %icmp_ln128_133, i8 %input_33_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_133"/></StgValue>
</operation>

<operation id="2280" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1724  %select_ln129_133 = select i1 %and_ln129_133, i8 %sub_ln701_133, i8 %select_ln128_133

]]></Node>
<StgValue><ssdm name="select_ln129_133"/></StgValue>
</operation>

<operation id="2281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1725  %shl_ln703_132 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_133, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_132"/></StgValue>
</operation>

<operation id="2282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1726  %sext_ln703_133 = sext i28 %shl_ln703_132 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_133"/></StgValue>
</operation>

<operation id="2283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1727  %trunc_ln126_100 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_33_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_100"/></StgValue>
</operation>

<operation id="2284" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1728  %icmp_ln128_134 = icmp eq i2 %trunc_ln126_100, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_134"/></StgValue>
</operation>

<operation id="2285" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1731  %icmp_ln129_134 = icmp eq i2 %trunc_ln126_100, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_134"/></StgValue>
</operation>

<operation id="2286" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1732  %sub_ln701_134 = sub i8 0, %input_33_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_134"/></StgValue>
</operation>

<operation id="2287" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1733  %xor_ln128_134 = xor i1 %icmp_ln128_134, true

]]></Node>
<StgValue><ssdm name="xor_ln128_134"/></StgValue>
</operation>

<operation id="2288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1734  %and_ln129_134 = and i1 %icmp_ln129_134, %xor_ln128_134

]]></Node>
<StgValue><ssdm name="and_ln129_134"/></StgValue>
</operation>

<operation id="2289" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1735  %select_ln128_134 = select i1 %icmp_ln128_134, i8 %input_33_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_134"/></StgValue>
</operation>

<operation id="2290" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1736  %select_ln129_134 = select i1 %and_ln129_134, i8 %sub_ln701_134, i8 %select_ln128_134

]]></Node>
<StgValue><ssdm name="select_ln129_134"/></StgValue>
</operation>

<operation id="2291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1737  %shl_ln703_133 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_134, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_133"/></StgValue>
</operation>

<operation id="2292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1738  %sext_ln703_134 = sext i28 %shl_ln703_133 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_134"/></StgValue>
</operation>

<operation id="2293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1739  %trunc_ln128_32 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_33_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_32"/></StgValue>
</operation>

<operation id="2294" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1740  %icmp_ln128_135 = icmp eq i2 %trunc_ln128_32, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_135"/></StgValue>
</operation>

<operation id="2295" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1743  %icmp_ln129_135 = icmp eq i2 %trunc_ln128_32, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_135"/></StgValue>
</operation>

<operation id="2296" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1744  %sub_ln701_135 = sub i8 0, %input_33_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_135"/></StgValue>
</operation>

<operation id="2297" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1745  %xor_ln128_135 = xor i1 %icmp_ln128_135, true

]]></Node>
<StgValue><ssdm name="xor_ln128_135"/></StgValue>
</operation>

<operation id="2298" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1746  %and_ln129_135 = and i1 %icmp_ln129_135, %xor_ln128_135

]]></Node>
<StgValue><ssdm name="and_ln129_135"/></StgValue>
</operation>

<operation id="2299" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1747  %select_ln128_135 = select i1 %icmp_ln128_135, i8 %input_33_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_135"/></StgValue>
</operation>

<operation id="2300" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1748  %select_ln129_135 = select i1 %and_ln129_135, i8 %sub_ln701_135, i8 %select_ln128_135

]]></Node>
<StgValue><ssdm name="select_ln129_135"/></StgValue>
</operation>

<operation id="2301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1749  %shl_ln703_134 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_135, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_134"/></StgValue>
</operation>

<operation id="2302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1750  %sext_ln703_135 = sext i28 %shl_ln703_134 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_135"/></StgValue>
</operation>

<operation id="2303" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1751  %packed_weights_34_l = load i8* %packed_weights_34_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_34_l"/></StgValue>
</operation>

<operation id="2304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1752  %trunc_ln126_101 = trunc i8 %packed_weights_34_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_101"/></StgValue>
</operation>

<operation id="2305" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1753  %icmp_ln128_136 = icmp eq i2 %trunc_ln126_101, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_136"/></StgValue>
</operation>

<operation id="2306" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1756  %icmp_ln129_136 = icmp eq i2 %trunc_ln126_101, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_136"/></StgValue>
</operation>

<operation id="2307" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1757  %sub_ln701_136 = sub i8 0, %input_34_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_136"/></StgValue>
</operation>

<operation id="2308" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1758  %xor_ln128_136 = xor i1 %icmp_ln128_136, true

]]></Node>
<StgValue><ssdm name="xor_ln128_136"/></StgValue>
</operation>

<operation id="2309" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1759  %and_ln129_136 = and i1 %icmp_ln129_136, %xor_ln128_136

]]></Node>
<StgValue><ssdm name="and_ln129_136"/></StgValue>
</operation>

<operation id="2310" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1760  %select_ln128_136 = select i1 %icmp_ln128_136, i8 %input_34_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_136"/></StgValue>
</operation>

<operation id="2311" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1761  %select_ln129_136 = select i1 %and_ln129_136, i8 %sub_ln701_136, i8 %select_ln128_136

]]></Node>
<StgValue><ssdm name="select_ln129_136"/></StgValue>
</operation>

<operation id="2312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1762  %shl_ln703_135 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_136, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_135"/></StgValue>
</operation>

<operation id="2313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1763  %sext_ln703_136 = sext i28 %shl_ln703_135 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_136"/></StgValue>
</operation>

<operation id="2314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1764  %trunc_ln126_102 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_34_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_102"/></StgValue>
</operation>

<operation id="2315" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1765  %icmp_ln128_137 = icmp eq i2 %trunc_ln126_102, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_137"/></StgValue>
</operation>

<operation id="2316" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1768  %icmp_ln129_137 = icmp eq i2 %trunc_ln126_102, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_137"/></StgValue>
</operation>

<operation id="2317" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1769  %sub_ln701_137 = sub i8 0, %input_34_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_137"/></StgValue>
</operation>

<operation id="2318" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1770  %xor_ln128_137 = xor i1 %icmp_ln128_137, true

]]></Node>
<StgValue><ssdm name="xor_ln128_137"/></StgValue>
</operation>

<operation id="2319" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1771  %and_ln129_137 = and i1 %icmp_ln129_137, %xor_ln128_137

]]></Node>
<StgValue><ssdm name="and_ln129_137"/></StgValue>
</operation>

<operation id="2320" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1772  %select_ln128_137 = select i1 %icmp_ln128_137, i8 %input_34_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_137"/></StgValue>
</operation>

<operation id="2321" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1773  %select_ln129_137 = select i1 %and_ln129_137, i8 %sub_ln701_137, i8 %select_ln128_137

]]></Node>
<StgValue><ssdm name="select_ln129_137"/></StgValue>
</operation>

<operation id="2322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1774  %shl_ln703_136 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_137, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_136"/></StgValue>
</operation>

<operation id="2323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1775  %sext_ln703_137 = sext i28 %shl_ln703_136 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_137"/></StgValue>
</operation>

<operation id="2324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1776  %trunc_ln126_103 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_34_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_103"/></StgValue>
</operation>

<operation id="2325" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1777  %icmp_ln128_138 = icmp eq i2 %trunc_ln126_103, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_138"/></StgValue>
</operation>

<operation id="2326" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1780  %icmp_ln129_138 = icmp eq i2 %trunc_ln126_103, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_138"/></StgValue>
</operation>

<operation id="2327" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1781  %sub_ln701_138 = sub i8 0, %input_34_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_138"/></StgValue>
</operation>

<operation id="2328" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1782  %xor_ln128_138 = xor i1 %icmp_ln128_138, true

]]></Node>
<StgValue><ssdm name="xor_ln128_138"/></StgValue>
</operation>

<operation id="2329" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1783  %and_ln129_138 = and i1 %icmp_ln129_138, %xor_ln128_138

]]></Node>
<StgValue><ssdm name="and_ln129_138"/></StgValue>
</operation>

<operation id="2330" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1784  %select_ln128_138 = select i1 %icmp_ln128_138, i8 %input_34_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_138"/></StgValue>
</operation>

<operation id="2331" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1785  %select_ln129_138 = select i1 %and_ln129_138, i8 %sub_ln701_138, i8 %select_ln128_138

]]></Node>
<StgValue><ssdm name="select_ln129_138"/></StgValue>
</operation>

<operation id="2332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1786  %shl_ln703_137 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_138, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_137"/></StgValue>
</operation>

<operation id="2333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1787  %sext_ln703_138 = sext i28 %shl_ln703_137 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_138"/></StgValue>
</operation>

<operation id="2334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1788  %trunc_ln128_33 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_34_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_33"/></StgValue>
</operation>

<operation id="2335" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1789  %icmp_ln128_139 = icmp eq i2 %trunc_ln128_33, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_139"/></StgValue>
</operation>

<operation id="2336" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1792  %icmp_ln129_139 = icmp eq i2 %trunc_ln128_33, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_139"/></StgValue>
</operation>

<operation id="2337" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1793  %sub_ln701_139 = sub i8 0, %input_34_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_139"/></StgValue>
</operation>

<operation id="2338" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1794  %xor_ln128_139 = xor i1 %icmp_ln128_139, true

]]></Node>
<StgValue><ssdm name="xor_ln128_139"/></StgValue>
</operation>

<operation id="2339" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1795  %and_ln129_139 = and i1 %icmp_ln129_139, %xor_ln128_139

]]></Node>
<StgValue><ssdm name="and_ln129_139"/></StgValue>
</operation>

<operation id="2340" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1796  %select_ln128_139 = select i1 %icmp_ln128_139, i8 %input_34_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_139"/></StgValue>
</operation>

<operation id="2341" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1797  %select_ln129_139 = select i1 %and_ln129_139, i8 %sub_ln701_139, i8 %select_ln128_139

]]></Node>
<StgValue><ssdm name="select_ln129_139"/></StgValue>
</operation>

<operation id="2342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1798  %shl_ln703_138 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_139, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_138"/></StgValue>
</operation>

<operation id="2343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1799  %sext_ln703_139 = sext i28 %shl_ln703_138 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_139"/></StgValue>
</operation>

<operation id="2344" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1800  %packed_weights_35_l = load i8* %packed_weights_35_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_35_l"/></StgValue>
</operation>

<operation id="2345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1801  %trunc_ln126_104 = trunc i8 %packed_weights_35_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_104"/></StgValue>
</operation>

<operation id="2346" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1802  %icmp_ln128_140 = icmp eq i2 %trunc_ln126_104, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_140"/></StgValue>
</operation>

<operation id="2347" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1805  %icmp_ln129_140 = icmp eq i2 %trunc_ln126_104, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_140"/></StgValue>
</operation>

<operation id="2348" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1806  %sub_ln701_140 = sub i8 0, %input_35_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_140"/></StgValue>
</operation>

<operation id="2349" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1807  %xor_ln128_140 = xor i1 %icmp_ln128_140, true

]]></Node>
<StgValue><ssdm name="xor_ln128_140"/></StgValue>
</operation>

<operation id="2350" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1808  %and_ln129_140 = and i1 %icmp_ln129_140, %xor_ln128_140

]]></Node>
<StgValue><ssdm name="and_ln129_140"/></StgValue>
</operation>

<operation id="2351" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1809  %select_ln128_140 = select i1 %icmp_ln128_140, i8 %input_35_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_140"/></StgValue>
</operation>

<operation id="2352" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1810  %select_ln129_140 = select i1 %and_ln129_140, i8 %sub_ln701_140, i8 %select_ln128_140

]]></Node>
<StgValue><ssdm name="select_ln129_140"/></StgValue>
</operation>

<operation id="2353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1811  %shl_ln703_139 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_140, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_139"/></StgValue>
</operation>

<operation id="2354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1812  %sext_ln703_140 = sext i28 %shl_ln703_139 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_140"/></StgValue>
</operation>

<operation id="2355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1813  %trunc_ln126_105 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_35_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_105"/></StgValue>
</operation>

<operation id="2356" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1814  %icmp_ln128_141 = icmp eq i2 %trunc_ln126_105, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_141"/></StgValue>
</operation>

<operation id="2357" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1817  %icmp_ln129_141 = icmp eq i2 %trunc_ln126_105, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_141"/></StgValue>
</operation>

<operation id="2358" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1818  %sub_ln701_141 = sub i8 0, %input_35_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_141"/></StgValue>
</operation>

<operation id="2359" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1819  %xor_ln128_141 = xor i1 %icmp_ln128_141, true

]]></Node>
<StgValue><ssdm name="xor_ln128_141"/></StgValue>
</operation>

<operation id="2360" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1820  %and_ln129_141 = and i1 %icmp_ln129_141, %xor_ln128_141

]]></Node>
<StgValue><ssdm name="and_ln129_141"/></StgValue>
</operation>

<operation id="2361" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1821  %select_ln128_141 = select i1 %icmp_ln128_141, i8 %input_35_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_141"/></StgValue>
</operation>

<operation id="2362" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1822  %select_ln129_141 = select i1 %and_ln129_141, i8 %sub_ln701_141, i8 %select_ln128_141

]]></Node>
<StgValue><ssdm name="select_ln129_141"/></StgValue>
</operation>

<operation id="2363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1823  %shl_ln703_140 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_141, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_140"/></StgValue>
</operation>

<operation id="2364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1824  %sext_ln703_141 = sext i28 %shl_ln703_140 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_141"/></StgValue>
</operation>

<operation id="2365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1825  %trunc_ln126_106 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_35_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_106"/></StgValue>
</operation>

<operation id="2366" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1826  %icmp_ln128_142 = icmp eq i2 %trunc_ln126_106, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_142"/></StgValue>
</operation>

<operation id="2367" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1829  %icmp_ln129_142 = icmp eq i2 %trunc_ln126_106, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_142"/></StgValue>
</operation>

<operation id="2368" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1830  %sub_ln701_142 = sub i8 0, %input_35_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_142"/></StgValue>
</operation>

<operation id="2369" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1831  %xor_ln128_142 = xor i1 %icmp_ln128_142, true

]]></Node>
<StgValue><ssdm name="xor_ln128_142"/></StgValue>
</operation>

<operation id="2370" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1832  %and_ln129_142 = and i1 %icmp_ln129_142, %xor_ln128_142

]]></Node>
<StgValue><ssdm name="and_ln129_142"/></StgValue>
</operation>

<operation id="2371" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1833  %select_ln128_142 = select i1 %icmp_ln128_142, i8 %input_35_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_142"/></StgValue>
</operation>

<operation id="2372" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1834  %select_ln129_142 = select i1 %and_ln129_142, i8 %sub_ln701_142, i8 %select_ln128_142

]]></Node>
<StgValue><ssdm name="select_ln129_142"/></StgValue>
</operation>

<operation id="2373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1835  %shl_ln703_141 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_142, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_141"/></StgValue>
</operation>

<operation id="2374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1836  %sext_ln703_142 = sext i28 %shl_ln703_141 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_142"/></StgValue>
</operation>

<operation id="2375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1837  %trunc_ln128_34 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_35_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_34"/></StgValue>
</operation>

<operation id="2376" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1838  %icmp_ln128_143 = icmp eq i2 %trunc_ln128_34, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_143"/></StgValue>
</operation>

<operation id="2377" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1841  %icmp_ln129_143 = icmp eq i2 %trunc_ln128_34, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_143"/></StgValue>
</operation>

<operation id="2378" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1842  %sub_ln701_143 = sub i8 0, %input_35_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_143"/></StgValue>
</operation>

<operation id="2379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1843  %xor_ln128_143 = xor i1 %icmp_ln128_143, true

]]></Node>
<StgValue><ssdm name="xor_ln128_143"/></StgValue>
</operation>

<operation id="2380" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1844  %and_ln129_143 = and i1 %icmp_ln129_143, %xor_ln128_143

]]></Node>
<StgValue><ssdm name="and_ln129_143"/></StgValue>
</operation>

<operation id="2381" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1845  %select_ln128_143 = select i1 %icmp_ln128_143, i8 %input_35_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_143"/></StgValue>
</operation>

<operation id="2382" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1846  %select_ln129_143 = select i1 %and_ln129_143, i8 %sub_ln701_143, i8 %select_ln128_143

]]></Node>
<StgValue><ssdm name="select_ln129_143"/></StgValue>
</operation>

<operation id="2383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1847  %shl_ln703_142 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_143, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_142"/></StgValue>
</operation>

<operation id="2384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1848  %sext_ln703_143 = sext i28 %shl_ln703_142 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_143"/></StgValue>
</operation>

<operation id="2385" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1849  %packed_weights_36_l = load i8* %packed_weights_36_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_36_l"/></StgValue>
</operation>

<operation id="2386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1850  %trunc_ln126_107 = trunc i8 %packed_weights_36_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_107"/></StgValue>
</operation>

<operation id="2387" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1851  %icmp_ln128_144 = icmp eq i2 %trunc_ln126_107, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_144"/></StgValue>
</operation>

<operation id="2388" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1854  %icmp_ln129_144 = icmp eq i2 %trunc_ln126_107, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_144"/></StgValue>
</operation>

<operation id="2389" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1855  %sub_ln701_144 = sub i8 0, %input_36_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_144"/></StgValue>
</operation>

<operation id="2390" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1856  %xor_ln128_144 = xor i1 %icmp_ln128_144, true

]]></Node>
<StgValue><ssdm name="xor_ln128_144"/></StgValue>
</operation>

<operation id="2391" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1857  %and_ln129_144 = and i1 %icmp_ln129_144, %xor_ln128_144

]]></Node>
<StgValue><ssdm name="and_ln129_144"/></StgValue>
</operation>

<operation id="2392" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1858  %select_ln128_144 = select i1 %icmp_ln128_144, i8 %input_36_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_144"/></StgValue>
</operation>

<operation id="2393" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1859  %select_ln129_144 = select i1 %and_ln129_144, i8 %sub_ln701_144, i8 %select_ln128_144

]]></Node>
<StgValue><ssdm name="select_ln129_144"/></StgValue>
</operation>

<operation id="2394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1860  %shl_ln703_143 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_144, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_143"/></StgValue>
</operation>

<operation id="2395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1861  %sext_ln703_144 = sext i28 %shl_ln703_143 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_144"/></StgValue>
</operation>

<operation id="2396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1862  %trunc_ln126_108 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_36_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_108"/></StgValue>
</operation>

<operation id="2397" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1863  %icmp_ln128_145 = icmp eq i2 %trunc_ln126_108, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_145"/></StgValue>
</operation>

<operation id="2398" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1866  %icmp_ln129_145 = icmp eq i2 %trunc_ln126_108, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_145"/></StgValue>
</operation>

<operation id="2399" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1867  %sub_ln701_145 = sub i8 0, %input_36_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_145"/></StgValue>
</operation>

<operation id="2400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1868  %xor_ln128_145 = xor i1 %icmp_ln128_145, true

]]></Node>
<StgValue><ssdm name="xor_ln128_145"/></StgValue>
</operation>

<operation id="2401" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1869  %and_ln129_145 = and i1 %icmp_ln129_145, %xor_ln128_145

]]></Node>
<StgValue><ssdm name="and_ln129_145"/></StgValue>
</operation>

<operation id="2402" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1870  %select_ln128_145 = select i1 %icmp_ln128_145, i8 %input_36_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_145"/></StgValue>
</operation>

<operation id="2403" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1871  %select_ln129_145 = select i1 %and_ln129_145, i8 %sub_ln701_145, i8 %select_ln128_145

]]></Node>
<StgValue><ssdm name="select_ln129_145"/></StgValue>
</operation>

<operation id="2404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1872  %shl_ln703_144 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_145, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_144"/></StgValue>
</operation>

<operation id="2405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1873  %sext_ln703_145 = sext i28 %shl_ln703_144 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_145"/></StgValue>
</operation>

<operation id="2406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1874  %trunc_ln126_109 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_36_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_109"/></StgValue>
</operation>

<operation id="2407" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1875  %icmp_ln128_146 = icmp eq i2 %trunc_ln126_109, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_146"/></StgValue>
</operation>

<operation id="2408" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1878  %icmp_ln129_146 = icmp eq i2 %trunc_ln126_109, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_146"/></StgValue>
</operation>

<operation id="2409" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1879  %sub_ln701_146 = sub i8 0, %input_36_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_146"/></StgValue>
</operation>

<operation id="2410" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1880  %xor_ln128_146 = xor i1 %icmp_ln128_146, true

]]></Node>
<StgValue><ssdm name="xor_ln128_146"/></StgValue>
</operation>

<operation id="2411" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1881  %and_ln129_146 = and i1 %icmp_ln129_146, %xor_ln128_146

]]></Node>
<StgValue><ssdm name="and_ln129_146"/></StgValue>
</operation>

<operation id="2412" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1882  %select_ln128_146 = select i1 %icmp_ln128_146, i8 %input_36_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_146"/></StgValue>
</operation>

<operation id="2413" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1883  %select_ln129_146 = select i1 %and_ln129_146, i8 %sub_ln701_146, i8 %select_ln128_146

]]></Node>
<StgValue><ssdm name="select_ln129_146"/></StgValue>
</operation>

<operation id="2414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1884  %shl_ln703_145 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_146, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_145"/></StgValue>
</operation>

<operation id="2415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1885  %sext_ln703_146 = sext i28 %shl_ln703_145 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_146"/></StgValue>
</operation>

<operation id="2416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1886  %trunc_ln128_35 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_36_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_35"/></StgValue>
</operation>

<operation id="2417" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1887  %icmp_ln128_147 = icmp eq i2 %trunc_ln128_35, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_147"/></StgValue>
</operation>

<operation id="2418" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1890  %icmp_ln129_147 = icmp eq i2 %trunc_ln128_35, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_147"/></StgValue>
</operation>

<operation id="2419" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1891  %sub_ln701_147 = sub i8 0, %input_36_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_147"/></StgValue>
</operation>

<operation id="2420" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1892  %xor_ln128_147 = xor i1 %icmp_ln128_147, true

]]></Node>
<StgValue><ssdm name="xor_ln128_147"/></StgValue>
</operation>

<operation id="2421" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1893  %and_ln129_147 = and i1 %icmp_ln129_147, %xor_ln128_147

]]></Node>
<StgValue><ssdm name="and_ln129_147"/></StgValue>
</operation>

<operation id="2422" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1894  %select_ln128_147 = select i1 %icmp_ln128_147, i8 %input_36_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_147"/></StgValue>
</operation>

<operation id="2423" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1895  %select_ln129_147 = select i1 %and_ln129_147, i8 %sub_ln701_147, i8 %select_ln128_147

]]></Node>
<StgValue><ssdm name="select_ln129_147"/></StgValue>
</operation>

<operation id="2424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1896  %shl_ln703_146 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_147, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_146"/></StgValue>
</operation>

<operation id="2425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1897  %sext_ln703_147 = sext i28 %shl_ln703_146 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_147"/></StgValue>
</operation>

<operation id="2426" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1898  %packed_weights_37_l = load i8* %packed_weights_37_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_37_l"/></StgValue>
</operation>

<operation id="2427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1899  %trunc_ln126_110 = trunc i8 %packed_weights_37_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_110"/></StgValue>
</operation>

<operation id="2428" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1900  %icmp_ln128_148 = icmp eq i2 %trunc_ln126_110, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_148"/></StgValue>
</operation>

<operation id="2429" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1903  %icmp_ln129_148 = icmp eq i2 %trunc_ln126_110, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_148"/></StgValue>
</operation>

<operation id="2430" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1904  %sub_ln701_148 = sub i8 0, %input_37_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_148"/></StgValue>
</operation>

<operation id="2431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1905  %xor_ln128_148 = xor i1 %icmp_ln128_148, true

]]></Node>
<StgValue><ssdm name="xor_ln128_148"/></StgValue>
</operation>

<operation id="2432" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1906  %and_ln129_148 = and i1 %icmp_ln129_148, %xor_ln128_148

]]></Node>
<StgValue><ssdm name="and_ln129_148"/></StgValue>
</operation>

<operation id="2433" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1907  %select_ln128_148 = select i1 %icmp_ln128_148, i8 %input_37_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_148"/></StgValue>
</operation>

<operation id="2434" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1908  %select_ln129_148 = select i1 %and_ln129_148, i8 %sub_ln701_148, i8 %select_ln128_148

]]></Node>
<StgValue><ssdm name="select_ln129_148"/></StgValue>
</operation>

<operation id="2435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1909  %shl_ln703_147 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_148, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_147"/></StgValue>
</operation>

<operation id="2436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1910  %sext_ln703_148 = sext i28 %shl_ln703_147 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_148"/></StgValue>
</operation>

<operation id="2437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1911  %trunc_ln126_111 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_37_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_111"/></StgValue>
</operation>

<operation id="2438" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1912  %icmp_ln128_149 = icmp eq i2 %trunc_ln126_111, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_149"/></StgValue>
</operation>

<operation id="2439" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1915  %icmp_ln129_149 = icmp eq i2 %trunc_ln126_111, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_149"/></StgValue>
</operation>

<operation id="2440" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1916  %sub_ln701_149 = sub i8 0, %input_37_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_149"/></StgValue>
</operation>

<operation id="2441" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1917  %xor_ln128_149 = xor i1 %icmp_ln128_149, true

]]></Node>
<StgValue><ssdm name="xor_ln128_149"/></StgValue>
</operation>

<operation id="2442" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1918  %and_ln129_149 = and i1 %icmp_ln129_149, %xor_ln128_149

]]></Node>
<StgValue><ssdm name="and_ln129_149"/></StgValue>
</operation>

<operation id="2443" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1919  %select_ln128_149 = select i1 %icmp_ln128_149, i8 %input_37_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_149"/></StgValue>
</operation>

<operation id="2444" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1920  %select_ln129_149 = select i1 %and_ln129_149, i8 %sub_ln701_149, i8 %select_ln128_149

]]></Node>
<StgValue><ssdm name="select_ln129_149"/></StgValue>
</operation>

<operation id="2445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1921  %shl_ln703_148 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_149, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_148"/></StgValue>
</operation>

<operation id="2446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1922  %sext_ln703_149 = sext i28 %shl_ln703_148 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_149"/></StgValue>
</operation>

<operation id="2447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1923  %trunc_ln126_112 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_37_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_112"/></StgValue>
</operation>

<operation id="2448" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1924  %icmp_ln128_150 = icmp eq i2 %trunc_ln126_112, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_150"/></StgValue>
</operation>

<operation id="2449" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1927  %icmp_ln129_150 = icmp eq i2 %trunc_ln126_112, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_150"/></StgValue>
</operation>

<operation id="2450" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1928  %sub_ln701_150 = sub i8 0, %input_37_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_150"/></StgValue>
</operation>

<operation id="2451" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1929  %xor_ln128_150 = xor i1 %icmp_ln128_150, true

]]></Node>
<StgValue><ssdm name="xor_ln128_150"/></StgValue>
</operation>

<operation id="2452" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1930  %and_ln129_150 = and i1 %icmp_ln129_150, %xor_ln128_150

]]></Node>
<StgValue><ssdm name="and_ln129_150"/></StgValue>
</operation>

<operation id="2453" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1931  %select_ln128_150 = select i1 %icmp_ln128_150, i8 %input_37_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_150"/></StgValue>
</operation>

<operation id="2454" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1932  %select_ln129_150 = select i1 %and_ln129_150, i8 %sub_ln701_150, i8 %select_ln128_150

]]></Node>
<StgValue><ssdm name="select_ln129_150"/></StgValue>
</operation>

<operation id="2455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1933  %shl_ln703_149 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_150, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_149"/></StgValue>
</operation>

<operation id="2456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1934  %sext_ln703_150 = sext i28 %shl_ln703_149 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_150"/></StgValue>
</operation>

<operation id="2457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1935  %trunc_ln128_36 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_37_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_36"/></StgValue>
</operation>

<operation id="2458" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1936  %icmp_ln128_151 = icmp eq i2 %trunc_ln128_36, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_151"/></StgValue>
</operation>

<operation id="2459" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1939  %icmp_ln129_151 = icmp eq i2 %trunc_ln128_36, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_151"/></StgValue>
</operation>

<operation id="2460" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1940  %sub_ln701_151 = sub i8 0, %input_37_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_151"/></StgValue>
</operation>

<operation id="2461" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1941  %xor_ln128_151 = xor i1 %icmp_ln128_151, true

]]></Node>
<StgValue><ssdm name="xor_ln128_151"/></StgValue>
</operation>

<operation id="2462" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1942  %and_ln129_151 = and i1 %icmp_ln129_151, %xor_ln128_151

]]></Node>
<StgValue><ssdm name="and_ln129_151"/></StgValue>
</operation>

<operation id="2463" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1943  %select_ln128_151 = select i1 %icmp_ln128_151, i8 %input_37_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_151"/></StgValue>
</operation>

<operation id="2464" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1944  %select_ln129_151 = select i1 %and_ln129_151, i8 %sub_ln701_151, i8 %select_ln128_151

]]></Node>
<StgValue><ssdm name="select_ln129_151"/></StgValue>
</operation>

<operation id="2465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1945  %shl_ln703_150 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_151, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_150"/></StgValue>
</operation>

<operation id="2466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1946  %sext_ln703_151 = sext i28 %shl_ln703_150 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_151"/></StgValue>
</operation>

<operation id="2467" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1947  %packed_weights_38_l = load i8* %packed_weights_38_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_38_l"/></StgValue>
</operation>

<operation id="2468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1948  %trunc_ln126_113 = trunc i8 %packed_weights_38_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_113"/></StgValue>
</operation>

<operation id="2469" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1949  %icmp_ln128_152 = icmp eq i2 %trunc_ln126_113, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_152"/></StgValue>
</operation>

<operation id="2470" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1952  %icmp_ln129_152 = icmp eq i2 %trunc_ln126_113, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_152"/></StgValue>
</operation>

<operation id="2471" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1953  %sub_ln701_152 = sub i8 0, %input_38_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_152"/></StgValue>
</operation>

<operation id="2472" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1954  %xor_ln128_152 = xor i1 %icmp_ln128_152, true

]]></Node>
<StgValue><ssdm name="xor_ln128_152"/></StgValue>
</operation>

<operation id="2473" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1955  %and_ln129_152 = and i1 %icmp_ln129_152, %xor_ln128_152

]]></Node>
<StgValue><ssdm name="and_ln129_152"/></StgValue>
</operation>

<operation id="2474" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1956  %select_ln128_152 = select i1 %icmp_ln128_152, i8 %input_38_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_152"/></StgValue>
</operation>

<operation id="2475" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1957  %select_ln129_152 = select i1 %and_ln129_152, i8 %sub_ln701_152, i8 %select_ln128_152

]]></Node>
<StgValue><ssdm name="select_ln129_152"/></StgValue>
</operation>

<operation id="2476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1958  %shl_ln703_151 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_152, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_151"/></StgValue>
</operation>

<operation id="2477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1959  %sext_ln703_152 = sext i28 %shl_ln703_151 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_152"/></StgValue>
</operation>

<operation id="2478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1960  %trunc_ln126_114 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_38_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_114"/></StgValue>
</operation>

<operation id="2479" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1961  %icmp_ln128_153 = icmp eq i2 %trunc_ln126_114, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_153"/></StgValue>
</operation>

<operation id="2480" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1964  %icmp_ln129_153 = icmp eq i2 %trunc_ln126_114, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_153"/></StgValue>
</operation>

<operation id="2481" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1965  %sub_ln701_153 = sub i8 0, %input_38_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_153"/></StgValue>
</operation>

<operation id="2482" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1966  %xor_ln128_153 = xor i1 %icmp_ln128_153, true

]]></Node>
<StgValue><ssdm name="xor_ln128_153"/></StgValue>
</operation>

<operation id="2483" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1967  %and_ln129_153 = and i1 %icmp_ln129_153, %xor_ln128_153

]]></Node>
<StgValue><ssdm name="and_ln129_153"/></StgValue>
</operation>

<operation id="2484" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1968  %select_ln128_153 = select i1 %icmp_ln128_153, i8 %input_38_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_153"/></StgValue>
</operation>

<operation id="2485" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1969  %select_ln129_153 = select i1 %and_ln129_153, i8 %sub_ln701_153, i8 %select_ln128_153

]]></Node>
<StgValue><ssdm name="select_ln129_153"/></StgValue>
</operation>

<operation id="2486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1970  %shl_ln703_152 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_153, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_152"/></StgValue>
</operation>

<operation id="2487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1971  %sext_ln703_153 = sext i28 %shl_ln703_152 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_153"/></StgValue>
</operation>

<operation id="2488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1972  %trunc_ln126_115 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_38_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_115"/></StgValue>
</operation>

<operation id="2489" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1973  %icmp_ln128_154 = icmp eq i2 %trunc_ln126_115, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_154"/></StgValue>
</operation>

<operation id="2490" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1976  %icmp_ln129_154 = icmp eq i2 %trunc_ln126_115, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_154"/></StgValue>
</operation>

<operation id="2491" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1977  %sub_ln701_154 = sub i8 0, %input_38_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_154"/></StgValue>
</operation>

<operation id="2492" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1978  %xor_ln128_154 = xor i1 %icmp_ln128_154, true

]]></Node>
<StgValue><ssdm name="xor_ln128_154"/></StgValue>
</operation>

<operation id="2493" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1979  %and_ln129_154 = and i1 %icmp_ln129_154, %xor_ln128_154

]]></Node>
<StgValue><ssdm name="and_ln129_154"/></StgValue>
</operation>

<operation id="2494" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1980  %select_ln128_154 = select i1 %icmp_ln128_154, i8 %input_38_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_154"/></StgValue>
</operation>

<operation id="2495" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1981  %select_ln129_154 = select i1 %and_ln129_154, i8 %sub_ln701_154, i8 %select_ln128_154

]]></Node>
<StgValue><ssdm name="select_ln129_154"/></StgValue>
</operation>

<operation id="2496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1982  %shl_ln703_153 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_154, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_153"/></StgValue>
</operation>

<operation id="2497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1983  %sext_ln703_154 = sext i28 %shl_ln703_153 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_154"/></StgValue>
</operation>

<operation id="2498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1984  %trunc_ln128_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_38_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_37"/></StgValue>
</operation>

<operation id="2499" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1985  %icmp_ln128_155 = icmp eq i2 %trunc_ln128_37, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_155"/></StgValue>
</operation>

<operation id="2500" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1988  %icmp_ln129_155 = icmp eq i2 %trunc_ln128_37, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_155"/></StgValue>
</operation>

<operation id="2501" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1989  %sub_ln701_155 = sub i8 0, %input_38_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_155"/></StgValue>
</operation>

<operation id="2502" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1990  %xor_ln128_155 = xor i1 %icmp_ln128_155, true

]]></Node>
<StgValue><ssdm name="xor_ln128_155"/></StgValue>
</operation>

<operation id="2503" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1991  %and_ln129_155 = and i1 %icmp_ln129_155, %xor_ln128_155

]]></Node>
<StgValue><ssdm name="and_ln129_155"/></StgValue>
</operation>

<operation id="2504" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1992  %select_ln128_155 = select i1 %icmp_ln128_155, i8 %input_38_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_155"/></StgValue>
</operation>

<operation id="2505" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1993  %select_ln129_155 = select i1 %and_ln129_155, i8 %sub_ln701_155, i8 %select_ln128_155

]]></Node>
<StgValue><ssdm name="select_ln129_155"/></StgValue>
</operation>

<operation id="2506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1994  %shl_ln703_154 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_155, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_154"/></StgValue>
</operation>

<operation id="2507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1995  %sext_ln703_155 = sext i28 %shl_ln703_154 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_155"/></StgValue>
</operation>

<operation id="2508" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1996  %packed_weights_39_l = load i8* %packed_weights_39_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_39_l"/></StgValue>
</operation>

<operation id="2509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1997  %trunc_ln126_116 = trunc i8 %packed_weights_39_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_116"/></StgValue>
</operation>

<operation id="2510" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1998  %icmp_ln128_156 = icmp eq i2 %trunc_ln126_116, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_156"/></StgValue>
</operation>

<operation id="2511" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2001  %icmp_ln129_156 = icmp eq i2 %trunc_ln126_116, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_156"/></StgValue>
</operation>

<operation id="2512" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2002  %sub_ln701_156 = sub i8 0, %input_39_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_156"/></StgValue>
</operation>

<operation id="2513" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2003  %xor_ln128_156 = xor i1 %icmp_ln128_156, true

]]></Node>
<StgValue><ssdm name="xor_ln128_156"/></StgValue>
</operation>

<operation id="2514" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2004  %and_ln129_156 = and i1 %icmp_ln129_156, %xor_ln128_156

]]></Node>
<StgValue><ssdm name="and_ln129_156"/></StgValue>
</operation>

<operation id="2515" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2005  %select_ln128_156 = select i1 %icmp_ln128_156, i8 %input_39_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_156"/></StgValue>
</operation>

<operation id="2516" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2006  %select_ln129_156 = select i1 %and_ln129_156, i8 %sub_ln701_156, i8 %select_ln128_156

]]></Node>
<StgValue><ssdm name="select_ln129_156"/></StgValue>
</operation>

<operation id="2517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2007  %shl_ln703_155 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_156, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_155"/></StgValue>
</operation>

<operation id="2518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2008  %sext_ln703_156 = sext i28 %shl_ln703_155 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_156"/></StgValue>
</operation>

<operation id="2519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2009  %trunc_ln126_117 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_39_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_117"/></StgValue>
</operation>

<operation id="2520" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2010  %icmp_ln128_157 = icmp eq i2 %trunc_ln126_117, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_157"/></StgValue>
</operation>

<operation id="2521" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2013  %icmp_ln129_157 = icmp eq i2 %trunc_ln126_117, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_157"/></StgValue>
</operation>

<operation id="2522" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2014  %sub_ln701_157 = sub i8 0, %input_39_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_157"/></StgValue>
</operation>

<operation id="2523" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2015  %xor_ln128_157 = xor i1 %icmp_ln128_157, true

]]></Node>
<StgValue><ssdm name="xor_ln128_157"/></StgValue>
</operation>

<operation id="2524" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2016  %and_ln129_157 = and i1 %icmp_ln129_157, %xor_ln128_157

]]></Node>
<StgValue><ssdm name="and_ln129_157"/></StgValue>
</operation>

<operation id="2525" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2017  %select_ln128_157 = select i1 %icmp_ln128_157, i8 %input_39_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_157"/></StgValue>
</operation>

<operation id="2526" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2018  %select_ln129_157 = select i1 %and_ln129_157, i8 %sub_ln701_157, i8 %select_ln128_157

]]></Node>
<StgValue><ssdm name="select_ln129_157"/></StgValue>
</operation>

<operation id="2527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2019  %shl_ln703_156 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_157, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_156"/></StgValue>
</operation>

<operation id="2528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2020  %sext_ln703_157 = sext i28 %shl_ln703_156 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_157"/></StgValue>
</operation>

<operation id="2529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2021  %trunc_ln126_118 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_39_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_118"/></StgValue>
</operation>

<operation id="2530" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2022  %icmp_ln128_158 = icmp eq i2 %trunc_ln126_118, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_158"/></StgValue>
</operation>

<operation id="2531" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2025  %icmp_ln129_158 = icmp eq i2 %trunc_ln126_118, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_158"/></StgValue>
</operation>

<operation id="2532" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2026  %sub_ln701_158 = sub i8 0, %input_39_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_158"/></StgValue>
</operation>

<operation id="2533" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2027  %xor_ln128_158 = xor i1 %icmp_ln128_158, true

]]></Node>
<StgValue><ssdm name="xor_ln128_158"/></StgValue>
</operation>

<operation id="2534" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2028  %and_ln129_158 = and i1 %icmp_ln129_158, %xor_ln128_158

]]></Node>
<StgValue><ssdm name="and_ln129_158"/></StgValue>
</operation>

<operation id="2535" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2029  %select_ln128_158 = select i1 %icmp_ln128_158, i8 %input_39_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_158"/></StgValue>
</operation>

<operation id="2536" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2030  %select_ln129_158 = select i1 %and_ln129_158, i8 %sub_ln701_158, i8 %select_ln128_158

]]></Node>
<StgValue><ssdm name="select_ln129_158"/></StgValue>
</operation>

<operation id="2537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2031  %shl_ln703_157 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_158, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_157"/></StgValue>
</operation>

<operation id="2538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2032  %sext_ln703_158 = sext i28 %shl_ln703_157 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_158"/></StgValue>
</operation>

<operation id="2539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2033  %trunc_ln128_38 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_39_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_38"/></StgValue>
</operation>

<operation id="2540" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2034  %icmp_ln128_159 = icmp eq i2 %trunc_ln128_38, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_159"/></StgValue>
</operation>

<operation id="2541" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2037  %icmp_ln129_159 = icmp eq i2 %trunc_ln128_38, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_159"/></StgValue>
</operation>

<operation id="2542" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2038  %sub_ln701_159 = sub i8 0, %input_39_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_159"/></StgValue>
</operation>

<operation id="2543" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2039  %xor_ln128_159 = xor i1 %icmp_ln128_159, true

]]></Node>
<StgValue><ssdm name="xor_ln128_159"/></StgValue>
</operation>

<operation id="2544" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2040  %and_ln129_159 = and i1 %icmp_ln129_159, %xor_ln128_159

]]></Node>
<StgValue><ssdm name="and_ln129_159"/></StgValue>
</operation>

<operation id="2545" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2041  %select_ln128_159 = select i1 %icmp_ln128_159, i8 %input_39_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_159"/></StgValue>
</operation>

<operation id="2546" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2042  %select_ln129_159 = select i1 %and_ln129_159, i8 %sub_ln701_159, i8 %select_ln128_159

]]></Node>
<StgValue><ssdm name="select_ln129_159"/></StgValue>
</operation>

<operation id="2547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2043  %shl_ln703_158 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_159, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_158"/></StgValue>
</operation>

<operation id="2548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2044  %sext_ln703_159 = sext i28 %shl_ln703_158 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_159"/></StgValue>
</operation>

<operation id="2549" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2045  %packed_weights_40_l = load i8* %packed_weights_40_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_40_l"/></StgValue>
</operation>

<operation id="2550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2046  %trunc_ln126_119 = trunc i8 %packed_weights_40_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_119"/></StgValue>
</operation>

<operation id="2551" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2047  %icmp_ln128_160 = icmp eq i2 %trunc_ln126_119, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_160"/></StgValue>
</operation>

<operation id="2552" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2050  %icmp_ln129_160 = icmp eq i2 %trunc_ln126_119, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_160"/></StgValue>
</operation>

<operation id="2553" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2051  %sub_ln701_160 = sub i8 0, %input_40_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_160"/></StgValue>
</operation>

<operation id="2554" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2052  %xor_ln128_160 = xor i1 %icmp_ln128_160, true

]]></Node>
<StgValue><ssdm name="xor_ln128_160"/></StgValue>
</operation>

<operation id="2555" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2053  %and_ln129_160 = and i1 %icmp_ln129_160, %xor_ln128_160

]]></Node>
<StgValue><ssdm name="and_ln129_160"/></StgValue>
</operation>

<operation id="2556" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2054  %select_ln128_160 = select i1 %icmp_ln128_160, i8 %input_40_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_160"/></StgValue>
</operation>

<operation id="2557" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2055  %select_ln129_160 = select i1 %and_ln129_160, i8 %sub_ln701_160, i8 %select_ln128_160

]]></Node>
<StgValue><ssdm name="select_ln129_160"/></StgValue>
</operation>

<operation id="2558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2056  %shl_ln703_159 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_160, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_159"/></StgValue>
</operation>

<operation id="2559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2057  %sext_ln703_160 = sext i28 %shl_ln703_159 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_160"/></StgValue>
</operation>

<operation id="2560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2058  %trunc_ln126_120 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_40_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_120"/></StgValue>
</operation>

<operation id="2561" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2059  %icmp_ln128_161 = icmp eq i2 %trunc_ln126_120, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_161"/></StgValue>
</operation>

<operation id="2562" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2062  %icmp_ln129_161 = icmp eq i2 %trunc_ln126_120, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_161"/></StgValue>
</operation>

<operation id="2563" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2063  %sub_ln701_161 = sub i8 0, %input_40_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_161"/></StgValue>
</operation>

<operation id="2564" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2064  %xor_ln128_161 = xor i1 %icmp_ln128_161, true

]]></Node>
<StgValue><ssdm name="xor_ln128_161"/></StgValue>
</operation>

<operation id="2565" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2065  %and_ln129_161 = and i1 %icmp_ln129_161, %xor_ln128_161

]]></Node>
<StgValue><ssdm name="and_ln129_161"/></StgValue>
</operation>

<operation id="2566" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2066  %select_ln128_161 = select i1 %icmp_ln128_161, i8 %input_40_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_161"/></StgValue>
</operation>

<operation id="2567" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2067  %select_ln129_161 = select i1 %and_ln129_161, i8 %sub_ln701_161, i8 %select_ln128_161

]]></Node>
<StgValue><ssdm name="select_ln129_161"/></StgValue>
</operation>

<operation id="2568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2068  %shl_ln703_160 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_161, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_160"/></StgValue>
</operation>

<operation id="2569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2069  %sext_ln703_161 = sext i28 %shl_ln703_160 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_161"/></StgValue>
</operation>

<operation id="2570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2070  %trunc_ln126_121 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_40_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_121"/></StgValue>
</operation>

<operation id="2571" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2071  %icmp_ln128_162 = icmp eq i2 %trunc_ln126_121, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_162"/></StgValue>
</operation>

<operation id="2572" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2074  %icmp_ln129_162 = icmp eq i2 %trunc_ln126_121, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_162"/></StgValue>
</operation>

<operation id="2573" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2075  %sub_ln701_162 = sub i8 0, %input_40_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_162"/></StgValue>
</operation>

<operation id="2574" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2076  %xor_ln128_162 = xor i1 %icmp_ln128_162, true

]]></Node>
<StgValue><ssdm name="xor_ln128_162"/></StgValue>
</operation>

<operation id="2575" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2077  %and_ln129_162 = and i1 %icmp_ln129_162, %xor_ln128_162

]]></Node>
<StgValue><ssdm name="and_ln129_162"/></StgValue>
</operation>

<operation id="2576" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2078  %select_ln128_162 = select i1 %icmp_ln128_162, i8 %input_40_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_162"/></StgValue>
</operation>

<operation id="2577" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2079  %select_ln129_162 = select i1 %and_ln129_162, i8 %sub_ln701_162, i8 %select_ln128_162

]]></Node>
<StgValue><ssdm name="select_ln129_162"/></StgValue>
</operation>

<operation id="2578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2080  %shl_ln703_161 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_162, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_161"/></StgValue>
</operation>

<operation id="2579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2081  %sext_ln703_162 = sext i28 %shl_ln703_161 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_162"/></StgValue>
</operation>

<operation id="2580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2082  %trunc_ln128_39 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_40_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_39"/></StgValue>
</operation>

<operation id="2581" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2083  %icmp_ln128_163 = icmp eq i2 %trunc_ln128_39, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_163"/></StgValue>
</operation>

<operation id="2582" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2086  %icmp_ln129_163 = icmp eq i2 %trunc_ln128_39, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_163"/></StgValue>
</operation>

<operation id="2583" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2087  %sub_ln701_163 = sub i8 0, %input_40_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_163"/></StgValue>
</operation>

<operation id="2584" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2088  %xor_ln128_163 = xor i1 %icmp_ln128_163, true

]]></Node>
<StgValue><ssdm name="xor_ln128_163"/></StgValue>
</operation>

<operation id="2585" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2089  %and_ln129_163 = and i1 %icmp_ln129_163, %xor_ln128_163

]]></Node>
<StgValue><ssdm name="and_ln129_163"/></StgValue>
</operation>

<operation id="2586" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2090  %select_ln128_163 = select i1 %icmp_ln128_163, i8 %input_40_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_163"/></StgValue>
</operation>

<operation id="2587" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2091  %select_ln129_163 = select i1 %and_ln129_163, i8 %sub_ln701_163, i8 %select_ln128_163

]]></Node>
<StgValue><ssdm name="select_ln129_163"/></StgValue>
</operation>

<operation id="2588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2092  %shl_ln703_162 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_163, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_162"/></StgValue>
</operation>

<operation id="2589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2093  %sext_ln703_163 = sext i28 %shl_ln703_162 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_163"/></StgValue>
</operation>

<operation id="2590" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2094  %packed_weights_41_l = load i8* %packed_weights_41_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_41_l"/></StgValue>
</operation>

<operation id="2591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2095  %trunc_ln126_122 = trunc i8 %packed_weights_41_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_122"/></StgValue>
</operation>

<operation id="2592" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2096  %icmp_ln128_164 = icmp eq i2 %trunc_ln126_122, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_164"/></StgValue>
</operation>

<operation id="2593" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2099  %icmp_ln129_164 = icmp eq i2 %trunc_ln126_122, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_164"/></StgValue>
</operation>

<operation id="2594" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2100  %sub_ln701_164 = sub i8 0, %input_41_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_164"/></StgValue>
</operation>

<operation id="2595" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2101  %xor_ln128_164 = xor i1 %icmp_ln128_164, true

]]></Node>
<StgValue><ssdm name="xor_ln128_164"/></StgValue>
</operation>

<operation id="2596" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2102  %and_ln129_164 = and i1 %icmp_ln129_164, %xor_ln128_164

]]></Node>
<StgValue><ssdm name="and_ln129_164"/></StgValue>
</operation>

<operation id="2597" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2103  %select_ln128_164 = select i1 %icmp_ln128_164, i8 %input_41_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_164"/></StgValue>
</operation>

<operation id="2598" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2104  %select_ln129_164 = select i1 %and_ln129_164, i8 %sub_ln701_164, i8 %select_ln128_164

]]></Node>
<StgValue><ssdm name="select_ln129_164"/></StgValue>
</operation>

<operation id="2599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2105  %shl_ln703_163 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_164, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_163"/></StgValue>
</operation>

<operation id="2600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2106  %sext_ln703_164 = sext i28 %shl_ln703_163 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_164"/></StgValue>
</operation>

<operation id="2601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2107  %trunc_ln126_123 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_41_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_123"/></StgValue>
</operation>

<operation id="2602" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2108  %icmp_ln128_165 = icmp eq i2 %trunc_ln126_123, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_165"/></StgValue>
</operation>

<operation id="2603" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2111  %icmp_ln129_165 = icmp eq i2 %trunc_ln126_123, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_165"/></StgValue>
</operation>

<operation id="2604" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2112  %sub_ln701_165 = sub i8 0, %input_41_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_165"/></StgValue>
</operation>

<operation id="2605" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2113  %xor_ln128_165 = xor i1 %icmp_ln128_165, true

]]></Node>
<StgValue><ssdm name="xor_ln128_165"/></StgValue>
</operation>

<operation id="2606" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2114  %and_ln129_165 = and i1 %icmp_ln129_165, %xor_ln128_165

]]></Node>
<StgValue><ssdm name="and_ln129_165"/></StgValue>
</operation>

<operation id="2607" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2115  %select_ln128_165 = select i1 %icmp_ln128_165, i8 %input_41_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_165"/></StgValue>
</operation>

<operation id="2608" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2116  %select_ln129_165 = select i1 %and_ln129_165, i8 %sub_ln701_165, i8 %select_ln128_165

]]></Node>
<StgValue><ssdm name="select_ln129_165"/></StgValue>
</operation>

<operation id="2609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2117  %shl_ln703_164 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_165, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_164"/></StgValue>
</operation>

<operation id="2610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2118  %sext_ln703_165 = sext i28 %shl_ln703_164 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_165"/></StgValue>
</operation>

<operation id="2611" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2119  %trunc_ln126_124 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_41_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_124"/></StgValue>
</operation>

<operation id="2612" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2120  %icmp_ln128_166 = icmp eq i2 %trunc_ln126_124, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_166"/></StgValue>
</operation>

<operation id="2613" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2123  %icmp_ln129_166 = icmp eq i2 %trunc_ln126_124, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_166"/></StgValue>
</operation>

<operation id="2614" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2124  %sub_ln701_166 = sub i8 0, %input_41_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_166"/></StgValue>
</operation>

<operation id="2615" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2125  %xor_ln128_166 = xor i1 %icmp_ln128_166, true

]]></Node>
<StgValue><ssdm name="xor_ln128_166"/></StgValue>
</operation>

<operation id="2616" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2126  %and_ln129_166 = and i1 %icmp_ln129_166, %xor_ln128_166

]]></Node>
<StgValue><ssdm name="and_ln129_166"/></StgValue>
</operation>

<operation id="2617" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2127  %select_ln128_166 = select i1 %icmp_ln128_166, i8 %input_41_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_166"/></StgValue>
</operation>

<operation id="2618" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2128  %select_ln129_166 = select i1 %and_ln129_166, i8 %sub_ln701_166, i8 %select_ln128_166

]]></Node>
<StgValue><ssdm name="select_ln129_166"/></StgValue>
</operation>

<operation id="2619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2129  %shl_ln703_165 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_166, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_165"/></StgValue>
</operation>

<operation id="2620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2130  %sext_ln703_166 = sext i28 %shl_ln703_165 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_166"/></StgValue>
</operation>

<operation id="2621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2131  %trunc_ln128_40 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_41_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_40"/></StgValue>
</operation>

<operation id="2622" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2132  %icmp_ln128_167 = icmp eq i2 %trunc_ln128_40, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_167"/></StgValue>
</operation>

<operation id="2623" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2135  %icmp_ln129_167 = icmp eq i2 %trunc_ln128_40, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_167"/></StgValue>
</operation>

<operation id="2624" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2136  %sub_ln701_167 = sub i8 0, %input_41_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_167"/></StgValue>
</operation>

<operation id="2625" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2137  %xor_ln128_167 = xor i1 %icmp_ln128_167, true

]]></Node>
<StgValue><ssdm name="xor_ln128_167"/></StgValue>
</operation>

<operation id="2626" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2138  %and_ln129_167 = and i1 %icmp_ln129_167, %xor_ln128_167

]]></Node>
<StgValue><ssdm name="and_ln129_167"/></StgValue>
</operation>

<operation id="2627" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2139  %select_ln128_167 = select i1 %icmp_ln128_167, i8 %input_41_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_167"/></StgValue>
</operation>

<operation id="2628" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2140  %select_ln129_167 = select i1 %and_ln129_167, i8 %sub_ln701_167, i8 %select_ln128_167

]]></Node>
<StgValue><ssdm name="select_ln129_167"/></StgValue>
</operation>

<operation id="2629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2141  %shl_ln703_166 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_167, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_166"/></StgValue>
</operation>

<operation id="2630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2142  %sext_ln703_167 = sext i28 %shl_ln703_166 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_167"/></StgValue>
</operation>

<operation id="2631" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2143  %packed_weights_42_l = load i8* %packed_weights_42_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_42_l"/></StgValue>
</operation>

<operation id="2632" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2144  %trunc_ln126_125 = trunc i8 %packed_weights_42_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_125"/></StgValue>
</operation>

<operation id="2633" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2145  %icmp_ln128_168 = icmp eq i2 %trunc_ln126_125, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_168"/></StgValue>
</operation>

<operation id="2634" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2148  %icmp_ln129_168 = icmp eq i2 %trunc_ln126_125, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_168"/></StgValue>
</operation>

<operation id="2635" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2149  %sub_ln701_168 = sub i8 0, %input_42_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_168"/></StgValue>
</operation>

<operation id="2636" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2150  %xor_ln128_168 = xor i1 %icmp_ln128_168, true

]]></Node>
<StgValue><ssdm name="xor_ln128_168"/></StgValue>
</operation>

<operation id="2637" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2151  %and_ln129_168 = and i1 %icmp_ln129_168, %xor_ln128_168

]]></Node>
<StgValue><ssdm name="and_ln129_168"/></StgValue>
</operation>

<operation id="2638" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2152  %select_ln128_168 = select i1 %icmp_ln128_168, i8 %input_42_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_168"/></StgValue>
</operation>

<operation id="2639" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2153  %select_ln129_168 = select i1 %and_ln129_168, i8 %sub_ln701_168, i8 %select_ln128_168

]]></Node>
<StgValue><ssdm name="select_ln129_168"/></StgValue>
</operation>

<operation id="2640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2154  %shl_ln703_167 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_168, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_167"/></StgValue>
</operation>

<operation id="2641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2155  %sext_ln703_168 = sext i28 %shl_ln703_167 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_168"/></StgValue>
</operation>

<operation id="2642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2156  %trunc_ln126_126 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_42_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_126"/></StgValue>
</operation>

<operation id="2643" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2157  %icmp_ln128_169 = icmp eq i2 %trunc_ln126_126, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_169"/></StgValue>
</operation>

<operation id="2644" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2160  %icmp_ln129_169 = icmp eq i2 %trunc_ln126_126, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_169"/></StgValue>
</operation>

<operation id="2645" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2161  %sub_ln701_169 = sub i8 0, %input_42_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_169"/></StgValue>
</operation>

<operation id="2646" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2162  %xor_ln128_169 = xor i1 %icmp_ln128_169, true

]]></Node>
<StgValue><ssdm name="xor_ln128_169"/></StgValue>
</operation>

<operation id="2647" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2163  %and_ln129_169 = and i1 %icmp_ln129_169, %xor_ln128_169

]]></Node>
<StgValue><ssdm name="and_ln129_169"/></StgValue>
</operation>

<operation id="2648" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2164  %select_ln128_169 = select i1 %icmp_ln128_169, i8 %input_42_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_169"/></StgValue>
</operation>

<operation id="2649" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2165  %select_ln129_169 = select i1 %and_ln129_169, i8 %sub_ln701_169, i8 %select_ln128_169

]]></Node>
<StgValue><ssdm name="select_ln129_169"/></StgValue>
</operation>

<operation id="2650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2166  %shl_ln703_168 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_169, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_168"/></StgValue>
</operation>

<operation id="2651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2167  %sext_ln703_169 = sext i28 %shl_ln703_168 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_169"/></StgValue>
</operation>

<operation id="2652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2168  %trunc_ln126_127 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_42_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_127"/></StgValue>
</operation>

<operation id="2653" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2169  %icmp_ln128_170 = icmp eq i2 %trunc_ln126_127, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_170"/></StgValue>
</operation>

<operation id="2654" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2172  %icmp_ln129_170 = icmp eq i2 %trunc_ln126_127, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_170"/></StgValue>
</operation>

<operation id="2655" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2173  %sub_ln701_170 = sub i8 0, %input_42_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_170"/></StgValue>
</operation>

<operation id="2656" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2174  %xor_ln128_170 = xor i1 %icmp_ln128_170, true

]]></Node>
<StgValue><ssdm name="xor_ln128_170"/></StgValue>
</operation>

<operation id="2657" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2175  %and_ln129_170 = and i1 %icmp_ln129_170, %xor_ln128_170

]]></Node>
<StgValue><ssdm name="and_ln129_170"/></StgValue>
</operation>

<operation id="2658" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2176  %select_ln128_170 = select i1 %icmp_ln128_170, i8 %input_42_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_170"/></StgValue>
</operation>

<operation id="2659" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2177  %select_ln129_170 = select i1 %and_ln129_170, i8 %sub_ln701_170, i8 %select_ln128_170

]]></Node>
<StgValue><ssdm name="select_ln129_170"/></StgValue>
</operation>

<operation id="2660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2178  %shl_ln703_169 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_170, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_169"/></StgValue>
</operation>

<operation id="2661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2179  %sext_ln703_170 = sext i28 %shl_ln703_169 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_170"/></StgValue>
</operation>

<operation id="2662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2180  %trunc_ln128_41 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_42_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_41"/></StgValue>
</operation>

<operation id="2663" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2181  %icmp_ln128_171 = icmp eq i2 %trunc_ln128_41, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_171"/></StgValue>
</operation>

<operation id="2664" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2184  %icmp_ln129_171 = icmp eq i2 %trunc_ln128_41, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_171"/></StgValue>
</operation>

<operation id="2665" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2185  %sub_ln701_171 = sub i8 0, %input_42_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_171"/></StgValue>
</operation>

<operation id="2666" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2186  %xor_ln128_171 = xor i1 %icmp_ln128_171, true

]]></Node>
<StgValue><ssdm name="xor_ln128_171"/></StgValue>
</operation>

<operation id="2667" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2187  %and_ln129_171 = and i1 %icmp_ln129_171, %xor_ln128_171

]]></Node>
<StgValue><ssdm name="and_ln129_171"/></StgValue>
</operation>

<operation id="2668" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2188  %select_ln128_171 = select i1 %icmp_ln128_171, i8 %input_42_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_171"/></StgValue>
</operation>

<operation id="2669" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2189  %select_ln129_171 = select i1 %and_ln129_171, i8 %sub_ln701_171, i8 %select_ln128_171

]]></Node>
<StgValue><ssdm name="select_ln129_171"/></StgValue>
</operation>

<operation id="2670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2190  %shl_ln703_170 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_171, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_170"/></StgValue>
</operation>

<operation id="2671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2191  %sext_ln703_171 = sext i28 %shl_ln703_170 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_171"/></StgValue>
</operation>

<operation id="2672" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2192  %packed_weights_43_l = load i8* %packed_weights_43_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_43_l"/></StgValue>
</operation>

<operation id="2673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2193  %trunc_ln126_128 = trunc i8 %packed_weights_43_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_128"/></StgValue>
</operation>

<operation id="2674" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2194  %icmp_ln128_172 = icmp eq i2 %trunc_ln126_128, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_172"/></StgValue>
</operation>

<operation id="2675" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2197  %icmp_ln129_172 = icmp eq i2 %trunc_ln126_128, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_172"/></StgValue>
</operation>

<operation id="2676" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2198  %sub_ln701_172 = sub i8 0, %input_43_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_172"/></StgValue>
</operation>

<operation id="2677" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2199  %xor_ln128_172 = xor i1 %icmp_ln128_172, true

]]></Node>
<StgValue><ssdm name="xor_ln128_172"/></StgValue>
</operation>

<operation id="2678" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2200  %and_ln129_172 = and i1 %icmp_ln129_172, %xor_ln128_172

]]></Node>
<StgValue><ssdm name="and_ln129_172"/></StgValue>
</operation>

<operation id="2679" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2201  %select_ln128_172 = select i1 %icmp_ln128_172, i8 %input_43_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_172"/></StgValue>
</operation>

<operation id="2680" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2202  %select_ln129_172 = select i1 %and_ln129_172, i8 %sub_ln701_172, i8 %select_ln128_172

]]></Node>
<StgValue><ssdm name="select_ln129_172"/></StgValue>
</operation>

<operation id="2681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2203  %shl_ln703_171 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_172, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_171"/></StgValue>
</operation>

<operation id="2682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2204  %sext_ln703_172 = sext i28 %shl_ln703_171 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_172"/></StgValue>
</operation>

<operation id="2683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2205  %trunc_ln126_129 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_43_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_129"/></StgValue>
</operation>

<operation id="2684" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2206  %icmp_ln128_173 = icmp eq i2 %trunc_ln126_129, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_173"/></StgValue>
</operation>

<operation id="2685" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2209  %icmp_ln129_173 = icmp eq i2 %trunc_ln126_129, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_173"/></StgValue>
</operation>

<operation id="2686" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2210  %sub_ln701_173 = sub i8 0, %input_43_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_173"/></StgValue>
</operation>

<operation id="2687" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2211  %xor_ln128_173 = xor i1 %icmp_ln128_173, true

]]></Node>
<StgValue><ssdm name="xor_ln128_173"/></StgValue>
</operation>

<operation id="2688" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2212  %and_ln129_173 = and i1 %icmp_ln129_173, %xor_ln128_173

]]></Node>
<StgValue><ssdm name="and_ln129_173"/></StgValue>
</operation>

<operation id="2689" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2213  %select_ln128_173 = select i1 %icmp_ln128_173, i8 %input_43_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_173"/></StgValue>
</operation>

<operation id="2690" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2214  %select_ln129_173 = select i1 %and_ln129_173, i8 %sub_ln701_173, i8 %select_ln128_173

]]></Node>
<StgValue><ssdm name="select_ln129_173"/></StgValue>
</operation>

<operation id="2691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2215  %shl_ln703_172 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_173, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_172"/></StgValue>
</operation>

<operation id="2692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2216  %sext_ln703_173 = sext i28 %shl_ln703_172 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_173"/></StgValue>
</operation>

<operation id="2693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2217  %trunc_ln126_130 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_43_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_130"/></StgValue>
</operation>

<operation id="2694" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2218  %icmp_ln128_174 = icmp eq i2 %trunc_ln126_130, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_174"/></StgValue>
</operation>

<operation id="2695" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2221  %icmp_ln129_174 = icmp eq i2 %trunc_ln126_130, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_174"/></StgValue>
</operation>

<operation id="2696" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2222  %sub_ln701_174 = sub i8 0, %input_43_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_174"/></StgValue>
</operation>

<operation id="2697" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2223  %xor_ln128_174 = xor i1 %icmp_ln128_174, true

]]></Node>
<StgValue><ssdm name="xor_ln128_174"/></StgValue>
</operation>

<operation id="2698" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2224  %and_ln129_174 = and i1 %icmp_ln129_174, %xor_ln128_174

]]></Node>
<StgValue><ssdm name="and_ln129_174"/></StgValue>
</operation>

<operation id="2699" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2225  %select_ln128_174 = select i1 %icmp_ln128_174, i8 %input_43_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_174"/></StgValue>
</operation>

<operation id="2700" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2226  %select_ln129_174 = select i1 %and_ln129_174, i8 %sub_ln701_174, i8 %select_ln128_174

]]></Node>
<StgValue><ssdm name="select_ln129_174"/></StgValue>
</operation>

<operation id="2701" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2227  %shl_ln703_173 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_174, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_173"/></StgValue>
</operation>

<operation id="2702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2228  %sext_ln703_174 = sext i28 %shl_ln703_173 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_174"/></StgValue>
</operation>

<operation id="2703" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2229  %trunc_ln128_42 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_43_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_42"/></StgValue>
</operation>

<operation id="2704" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2230  %icmp_ln128_175 = icmp eq i2 %trunc_ln128_42, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_175"/></StgValue>
</operation>

<operation id="2705" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2233  %icmp_ln129_175 = icmp eq i2 %trunc_ln128_42, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_175"/></StgValue>
</operation>

<operation id="2706" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2234  %sub_ln701_175 = sub i8 0, %input_43_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_175"/></StgValue>
</operation>

<operation id="2707" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2235  %xor_ln128_175 = xor i1 %icmp_ln128_175, true

]]></Node>
<StgValue><ssdm name="xor_ln128_175"/></StgValue>
</operation>

<operation id="2708" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2236  %and_ln129_175 = and i1 %icmp_ln129_175, %xor_ln128_175

]]></Node>
<StgValue><ssdm name="and_ln129_175"/></StgValue>
</operation>

<operation id="2709" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2237  %select_ln128_175 = select i1 %icmp_ln128_175, i8 %input_43_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_175"/></StgValue>
</operation>

<operation id="2710" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2238  %select_ln129_175 = select i1 %and_ln129_175, i8 %sub_ln701_175, i8 %select_ln128_175

]]></Node>
<StgValue><ssdm name="select_ln129_175"/></StgValue>
</operation>

<operation id="2711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2239  %shl_ln703_174 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_175, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_174"/></StgValue>
</operation>

<operation id="2712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2240  %sext_ln703_175 = sext i28 %shl_ln703_174 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_175"/></StgValue>
</operation>

<operation id="2713" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2241  %packed_weights_44_l = load i8* %packed_weights_44_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_44_l"/></StgValue>
</operation>

<operation id="2714" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2242  %trunc_ln126_131 = trunc i8 %packed_weights_44_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_131"/></StgValue>
</operation>

<operation id="2715" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2243  %icmp_ln128_176 = icmp eq i2 %trunc_ln126_131, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_176"/></StgValue>
</operation>

<operation id="2716" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2246  %icmp_ln129_176 = icmp eq i2 %trunc_ln126_131, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_176"/></StgValue>
</operation>

<operation id="2717" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2247  %sub_ln701_176 = sub i8 0, %input_44_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_176"/></StgValue>
</operation>

<operation id="2718" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2248  %xor_ln128_176 = xor i1 %icmp_ln128_176, true

]]></Node>
<StgValue><ssdm name="xor_ln128_176"/></StgValue>
</operation>

<operation id="2719" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2249  %and_ln129_176 = and i1 %icmp_ln129_176, %xor_ln128_176

]]></Node>
<StgValue><ssdm name="and_ln129_176"/></StgValue>
</operation>

<operation id="2720" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2250  %select_ln128_176 = select i1 %icmp_ln128_176, i8 %input_44_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_176"/></StgValue>
</operation>

<operation id="2721" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2251  %select_ln129_176 = select i1 %and_ln129_176, i8 %sub_ln701_176, i8 %select_ln128_176

]]></Node>
<StgValue><ssdm name="select_ln129_176"/></StgValue>
</operation>

<operation id="2722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2252  %shl_ln703_175 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_176, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_175"/></StgValue>
</operation>

<operation id="2723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2253  %sext_ln703_176 = sext i28 %shl_ln703_175 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_176"/></StgValue>
</operation>

<operation id="2724" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2254  %trunc_ln126_132 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_44_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_132"/></StgValue>
</operation>

<operation id="2725" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2255  %icmp_ln128_177 = icmp eq i2 %trunc_ln126_132, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_177"/></StgValue>
</operation>

<operation id="2726" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2258  %icmp_ln129_177 = icmp eq i2 %trunc_ln126_132, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_177"/></StgValue>
</operation>

<operation id="2727" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2259  %sub_ln701_177 = sub i8 0, %input_44_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_177"/></StgValue>
</operation>

<operation id="2728" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2260  %xor_ln128_177 = xor i1 %icmp_ln128_177, true

]]></Node>
<StgValue><ssdm name="xor_ln128_177"/></StgValue>
</operation>

<operation id="2729" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2261  %and_ln129_177 = and i1 %icmp_ln129_177, %xor_ln128_177

]]></Node>
<StgValue><ssdm name="and_ln129_177"/></StgValue>
</operation>

<operation id="2730" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2262  %select_ln128_177 = select i1 %icmp_ln128_177, i8 %input_44_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_177"/></StgValue>
</operation>

<operation id="2731" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2263  %select_ln129_177 = select i1 %and_ln129_177, i8 %sub_ln701_177, i8 %select_ln128_177

]]></Node>
<StgValue><ssdm name="select_ln129_177"/></StgValue>
</operation>

<operation id="2732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2264  %shl_ln703_176 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_177, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_176"/></StgValue>
</operation>

<operation id="2733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2265  %sext_ln703_177 = sext i28 %shl_ln703_176 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_177"/></StgValue>
</operation>

<operation id="2734" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2266  %trunc_ln126_133 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_44_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_133"/></StgValue>
</operation>

<operation id="2735" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2267  %icmp_ln128_178 = icmp eq i2 %trunc_ln126_133, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_178"/></StgValue>
</operation>

<operation id="2736" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2270  %icmp_ln129_178 = icmp eq i2 %trunc_ln126_133, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_178"/></StgValue>
</operation>

<operation id="2737" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2271  %sub_ln701_178 = sub i8 0, %input_44_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_178"/></StgValue>
</operation>

<operation id="2738" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2272  %xor_ln128_178 = xor i1 %icmp_ln128_178, true

]]></Node>
<StgValue><ssdm name="xor_ln128_178"/></StgValue>
</operation>

<operation id="2739" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2273  %and_ln129_178 = and i1 %icmp_ln129_178, %xor_ln128_178

]]></Node>
<StgValue><ssdm name="and_ln129_178"/></StgValue>
</operation>

<operation id="2740" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2274  %select_ln128_178 = select i1 %icmp_ln128_178, i8 %input_44_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_178"/></StgValue>
</operation>

<operation id="2741" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2275  %select_ln129_178 = select i1 %and_ln129_178, i8 %sub_ln701_178, i8 %select_ln128_178

]]></Node>
<StgValue><ssdm name="select_ln129_178"/></StgValue>
</operation>

<operation id="2742" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2276  %shl_ln703_177 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_178, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_177"/></StgValue>
</operation>

<operation id="2743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2277  %sext_ln703_178 = sext i28 %shl_ln703_177 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_178"/></StgValue>
</operation>

<operation id="2744" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2278  %trunc_ln128_43 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_44_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_43"/></StgValue>
</operation>

<operation id="2745" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2279  %icmp_ln128_179 = icmp eq i2 %trunc_ln128_43, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_179"/></StgValue>
</operation>

<operation id="2746" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2282  %icmp_ln129_179 = icmp eq i2 %trunc_ln128_43, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_179"/></StgValue>
</operation>

<operation id="2747" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2283  %sub_ln701_179 = sub i8 0, %input_44_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_179"/></StgValue>
</operation>

<operation id="2748" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2284  %xor_ln128_179 = xor i1 %icmp_ln128_179, true

]]></Node>
<StgValue><ssdm name="xor_ln128_179"/></StgValue>
</operation>

<operation id="2749" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2285  %and_ln129_179 = and i1 %icmp_ln129_179, %xor_ln128_179

]]></Node>
<StgValue><ssdm name="and_ln129_179"/></StgValue>
</operation>

<operation id="2750" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2286  %select_ln128_179 = select i1 %icmp_ln128_179, i8 %input_44_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_179"/></StgValue>
</operation>

<operation id="2751" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2287  %select_ln129_179 = select i1 %and_ln129_179, i8 %sub_ln701_179, i8 %select_ln128_179

]]></Node>
<StgValue><ssdm name="select_ln129_179"/></StgValue>
</operation>

<operation id="2752" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2288  %shl_ln703_178 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_179, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_178"/></StgValue>
</operation>

<operation id="2753" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2289  %sext_ln703_179 = sext i28 %shl_ln703_178 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_179"/></StgValue>
</operation>

<operation id="2754" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2290  %packed_weights_45_l = load i8* %packed_weights_45_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_45_l"/></StgValue>
</operation>

<operation id="2755" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2291  %trunc_ln126_134 = trunc i8 %packed_weights_45_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_134"/></StgValue>
</operation>

<operation id="2756" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2292  %icmp_ln128_180 = icmp eq i2 %trunc_ln126_134, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_180"/></StgValue>
</operation>

<operation id="2757" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2295  %icmp_ln129_180 = icmp eq i2 %trunc_ln126_134, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_180"/></StgValue>
</operation>

<operation id="2758" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2296  %sub_ln701_180 = sub i8 0, %input_45_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_180"/></StgValue>
</operation>

<operation id="2759" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2297  %xor_ln128_180 = xor i1 %icmp_ln128_180, true

]]></Node>
<StgValue><ssdm name="xor_ln128_180"/></StgValue>
</operation>

<operation id="2760" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2298  %and_ln129_180 = and i1 %icmp_ln129_180, %xor_ln128_180

]]></Node>
<StgValue><ssdm name="and_ln129_180"/></StgValue>
</operation>

<operation id="2761" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2299  %select_ln128_180 = select i1 %icmp_ln128_180, i8 %input_45_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_180"/></StgValue>
</operation>

<operation id="2762" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2300  %select_ln129_180 = select i1 %and_ln129_180, i8 %sub_ln701_180, i8 %select_ln128_180

]]></Node>
<StgValue><ssdm name="select_ln129_180"/></StgValue>
</operation>

<operation id="2763" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2301  %shl_ln703_179 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_180, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_179"/></StgValue>
</operation>

<operation id="2764" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2302  %sext_ln703_180 = sext i28 %shl_ln703_179 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_180"/></StgValue>
</operation>

<operation id="2765" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2303  %trunc_ln126_135 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_45_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_135"/></StgValue>
</operation>

<operation id="2766" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2304  %icmp_ln128_181 = icmp eq i2 %trunc_ln126_135, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_181"/></StgValue>
</operation>

<operation id="2767" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2307  %icmp_ln129_181 = icmp eq i2 %trunc_ln126_135, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_181"/></StgValue>
</operation>

<operation id="2768" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2308  %sub_ln701_181 = sub i8 0, %input_45_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_181"/></StgValue>
</operation>

<operation id="2769" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2309  %xor_ln128_181 = xor i1 %icmp_ln128_181, true

]]></Node>
<StgValue><ssdm name="xor_ln128_181"/></StgValue>
</operation>

<operation id="2770" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2310  %and_ln129_181 = and i1 %icmp_ln129_181, %xor_ln128_181

]]></Node>
<StgValue><ssdm name="and_ln129_181"/></StgValue>
</operation>

<operation id="2771" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2311  %select_ln128_181 = select i1 %icmp_ln128_181, i8 %input_45_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_181"/></StgValue>
</operation>

<operation id="2772" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2312  %select_ln129_181 = select i1 %and_ln129_181, i8 %sub_ln701_181, i8 %select_ln128_181

]]></Node>
<StgValue><ssdm name="select_ln129_181"/></StgValue>
</operation>

<operation id="2773" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2313  %shl_ln703_180 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_181, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_180"/></StgValue>
</operation>

<operation id="2774" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2314  %sext_ln703_181 = sext i28 %shl_ln703_180 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_181"/></StgValue>
</operation>

<operation id="2775" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2315  %trunc_ln126_136 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_45_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_136"/></StgValue>
</operation>

<operation id="2776" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2316  %icmp_ln128_182 = icmp eq i2 %trunc_ln126_136, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_182"/></StgValue>
</operation>

<operation id="2777" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2319  %icmp_ln129_182 = icmp eq i2 %trunc_ln126_136, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_182"/></StgValue>
</operation>

<operation id="2778" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2320  %sub_ln701_182 = sub i8 0, %input_45_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_182"/></StgValue>
</operation>

<operation id="2779" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2321  %xor_ln128_182 = xor i1 %icmp_ln128_182, true

]]></Node>
<StgValue><ssdm name="xor_ln128_182"/></StgValue>
</operation>

<operation id="2780" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2322  %and_ln129_182 = and i1 %icmp_ln129_182, %xor_ln128_182

]]></Node>
<StgValue><ssdm name="and_ln129_182"/></StgValue>
</operation>

<operation id="2781" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2323  %select_ln128_182 = select i1 %icmp_ln128_182, i8 %input_45_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_182"/></StgValue>
</operation>

<operation id="2782" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2324  %select_ln129_182 = select i1 %and_ln129_182, i8 %sub_ln701_182, i8 %select_ln128_182

]]></Node>
<StgValue><ssdm name="select_ln129_182"/></StgValue>
</operation>

<operation id="2783" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2325  %shl_ln703_181 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_182, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_181"/></StgValue>
</operation>

<operation id="2784" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2326  %sext_ln703_182 = sext i28 %shl_ln703_181 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_182"/></StgValue>
</operation>

<operation id="2785" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2327  %trunc_ln128_44 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_45_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_44"/></StgValue>
</operation>

<operation id="2786" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2328  %icmp_ln128_183 = icmp eq i2 %trunc_ln128_44, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_183"/></StgValue>
</operation>

<operation id="2787" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2331  %icmp_ln129_183 = icmp eq i2 %trunc_ln128_44, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_183"/></StgValue>
</operation>

<operation id="2788" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2332  %sub_ln701_183 = sub i8 0, %input_45_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_183"/></StgValue>
</operation>

<operation id="2789" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2333  %xor_ln128_183 = xor i1 %icmp_ln128_183, true

]]></Node>
<StgValue><ssdm name="xor_ln128_183"/></StgValue>
</operation>

<operation id="2790" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2334  %and_ln129_183 = and i1 %icmp_ln129_183, %xor_ln128_183

]]></Node>
<StgValue><ssdm name="and_ln129_183"/></StgValue>
</operation>

<operation id="2791" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2335  %select_ln128_183 = select i1 %icmp_ln128_183, i8 %input_45_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_183"/></StgValue>
</operation>

<operation id="2792" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2336  %select_ln129_183 = select i1 %and_ln129_183, i8 %sub_ln701_183, i8 %select_ln128_183

]]></Node>
<StgValue><ssdm name="select_ln129_183"/></StgValue>
</operation>

<operation id="2793" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2337  %shl_ln703_182 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_183, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_182"/></StgValue>
</operation>

<operation id="2794" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2338  %sext_ln703_183 = sext i28 %shl_ln703_182 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_183"/></StgValue>
</operation>

<operation id="2795" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2339  %packed_weights_46_l = load i8* %packed_weights_46_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_46_l"/></StgValue>
</operation>

<operation id="2796" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2340  %trunc_ln126_137 = trunc i8 %packed_weights_46_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_137"/></StgValue>
</operation>

<operation id="2797" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2341  %icmp_ln128_184 = icmp eq i2 %trunc_ln126_137, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_184"/></StgValue>
</operation>

<operation id="2798" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2344  %icmp_ln129_184 = icmp eq i2 %trunc_ln126_137, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_184"/></StgValue>
</operation>

<operation id="2799" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2345  %sub_ln701_184 = sub i8 0, %input_46_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_184"/></StgValue>
</operation>

<operation id="2800" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2346  %xor_ln128_184 = xor i1 %icmp_ln128_184, true

]]></Node>
<StgValue><ssdm name="xor_ln128_184"/></StgValue>
</operation>

<operation id="2801" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2347  %and_ln129_184 = and i1 %icmp_ln129_184, %xor_ln128_184

]]></Node>
<StgValue><ssdm name="and_ln129_184"/></StgValue>
</operation>

<operation id="2802" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2348  %select_ln128_184 = select i1 %icmp_ln128_184, i8 %input_46_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_184"/></StgValue>
</operation>

<operation id="2803" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2349  %select_ln129_184 = select i1 %and_ln129_184, i8 %sub_ln701_184, i8 %select_ln128_184

]]></Node>
<StgValue><ssdm name="select_ln129_184"/></StgValue>
</operation>

<operation id="2804" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2350  %shl_ln703_183 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_184, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_183"/></StgValue>
</operation>

<operation id="2805" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2351  %sext_ln703_184 = sext i28 %shl_ln703_183 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_184"/></StgValue>
</operation>

<operation id="2806" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2352  %trunc_ln126_138 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_46_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_138"/></StgValue>
</operation>

<operation id="2807" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2353  %icmp_ln128_185 = icmp eq i2 %trunc_ln126_138, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_185"/></StgValue>
</operation>

<operation id="2808" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2356  %icmp_ln129_185 = icmp eq i2 %trunc_ln126_138, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_185"/></StgValue>
</operation>

<operation id="2809" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2357  %sub_ln701_185 = sub i8 0, %input_46_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_185"/></StgValue>
</operation>

<operation id="2810" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2358  %xor_ln128_185 = xor i1 %icmp_ln128_185, true

]]></Node>
<StgValue><ssdm name="xor_ln128_185"/></StgValue>
</operation>

<operation id="2811" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2359  %and_ln129_185 = and i1 %icmp_ln129_185, %xor_ln128_185

]]></Node>
<StgValue><ssdm name="and_ln129_185"/></StgValue>
</operation>

<operation id="2812" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2360  %select_ln128_185 = select i1 %icmp_ln128_185, i8 %input_46_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_185"/></StgValue>
</operation>

<operation id="2813" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2361  %select_ln129_185 = select i1 %and_ln129_185, i8 %sub_ln701_185, i8 %select_ln128_185

]]></Node>
<StgValue><ssdm name="select_ln129_185"/></StgValue>
</operation>

<operation id="2814" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2362  %shl_ln703_184 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_185, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_184"/></StgValue>
</operation>

<operation id="2815" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2363  %sext_ln703_185 = sext i28 %shl_ln703_184 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_185"/></StgValue>
</operation>

<operation id="2816" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2364  %trunc_ln126_139 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_46_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_139"/></StgValue>
</operation>

<operation id="2817" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2365  %icmp_ln128_186 = icmp eq i2 %trunc_ln126_139, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_186"/></StgValue>
</operation>

<operation id="2818" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2368  %icmp_ln129_186 = icmp eq i2 %trunc_ln126_139, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_186"/></StgValue>
</operation>

<operation id="2819" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2369  %sub_ln701_186 = sub i8 0, %input_46_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_186"/></StgValue>
</operation>

<operation id="2820" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2370  %xor_ln128_186 = xor i1 %icmp_ln128_186, true

]]></Node>
<StgValue><ssdm name="xor_ln128_186"/></StgValue>
</operation>

<operation id="2821" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2371  %and_ln129_186 = and i1 %icmp_ln129_186, %xor_ln128_186

]]></Node>
<StgValue><ssdm name="and_ln129_186"/></StgValue>
</operation>

<operation id="2822" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2372  %select_ln128_186 = select i1 %icmp_ln128_186, i8 %input_46_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_186"/></StgValue>
</operation>

<operation id="2823" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2373  %select_ln129_186 = select i1 %and_ln129_186, i8 %sub_ln701_186, i8 %select_ln128_186

]]></Node>
<StgValue><ssdm name="select_ln129_186"/></StgValue>
</operation>

<operation id="2824" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2374  %shl_ln703_185 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_186, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_185"/></StgValue>
</operation>

<operation id="2825" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2375  %sext_ln703_186 = sext i28 %shl_ln703_185 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_186"/></StgValue>
</operation>

<operation id="2826" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2376  %trunc_ln128_45 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_46_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_45"/></StgValue>
</operation>

<operation id="2827" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2377  %icmp_ln128_187 = icmp eq i2 %trunc_ln128_45, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_187"/></StgValue>
</operation>

<operation id="2828" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2380  %icmp_ln129_187 = icmp eq i2 %trunc_ln128_45, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_187"/></StgValue>
</operation>

<operation id="2829" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2381  %sub_ln701_187 = sub i8 0, %input_46_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_187"/></StgValue>
</operation>

<operation id="2830" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2382  %xor_ln128_187 = xor i1 %icmp_ln128_187, true

]]></Node>
<StgValue><ssdm name="xor_ln128_187"/></StgValue>
</operation>

<operation id="2831" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2383  %and_ln129_187 = and i1 %icmp_ln129_187, %xor_ln128_187

]]></Node>
<StgValue><ssdm name="and_ln129_187"/></StgValue>
</operation>

<operation id="2832" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2384  %select_ln128_187 = select i1 %icmp_ln128_187, i8 %input_46_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_187"/></StgValue>
</operation>

<operation id="2833" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2385  %select_ln129_187 = select i1 %and_ln129_187, i8 %sub_ln701_187, i8 %select_ln128_187

]]></Node>
<StgValue><ssdm name="select_ln129_187"/></StgValue>
</operation>

<operation id="2834" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2386  %shl_ln703_186 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_187, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_186"/></StgValue>
</operation>

<operation id="2835" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2387  %sext_ln703_187 = sext i28 %shl_ln703_186 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_187"/></StgValue>
</operation>

<operation id="2836" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2388  %packed_weights_47_l = load i8* %packed_weights_47_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_47_l"/></StgValue>
</operation>

<operation id="2837" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2389  %trunc_ln126_140 = trunc i8 %packed_weights_47_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_140"/></StgValue>
</operation>

<operation id="2838" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2390  %icmp_ln128_188 = icmp eq i2 %trunc_ln126_140, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_188"/></StgValue>
</operation>

<operation id="2839" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2393  %icmp_ln129_188 = icmp eq i2 %trunc_ln126_140, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_188"/></StgValue>
</operation>

<operation id="2840" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2394  %sub_ln701_188 = sub i8 0, %input_47_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_188"/></StgValue>
</operation>

<operation id="2841" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2395  %xor_ln128_188 = xor i1 %icmp_ln128_188, true

]]></Node>
<StgValue><ssdm name="xor_ln128_188"/></StgValue>
</operation>

<operation id="2842" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2396  %and_ln129_188 = and i1 %icmp_ln129_188, %xor_ln128_188

]]></Node>
<StgValue><ssdm name="and_ln129_188"/></StgValue>
</operation>

<operation id="2843" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2397  %select_ln128_188 = select i1 %icmp_ln128_188, i8 %input_47_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_188"/></StgValue>
</operation>

<operation id="2844" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2398  %select_ln129_188 = select i1 %and_ln129_188, i8 %sub_ln701_188, i8 %select_ln128_188

]]></Node>
<StgValue><ssdm name="select_ln129_188"/></StgValue>
</operation>

<operation id="2845" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2399  %shl_ln703_187 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_188, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_187"/></StgValue>
</operation>

<operation id="2846" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2400  %sext_ln703_188 = sext i28 %shl_ln703_187 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_188"/></StgValue>
</operation>

<operation id="2847" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2401  %trunc_ln126_141 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_47_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_141"/></StgValue>
</operation>

<operation id="2848" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2402  %icmp_ln128_189 = icmp eq i2 %trunc_ln126_141, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_189"/></StgValue>
</operation>

<operation id="2849" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2405  %icmp_ln129_189 = icmp eq i2 %trunc_ln126_141, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_189"/></StgValue>
</operation>

<operation id="2850" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2406  %sub_ln701_189 = sub i8 0, %input_47_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_189"/></StgValue>
</operation>

<operation id="2851" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2407  %xor_ln128_189 = xor i1 %icmp_ln128_189, true

]]></Node>
<StgValue><ssdm name="xor_ln128_189"/></StgValue>
</operation>

<operation id="2852" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2408  %and_ln129_189 = and i1 %icmp_ln129_189, %xor_ln128_189

]]></Node>
<StgValue><ssdm name="and_ln129_189"/></StgValue>
</operation>

<operation id="2853" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2409  %select_ln128_189 = select i1 %icmp_ln128_189, i8 %input_47_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_189"/></StgValue>
</operation>

<operation id="2854" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2410  %select_ln129_189 = select i1 %and_ln129_189, i8 %sub_ln701_189, i8 %select_ln128_189

]]></Node>
<StgValue><ssdm name="select_ln129_189"/></StgValue>
</operation>

<operation id="2855" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2411  %shl_ln703_188 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_189, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_188"/></StgValue>
</operation>

<operation id="2856" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2412  %sext_ln703_189 = sext i28 %shl_ln703_188 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_189"/></StgValue>
</operation>

<operation id="2857" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2413  %trunc_ln126_142 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_47_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_142"/></StgValue>
</operation>

<operation id="2858" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2414  %icmp_ln128_190 = icmp eq i2 %trunc_ln126_142, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_190"/></StgValue>
</operation>

<operation id="2859" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2417  %icmp_ln129_190 = icmp eq i2 %trunc_ln126_142, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_190"/></StgValue>
</operation>

<operation id="2860" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2418  %sub_ln701_190 = sub i8 0, %input_47_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_190"/></StgValue>
</operation>

<operation id="2861" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2419  %xor_ln128_190 = xor i1 %icmp_ln128_190, true

]]></Node>
<StgValue><ssdm name="xor_ln128_190"/></StgValue>
</operation>

<operation id="2862" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2420  %and_ln129_190 = and i1 %icmp_ln129_190, %xor_ln128_190

]]></Node>
<StgValue><ssdm name="and_ln129_190"/></StgValue>
</operation>

<operation id="2863" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2421  %select_ln128_190 = select i1 %icmp_ln128_190, i8 %input_47_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_190"/></StgValue>
</operation>

<operation id="2864" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2422  %select_ln129_190 = select i1 %and_ln129_190, i8 %sub_ln701_190, i8 %select_ln128_190

]]></Node>
<StgValue><ssdm name="select_ln129_190"/></StgValue>
</operation>

<operation id="2865" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2423  %shl_ln703_189 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_190, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_189"/></StgValue>
</operation>

<operation id="2866" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2424  %sext_ln703_190 = sext i28 %shl_ln703_189 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_190"/></StgValue>
</operation>

<operation id="2867" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2425  %trunc_ln128_46 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_47_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_46"/></StgValue>
</operation>

<operation id="2868" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2426  %icmp_ln128_191 = icmp eq i2 %trunc_ln128_46, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_191"/></StgValue>
</operation>

<operation id="2869" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2429  %icmp_ln129_191 = icmp eq i2 %trunc_ln128_46, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_191"/></StgValue>
</operation>

<operation id="2870" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2430  %sub_ln701_191 = sub i8 0, %input_47_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_191"/></StgValue>
</operation>

<operation id="2871" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2431  %xor_ln128_191 = xor i1 %icmp_ln128_191, true

]]></Node>
<StgValue><ssdm name="xor_ln128_191"/></StgValue>
</operation>

<operation id="2872" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2432  %and_ln129_191 = and i1 %icmp_ln129_191, %xor_ln128_191

]]></Node>
<StgValue><ssdm name="and_ln129_191"/></StgValue>
</operation>

<operation id="2873" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2433  %select_ln128_191 = select i1 %icmp_ln128_191, i8 %input_47_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_191"/></StgValue>
</operation>

<operation id="2874" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2434  %select_ln129_191 = select i1 %and_ln129_191, i8 %sub_ln701_191, i8 %select_ln128_191

]]></Node>
<StgValue><ssdm name="select_ln129_191"/></StgValue>
</operation>

<operation id="2875" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2435  %shl_ln703_190 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_191, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_190"/></StgValue>
</operation>

<operation id="2876" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2436  %sext_ln703_191 = sext i28 %shl_ln703_190 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_191"/></StgValue>
</operation>

<operation id="2877" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2437  %packed_weights_48_l = load i8* %packed_weights_48_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_48_l"/></StgValue>
</operation>

<operation id="2878" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2438  %trunc_ln126_143 = trunc i8 %packed_weights_48_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_143"/></StgValue>
</operation>

<operation id="2879" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2439  %icmp_ln128_192 = icmp eq i2 %trunc_ln126_143, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_192"/></StgValue>
</operation>

<operation id="2880" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2442  %icmp_ln129_192 = icmp eq i2 %trunc_ln126_143, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_192"/></StgValue>
</operation>

<operation id="2881" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2443  %sub_ln701_192 = sub i8 0, %input_48_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_192"/></StgValue>
</operation>

<operation id="2882" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2444  %xor_ln128_192 = xor i1 %icmp_ln128_192, true

]]></Node>
<StgValue><ssdm name="xor_ln128_192"/></StgValue>
</operation>

<operation id="2883" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2445  %and_ln129_192 = and i1 %icmp_ln129_192, %xor_ln128_192

]]></Node>
<StgValue><ssdm name="and_ln129_192"/></StgValue>
</operation>

<operation id="2884" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2446  %select_ln128_192 = select i1 %icmp_ln128_192, i8 %input_48_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_192"/></StgValue>
</operation>

<operation id="2885" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2447  %select_ln129_192 = select i1 %and_ln129_192, i8 %sub_ln701_192, i8 %select_ln128_192

]]></Node>
<StgValue><ssdm name="select_ln129_192"/></StgValue>
</operation>

<operation id="2886" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2448  %shl_ln703_191 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_192, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_191"/></StgValue>
</operation>

<operation id="2887" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2449  %sext_ln703_192 = sext i28 %shl_ln703_191 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_192"/></StgValue>
</operation>

<operation id="2888" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2450  %trunc_ln126_144 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_48_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_144"/></StgValue>
</operation>

<operation id="2889" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2451  %icmp_ln128_193 = icmp eq i2 %trunc_ln126_144, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_193"/></StgValue>
</operation>

<operation id="2890" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2454  %icmp_ln129_193 = icmp eq i2 %trunc_ln126_144, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_193"/></StgValue>
</operation>

<operation id="2891" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2455  %sub_ln701_193 = sub i8 0, %input_48_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_193"/></StgValue>
</operation>

<operation id="2892" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2456  %xor_ln128_193 = xor i1 %icmp_ln128_193, true

]]></Node>
<StgValue><ssdm name="xor_ln128_193"/></StgValue>
</operation>

<operation id="2893" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2457  %and_ln129_193 = and i1 %icmp_ln129_193, %xor_ln128_193

]]></Node>
<StgValue><ssdm name="and_ln129_193"/></StgValue>
</operation>

<operation id="2894" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2458  %select_ln128_193 = select i1 %icmp_ln128_193, i8 %input_48_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_193"/></StgValue>
</operation>

<operation id="2895" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2459  %select_ln129_193 = select i1 %and_ln129_193, i8 %sub_ln701_193, i8 %select_ln128_193

]]></Node>
<StgValue><ssdm name="select_ln129_193"/></StgValue>
</operation>

<operation id="2896" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2460  %shl_ln703_192 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_193, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_192"/></StgValue>
</operation>

<operation id="2897" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2461  %sext_ln703_193 = sext i28 %shl_ln703_192 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_193"/></StgValue>
</operation>

<operation id="2898" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2462  %trunc_ln126_145 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_48_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_145"/></StgValue>
</operation>

<operation id="2899" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2463  %icmp_ln128_194 = icmp eq i2 %trunc_ln126_145, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_194"/></StgValue>
</operation>

<operation id="2900" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2466  %icmp_ln129_194 = icmp eq i2 %trunc_ln126_145, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_194"/></StgValue>
</operation>

<operation id="2901" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2467  %sub_ln701_194 = sub i8 0, %input_48_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_194"/></StgValue>
</operation>

<operation id="2902" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2468  %xor_ln128_194 = xor i1 %icmp_ln128_194, true

]]></Node>
<StgValue><ssdm name="xor_ln128_194"/></StgValue>
</operation>

<operation id="2903" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2469  %and_ln129_194 = and i1 %icmp_ln129_194, %xor_ln128_194

]]></Node>
<StgValue><ssdm name="and_ln129_194"/></StgValue>
</operation>

<operation id="2904" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2470  %select_ln128_194 = select i1 %icmp_ln128_194, i8 %input_48_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_194"/></StgValue>
</operation>

<operation id="2905" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2471  %select_ln129_194 = select i1 %and_ln129_194, i8 %sub_ln701_194, i8 %select_ln128_194

]]></Node>
<StgValue><ssdm name="select_ln129_194"/></StgValue>
</operation>

<operation id="2906" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2472  %shl_ln703_193 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_194, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_193"/></StgValue>
</operation>

<operation id="2907" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2473  %sext_ln703_194 = sext i28 %shl_ln703_193 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_194"/></StgValue>
</operation>

<operation id="2908" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2474  %trunc_ln128_47 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_48_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_47"/></StgValue>
</operation>

<operation id="2909" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2475  %icmp_ln128_195 = icmp eq i2 %trunc_ln128_47, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_195"/></StgValue>
</operation>

<operation id="2910" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2478  %icmp_ln129_195 = icmp eq i2 %trunc_ln128_47, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_195"/></StgValue>
</operation>

<operation id="2911" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2479  %sub_ln701_195 = sub i8 0, %input_48_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_195"/></StgValue>
</operation>

<operation id="2912" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2480  %xor_ln128_195 = xor i1 %icmp_ln128_195, true

]]></Node>
<StgValue><ssdm name="xor_ln128_195"/></StgValue>
</operation>

<operation id="2913" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2481  %and_ln129_195 = and i1 %icmp_ln129_195, %xor_ln128_195

]]></Node>
<StgValue><ssdm name="and_ln129_195"/></StgValue>
</operation>

<operation id="2914" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2482  %select_ln128_195 = select i1 %icmp_ln128_195, i8 %input_48_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_195"/></StgValue>
</operation>

<operation id="2915" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2483  %select_ln129_195 = select i1 %and_ln129_195, i8 %sub_ln701_195, i8 %select_ln128_195

]]></Node>
<StgValue><ssdm name="select_ln129_195"/></StgValue>
</operation>

<operation id="2916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2484  %shl_ln703_194 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_195, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_194"/></StgValue>
</operation>

<operation id="2917" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2485  %sext_ln703_195 = sext i28 %shl_ln703_194 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_195"/></StgValue>
</operation>

<operation id="2918" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2486  %packed_weights_49_l = load i8* %packed_weights_49_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_49_l"/></StgValue>
</operation>

<operation id="2919" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2487  %trunc_ln126_146 = trunc i8 %packed_weights_49_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_146"/></StgValue>
</operation>

<operation id="2920" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2488  %icmp_ln128_196 = icmp eq i2 %trunc_ln126_146, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_196"/></StgValue>
</operation>

<operation id="2921" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2491  %icmp_ln129_196 = icmp eq i2 %trunc_ln126_146, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_196"/></StgValue>
</operation>

<operation id="2922" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2492  %sub_ln701_196 = sub i8 0, %input_49_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_196"/></StgValue>
</operation>

<operation id="2923" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2493  %xor_ln128_196 = xor i1 %icmp_ln128_196, true

]]></Node>
<StgValue><ssdm name="xor_ln128_196"/></StgValue>
</operation>

<operation id="2924" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2494  %and_ln129_196 = and i1 %icmp_ln129_196, %xor_ln128_196

]]></Node>
<StgValue><ssdm name="and_ln129_196"/></StgValue>
</operation>

<operation id="2925" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2495  %select_ln128_196 = select i1 %icmp_ln128_196, i8 %input_49_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_196"/></StgValue>
</operation>

<operation id="2926" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2496  %select_ln129_196 = select i1 %and_ln129_196, i8 %sub_ln701_196, i8 %select_ln128_196

]]></Node>
<StgValue><ssdm name="select_ln129_196"/></StgValue>
</operation>

<operation id="2927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2497  %shl_ln703_195 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_196, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_195"/></StgValue>
</operation>

<operation id="2928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2498  %sext_ln703_196 = sext i28 %shl_ln703_195 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_196"/></StgValue>
</operation>

<operation id="2929" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2499  %trunc_ln126_147 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_49_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_147"/></StgValue>
</operation>

<operation id="2930" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2500  %icmp_ln128_197 = icmp eq i2 %trunc_ln126_147, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_197"/></StgValue>
</operation>

<operation id="2931" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2503  %icmp_ln129_197 = icmp eq i2 %trunc_ln126_147, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_197"/></StgValue>
</operation>

<operation id="2932" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2504  %sub_ln701_197 = sub i8 0, %input_49_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_197"/></StgValue>
</operation>

<operation id="2933" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2505  %xor_ln128_197 = xor i1 %icmp_ln128_197, true

]]></Node>
<StgValue><ssdm name="xor_ln128_197"/></StgValue>
</operation>

<operation id="2934" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2506  %and_ln129_197 = and i1 %icmp_ln129_197, %xor_ln128_197

]]></Node>
<StgValue><ssdm name="and_ln129_197"/></StgValue>
</operation>

<operation id="2935" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2507  %select_ln128_197 = select i1 %icmp_ln128_197, i8 %input_49_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_197"/></StgValue>
</operation>

<operation id="2936" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2508  %select_ln129_197 = select i1 %and_ln129_197, i8 %sub_ln701_197, i8 %select_ln128_197

]]></Node>
<StgValue><ssdm name="select_ln129_197"/></StgValue>
</operation>

<operation id="2937" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2509  %shl_ln703_196 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_197, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_196"/></StgValue>
</operation>

<operation id="2938" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2510  %sext_ln703_197 = sext i28 %shl_ln703_196 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_197"/></StgValue>
</operation>

<operation id="2939" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2511  %trunc_ln126_148 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_49_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_148"/></StgValue>
</operation>

<operation id="2940" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2512  %icmp_ln128_198 = icmp eq i2 %trunc_ln126_148, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_198"/></StgValue>
</operation>

<operation id="2941" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2515  %icmp_ln129_198 = icmp eq i2 %trunc_ln126_148, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_198"/></StgValue>
</operation>

<operation id="2942" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2516  %sub_ln701_198 = sub i8 0, %input_49_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_198"/></StgValue>
</operation>

<operation id="2943" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2517  %xor_ln128_198 = xor i1 %icmp_ln128_198, true

]]></Node>
<StgValue><ssdm name="xor_ln128_198"/></StgValue>
</operation>

<operation id="2944" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2518  %and_ln129_198 = and i1 %icmp_ln129_198, %xor_ln128_198

]]></Node>
<StgValue><ssdm name="and_ln129_198"/></StgValue>
</operation>

<operation id="2945" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2519  %select_ln128_198 = select i1 %icmp_ln128_198, i8 %input_49_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_198"/></StgValue>
</operation>

<operation id="2946" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2520  %select_ln129_198 = select i1 %and_ln129_198, i8 %sub_ln701_198, i8 %select_ln128_198

]]></Node>
<StgValue><ssdm name="select_ln129_198"/></StgValue>
</operation>

<operation id="2947" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2521  %shl_ln703_197 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_198, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_197"/></StgValue>
</operation>

<operation id="2948" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2522  %sext_ln703_198 = sext i28 %shl_ln703_197 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_198"/></StgValue>
</operation>

<operation id="2949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2523  %trunc_ln128_48 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_49_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_48"/></StgValue>
</operation>

<operation id="2950" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2524  %icmp_ln128_199 = icmp eq i2 %trunc_ln128_48, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_199"/></StgValue>
</operation>

<operation id="2951" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2527  %icmp_ln129_199 = icmp eq i2 %trunc_ln128_48, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_199"/></StgValue>
</operation>

<operation id="2952" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2528  %sub_ln701_199 = sub i8 0, %input_49_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_199"/></StgValue>
</operation>

<operation id="2953" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2529  %xor_ln128_199 = xor i1 %icmp_ln128_199, true

]]></Node>
<StgValue><ssdm name="xor_ln128_199"/></StgValue>
</operation>

<operation id="2954" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2530  %and_ln129_199 = and i1 %icmp_ln129_199, %xor_ln128_199

]]></Node>
<StgValue><ssdm name="and_ln129_199"/></StgValue>
</operation>

<operation id="2955" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2531  %select_ln128_199 = select i1 %icmp_ln128_199, i8 %input_49_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_199"/></StgValue>
</operation>

<operation id="2956" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2532  %select_ln129_199 = select i1 %and_ln129_199, i8 %sub_ln701_199, i8 %select_ln128_199

]]></Node>
<StgValue><ssdm name="select_ln129_199"/></StgValue>
</operation>

<operation id="2957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2533  %shl_ln703_198 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_199, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_198"/></StgValue>
</operation>

<operation id="2958" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2534  %sext_ln703_199 = sext i28 %shl_ln703_198 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_199"/></StgValue>
</operation>

<operation id="2959" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2535  %packed_weights_50_l = load i8* %packed_weights_50_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_50_l"/></StgValue>
</operation>

<operation id="2960" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2536  %trunc_ln126_149 = trunc i8 %packed_weights_50_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_149"/></StgValue>
</operation>

<operation id="2961" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2537  %icmp_ln128_200 = icmp eq i2 %trunc_ln126_149, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_200"/></StgValue>
</operation>

<operation id="2962" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2540  %icmp_ln129_200 = icmp eq i2 %trunc_ln126_149, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_200"/></StgValue>
</operation>

<operation id="2963" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2541  %sub_ln701_200 = sub i8 0, %input_50_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_200"/></StgValue>
</operation>

<operation id="2964" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2542  %xor_ln128_200 = xor i1 %icmp_ln128_200, true

]]></Node>
<StgValue><ssdm name="xor_ln128_200"/></StgValue>
</operation>

<operation id="2965" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2543  %and_ln129_200 = and i1 %icmp_ln129_200, %xor_ln128_200

]]></Node>
<StgValue><ssdm name="and_ln129_200"/></StgValue>
</operation>

<operation id="2966" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2544  %select_ln128_200 = select i1 %icmp_ln128_200, i8 %input_50_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_200"/></StgValue>
</operation>

<operation id="2967" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2545  %select_ln129_200 = select i1 %and_ln129_200, i8 %sub_ln701_200, i8 %select_ln128_200

]]></Node>
<StgValue><ssdm name="select_ln129_200"/></StgValue>
</operation>

<operation id="2968" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2546  %shl_ln703_199 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_200, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_199"/></StgValue>
</operation>

<operation id="2969" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2547  %sext_ln703_200 = sext i28 %shl_ln703_199 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_200"/></StgValue>
</operation>

<operation id="2970" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2548  %trunc_ln126_150 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_50_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_150"/></StgValue>
</operation>

<operation id="2971" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2549  %icmp_ln128_201 = icmp eq i2 %trunc_ln126_150, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_201"/></StgValue>
</operation>

<operation id="2972" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2552  %icmp_ln129_201 = icmp eq i2 %trunc_ln126_150, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_201"/></StgValue>
</operation>

<operation id="2973" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2553  %sub_ln701_201 = sub i8 0, %input_50_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_201"/></StgValue>
</operation>

<operation id="2974" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2554  %xor_ln128_201 = xor i1 %icmp_ln128_201, true

]]></Node>
<StgValue><ssdm name="xor_ln128_201"/></StgValue>
</operation>

<operation id="2975" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2555  %and_ln129_201 = and i1 %icmp_ln129_201, %xor_ln128_201

]]></Node>
<StgValue><ssdm name="and_ln129_201"/></StgValue>
</operation>

<operation id="2976" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2556  %select_ln128_201 = select i1 %icmp_ln128_201, i8 %input_50_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_201"/></StgValue>
</operation>

<operation id="2977" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2557  %select_ln129_201 = select i1 %and_ln129_201, i8 %sub_ln701_201, i8 %select_ln128_201

]]></Node>
<StgValue><ssdm name="select_ln129_201"/></StgValue>
</operation>

<operation id="2978" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2558  %shl_ln703_200 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_201, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_200"/></StgValue>
</operation>

<operation id="2979" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2559  %sext_ln703_201 = sext i28 %shl_ln703_200 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_201"/></StgValue>
</operation>

<operation id="2980" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2560  %trunc_ln126_151 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_50_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_151"/></StgValue>
</operation>

<operation id="2981" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2561  %icmp_ln128_202 = icmp eq i2 %trunc_ln126_151, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_202"/></StgValue>
</operation>

<operation id="2982" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2564  %icmp_ln129_202 = icmp eq i2 %trunc_ln126_151, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_202"/></StgValue>
</operation>

<operation id="2983" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2565  %sub_ln701_202 = sub i8 0, %input_50_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_202"/></StgValue>
</operation>

<operation id="2984" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2566  %xor_ln128_202 = xor i1 %icmp_ln128_202, true

]]></Node>
<StgValue><ssdm name="xor_ln128_202"/></StgValue>
</operation>

<operation id="2985" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2567  %and_ln129_202 = and i1 %icmp_ln129_202, %xor_ln128_202

]]></Node>
<StgValue><ssdm name="and_ln129_202"/></StgValue>
</operation>

<operation id="2986" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2568  %select_ln128_202 = select i1 %icmp_ln128_202, i8 %input_50_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_202"/></StgValue>
</operation>

<operation id="2987" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2569  %select_ln129_202 = select i1 %and_ln129_202, i8 %sub_ln701_202, i8 %select_ln128_202

]]></Node>
<StgValue><ssdm name="select_ln129_202"/></StgValue>
</operation>

<operation id="2988" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2570  %shl_ln703_201 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_202, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_201"/></StgValue>
</operation>

<operation id="2989" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2571  %sext_ln703_202 = sext i28 %shl_ln703_201 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_202"/></StgValue>
</operation>

<operation id="2990" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2572  %trunc_ln128_49 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_50_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_49"/></StgValue>
</operation>

<operation id="2991" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2573  %icmp_ln128_203 = icmp eq i2 %trunc_ln128_49, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_203"/></StgValue>
</operation>

<operation id="2992" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2576  %icmp_ln129_203 = icmp eq i2 %trunc_ln128_49, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_203"/></StgValue>
</operation>

<operation id="2993" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2577  %sub_ln701_203 = sub i8 0, %input_50_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_203"/></StgValue>
</operation>

<operation id="2994" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2578  %xor_ln128_203 = xor i1 %icmp_ln128_203, true

]]></Node>
<StgValue><ssdm name="xor_ln128_203"/></StgValue>
</operation>

<operation id="2995" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2579  %and_ln129_203 = and i1 %icmp_ln129_203, %xor_ln128_203

]]></Node>
<StgValue><ssdm name="and_ln129_203"/></StgValue>
</operation>

<operation id="2996" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2580  %select_ln128_203 = select i1 %icmp_ln128_203, i8 %input_50_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_203"/></StgValue>
</operation>

<operation id="2997" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2581  %select_ln129_203 = select i1 %and_ln129_203, i8 %sub_ln701_203, i8 %select_ln128_203

]]></Node>
<StgValue><ssdm name="select_ln129_203"/></StgValue>
</operation>

<operation id="2998" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2582  %shl_ln703_202 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_203, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_202"/></StgValue>
</operation>

<operation id="2999" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2583  %sext_ln703_203 = sext i28 %shl_ln703_202 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_203"/></StgValue>
</operation>

<operation id="3000" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2584  %packed_weights_51_l = load i8* %packed_weights_51_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_51_l"/></StgValue>
</operation>

<operation id="3001" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2585  %trunc_ln126_152 = trunc i8 %packed_weights_51_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_152"/></StgValue>
</operation>

<operation id="3002" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2586  %icmp_ln128_204 = icmp eq i2 %trunc_ln126_152, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_204"/></StgValue>
</operation>

<operation id="3003" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2589  %icmp_ln129_204 = icmp eq i2 %trunc_ln126_152, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_204"/></StgValue>
</operation>

<operation id="3004" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2590  %sub_ln701_204 = sub i8 0, %input_51_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_204"/></StgValue>
</operation>

<operation id="3005" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2591  %xor_ln128_204 = xor i1 %icmp_ln128_204, true

]]></Node>
<StgValue><ssdm name="xor_ln128_204"/></StgValue>
</operation>

<operation id="3006" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2592  %and_ln129_204 = and i1 %icmp_ln129_204, %xor_ln128_204

]]></Node>
<StgValue><ssdm name="and_ln129_204"/></StgValue>
</operation>

<operation id="3007" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2593  %select_ln128_204 = select i1 %icmp_ln128_204, i8 %input_51_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_204"/></StgValue>
</operation>

<operation id="3008" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2594  %select_ln129_204 = select i1 %and_ln129_204, i8 %sub_ln701_204, i8 %select_ln128_204

]]></Node>
<StgValue><ssdm name="select_ln129_204"/></StgValue>
</operation>

<operation id="3009" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2595  %shl_ln703_203 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_204, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_203"/></StgValue>
</operation>

<operation id="3010" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2596  %sext_ln703_204 = sext i28 %shl_ln703_203 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_204"/></StgValue>
</operation>

<operation id="3011" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2597  %trunc_ln126_153 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_51_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_153"/></StgValue>
</operation>

<operation id="3012" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2598  %icmp_ln128_205 = icmp eq i2 %trunc_ln126_153, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_205"/></StgValue>
</operation>

<operation id="3013" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2601  %icmp_ln129_205 = icmp eq i2 %trunc_ln126_153, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_205"/></StgValue>
</operation>

<operation id="3014" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2602  %sub_ln701_205 = sub i8 0, %input_51_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_205"/></StgValue>
</operation>

<operation id="3015" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2603  %xor_ln128_205 = xor i1 %icmp_ln128_205, true

]]></Node>
<StgValue><ssdm name="xor_ln128_205"/></StgValue>
</operation>

<operation id="3016" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2604  %and_ln129_205 = and i1 %icmp_ln129_205, %xor_ln128_205

]]></Node>
<StgValue><ssdm name="and_ln129_205"/></StgValue>
</operation>

<operation id="3017" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2605  %select_ln128_205 = select i1 %icmp_ln128_205, i8 %input_51_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_205"/></StgValue>
</operation>

<operation id="3018" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2606  %select_ln129_205 = select i1 %and_ln129_205, i8 %sub_ln701_205, i8 %select_ln128_205

]]></Node>
<StgValue><ssdm name="select_ln129_205"/></StgValue>
</operation>

<operation id="3019" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2607  %shl_ln703_204 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_205, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_204"/></StgValue>
</operation>

<operation id="3020" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2608  %sext_ln703_205 = sext i28 %shl_ln703_204 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_205"/></StgValue>
</operation>

<operation id="3021" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2609  %trunc_ln126_154 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_51_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_154"/></StgValue>
</operation>

<operation id="3022" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2610  %icmp_ln128_206 = icmp eq i2 %trunc_ln126_154, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_206"/></StgValue>
</operation>

<operation id="3023" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2613  %icmp_ln129_206 = icmp eq i2 %trunc_ln126_154, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_206"/></StgValue>
</operation>

<operation id="3024" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2614  %sub_ln701_206 = sub i8 0, %input_51_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_206"/></StgValue>
</operation>

<operation id="3025" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2615  %xor_ln128_206 = xor i1 %icmp_ln128_206, true

]]></Node>
<StgValue><ssdm name="xor_ln128_206"/></StgValue>
</operation>

<operation id="3026" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2616  %and_ln129_206 = and i1 %icmp_ln129_206, %xor_ln128_206

]]></Node>
<StgValue><ssdm name="and_ln129_206"/></StgValue>
</operation>

<operation id="3027" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2617  %select_ln128_206 = select i1 %icmp_ln128_206, i8 %input_51_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_206"/></StgValue>
</operation>

<operation id="3028" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2618  %select_ln129_206 = select i1 %and_ln129_206, i8 %sub_ln701_206, i8 %select_ln128_206

]]></Node>
<StgValue><ssdm name="select_ln129_206"/></StgValue>
</operation>

<operation id="3029" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2619  %shl_ln703_205 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_206, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_205"/></StgValue>
</operation>

<operation id="3030" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2620  %sext_ln703_206 = sext i28 %shl_ln703_205 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_206"/></StgValue>
</operation>

<operation id="3031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2621  %trunc_ln128_50 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_51_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_50"/></StgValue>
</operation>

<operation id="3032" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2622  %icmp_ln128_207 = icmp eq i2 %trunc_ln128_50, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_207"/></StgValue>
</operation>

<operation id="3033" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2625  %icmp_ln129_207 = icmp eq i2 %trunc_ln128_50, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_207"/></StgValue>
</operation>

<operation id="3034" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2626  %sub_ln701_207 = sub i8 0, %input_51_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_207"/></StgValue>
</operation>

<operation id="3035" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2627  %xor_ln128_207 = xor i1 %icmp_ln128_207, true

]]></Node>
<StgValue><ssdm name="xor_ln128_207"/></StgValue>
</operation>

<operation id="3036" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2628  %and_ln129_207 = and i1 %icmp_ln129_207, %xor_ln128_207

]]></Node>
<StgValue><ssdm name="and_ln129_207"/></StgValue>
</operation>

<operation id="3037" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2629  %select_ln128_207 = select i1 %icmp_ln128_207, i8 %input_51_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_207"/></StgValue>
</operation>

<operation id="3038" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2630  %select_ln129_207 = select i1 %and_ln129_207, i8 %sub_ln701_207, i8 %select_ln128_207

]]></Node>
<StgValue><ssdm name="select_ln129_207"/></StgValue>
</operation>

<operation id="3039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2631  %shl_ln703_206 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_207, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_206"/></StgValue>
</operation>

<operation id="3040" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2632  %sext_ln703_207 = sext i28 %shl_ln703_206 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_207"/></StgValue>
</operation>

<operation id="3041" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2633  %packed_weights_52_l = load i8* %packed_weights_52_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_52_l"/></StgValue>
</operation>

<operation id="3042" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2634  %trunc_ln126_155 = trunc i8 %packed_weights_52_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_155"/></StgValue>
</operation>

<operation id="3043" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2635  %icmp_ln128_208 = icmp eq i2 %trunc_ln126_155, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_208"/></StgValue>
</operation>

<operation id="3044" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2638  %icmp_ln129_208 = icmp eq i2 %trunc_ln126_155, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_208"/></StgValue>
</operation>

<operation id="3045" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2639  %sub_ln701_208 = sub i8 0, %input_52_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_208"/></StgValue>
</operation>

<operation id="3046" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2640  %xor_ln128_208 = xor i1 %icmp_ln128_208, true

]]></Node>
<StgValue><ssdm name="xor_ln128_208"/></StgValue>
</operation>

<operation id="3047" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2641  %and_ln129_208 = and i1 %icmp_ln129_208, %xor_ln128_208

]]></Node>
<StgValue><ssdm name="and_ln129_208"/></StgValue>
</operation>

<operation id="3048" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2642  %select_ln128_208 = select i1 %icmp_ln128_208, i8 %input_52_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_208"/></StgValue>
</operation>

<operation id="3049" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2643  %select_ln129_208 = select i1 %and_ln129_208, i8 %sub_ln701_208, i8 %select_ln128_208

]]></Node>
<StgValue><ssdm name="select_ln129_208"/></StgValue>
</operation>

<operation id="3050" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2644  %shl_ln703_207 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_208, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_207"/></StgValue>
</operation>

<operation id="3051" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2645  %sext_ln703_208 = sext i28 %shl_ln703_207 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_208"/></StgValue>
</operation>

<operation id="3052" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2646  %trunc_ln126_156 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_52_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_156"/></StgValue>
</operation>

<operation id="3053" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2647  %icmp_ln128_209 = icmp eq i2 %trunc_ln126_156, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_209"/></StgValue>
</operation>

<operation id="3054" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2650  %icmp_ln129_209 = icmp eq i2 %trunc_ln126_156, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_209"/></StgValue>
</operation>

<operation id="3055" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2651  %sub_ln701_209 = sub i8 0, %input_52_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_209"/></StgValue>
</operation>

<operation id="3056" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2652  %xor_ln128_209 = xor i1 %icmp_ln128_209, true

]]></Node>
<StgValue><ssdm name="xor_ln128_209"/></StgValue>
</operation>

<operation id="3057" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2653  %and_ln129_209 = and i1 %icmp_ln129_209, %xor_ln128_209

]]></Node>
<StgValue><ssdm name="and_ln129_209"/></StgValue>
</operation>

<operation id="3058" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2654  %select_ln128_209 = select i1 %icmp_ln128_209, i8 %input_52_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_209"/></StgValue>
</operation>

<operation id="3059" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2655  %select_ln129_209 = select i1 %and_ln129_209, i8 %sub_ln701_209, i8 %select_ln128_209

]]></Node>
<StgValue><ssdm name="select_ln129_209"/></StgValue>
</operation>

<operation id="3060" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2656  %shl_ln703_208 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_209, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_208"/></StgValue>
</operation>

<operation id="3061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2657  %sext_ln703_209 = sext i28 %shl_ln703_208 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_209"/></StgValue>
</operation>

<operation id="3062" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2658  %trunc_ln126_157 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_52_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_157"/></StgValue>
</operation>

<operation id="3063" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2659  %icmp_ln128_210 = icmp eq i2 %trunc_ln126_157, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_210"/></StgValue>
</operation>

<operation id="3064" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2662  %icmp_ln129_210 = icmp eq i2 %trunc_ln126_157, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_210"/></StgValue>
</operation>

<operation id="3065" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2663  %sub_ln701_210 = sub i8 0, %input_52_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_210"/></StgValue>
</operation>

<operation id="3066" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2664  %xor_ln128_210 = xor i1 %icmp_ln128_210, true

]]></Node>
<StgValue><ssdm name="xor_ln128_210"/></StgValue>
</operation>

<operation id="3067" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2665  %and_ln129_210 = and i1 %icmp_ln129_210, %xor_ln128_210

]]></Node>
<StgValue><ssdm name="and_ln129_210"/></StgValue>
</operation>

<operation id="3068" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2666  %select_ln128_210 = select i1 %icmp_ln128_210, i8 %input_52_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_210"/></StgValue>
</operation>

<operation id="3069" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2667  %select_ln129_210 = select i1 %and_ln129_210, i8 %sub_ln701_210, i8 %select_ln128_210

]]></Node>
<StgValue><ssdm name="select_ln129_210"/></StgValue>
</operation>

<operation id="3070" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2668  %shl_ln703_209 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_210, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_209"/></StgValue>
</operation>

<operation id="3071" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2669  %sext_ln703_210 = sext i28 %shl_ln703_209 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_210"/></StgValue>
</operation>

<operation id="3072" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2670  %trunc_ln128_51 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_52_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_51"/></StgValue>
</operation>

<operation id="3073" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2671  %icmp_ln128_211 = icmp eq i2 %trunc_ln128_51, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_211"/></StgValue>
</operation>

<operation id="3074" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2674  %icmp_ln129_211 = icmp eq i2 %trunc_ln128_51, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_211"/></StgValue>
</operation>

<operation id="3075" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2675  %sub_ln701_211 = sub i8 0, %input_52_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_211"/></StgValue>
</operation>

<operation id="3076" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2676  %xor_ln128_211 = xor i1 %icmp_ln128_211, true

]]></Node>
<StgValue><ssdm name="xor_ln128_211"/></StgValue>
</operation>

<operation id="3077" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2677  %and_ln129_211 = and i1 %icmp_ln129_211, %xor_ln128_211

]]></Node>
<StgValue><ssdm name="and_ln129_211"/></StgValue>
</operation>

<operation id="3078" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2678  %select_ln128_211 = select i1 %icmp_ln128_211, i8 %input_52_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_211"/></StgValue>
</operation>

<operation id="3079" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2679  %select_ln129_211 = select i1 %and_ln129_211, i8 %sub_ln701_211, i8 %select_ln128_211

]]></Node>
<StgValue><ssdm name="select_ln129_211"/></StgValue>
</operation>

<operation id="3080" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2680  %shl_ln703_210 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_211, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_210"/></StgValue>
</operation>

<operation id="3081" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2681  %sext_ln703_211 = sext i28 %shl_ln703_210 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_211"/></StgValue>
</operation>

<operation id="3082" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2682  %packed_weights_53_l = load i8* %packed_weights_53_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_53_l"/></StgValue>
</operation>

<operation id="3083" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2683  %trunc_ln126_158 = trunc i8 %packed_weights_53_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_158"/></StgValue>
</operation>

<operation id="3084" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2684  %icmp_ln128_212 = icmp eq i2 %trunc_ln126_158, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_212"/></StgValue>
</operation>

<operation id="3085" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2687  %icmp_ln129_212 = icmp eq i2 %trunc_ln126_158, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_212"/></StgValue>
</operation>

<operation id="3086" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2688  %sub_ln701_212 = sub i8 0, %input_53_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_212"/></StgValue>
</operation>

<operation id="3087" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2689  %xor_ln128_212 = xor i1 %icmp_ln128_212, true

]]></Node>
<StgValue><ssdm name="xor_ln128_212"/></StgValue>
</operation>

<operation id="3088" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2690  %and_ln129_212 = and i1 %icmp_ln129_212, %xor_ln128_212

]]></Node>
<StgValue><ssdm name="and_ln129_212"/></StgValue>
</operation>

<operation id="3089" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2691  %select_ln128_212 = select i1 %icmp_ln128_212, i8 %input_53_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_212"/></StgValue>
</operation>

<operation id="3090" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2692  %select_ln129_212 = select i1 %and_ln129_212, i8 %sub_ln701_212, i8 %select_ln128_212

]]></Node>
<StgValue><ssdm name="select_ln129_212"/></StgValue>
</operation>

<operation id="3091" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2693  %shl_ln703_211 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_212, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_211"/></StgValue>
</operation>

<operation id="3092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2694  %sext_ln703_212 = sext i28 %shl_ln703_211 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_212"/></StgValue>
</operation>

<operation id="3093" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2695  %trunc_ln126_159 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_53_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_159"/></StgValue>
</operation>

<operation id="3094" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2696  %icmp_ln128_213 = icmp eq i2 %trunc_ln126_159, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_213"/></StgValue>
</operation>

<operation id="3095" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2699  %icmp_ln129_213 = icmp eq i2 %trunc_ln126_159, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_213"/></StgValue>
</operation>

<operation id="3096" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2700  %sub_ln701_213 = sub i8 0, %input_53_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_213"/></StgValue>
</operation>

<operation id="3097" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2701  %xor_ln128_213 = xor i1 %icmp_ln128_213, true

]]></Node>
<StgValue><ssdm name="xor_ln128_213"/></StgValue>
</operation>

<operation id="3098" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2702  %and_ln129_213 = and i1 %icmp_ln129_213, %xor_ln128_213

]]></Node>
<StgValue><ssdm name="and_ln129_213"/></StgValue>
</operation>

<operation id="3099" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2703  %select_ln128_213 = select i1 %icmp_ln128_213, i8 %input_53_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_213"/></StgValue>
</operation>

<operation id="3100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2704  %select_ln129_213 = select i1 %and_ln129_213, i8 %sub_ln701_213, i8 %select_ln128_213

]]></Node>
<StgValue><ssdm name="select_ln129_213"/></StgValue>
</operation>

<operation id="3101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2705  %shl_ln703_212 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_213, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_212"/></StgValue>
</operation>

<operation id="3102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2706  %sext_ln703_213 = sext i28 %shl_ln703_212 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_213"/></StgValue>
</operation>

<operation id="3103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2707  %trunc_ln126_160 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_53_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_160"/></StgValue>
</operation>

<operation id="3104" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2708  %icmp_ln128_214 = icmp eq i2 %trunc_ln126_160, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_214"/></StgValue>
</operation>

<operation id="3105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2711  %icmp_ln129_214 = icmp eq i2 %trunc_ln126_160, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_214"/></StgValue>
</operation>

<operation id="3106" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2712  %sub_ln701_214 = sub i8 0, %input_53_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_214"/></StgValue>
</operation>

<operation id="3107" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2713  %xor_ln128_214 = xor i1 %icmp_ln128_214, true

]]></Node>
<StgValue><ssdm name="xor_ln128_214"/></StgValue>
</operation>

<operation id="3108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2714  %and_ln129_214 = and i1 %icmp_ln129_214, %xor_ln128_214

]]></Node>
<StgValue><ssdm name="and_ln129_214"/></StgValue>
</operation>

<operation id="3109" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2715  %select_ln128_214 = select i1 %icmp_ln128_214, i8 %input_53_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_214"/></StgValue>
</operation>

<operation id="3110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2716  %select_ln129_214 = select i1 %and_ln129_214, i8 %sub_ln701_214, i8 %select_ln128_214

]]></Node>
<StgValue><ssdm name="select_ln129_214"/></StgValue>
</operation>

<operation id="3111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2717  %shl_ln703_213 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_214, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_213"/></StgValue>
</operation>

<operation id="3112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2718  %sext_ln703_214 = sext i28 %shl_ln703_213 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_214"/></StgValue>
</operation>

<operation id="3113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2719  %trunc_ln128_52 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_53_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_52"/></StgValue>
</operation>

<operation id="3114" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2720  %icmp_ln128_215 = icmp eq i2 %trunc_ln128_52, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_215"/></StgValue>
</operation>

<operation id="3115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2723  %icmp_ln129_215 = icmp eq i2 %trunc_ln128_52, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_215"/></StgValue>
</operation>

<operation id="3116" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2724  %sub_ln701_215 = sub i8 0, %input_53_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_215"/></StgValue>
</operation>

<operation id="3117" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2725  %xor_ln128_215 = xor i1 %icmp_ln128_215, true

]]></Node>
<StgValue><ssdm name="xor_ln128_215"/></StgValue>
</operation>

<operation id="3118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2726  %and_ln129_215 = and i1 %icmp_ln129_215, %xor_ln128_215

]]></Node>
<StgValue><ssdm name="and_ln129_215"/></StgValue>
</operation>

<operation id="3119" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2727  %select_ln128_215 = select i1 %icmp_ln128_215, i8 %input_53_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_215"/></StgValue>
</operation>

<operation id="3120" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2728  %select_ln129_215 = select i1 %and_ln129_215, i8 %sub_ln701_215, i8 %select_ln128_215

]]></Node>
<StgValue><ssdm name="select_ln129_215"/></StgValue>
</operation>

<operation id="3121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2729  %shl_ln703_214 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_215, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_214"/></StgValue>
</operation>

<operation id="3122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2730  %sext_ln703_215 = sext i28 %shl_ln703_214 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_215"/></StgValue>
</operation>

<operation id="3123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2731  %packed_weights_54_l = load i8* %packed_weights_54_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_54_l"/></StgValue>
</operation>

<operation id="3124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2732  %trunc_ln126_161 = trunc i8 %packed_weights_54_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_161"/></StgValue>
</operation>

<operation id="3125" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2733  %icmp_ln128_216 = icmp eq i2 %trunc_ln126_161, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_216"/></StgValue>
</operation>

<operation id="3126" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2736  %icmp_ln129_216 = icmp eq i2 %trunc_ln126_161, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_216"/></StgValue>
</operation>

<operation id="3127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2737  %sub_ln701_216 = sub i8 0, %input_54_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_216"/></StgValue>
</operation>

<operation id="3128" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2738  %xor_ln128_216 = xor i1 %icmp_ln128_216, true

]]></Node>
<StgValue><ssdm name="xor_ln128_216"/></StgValue>
</operation>

<operation id="3129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2739  %and_ln129_216 = and i1 %icmp_ln129_216, %xor_ln128_216

]]></Node>
<StgValue><ssdm name="and_ln129_216"/></StgValue>
</operation>

<operation id="3130" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2740  %select_ln128_216 = select i1 %icmp_ln128_216, i8 %input_54_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_216"/></StgValue>
</operation>

<operation id="3131" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2741  %select_ln129_216 = select i1 %and_ln129_216, i8 %sub_ln701_216, i8 %select_ln128_216

]]></Node>
<StgValue><ssdm name="select_ln129_216"/></StgValue>
</operation>

<operation id="3132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2742  %shl_ln703_215 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_216, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_215"/></StgValue>
</operation>

<operation id="3133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2743  %sext_ln703_216 = sext i28 %shl_ln703_215 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_216"/></StgValue>
</operation>

<operation id="3134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2744  %trunc_ln126_162 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_54_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_162"/></StgValue>
</operation>

<operation id="3135" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2745  %icmp_ln128_217 = icmp eq i2 %trunc_ln126_162, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_217"/></StgValue>
</operation>

<operation id="3136" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2748  %icmp_ln129_217 = icmp eq i2 %trunc_ln126_162, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_217"/></StgValue>
</operation>

<operation id="3137" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2749  %sub_ln701_217 = sub i8 0, %input_54_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_217"/></StgValue>
</operation>

<operation id="3138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2750  %xor_ln128_217 = xor i1 %icmp_ln128_217, true

]]></Node>
<StgValue><ssdm name="xor_ln128_217"/></StgValue>
</operation>

<operation id="3139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2751  %and_ln129_217 = and i1 %icmp_ln129_217, %xor_ln128_217

]]></Node>
<StgValue><ssdm name="and_ln129_217"/></StgValue>
</operation>

<operation id="3140" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2752  %select_ln128_217 = select i1 %icmp_ln128_217, i8 %input_54_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_217"/></StgValue>
</operation>

<operation id="3141" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2753  %select_ln129_217 = select i1 %and_ln129_217, i8 %sub_ln701_217, i8 %select_ln128_217

]]></Node>
<StgValue><ssdm name="select_ln129_217"/></StgValue>
</operation>

<operation id="3142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2754  %shl_ln703_216 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_217, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_216"/></StgValue>
</operation>

<operation id="3143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2755  %sext_ln703_217 = sext i28 %shl_ln703_216 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_217"/></StgValue>
</operation>

<operation id="3144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2756  %trunc_ln126_163 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_54_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_163"/></StgValue>
</operation>

<operation id="3145" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2757  %icmp_ln128_218 = icmp eq i2 %trunc_ln126_163, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_218"/></StgValue>
</operation>

<operation id="3146" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2760  %icmp_ln129_218 = icmp eq i2 %trunc_ln126_163, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_218"/></StgValue>
</operation>

<operation id="3147" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2761  %sub_ln701_218 = sub i8 0, %input_54_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_218"/></StgValue>
</operation>

<operation id="3148" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2762  %xor_ln128_218 = xor i1 %icmp_ln128_218, true

]]></Node>
<StgValue><ssdm name="xor_ln128_218"/></StgValue>
</operation>

<operation id="3149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2763  %and_ln129_218 = and i1 %icmp_ln129_218, %xor_ln128_218

]]></Node>
<StgValue><ssdm name="and_ln129_218"/></StgValue>
</operation>

<operation id="3150" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2764  %select_ln128_218 = select i1 %icmp_ln128_218, i8 %input_54_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_218"/></StgValue>
</operation>

<operation id="3151" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2765  %select_ln129_218 = select i1 %and_ln129_218, i8 %sub_ln701_218, i8 %select_ln128_218

]]></Node>
<StgValue><ssdm name="select_ln129_218"/></StgValue>
</operation>

<operation id="3152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2766  %shl_ln703_217 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_218, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_217"/></StgValue>
</operation>

<operation id="3153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2767  %sext_ln703_218 = sext i28 %shl_ln703_217 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_218"/></StgValue>
</operation>

<operation id="3154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2768  %trunc_ln128_53 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_54_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_53"/></StgValue>
</operation>

<operation id="3155" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2769  %icmp_ln128_219 = icmp eq i2 %trunc_ln128_53, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_219"/></StgValue>
</operation>

<operation id="3156" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2772  %icmp_ln129_219 = icmp eq i2 %trunc_ln128_53, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_219"/></StgValue>
</operation>

<operation id="3157" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2773  %sub_ln701_219 = sub i8 0, %input_54_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_219"/></StgValue>
</operation>

<operation id="3158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2774  %xor_ln128_219 = xor i1 %icmp_ln128_219, true

]]></Node>
<StgValue><ssdm name="xor_ln128_219"/></StgValue>
</operation>

<operation id="3159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2775  %and_ln129_219 = and i1 %icmp_ln129_219, %xor_ln128_219

]]></Node>
<StgValue><ssdm name="and_ln129_219"/></StgValue>
</operation>

<operation id="3160" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2776  %select_ln128_219 = select i1 %icmp_ln128_219, i8 %input_54_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_219"/></StgValue>
</operation>

<operation id="3161" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2777  %select_ln129_219 = select i1 %and_ln129_219, i8 %sub_ln701_219, i8 %select_ln128_219

]]></Node>
<StgValue><ssdm name="select_ln129_219"/></StgValue>
</operation>

<operation id="3162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2778  %shl_ln703_218 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_219, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_218"/></StgValue>
</operation>

<operation id="3163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2779  %sext_ln703_219 = sext i28 %shl_ln703_218 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_219"/></StgValue>
</operation>

<operation id="3164" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2780  %packed_weights_55_l = load i8* %packed_weights_55_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_55_l"/></StgValue>
</operation>

<operation id="3165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2781  %trunc_ln126_164 = trunc i8 %packed_weights_55_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_164"/></StgValue>
</operation>

<operation id="3166" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2782  %icmp_ln128_220 = icmp eq i2 %trunc_ln126_164, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_220"/></StgValue>
</operation>

<operation id="3167" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2785  %icmp_ln129_220 = icmp eq i2 %trunc_ln126_164, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_220"/></StgValue>
</operation>

<operation id="3168" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2786  %sub_ln701_220 = sub i8 0, %input_55_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_220"/></StgValue>
</operation>

<operation id="3169" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2787  %xor_ln128_220 = xor i1 %icmp_ln128_220, true

]]></Node>
<StgValue><ssdm name="xor_ln128_220"/></StgValue>
</operation>

<operation id="3170" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2788  %and_ln129_220 = and i1 %icmp_ln129_220, %xor_ln128_220

]]></Node>
<StgValue><ssdm name="and_ln129_220"/></StgValue>
</operation>

<operation id="3171" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2789  %select_ln128_220 = select i1 %icmp_ln128_220, i8 %input_55_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_220"/></StgValue>
</operation>

<operation id="3172" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2790  %select_ln129_220 = select i1 %and_ln129_220, i8 %sub_ln701_220, i8 %select_ln128_220

]]></Node>
<StgValue><ssdm name="select_ln129_220"/></StgValue>
</operation>

<operation id="3173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2791  %shl_ln703_219 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_220, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_219"/></StgValue>
</operation>

<operation id="3174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2792  %sext_ln703_220 = sext i28 %shl_ln703_219 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_220"/></StgValue>
</operation>

<operation id="3175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2793  %trunc_ln126_165 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_55_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_165"/></StgValue>
</operation>

<operation id="3176" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2794  %icmp_ln128_221 = icmp eq i2 %trunc_ln126_165, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_221"/></StgValue>
</operation>

<operation id="3177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2797  %icmp_ln129_221 = icmp eq i2 %trunc_ln126_165, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_221"/></StgValue>
</operation>

<operation id="3178" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2798  %sub_ln701_221 = sub i8 0, %input_55_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_221"/></StgValue>
</operation>

<operation id="3179" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2799  %xor_ln128_221 = xor i1 %icmp_ln128_221, true

]]></Node>
<StgValue><ssdm name="xor_ln128_221"/></StgValue>
</operation>

<operation id="3180" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2800  %and_ln129_221 = and i1 %icmp_ln129_221, %xor_ln128_221

]]></Node>
<StgValue><ssdm name="and_ln129_221"/></StgValue>
</operation>

<operation id="3181" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2801  %select_ln128_221 = select i1 %icmp_ln128_221, i8 %input_55_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_221"/></StgValue>
</operation>

<operation id="3182" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2802  %select_ln129_221 = select i1 %and_ln129_221, i8 %sub_ln701_221, i8 %select_ln128_221

]]></Node>
<StgValue><ssdm name="select_ln129_221"/></StgValue>
</operation>

<operation id="3183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2803  %shl_ln703_220 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_221, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_220"/></StgValue>
</operation>

<operation id="3184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2804  %sext_ln703_221 = sext i28 %shl_ln703_220 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_221"/></StgValue>
</operation>

<operation id="3185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2805  %trunc_ln126_166 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_55_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_166"/></StgValue>
</operation>

<operation id="3186" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2806  %icmp_ln128_222 = icmp eq i2 %trunc_ln126_166, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_222"/></StgValue>
</operation>

<operation id="3187" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2809  %icmp_ln129_222 = icmp eq i2 %trunc_ln126_166, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_222"/></StgValue>
</operation>

<operation id="3188" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2810  %sub_ln701_222 = sub i8 0, %input_55_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_222"/></StgValue>
</operation>

<operation id="3189" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2811  %xor_ln128_222 = xor i1 %icmp_ln128_222, true

]]></Node>
<StgValue><ssdm name="xor_ln128_222"/></StgValue>
</operation>

<operation id="3190" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2812  %and_ln129_222 = and i1 %icmp_ln129_222, %xor_ln128_222

]]></Node>
<StgValue><ssdm name="and_ln129_222"/></StgValue>
</operation>

<operation id="3191" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2813  %select_ln128_222 = select i1 %icmp_ln128_222, i8 %input_55_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_222"/></StgValue>
</operation>

<operation id="3192" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2814  %select_ln129_222 = select i1 %and_ln129_222, i8 %sub_ln701_222, i8 %select_ln128_222

]]></Node>
<StgValue><ssdm name="select_ln129_222"/></StgValue>
</operation>

<operation id="3193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2815  %shl_ln703_221 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_222, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_221"/></StgValue>
</operation>

<operation id="3194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2816  %sext_ln703_222 = sext i28 %shl_ln703_221 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_222"/></StgValue>
</operation>

<operation id="3195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2817  %trunc_ln128_54 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_55_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_54"/></StgValue>
</operation>

<operation id="3196" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2818  %icmp_ln128_223 = icmp eq i2 %trunc_ln128_54, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_223"/></StgValue>
</operation>

<operation id="3197" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2821  %icmp_ln129_223 = icmp eq i2 %trunc_ln128_54, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_223"/></StgValue>
</operation>

<operation id="3198" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2822  %sub_ln701_223 = sub i8 0, %input_55_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_223"/></StgValue>
</operation>

<operation id="3199" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2823  %xor_ln128_223 = xor i1 %icmp_ln128_223, true

]]></Node>
<StgValue><ssdm name="xor_ln128_223"/></StgValue>
</operation>

<operation id="3200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2824  %and_ln129_223 = and i1 %icmp_ln129_223, %xor_ln128_223

]]></Node>
<StgValue><ssdm name="and_ln129_223"/></StgValue>
</operation>

<operation id="3201" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2825  %select_ln128_223 = select i1 %icmp_ln128_223, i8 %input_55_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_223"/></StgValue>
</operation>

<operation id="3202" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2826  %select_ln129_223 = select i1 %and_ln129_223, i8 %sub_ln701_223, i8 %select_ln128_223

]]></Node>
<StgValue><ssdm name="select_ln129_223"/></StgValue>
</operation>

<operation id="3203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2827  %shl_ln703_222 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_223, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_222"/></StgValue>
</operation>

<operation id="3204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2828  %sext_ln703_223 = sext i28 %shl_ln703_222 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_223"/></StgValue>
</operation>

<operation id="3205" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2829  %packed_weights_56_l = load i8* %packed_weights_56_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_56_l"/></StgValue>
</operation>

<operation id="3206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2830  %trunc_ln126_167 = trunc i8 %packed_weights_56_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_167"/></StgValue>
</operation>

<operation id="3207" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2831  %icmp_ln128_224 = icmp eq i2 %trunc_ln126_167, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_224"/></StgValue>
</operation>

<operation id="3208" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2834  %icmp_ln129_224 = icmp eq i2 %trunc_ln126_167, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_224"/></StgValue>
</operation>

<operation id="3209" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2835  %sub_ln701_224 = sub i8 0, %input_56_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_224"/></StgValue>
</operation>

<operation id="3210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2836  %xor_ln128_224 = xor i1 %icmp_ln128_224, true

]]></Node>
<StgValue><ssdm name="xor_ln128_224"/></StgValue>
</operation>

<operation id="3211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2837  %and_ln129_224 = and i1 %icmp_ln129_224, %xor_ln128_224

]]></Node>
<StgValue><ssdm name="and_ln129_224"/></StgValue>
</operation>

<operation id="3212" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2838  %select_ln128_224 = select i1 %icmp_ln128_224, i8 %input_56_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_224"/></StgValue>
</operation>

<operation id="3213" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2839  %select_ln129_224 = select i1 %and_ln129_224, i8 %sub_ln701_224, i8 %select_ln128_224

]]></Node>
<StgValue><ssdm name="select_ln129_224"/></StgValue>
</operation>

<operation id="3214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2840  %shl_ln703_223 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_224, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_223"/></StgValue>
</operation>

<operation id="3215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2841  %sext_ln703_224 = sext i28 %shl_ln703_223 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_224"/></StgValue>
</operation>

<operation id="3216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2842  %trunc_ln126_168 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_56_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_168"/></StgValue>
</operation>

<operation id="3217" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2843  %icmp_ln128_225 = icmp eq i2 %trunc_ln126_168, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_225"/></StgValue>
</operation>

<operation id="3218" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2846  %icmp_ln129_225 = icmp eq i2 %trunc_ln126_168, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_225"/></StgValue>
</operation>

<operation id="3219" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2847  %sub_ln701_225 = sub i8 0, %input_56_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_225"/></StgValue>
</operation>

<operation id="3220" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2848  %xor_ln128_225 = xor i1 %icmp_ln128_225, true

]]></Node>
<StgValue><ssdm name="xor_ln128_225"/></StgValue>
</operation>

<operation id="3221" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2849  %and_ln129_225 = and i1 %icmp_ln129_225, %xor_ln128_225

]]></Node>
<StgValue><ssdm name="and_ln129_225"/></StgValue>
</operation>

<operation id="3222" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2850  %select_ln128_225 = select i1 %icmp_ln128_225, i8 %input_56_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_225"/></StgValue>
</operation>

<operation id="3223" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2851  %select_ln129_225 = select i1 %and_ln129_225, i8 %sub_ln701_225, i8 %select_ln128_225

]]></Node>
<StgValue><ssdm name="select_ln129_225"/></StgValue>
</operation>

<operation id="3224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2852  %shl_ln703_224 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_225, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_224"/></StgValue>
</operation>

<operation id="3225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2853  %sext_ln703_225 = sext i28 %shl_ln703_224 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_225"/></StgValue>
</operation>

<operation id="3226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2854  %trunc_ln126_169 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_56_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_169"/></StgValue>
</operation>

<operation id="3227" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2855  %icmp_ln128_226 = icmp eq i2 %trunc_ln126_169, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_226"/></StgValue>
</operation>

<operation id="3228" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2858  %icmp_ln129_226 = icmp eq i2 %trunc_ln126_169, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_226"/></StgValue>
</operation>

<operation id="3229" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2859  %sub_ln701_226 = sub i8 0, %input_56_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_226"/></StgValue>
</operation>

<operation id="3230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2860  %xor_ln128_226 = xor i1 %icmp_ln128_226, true

]]></Node>
<StgValue><ssdm name="xor_ln128_226"/></StgValue>
</operation>

<operation id="3231" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2861  %and_ln129_226 = and i1 %icmp_ln129_226, %xor_ln128_226

]]></Node>
<StgValue><ssdm name="and_ln129_226"/></StgValue>
</operation>

<operation id="3232" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2862  %select_ln128_226 = select i1 %icmp_ln128_226, i8 %input_56_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_226"/></StgValue>
</operation>

<operation id="3233" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2863  %select_ln129_226 = select i1 %and_ln129_226, i8 %sub_ln701_226, i8 %select_ln128_226

]]></Node>
<StgValue><ssdm name="select_ln129_226"/></StgValue>
</operation>

<operation id="3234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2864  %shl_ln703_225 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_226, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_225"/></StgValue>
</operation>

<operation id="3235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2865  %sext_ln703_226 = sext i28 %shl_ln703_225 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_226"/></StgValue>
</operation>

<operation id="3236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2866  %trunc_ln128_55 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_56_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_55"/></StgValue>
</operation>

<operation id="3237" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2867  %icmp_ln128_227 = icmp eq i2 %trunc_ln128_55, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_227"/></StgValue>
</operation>

<operation id="3238" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2870  %icmp_ln129_227 = icmp eq i2 %trunc_ln128_55, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_227"/></StgValue>
</operation>

<operation id="3239" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2871  %sub_ln701_227 = sub i8 0, %input_56_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_227"/></StgValue>
</operation>

<operation id="3240" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2872  %xor_ln128_227 = xor i1 %icmp_ln128_227, true

]]></Node>
<StgValue><ssdm name="xor_ln128_227"/></StgValue>
</operation>

<operation id="3241" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2873  %and_ln129_227 = and i1 %icmp_ln129_227, %xor_ln128_227

]]></Node>
<StgValue><ssdm name="and_ln129_227"/></StgValue>
</operation>

<operation id="3242" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2874  %select_ln128_227 = select i1 %icmp_ln128_227, i8 %input_56_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_227"/></StgValue>
</operation>

<operation id="3243" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2875  %select_ln129_227 = select i1 %and_ln129_227, i8 %sub_ln701_227, i8 %select_ln128_227

]]></Node>
<StgValue><ssdm name="select_ln129_227"/></StgValue>
</operation>

<operation id="3244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2876  %shl_ln703_226 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_227, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_226"/></StgValue>
</operation>

<operation id="3245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2877  %sext_ln703_227 = sext i28 %shl_ln703_226 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_227"/></StgValue>
</operation>

<operation id="3246" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2878  %packed_weights_57_l = load i8* %packed_weights_57_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_57_l"/></StgValue>
</operation>

<operation id="3247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2879  %trunc_ln126_170 = trunc i8 %packed_weights_57_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_170"/></StgValue>
</operation>

<operation id="3248" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2880  %icmp_ln128_228 = icmp eq i2 %trunc_ln126_170, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_228"/></StgValue>
</operation>

<operation id="3249" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2883  %icmp_ln129_228 = icmp eq i2 %trunc_ln126_170, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_228"/></StgValue>
</operation>

<operation id="3250" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2884  %sub_ln701_228 = sub i8 0, %input_57_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_228"/></StgValue>
</operation>

<operation id="3251" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2885  %xor_ln128_228 = xor i1 %icmp_ln128_228, true

]]></Node>
<StgValue><ssdm name="xor_ln128_228"/></StgValue>
</operation>

<operation id="3252" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2886  %and_ln129_228 = and i1 %icmp_ln129_228, %xor_ln128_228

]]></Node>
<StgValue><ssdm name="and_ln129_228"/></StgValue>
</operation>

<operation id="3253" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2887  %select_ln128_228 = select i1 %icmp_ln128_228, i8 %input_57_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_228"/></StgValue>
</operation>

<operation id="3254" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2888  %select_ln129_228 = select i1 %and_ln129_228, i8 %sub_ln701_228, i8 %select_ln128_228

]]></Node>
<StgValue><ssdm name="select_ln129_228"/></StgValue>
</operation>

<operation id="3255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2889  %shl_ln703_227 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_228, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_227"/></StgValue>
</operation>

<operation id="3256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2890  %sext_ln703_228 = sext i28 %shl_ln703_227 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_228"/></StgValue>
</operation>

<operation id="3257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2891  %trunc_ln126_171 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_57_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_171"/></StgValue>
</operation>

<operation id="3258" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2892  %icmp_ln128_229 = icmp eq i2 %trunc_ln126_171, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_229"/></StgValue>
</operation>

<operation id="3259" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2895  %icmp_ln129_229 = icmp eq i2 %trunc_ln126_171, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_229"/></StgValue>
</operation>

<operation id="3260" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2896  %sub_ln701_229 = sub i8 0, %input_57_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_229"/></StgValue>
</operation>

<operation id="3261" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2897  %xor_ln128_229 = xor i1 %icmp_ln128_229, true

]]></Node>
<StgValue><ssdm name="xor_ln128_229"/></StgValue>
</operation>

<operation id="3262" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2898  %and_ln129_229 = and i1 %icmp_ln129_229, %xor_ln128_229

]]></Node>
<StgValue><ssdm name="and_ln129_229"/></StgValue>
</operation>

<operation id="3263" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2899  %select_ln128_229 = select i1 %icmp_ln128_229, i8 %input_57_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_229"/></StgValue>
</operation>

<operation id="3264" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2900  %select_ln129_229 = select i1 %and_ln129_229, i8 %sub_ln701_229, i8 %select_ln128_229

]]></Node>
<StgValue><ssdm name="select_ln129_229"/></StgValue>
</operation>

<operation id="3265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2901  %shl_ln703_228 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_229, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_228"/></StgValue>
</operation>

<operation id="3266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2902  %sext_ln703_229 = sext i28 %shl_ln703_228 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_229"/></StgValue>
</operation>

<operation id="3267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2903  %trunc_ln126_172 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_57_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_172"/></StgValue>
</operation>

<operation id="3268" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2904  %icmp_ln128_230 = icmp eq i2 %trunc_ln126_172, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_230"/></StgValue>
</operation>

<operation id="3269" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2907  %icmp_ln129_230 = icmp eq i2 %trunc_ln126_172, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_230"/></StgValue>
</operation>

<operation id="3270" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2908  %sub_ln701_230 = sub i8 0, %input_57_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_230"/></StgValue>
</operation>

<operation id="3271" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2909  %xor_ln128_230 = xor i1 %icmp_ln128_230, true

]]></Node>
<StgValue><ssdm name="xor_ln128_230"/></StgValue>
</operation>

<operation id="3272" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2910  %and_ln129_230 = and i1 %icmp_ln129_230, %xor_ln128_230

]]></Node>
<StgValue><ssdm name="and_ln129_230"/></StgValue>
</operation>

<operation id="3273" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2911  %select_ln128_230 = select i1 %icmp_ln128_230, i8 %input_57_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_230"/></StgValue>
</operation>

<operation id="3274" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2912  %select_ln129_230 = select i1 %and_ln129_230, i8 %sub_ln701_230, i8 %select_ln128_230

]]></Node>
<StgValue><ssdm name="select_ln129_230"/></StgValue>
</operation>

<operation id="3275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2913  %shl_ln703_229 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_230, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_229"/></StgValue>
</operation>

<operation id="3276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2914  %sext_ln703_230 = sext i28 %shl_ln703_229 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_230"/></StgValue>
</operation>

<operation id="3277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2915  %trunc_ln128_56 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_57_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_56"/></StgValue>
</operation>

<operation id="3278" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2916  %icmp_ln128_231 = icmp eq i2 %trunc_ln128_56, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_231"/></StgValue>
</operation>

<operation id="3279" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2919  %icmp_ln129_231 = icmp eq i2 %trunc_ln128_56, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_231"/></StgValue>
</operation>

<operation id="3280" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2920  %sub_ln701_231 = sub i8 0, %input_57_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_231"/></StgValue>
</operation>

<operation id="3281" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2921  %xor_ln128_231 = xor i1 %icmp_ln128_231, true

]]></Node>
<StgValue><ssdm name="xor_ln128_231"/></StgValue>
</operation>

<operation id="3282" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2922  %and_ln129_231 = and i1 %icmp_ln129_231, %xor_ln128_231

]]></Node>
<StgValue><ssdm name="and_ln129_231"/></StgValue>
</operation>

<operation id="3283" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2923  %select_ln128_231 = select i1 %icmp_ln128_231, i8 %input_57_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_231"/></StgValue>
</operation>

<operation id="3284" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2924  %select_ln129_231 = select i1 %and_ln129_231, i8 %sub_ln701_231, i8 %select_ln128_231

]]></Node>
<StgValue><ssdm name="select_ln129_231"/></StgValue>
</operation>

<operation id="3285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2925  %shl_ln703_230 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_231, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_230"/></StgValue>
</operation>

<operation id="3286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2926  %sext_ln703_231 = sext i28 %shl_ln703_230 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_231"/></StgValue>
</operation>

<operation id="3287" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2927  %packed_weights_58_l = load i8* %packed_weights_58_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_58_l"/></StgValue>
</operation>

<operation id="3288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2928  %trunc_ln126_173 = trunc i8 %packed_weights_58_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_173"/></StgValue>
</operation>

<operation id="3289" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2929  %icmp_ln128_232 = icmp eq i2 %trunc_ln126_173, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_232"/></StgValue>
</operation>

<operation id="3290" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2932  %icmp_ln129_232 = icmp eq i2 %trunc_ln126_173, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_232"/></StgValue>
</operation>

<operation id="3291" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2933  %sub_ln701_232 = sub i8 0, %input_58_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_232"/></StgValue>
</operation>

<operation id="3292" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2934  %xor_ln128_232 = xor i1 %icmp_ln128_232, true

]]></Node>
<StgValue><ssdm name="xor_ln128_232"/></StgValue>
</operation>

<operation id="3293" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2935  %and_ln129_232 = and i1 %icmp_ln129_232, %xor_ln128_232

]]></Node>
<StgValue><ssdm name="and_ln129_232"/></StgValue>
</operation>

<operation id="3294" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2936  %select_ln128_232 = select i1 %icmp_ln128_232, i8 %input_58_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_232"/></StgValue>
</operation>

<operation id="3295" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2937  %select_ln129_232 = select i1 %and_ln129_232, i8 %sub_ln701_232, i8 %select_ln128_232

]]></Node>
<StgValue><ssdm name="select_ln129_232"/></StgValue>
</operation>

<operation id="3296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2938  %shl_ln703_231 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_232, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_231"/></StgValue>
</operation>

<operation id="3297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2939  %sext_ln703_232 = sext i28 %shl_ln703_231 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_232"/></StgValue>
</operation>

<operation id="3298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2940  %trunc_ln126_174 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_58_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_174"/></StgValue>
</operation>

<operation id="3299" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2941  %icmp_ln128_233 = icmp eq i2 %trunc_ln126_174, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_233"/></StgValue>
</operation>

<operation id="3300" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2944  %icmp_ln129_233 = icmp eq i2 %trunc_ln126_174, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_233"/></StgValue>
</operation>

<operation id="3301" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2945  %sub_ln701_233 = sub i8 0, %input_58_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_233"/></StgValue>
</operation>

<operation id="3302" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2946  %xor_ln128_233 = xor i1 %icmp_ln128_233, true

]]></Node>
<StgValue><ssdm name="xor_ln128_233"/></StgValue>
</operation>

<operation id="3303" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2947  %and_ln129_233 = and i1 %icmp_ln129_233, %xor_ln128_233

]]></Node>
<StgValue><ssdm name="and_ln129_233"/></StgValue>
</operation>

<operation id="3304" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2948  %select_ln128_233 = select i1 %icmp_ln128_233, i8 %input_58_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_233"/></StgValue>
</operation>

<operation id="3305" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2949  %select_ln129_233 = select i1 %and_ln129_233, i8 %sub_ln701_233, i8 %select_ln128_233

]]></Node>
<StgValue><ssdm name="select_ln129_233"/></StgValue>
</operation>

<operation id="3306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2950  %shl_ln703_232 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_233, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_232"/></StgValue>
</operation>

<operation id="3307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2951  %sext_ln703_233 = sext i28 %shl_ln703_232 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_233"/></StgValue>
</operation>

<operation id="3308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2952  %trunc_ln126_175 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_58_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_175"/></StgValue>
</operation>

<operation id="3309" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2953  %icmp_ln128_234 = icmp eq i2 %trunc_ln126_175, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_234"/></StgValue>
</operation>

<operation id="3310" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2956  %icmp_ln129_234 = icmp eq i2 %trunc_ln126_175, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_234"/></StgValue>
</operation>

<operation id="3311" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2957  %sub_ln701_234 = sub i8 0, %input_58_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_234"/></StgValue>
</operation>

<operation id="3312" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2958  %xor_ln128_234 = xor i1 %icmp_ln128_234, true

]]></Node>
<StgValue><ssdm name="xor_ln128_234"/></StgValue>
</operation>

<operation id="3313" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2959  %and_ln129_234 = and i1 %icmp_ln129_234, %xor_ln128_234

]]></Node>
<StgValue><ssdm name="and_ln129_234"/></StgValue>
</operation>

<operation id="3314" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2960  %select_ln128_234 = select i1 %icmp_ln128_234, i8 %input_58_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_234"/></StgValue>
</operation>

<operation id="3315" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2961  %select_ln129_234 = select i1 %and_ln129_234, i8 %sub_ln701_234, i8 %select_ln128_234

]]></Node>
<StgValue><ssdm name="select_ln129_234"/></StgValue>
</operation>

<operation id="3316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2962  %shl_ln703_233 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_234, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_233"/></StgValue>
</operation>

<operation id="3317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2963  %sext_ln703_234 = sext i28 %shl_ln703_233 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_234"/></StgValue>
</operation>

<operation id="3318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2964  %trunc_ln128_57 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_58_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_57"/></StgValue>
</operation>

<operation id="3319" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2965  %icmp_ln128_235 = icmp eq i2 %trunc_ln128_57, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_235"/></StgValue>
</operation>

<operation id="3320" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2968  %icmp_ln129_235 = icmp eq i2 %trunc_ln128_57, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_235"/></StgValue>
</operation>

<operation id="3321" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2969  %sub_ln701_235 = sub i8 0, %input_58_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_235"/></StgValue>
</operation>

<operation id="3322" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2970  %xor_ln128_235 = xor i1 %icmp_ln128_235, true

]]></Node>
<StgValue><ssdm name="xor_ln128_235"/></StgValue>
</operation>

<operation id="3323" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2971  %and_ln129_235 = and i1 %icmp_ln129_235, %xor_ln128_235

]]></Node>
<StgValue><ssdm name="and_ln129_235"/></StgValue>
</operation>

<operation id="3324" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2972  %select_ln128_235 = select i1 %icmp_ln128_235, i8 %input_58_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_235"/></StgValue>
</operation>

<operation id="3325" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2973  %select_ln129_235 = select i1 %and_ln129_235, i8 %sub_ln701_235, i8 %select_ln128_235

]]></Node>
<StgValue><ssdm name="select_ln129_235"/></StgValue>
</operation>

<operation id="3326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2974  %shl_ln703_234 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_235, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_234"/></StgValue>
</operation>

<operation id="3327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2975  %sext_ln703_235 = sext i28 %shl_ln703_234 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_235"/></StgValue>
</operation>

<operation id="3328" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2976  %packed_weights_59_l = load i8* %packed_weights_59_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_59_l"/></StgValue>
</operation>

<operation id="3329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2977  %trunc_ln126_176 = trunc i8 %packed_weights_59_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_176"/></StgValue>
</operation>

<operation id="3330" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2978  %icmp_ln128_236 = icmp eq i2 %trunc_ln126_176, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_236"/></StgValue>
</operation>

<operation id="3331" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2981  %icmp_ln129_236 = icmp eq i2 %trunc_ln126_176, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_236"/></StgValue>
</operation>

<operation id="3332" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2982  %sub_ln701_236 = sub i8 0, %input_59_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_236"/></StgValue>
</operation>

<operation id="3333" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2983  %xor_ln128_236 = xor i1 %icmp_ln128_236, true

]]></Node>
<StgValue><ssdm name="xor_ln128_236"/></StgValue>
</operation>

<operation id="3334" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2984  %and_ln129_236 = and i1 %icmp_ln129_236, %xor_ln128_236

]]></Node>
<StgValue><ssdm name="and_ln129_236"/></StgValue>
</operation>

<operation id="3335" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2985  %select_ln128_236 = select i1 %icmp_ln128_236, i8 %input_59_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_236"/></StgValue>
</operation>

<operation id="3336" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2986  %select_ln129_236 = select i1 %and_ln129_236, i8 %sub_ln701_236, i8 %select_ln128_236

]]></Node>
<StgValue><ssdm name="select_ln129_236"/></StgValue>
</operation>

<operation id="3337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2987  %shl_ln703_235 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_236, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_235"/></StgValue>
</operation>

<operation id="3338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2988  %sext_ln703_236 = sext i28 %shl_ln703_235 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_236"/></StgValue>
</operation>

<operation id="3339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2989  %trunc_ln126_177 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_59_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_177"/></StgValue>
</operation>

<operation id="3340" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2990  %icmp_ln128_237 = icmp eq i2 %trunc_ln126_177, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_237"/></StgValue>
</operation>

<operation id="3341" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2993  %icmp_ln129_237 = icmp eq i2 %trunc_ln126_177, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_237"/></StgValue>
</operation>

<operation id="3342" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2994  %sub_ln701_237 = sub i8 0, %input_59_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_237"/></StgValue>
</operation>

<operation id="3343" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2995  %xor_ln128_237 = xor i1 %icmp_ln128_237, true

]]></Node>
<StgValue><ssdm name="xor_ln128_237"/></StgValue>
</operation>

<operation id="3344" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2996  %and_ln129_237 = and i1 %icmp_ln129_237, %xor_ln128_237

]]></Node>
<StgValue><ssdm name="and_ln129_237"/></StgValue>
</operation>

<operation id="3345" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2997  %select_ln128_237 = select i1 %icmp_ln128_237, i8 %input_59_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_237"/></StgValue>
</operation>

<operation id="3346" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2998  %select_ln129_237 = select i1 %and_ln129_237, i8 %sub_ln701_237, i8 %select_ln128_237

]]></Node>
<StgValue><ssdm name="select_ln129_237"/></StgValue>
</operation>

<operation id="3347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2999  %shl_ln703_236 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_237, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_236"/></StgValue>
</operation>

<operation id="3348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3000  %sext_ln703_237 = sext i28 %shl_ln703_236 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_237"/></StgValue>
</operation>

<operation id="3349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3001  %trunc_ln126_178 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_59_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_178"/></StgValue>
</operation>

<operation id="3350" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3002  %icmp_ln128_238 = icmp eq i2 %trunc_ln126_178, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_238"/></StgValue>
</operation>

<operation id="3351" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3005  %icmp_ln129_238 = icmp eq i2 %trunc_ln126_178, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_238"/></StgValue>
</operation>

<operation id="3352" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3006  %sub_ln701_238 = sub i8 0, %input_59_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_238"/></StgValue>
</operation>

<operation id="3353" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3007  %xor_ln128_238 = xor i1 %icmp_ln128_238, true

]]></Node>
<StgValue><ssdm name="xor_ln128_238"/></StgValue>
</operation>

<operation id="3354" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3008  %and_ln129_238 = and i1 %icmp_ln129_238, %xor_ln128_238

]]></Node>
<StgValue><ssdm name="and_ln129_238"/></StgValue>
</operation>

<operation id="3355" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3009  %select_ln128_238 = select i1 %icmp_ln128_238, i8 %input_59_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_238"/></StgValue>
</operation>

<operation id="3356" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3010  %select_ln129_238 = select i1 %and_ln129_238, i8 %sub_ln701_238, i8 %select_ln128_238

]]></Node>
<StgValue><ssdm name="select_ln129_238"/></StgValue>
</operation>

<operation id="3357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3011  %shl_ln703_237 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_238, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_237"/></StgValue>
</operation>

<operation id="3358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3012  %sext_ln703_238 = sext i28 %shl_ln703_237 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_238"/></StgValue>
</operation>

<operation id="3359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3013  %trunc_ln128_58 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_59_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_58"/></StgValue>
</operation>

<operation id="3360" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3014  %icmp_ln128_239 = icmp eq i2 %trunc_ln128_58, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_239"/></StgValue>
</operation>

<operation id="3361" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3017  %icmp_ln129_239 = icmp eq i2 %trunc_ln128_58, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_239"/></StgValue>
</operation>

<operation id="3362" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3018  %sub_ln701_239 = sub i8 0, %input_59_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_239"/></StgValue>
</operation>

<operation id="3363" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3019  %xor_ln128_239 = xor i1 %icmp_ln128_239, true

]]></Node>
<StgValue><ssdm name="xor_ln128_239"/></StgValue>
</operation>

<operation id="3364" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3020  %and_ln129_239 = and i1 %icmp_ln129_239, %xor_ln128_239

]]></Node>
<StgValue><ssdm name="and_ln129_239"/></StgValue>
</operation>

<operation id="3365" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3021  %select_ln128_239 = select i1 %icmp_ln128_239, i8 %input_59_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_239"/></StgValue>
</operation>

<operation id="3366" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3022  %select_ln129_239 = select i1 %and_ln129_239, i8 %sub_ln701_239, i8 %select_ln128_239

]]></Node>
<StgValue><ssdm name="select_ln129_239"/></StgValue>
</operation>

<operation id="3367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3023  %shl_ln703_238 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_239, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_238"/></StgValue>
</operation>

<operation id="3368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3024  %sext_ln703_239 = sext i28 %shl_ln703_238 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_239"/></StgValue>
</operation>

<operation id="3369" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3025  %packed_weights_60_l = load i8* %packed_weights_60_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_60_l"/></StgValue>
</operation>

<operation id="3370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3026  %trunc_ln126_179 = trunc i8 %packed_weights_60_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_179"/></StgValue>
</operation>

<operation id="3371" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3027  %icmp_ln128_240 = icmp eq i2 %trunc_ln126_179, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_240"/></StgValue>
</operation>

<operation id="3372" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3030  %icmp_ln129_240 = icmp eq i2 %trunc_ln126_179, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_240"/></StgValue>
</operation>

<operation id="3373" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3031  %sub_ln701_240 = sub i8 0, %input_60_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_240"/></StgValue>
</operation>

<operation id="3374" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3032  %xor_ln128_240 = xor i1 %icmp_ln128_240, true

]]></Node>
<StgValue><ssdm name="xor_ln128_240"/></StgValue>
</operation>

<operation id="3375" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3033  %and_ln129_240 = and i1 %icmp_ln129_240, %xor_ln128_240

]]></Node>
<StgValue><ssdm name="and_ln129_240"/></StgValue>
</operation>

<operation id="3376" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3034  %select_ln128_240 = select i1 %icmp_ln128_240, i8 %input_60_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_240"/></StgValue>
</operation>

<operation id="3377" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3035  %select_ln129_240 = select i1 %and_ln129_240, i8 %sub_ln701_240, i8 %select_ln128_240

]]></Node>
<StgValue><ssdm name="select_ln129_240"/></StgValue>
</operation>

<operation id="3378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3036  %shl_ln703_239 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_240, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_239"/></StgValue>
</operation>

<operation id="3379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3037  %sext_ln703_240 = sext i28 %shl_ln703_239 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_240"/></StgValue>
</operation>

<operation id="3380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3038  %trunc_ln126_180 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_60_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_180"/></StgValue>
</operation>

<operation id="3381" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3039  %icmp_ln128_241 = icmp eq i2 %trunc_ln126_180, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_241"/></StgValue>
</operation>

<operation id="3382" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3042  %icmp_ln129_241 = icmp eq i2 %trunc_ln126_180, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_241"/></StgValue>
</operation>

<operation id="3383" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3043  %sub_ln701_241 = sub i8 0, %input_60_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_241"/></StgValue>
</operation>

<operation id="3384" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3044  %xor_ln128_241 = xor i1 %icmp_ln128_241, true

]]></Node>
<StgValue><ssdm name="xor_ln128_241"/></StgValue>
</operation>

<operation id="3385" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3045  %and_ln129_241 = and i1 %icmp_ln129_241, %xor_ln128_241

]]></Node>
<StgValue><ssdm name="and_ln129_241"/></StgValue>
</operation>

<operation id="3386" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3046  %select_ln128_241 = select i1 %icmp_ln128_241, i8 %input_60_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_241"/></StgValue>
</operation>

<operation id="3387" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3047  %select_ln129_241 = select i1 %and_ln129_241, i8 %sub_ln701_241, i8 %select_ln128_241

]]></Node>
<StgValue><ssdm name="select_ln129_241"/></StgValue>
</operation>

<operation id="3388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3048  %shl_ln703_240 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_241, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_240"/></StgValue>
</operation>

<operation id="3389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3049  %sext_ln703_241 = sext i28 %shl_ln703_240 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_241"/></StgValue>
</operation>

<operation id="3390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3050  %trunc_ln126_181 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_60_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_181"/></StgValue>
</operation>

<operation id="3391" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3051  %icmp_ln128_242 = icmp eq i2 %trunc_ln126_181, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_242"/></StgValue>
</operation>

<operation id="3392" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3054  %icmp_ln129_242 = icmp eq i2 %trunc_ln126_181, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_242"/></StgValue>
</operation>

<operation id="3393" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3055  %sub_ln701_242 = sub i8 0, %input_60_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_242"/></StgValue>
</operation>

<operation id="3394" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3056  %xor_ln128_242 = xor i1 %icmp_ln128_242, true

]]></Node>
<StgValue><ssdm name="xor_ln128_242"/></StgValue>
</operation>

<operation id="3395" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3057  %and_ln129_242 = and i1 %icmp_ln129_242, %xor_ln128_242

]]></Node>
<StgValue><ssdm name="and_ln129_242"/></StgValue>
</operation>

<operation id="3396" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3058  %select_ln128_242 = select i1 %icmp_ln128_242, i8 %input_60_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_242"/></StgValue>
</operation>

<operation id="3397" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3059  %select_ln129_242 = select i1 %and_ln129_242, i8 %sub_ln701_242, i8 %select_ln128_242

]]></Node>
<StgValue><ssdm name="select_ln129_242"/></StgValue>
</operation>

<operation id="3398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3060  %shl_ln703_241 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_242, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_241"/></StgValue>
</operation>

<operation id="3399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3061  %sext_ln703_242 = sext i28 %shl_ln703_241 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_242"/></StgValue>
</operation>

<operation id="3400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3062  %trunc_ln128_59 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_60_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_59"/></StgValue>
</operation>

<operation id="3401" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3063  %icmp_ln128_243 = icmp eq i2 %trunc_ln128_59, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_243"/></StgValue>
</operation>

<operation id="3402" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3066  %icmp_ln129_243 = icmp eq i2 %trunc_ln128_59, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_243"/></StgValue>
</operation>

<operation id="3403" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3067  %sub_ln701_243 = sub i8 0, %input_60_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_243"/></StgValue>
</operation>

<operation id="3404" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3068  %xor_ln128_243 = xor i1 %icmp_ln128_243, true

]]></Node>
<StgValue><ssdm name="xor_ln128_243"/></StgValue>
</operation>

<operation id="3405" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3069  %and_ln129_243 = and i1 %icmp_ln129_243, %xor_ln128_243

]]></Node>
<StgValue><ssdm name="and_ln129_243"/></StgValue>
</operation>

<operation id="3406" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3070  %select_ln128_243 = select i1 %icmp_ln128_243, i8 %input_60_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_243"/></StgValue>
</operation>

<operation id="3407" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3071  %select_ln129_243 = select i1 %and_ln129_243, i8 %sub_ln701_243, i8 %select_ln128_243

]]></Node>
<StgValue><ssdm name="select_ln129_243"/></StgValue>
</operation>

<operation id="3408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3072  %shl_ln703_242 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_243, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_242"/></StgValue>
</operation>

<operation id="3409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3073  %sext_ln703_243 = sext i28 %shl_ln703_242 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_243"/></StgValue>
</operation>

<operation id="3410" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3074  %packed_weights_61_l = load i8* %packed_weights_61_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_61_l"/></StgValue>
</operation>

<operation id="3411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3075  %trunc_ln126_182 = trunc i8 %packed_weights_61_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_182"/></StgValue>
</operation>

<operation id="3412" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3076  %icmp_ln128_244 = icmp eq i2 %trunc_ln126_182, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_244"/></StgValue>
</operation>

<operation id="3413" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3079  %icmp_ln129_244 = icmp eq i2 %trunc_ln126_182, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_244"/></StgValue>
</operation>

<operation id="3414" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3080  %sub_ln701_244 = sub i8 0, %input_61_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_244"/></StgValue>
</operation>

<operation id="3415" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3081  %xor_ln128_244 = xor i1 %icmp_ln128_244, true

]]></Node>
<StgValue><ssdm name="xor_ln128_244"/></StgValue>
</operation>

<operation id="3416" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3082  %and_ln129_244 = and i1 %icmp_ln129_244, %xor_ln128_244

]]></Node>
<StgValue><ssdm name="and_ln129_244"/></StgValue>
</operation>

<operation id="3417" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3083  %select_ln128_244 = select i1 %icmp_ln128_244, i8 %input_61_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_244"/></StgValue>
</operation>

<operation id="3418" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3084  %select_ln129_244 = select i1 %and_ln129_244, i8 %sub_ln701_244, i8 %select_ln128_244

]]></Node>
<StgValue><ssdm name="select_ln129_244"/></StgValue>
</operation>

<operation id="3419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3085  %shl_ln703_243 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_244, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_243"/></StgValue>
</operation>

<operation id="3420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3086  %sext_ln703_244 = sext i28 %shl_ln703_243 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_244"/></StgValue>
</operation>

<operation id="3421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3087  %trunc_ln126_183 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_61_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_183"/></StgValue>
</operation>

<operation id="3422" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3088  %icmp_ln128_245 = icmp eq i2 %trunc_ln126_183, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_245"/></StgValue>
</operation>

<operation id="3423" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3091  %icmp_ln129_245 = icmp eq i2 %trunc_ln126_183, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_245"/></StgValue>
</operation>

<operation id="3424" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3092  %sub_ln701_245 = sub i8 0, %input_61_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_245"/></StgValue>
</operation>

<operation id="3425" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3093  %xor_ln128_245 = xor i1 %icmp_ln128_245, true

]]></Node>
<StgValue><ssdm name="xor_ln128_245"/></StgValue>
</operation>

<operation id="3426" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3094  %and_ln129_245 = and i1 %icmp_ln129_245, %xor_ln128_245

]]></Node>
<StgValue><ssdm name="and_ln129_245"/></StgValue>
</operation>

<operation id="3427" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3095  %select_ln128_245 = select i1 %icmp_ln128_245, i8 %input_61_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_245"/></StgValue>
</operation>

<operation id="3428" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3096  %select_ln129_245 = select i1 %and_ln129_245, i8 %sub_ln701_245, i8 %select_ln128_245

]]></Node>
<StgValue><ssdm name="select_ln129_245"/></StgValue>
</operation>

<operation id="3429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3097  %shl_ln703_244 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_245, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_244"/></StgValue>
</operation>

<operation id="3430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3098  %sext_ln703_245 = sext i28 %shl_ln703_244 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_245"/></StgValue>
</operation>

<operation id="3431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3099  %trunc_ln126_184 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_61_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_184"/></StgValue>
</operation>

<operation id="3432" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3100  %icmp_ln128_246 = icmp eq i2 %trunc_ln126_184, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_246"/></StgValue>
</operation>

<operation id="3433" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3103  %icmp_ln129_246 = icmp eq i2 %trunc_ln126_184, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_246"/></StgValue>
</operation>

<operation id="3434" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3104  %sub_ln701_246 = sub i8 0, %input_61_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_246"/></StgValue>
</operation>

<operation id="3435" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3105  %xor_ln128_246 = xor i1 %icmp_ln128_246, true

]]></Node>
<StgValue><ssdm name="xor_ln128_246"/></StgValue>
</operation>

<operation id="3436" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3106  %and_ln129_246 = and i1 %icmp_ln129_246, %xor_ln128_246

]]></Node>
<StgValue><ssdm name="and_ln129_246"/></StgValue>
</operation>

<operation id="3437" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3107  %select_ln128_246 = select i1 %icmp_ln128_246, i8 %input_61_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_246"/></StgValue>
</operation>

<operation id="3438" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3108  %select_ln129_246 = select i1 %and_ln129_246, i8 %sub_ln701_246, i8 %select_ln128_246

]]></Node>
<StgValue><ssdm name="select_ln129_246"/></StgValue>
</operation>

<operation id="3439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3109  %shl_ln703_245 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_246, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_245"/></StgValue>
</operation>

<operation id="3440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3110  %sext_ln703_246 = sext i28 %shl_ln703_245 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_246"/></StgValue>
</operation>

<operation id="3441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3111  %trunc_ln128_60 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_61_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_60"/></StgValue>
</operation>

<operation id="3442" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3112  %icmp_ln128_247 = icmp eq i2 %trunc_ln128_60, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_247"/></StgValue>
</operation>

<operation id="3443" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3115  %icmp_ln129_247 = icmp eq i2 %trunc_ln128_60, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_247"/></StgValue>
</operation>

<operation id="3444" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3116  %sub_ln701_247 = sub i8 0, %input_61_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_247"/></StgValue>
</operation>

<operation id="3445" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3117  %xor_ln128_247 = xor i1 %icmp_ln128_247, true

]]></Node>
<StgValue><ssdm name="xor_ln128_247"/></StgValue>
</operation>

<operation id="3446" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3118  %and_ln129_247 = and i1 %icmp_ln129_247, %xor_ln128_247

]]></Node>
<StgValue><ssdm name="and_ln129_247"/></StgValue>
</operation>

<operation id="3447" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3119  %select_ln128_247 = select i1 %icmp_ln128_247, i8 %input_61_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_247"/></StgValue>
</operation>

<operation id="3448" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3120  %select_ln129_247 = select i1 %and_ln129_247, i8 %sub_ln701_247, i8 %select_ln128_247

]]></Node>
<StgValue><ssdm name="select_ln129_247"/></StgValue>
</operation>

<operation id="3449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3121  %shl_ln703_246 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_247, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_246"/></StgValue>
</operation>

<operation id="3450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3122  %sext_ln703_247 = sext i28 %shl_ln703_246 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_247"/></StgValue>
</operation>

<operation id="3451" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3123  %packed_weights_62_l = load i8* %packed_weights_62_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_62_l"/></StgValue>
</operation>

<operation id="3452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3124  %trunc_ln126_185 = trunc i8 %packed_weights_62_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_185"/></StgValue>
</operation>

<operation id="3453" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3125  %icmp_ln128_248 = icmp eq i2 %trunc_ln126_185, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_248"/></StgValue>
</operation>

<operation id="3454" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3128  %icmp_ln129_248 = icmp eq i2 %trunc_ln126_185, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_248"/></StgValue>
</operation>

<operation id="3455" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3129  %sub_ln701_248 = sub i8 0, %input_62_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_248"/></StgValue>
</operation>

<operation id="3456" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3130  %xor_ln128_248 = xor i1 %icmp_ln128_248, true

]]></Node>
<StgValue><ssdm name="xor_ln128_248"/></StgValue>
</operation>

<operation id="3457" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3131  %and_ln129_248 = and i1 %icmp_ln129_248, %xor_ln128_248

]]></Node>
<StgValue><ssdm name="and_ln129_248"/></StgValue>
</operation>

<operation id="3458" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3132  %select_ln128_248 = select i1 %icmp_ln128_248, i8 %input_62_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_248"/></StgValue>
</operation>

<operation id="3459" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3133  %select_ln129_248 = select i1 %and_ln129_248, i8 %sub_ln701_248, i8 %select_ln128_248

]]></Node>
<StgValue><ssdm name="select_ln129_248"/></StgValue>
</operation>

<operation id="3460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3134  %shl_ln703_247 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_248, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_247"/></StgValue>
</operation>

<operation id="3461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3135  %sext_ln703_248 = sext i28 %shl_ln703_247 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_248"/></StgValue>
</operation>

<operation id="3462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3136  %trunc_ln126_186 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_62_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_186"/></StgValue>
</operation>

<operation id="3463" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3137  %icmp_ln128_249 = icmp eq i2 %trunc_ln126_186, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_249"/></StgValue>
</operation>

<operation id="3464" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3140  %icmp_ln129_249 = icmp eq i2 %trunc_ln126_186, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_249"/></StgValue>
</operation>

<operation id="3465" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3141  %sub_ln701_249 = sub i8 0, %input_62_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_249"/></StgValue>
</operation>

<operation id="3466" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3142  %xor_ln128_249 = xor i1 %icmp_ln128_249, true

]]></Node>
<StgValue><ssdm name="xor_ln128_249"/></StgValue>
</operation>

<operation id="3467" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3143  %and_ln129_249 = and i1 %icmp_ln129_249, %xor_ln128_249

]]></Node>
<StgValue><ssdm name="and_ln129_249"/></StgValue>
</operation>

<operation id="3468" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3144  %select_ln128_249 = select i1 %icmp_ln128_249, i8 %input_62_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_249"/></StgValue>
</operation>

<operation id="3469" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3145  %select_ln129_249 = select i1 %and_ln129_249, i8 %sub_ln701_249, i8 %select_ln128_249

]]></Node>
<StgValue><ssdm name="select_ln129_249"/></StgValue>
</operation>

<operation id="3470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3146  %shl_ln703_248 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_249, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_248"/></StgValue>
</operation>

<operation id="3471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3147  %sext_ln703_249 = sext i28 %shl_ln703_248 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_249"/></StgValue>
</operation>

<operation id="3472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3148  %trunc_ln126_187 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_62_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_187"/></StgValue>
</operation>

<operation id="3473" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3149  %icmp_ln128_250 = icmp eq i2 %trunc_ln126_187, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_250"/></StgValue>
</operation>

<operation id="3474" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3152  %icmp_ln129_250 = icmp eq i2 %trunc_ln126_187, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_250"/></StgValue>
</operation>

<operation id="3475" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3153  %sub_ln701_250 = sub i8 0, %input_62_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_250"/></StgValue>
</operation>

<operation id="3476" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3154  %xor_ln128_250 = xor i1 %icmp_ln128_250, true

]]></Node>
<StgValue><ssdm name="xor_ln128_250"/></StgValue>
</operation>

<operation id="3477" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3155  %and_ln129_250 = and i1 %icmp_ln129_250, %xor_ln128_250

]]></Node>
<StgValue><ssdm name="and_ln129_250"/></StgValue>
</operation>

<operation id="3478" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3156  %select_ln128_250 = select i1 %icmp_ln128_250, i8 %input_62_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_250"/></StgValue>
</operation>

<operation id="3479" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3157  %select_ln129_250 = select i1 %and_ln129_250, i8 %sub_ln701_250, i8 %select_ln128_250

]]></Node>
<StgValue><ssdm name="select_ln129_250"/></StgValue>
</operation>

<operation id="3480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3158  %shl_ln703_249 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_250, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_249"/></StgValue>
</operation>

<operation id="3481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3159  %sext_ln703_250 = sext i28 %shl_ln703_249 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_250"/></StgValue>
</operation>

<operation id="3482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3160  %trunc_ln128_61 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_62_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_61"/></StgValue>
</operation>

<operation id="3483" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3161  %icmp_ln128_251 = icmp eq i2 %trunc_ln128_61, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_251"/></StgValue>
</operation>

<operation id="3484" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3164  %icmp_ln129_251 = icmp eq i2 %trunc_ln128_61, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_251"/></StgValue>
</operation>

<operation id="3485" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3165  %sub_ln701_251 = sub i8 0, %input_62_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_251"/></StgValue>
</operation>

<operation id="3486" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3166  %xor_ln128_251 = xor i1 %icmp_ln128_251, true

]]></Node>
<StgValue><ssdm name="xor_ln128_251"/></StgValue>
</operation>

<operation id="3487" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3167  %and_ln129_251 = and i1 %icmp_ln129_251, %xor_ln128_251

]]></Node>
<StgValue><ssdm name="and_ln129_251"/></StgValue>
</operation>

<operation id="3488" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3168  %select_ln128_251 = select i1 %icmp_ln128_251, i8 %input_62_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_251"/></StgValue>
</operation>

<operation id="3489" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3169  %select_ln129_251 = select i1 %and_ln129_251, i8 %sub_ln701_251, i8 %select_ln128_251

]]></Node>
<StgValue><ssdm name="select_ln129_251"/></StgValue>
</operation>

<operation id="3490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3170  %shl_ln703_250 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_251, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_250"/></StgValue>
</operation>

<operation id="3491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3171  %sext_ln703_251 = sext i28 %shl_ln703_250 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_251"/></StgValue>
</operation>

<operation id="3492" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="8" op_0_bw="14">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3172  %packed_weights_63_l = load i8* %packed_weights_63_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_63_l"/></StgValue>
</operation>

<operation id="3493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3173  %trunc_ln126_188 = trunc i8 %packed_weights_63_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_188"/></StgValue>
</operation>

<operation id="3494" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3174  %icmp_ln128_252 = icmp eq i2 %trunc_ln126_188, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_252"/></StgValue>
</operation>

<operation id="3495" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3177  %icmp_ln129_252 = icmp eq i2 %trunc_ln126_188, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_252"/></StgValue>
</operation>

<operation id="3496" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3178  %sub_ln701_252 = sub i8 0, %input_63_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_252"/></StgValue>
</operation>

<operation id="3497" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3179  %xor_ln128_252 = xor i1 %icmp_ln128_252, true

]]></Node>
<StgValue><ssdm name="xor_ln128_252"/></StgValue>
</operation>

<operation id="3498" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3180  %and_ln129_252 = and i1 %icmp_ln129_252, %xor_ln128_252

]]></Node>
<StgValue><ssdm name="and_ln129_252"/></StgValue>
</operation>

<operation id="3499" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3181  %select_ln128_252 = select i1 %icmp_ln128_252, i8 %input_63_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_252"/></StgValue>
</operation>

<operation id="3500" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3182  %select_ln129_252 = select i1 %and_ln129_252, i8 %sub_ln701_252, i8 %select_ln128_252

]]></Node>
<StgValue><ssdm name="select_ln129_252"/></StgValue>
</operation>

<operation id="3501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3183  %shl_ln703_251 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_252, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_251"/></StgValue>
</operation>

<operation id="3502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3184  %sext_ln703_252 = sext i28 %shl_ln703_251 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_252"/></StgValue>
</operation>

<operation id="3503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3185  %trunc_ln126_189 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_63_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln126_189"/></StgValue>
</operation>

<operation id="3504" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3190  %sub_ln701_253 = sub i8 0, %input_63_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_253"/></StgValue>
</operation>

<operation id="3505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3197  %trunc_ln126_190 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_63_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln126_190"/></StgValue>
</operation>

<operation id="3506" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3198  %icmp_ln128_254 = icmp eq i2 %trunc_ln126_190, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_254"/></StgValue>
</operation>

<operation id="3507" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3201  %icmp_ln129_254 = icmp eq i2 %trunc_ln126_190, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_254"/></StgValue>
</operation>

<operation id="3508" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3202  %sub_ln701_254 = sub i8 0, %input_63_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_254"/></StgValue>
</operation>

<operation id="3509" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3203  %xor_ln128_254 = xor i1 %icmp_ln128_254, true

]]></Node>
<StgValue><ssdm name="xor_ln128_254"/></StgValue>
</operation>

<operation id="3510" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3204  %and_ln129_254 = and i1 %icmp_ln129_254, %xor_ln128_254

]]></Node>
<StgValue><ssdm name="and_ln129_254"/></StgValue>
</operation>

<operation id="3511" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3205  %select_ln128_254 = select i1 %icmp_ln128_254, i8 %input_63_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_254"/></StgValue>
</operation>

<operation id="3512" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3206  %select_ln129_254 = select i1 %and_ln129_254, i8 %sub_ln701_254, i8 %select_ln128_254

]]></Node>
<StgValue><ssdm name="select_ln129_254"/></StgValue>
</operation>

<operation id="3513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3207  %shl_ln703_253 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_254, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_253"/></StgValue>
</operation>

<operation id="3514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3208  %sext_ln703_254 = sext i28 %shl_ln703_253 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_254"/></StgValue>
</operation>

<operation id="3515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3209  %trunc_ln128_62 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_63_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln128_62"/></StgValue>
</operation>

<operation id="3516" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3210  %icmp_ln128_255 = icmp eq i2 %trunc_ln128_62, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_255"/></StgValue>
</operation>

<operation id="3517" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3213  %icmp_ln129_255 = icmp eq i2 %trunc_ln128_62, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_255"/></StgValue>
</operation>

<operation id="3518" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3214  %sub_ln701_255 = sub i8 0, %input_63_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_255"/></StgValue>
</operation>

<operation id="3519" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3215  %xor_ln128_255 = xor i1 %icmp_ln128_255, true

]]></Node>
<StgValue><ssdm name="xor_ln128_255"/></StgValue>
</operation>

<operation id="3520" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3216  %and_ln129_255 = and i1 %icmp_ln129_255, %xor_ln128_255

]]></Node>
<StgValue><ssdm name="and_ln129_255"/></StgValue>
</operation>

<operation id="3521" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3217  %select_ln128_255 = select i1 %icmp_ln128_255, i8 %input_63_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_255"/></StgValue>
</operation>

<operation id="3522" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3218  %select_ln129_255 = select i1 %and_ln129_255, i8 %sub_ln701_255, i8 %select_ln128_255

]]></Node>
<StgValue><ssdm name="select_ln129_255"/></StgValue>
</operation>

<operation id="3523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3219  %shl_ln703_254 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_255, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_254"/></StgValue>
</operation>

<operation id="3524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3220  %sext_ln703_255 = sext i28 %shl_ln703_254 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_255"/></StgValue>
</operation>

<operation id="3525" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3222  %add_ln703_33 = add i29 %sext_ln703_1, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="3526" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3247  %add_ln703_47 = add i29 %sext_ln703_15, %sext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln703_47"/></StgValue>
</operation>

<operation id="3527" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3249  %add_ln703_48 = add i29 %sext_ln703_17, %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln703_48"/></StgValue>
</operation>

<operation id="3528" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3253  %add_ln703_50 = add i29 %sext_ln703_19, %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_50"/></StgValue>
</operation>

<operation id="3529" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3255  %add_ln703_51 = add i29 %sext_ln703_21, %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="3530" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3261  %add_ln703_54 = add i29 %sext_ln703_23, %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_54"/></StgValue>
</operation>

<operation id="3531" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3263  %add_ln703_55 = add i29 %sext_ln703_25, %sext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="3532" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3267  %add_ln703_57 = add i29 %sext_ln703_27, %sext_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>

<operation id="3533" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3269  %add_ln703_58 = add i29 %sext_ln703_29, %sext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln703_58"/></StgValue>
</operation>

<operation id="3534" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3278  %add_ln703_63 = add i29 %sext_ln703_31, %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>

<operation id="3535" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3280  %add_ln703_64 = add i29 %sext_ln703_33, %sext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln703_64"/></StgValue>
</operation>

<operation id="3536" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3284  %add_ln703_66 = add i29 %sext_ln703_35, %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln703_66"/></StgValue>
</operation>

<operation id="3537" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3286  %add_ln703_67 = add i29 %sext_ln703_37, %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_67"/></StgValue>
</operation>

<operation id="3538" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3292  %add_ln703_70 = add i29 %sext_ln703_39, %sext_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln703_70"/></StgValue>
</operation>

<operation id="3539" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3294  %add_ln703_71 = add i29 %sext_ln703_41, %sext_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln703_71"/></StgValue>
</operation>

<operation id="3540" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3298  %add_ln703_73 = add i29 %sext_ln703_43, %sext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln703_73"/></StgValue>
</operation>

<operation id="3541" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3300  %add_ln703_74 = add i29 %sext_ln703_45, %sext_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln703_74"/></StgValue>
</operation>

<operation id="3542" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3308  %add_ln703_78 = add i29 %sext_ln703_47, %sext_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln703_78"/></StgValue>
</operation>

<operation id="3543" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3310  %add_ln703_79 = add i29 %sext_ln703_49, %sext_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln703_79"/></StgValue>
</operation>

<operation id="3544" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3314  %add_ln703_81 = add i29 %sext_ln703_51, %sext_ln703_52

]]></Node>
<StgValue><ssdm name="add_ln703_81"/></StgValue>
</operation>

<operation id="3545" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3316  %add_ln703_82 = add i29 %sext_ln703_53, %sext_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln703_82"/></StgValue>
</operation>

<operation id="3546" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3322  %add_ln703_85 = add i29 %sext_ln703_55, %sext_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln703_85"/></StgValue>
</operation>

<operation id="3547" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3324  %add_ln703_86 = add i29 %sext_ln703_57, %sext_ln703_58

]]></Node>
<StgValue><ssdm name="add_ln703_86"/></StgValue>
</operation>

<operation id="3548" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3328  %add_ln703_88 = add i29 %sext_ln703_59, %sext_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln703_88"/></StgValue>
</operation>

<operation id="3549" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3330  %add_ln703_89 = add i29 %sext_ln703_61, %sext_ln703_62

]]></Node>
<StgValue><ssdm name="add_ln703_89"/></StgValue>
</operation>

<operation id="3550" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3341  %add_ln703_95 = add i29 %sext_ln703_63, %sext_ln703_64

]]></Node>
<StgValue><ssdm name="add_ln703_95"/></StgValue>
</operation>

<operation id="3551" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3343  %add_ln703_96 = add i29 %sext_ln703_65, %sext_ln703_66

]]></Node>
<StgValue><ssdm name="add_ln703_96"/></StgValue>
</operation>

<operation id="3552" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3347  %add_ln703_98 = add i29 %sext_ln703_67, %sext_ln703_68

]]></Node>
<StgValue><ssdm name="add_ln703_98"/></StgValue>
</operation>

<operation id="3553" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3349  %add_ln703_99 = add i29 %sext_ln703_69, %sext_ln703_70

]]></Node>
<StgValue><ssdm name="add_ln703_99"/></StgValue>
</operation>

<operation id="3554" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3355  %add_ln703_102 = add i29 %sext_ln703_71, %sext_ln703_72

]]></Node>
<StgValue><ssdm name="add_ln703_102"/></StgValue>
</operation>

<operation id="3555" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3357  %add_ln703_103 = add i29 %sext_ln703_73, %sext_ln703_74

]]></Node>
<StgValue><ssdm name="add_ln703_103"/></StgValue>
</operation>

<operation id="3556" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3361  %add_ln703_105 = add i29 %sext_ln703_75, %sext_ln703_76

]]></Node>
<StgValue><ssdm name="add_ln703_105"/></StgValue>
</operation>

<operation id="3557" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3363  %add_ln703_106 = add i29 %sext_ln703_77, %sext_ln703_78

]]></Node>
<StgValue><ssdm name="add_ln703_106"/></StgValue>
</operation>

<operation id="3558" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3371  %add_ln703_110 = add i29 %sext_ln703_79, %sext_ln703_80

]]></Node>
<StgValue><ssdm name="add_ln703_110"/></StgValue>
</operation>

<operation id="3559" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3373  %add_ln703_111 = add i29 %sext_ln703_81, %sext_ln703_82

]]></Node>
<StgValue><ssdm name="add_ln703_111"/></StgValue>
</operation>

<operation id="3560" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3377  %add_ln703_113 = add i29 %sext_ln703_83, %sext_ln703_84

]]></Node>
<StgValue><ssdm name="add_ln703_113"/></StgValue>
</operation>

<operation id="3561" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3379  %add_ln703_114 = add i29 %sext_ln703_85, %sext_ln703_86

]]></Node>
<StgValue><ssdm name="add_ln703_114"/></StgValue>
</operation>

<operation id="3562" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3385  %add_ln703_117 = add i29 %sext_ln703_87, %sext_ln703_88

]]></Node>
<StgValue><ssdm name="add_ln703_117"/></StgValue>
</operation>

<operation id="3563" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3387  %add_ln703_118 = add i29 %sext_ln703_89, %sext_ln703_90

]]></Node>
<StgValue><ssdm name="add_ln703_118"/></StgValue>
</operation>

<operation id="3564" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3391  %add_ln703_120 = add i29 %sext_ln703_91, %sext_ln703_92

]]></Node>
<StgValue><ssdm name="add_ln703_120"/></StgValue>
</operation>

<operation id="3565" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3393  %add_ln703_121 = add i29 %sext_ln703_93, %sext_ln703_94

]]></Node>
<StgValue><ssdm name="add_ln703_121"/></StgValue>
</operation>

<operation id="3566" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3403  %add_ln703_126 = add i29 %sext_ln703_95, %sext_ln703_96

]]></Node>
<StgValue><ssdm name="add_ln703_126"/></StgValue>
</operation>

<operation id="3567" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3405  %add_ln703_127 = add i29 %sext_ln703_97, %sext_ln703_98

]]></Node>
<StgValue><ssdm name="add_ln703_127"/></StgValue>
</operation>

<operation id="3568" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3409  %add_ln703_129 = add i29 %sext_ln703_99, %sext_ln703_100

]]></Node>
<StgValue><ssdm name="add_ln703_129"/></StgValue>
</operation>

<operation id="3569" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3411  %add_ln703_130 = add i29 %sext_ln703_101, %sext_ln703_102

]]></Node>
<StgValue><ssdm name="add_ln703_130"/></StgValue>
</operation>

<operation id="3570" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3417  %add_ln703_133 = add i29 %sext_ln703_103, %sext_ln703_104

]]></Node>
<StgValue><ssdm name="add_ln703_133"/></StgValue>
</operation>

<operation id="3571" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3419  %add_ln703_134 = add i29 %sext_ln703_105, %sext_ln703_106

]]></Node>
<StgValue><ssdm name="add_ln703_134"/></StgValue>
</operation>

<operation id="3572" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3423  %add_ln703_136 = add i29 %sext_ln703_107, %sext_ln703_108

]]></Node>
<StgValue><ssdm name="add_ln703_136"/></StgValue>
</operation>

<operation id="3573" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3425  %add_ln703_137 = add i29 %sext_ln703_109, %sext_ln703_110

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>

<operation id="3574" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3433  %add_ln703_141 = add i29 %sext_ln703_111, %sext_ln703_112

]]></Node>
<StgValue><ssdm name="add_ln703_141"/></StgValue>
</operation>

<operation id="3575" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3435  %add_ln703_142 = add i29 %sext_ln703_113, %sext_ln703_114

]]></Node>
<StgValue><ssdm name="add_ln703_142"/></StgValue>
</operation>

<operation id="3576" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3439  %add_ln703_144 = add i29 %sext_ln703_115, %sext_ln703_116

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="3577" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3441  %add_ln703_145 = add i29 %sext_ln703_117, %sext_ln703_118

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="3578" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3447  %add_ln703_148 = add i29 %sext_ln703_119, %sext_ln703_120

]]></Node>
<StgValue><ssdm name="add_ln703_148"/></StgValue>
</operation>

<operation id="3579" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3449  %add_ln703_149 = add i29 %sext_ln703_121, %sext_ln703_122

]]></Node>
<StgValue><ssdm name="add_ln703_149"/></StgValue>
</operation>

<operation id="3580" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3453  %add_ln703_151 = add i29 %sext_ln703_123, %sext_ln703_124

]]></Node>
<StgValue><ssdm name="add_ln703_151"/></StgValue>
</operation>

<operation id="3581" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3455  %add_ln703_152 = add i29 %sext_ln703_125, %sext_ln703_126

]]></Node>
<StgValue><ssdm name="add_ln703_152"/></StgValue>
</operation>

<operation id="3582" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3468  %add_ln703_159 = add i29 %sext_ln703_127, %sext_ln703_128

]]></Node>
<StgValue><ssdm name="add_ln703_159"/></StgValue>
</operation>

<operation id="3583" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3470  %add_ln703_160 = add i29 %sext_ln703_129, %sext_ln703_130

]]></Node>
<StgValue><ssdm name="add_ln703_160"/></StgValue>
</operation>

<operation id="3584" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3474  %add_ln703_162 = add i29 %sext_ln703_131, %sext_ln703_132

]]></Node>
<StgValue><ssdm name="add_ln703_162"/></StgValue>
</operation>

<operation id="3585" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3476  %add_ln703_163 = add i29 %sext_ln703_133, %sext_ln703_134

]]></Node>
<StgValue><ssdm name="add_ln703_163"/></StgValue>
</operation>

<operation id="3586" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3482  %add_ln703_166 = add i29 %sext_ln703_135, %sext_ln703_136

]]></Node>
<StgValue><ssdm name="add_ln703_166"/></StgValue>
</operation>

<operation id="3587" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3484  %add_ln703_167 = add i29 %sext_ln703_137, %sext_ln703_138

]]></Node>
<StgValue><ssdm name="add_ln703_167"/></StgValue>
</operation>

<operation id="3588" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3488  %add_ln703_169 = add i29 %sext_ln703_139, %sext_ln703_140

]]></Node>
<StgValue><ssdm name="add_ln703_169"/></StgValue>
</operation>

<operation id="3589" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3490  %add_ln703_170 = add i29 %sext_ln703_141, %sext_ln703_142

]]></Node>
<StgValue><ssdm name="add_ln703_170"/></StgValue>
</operation>

<operation id="3590" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3498  %add_ln703_174 = add i29 %sext_ln703_143, %sext_ln703_144

]]></Node>
<StgValue><ssdm name="add_ln703_174"/></StgValue>
</operation>

<operation id="3591" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3500  %add_ln703_175 = add i29 %sext_ln703_145, %sext_ln703_146

]]></Node>
<StgValue><ssdm name="add_ln703_175"/></StgValue>
</operation>

<operation id="3592" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3504  %add_ln703_177 = add i29 %sext_ln703_147, %sext_ln703_148

]]></Node>
<StgValue><ssdm name="add_ln703_177"/></StgValue>
</operation>

<operation id="3593" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3506  %add_ln703_178 = add i29 %sext_ln703_149, %sext_ln703_150

]]></Node>
<StgValue><ssdm name="add_ln703_178"/></StgValue>
</operation>

<operation id="3594" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3512  %add_ln703_181 = add i29 %sext_ln703_151, %sext_ln703_152

]]></Node>
<StgValue><ssdm name="add_ln703_181"/></StgValue>
</operation>

<operation id="3595" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3514  %add_ln703_182 = add i29 %sext_ln703_153, %sext_ln703_154

]]></Node>
<StgValue><ssdm name="add_ln703_182"/></StgValue>
</operation>

<operation id="3596" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3518  %add_ln703_184 = add i29 %sext_ln703_155, %sext_ln703_156

]]></Node>
<StgValue><ssdm name="add_ln703_184"/></StgValue>
</operation>

<operation id="3597" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3520  %add_ln703_185 = add i29 %sext_ln703_157, %sext_ln703_158

]]></Node>
<StgValue><ssdm name="add_ln703_185"/></StgValue>
</operation>

<operation id="3598" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3530  %add_ln703_190 = add i29 %sext_ln703_159, %sext_ln703_160

]]></Node>
<StgValue><ssdm name="add_ln703_190"/></StgValue>
</operation>

<operation id="3599" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3532  %add_ln703_191 = add i29 %sext_ln703_161, %sext_ln703_162

]]></Node>
<StgValue><ssdm name="add_ln703_191"/></StgValue>
</operation>

<operation id="3600" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3536  %add_ln703_193 = add i29 %sext_ln703_163, %sext_ln703_164

]]></Node>
<StgValue><ssdm name="add_ln703_193"/></StgValue>
</operation>

<operation id="3601" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3538  %add_ln703_194 = add i29 %sext_ln703_165, %sext_ln703_166

]]></Node>
<StgValue><ssdm name="add_ln703_194"/></StgValue>
</operation>

<operation id="3602" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3544  %add_ln703_197 = add i29 %sext_ln703_167, %sext_ln703_168

]]></Node>
<StgValue><ssdm name="add_ln703_197"/></StgValue>
</operation>

<operation id="3603" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3546  %add_ln703_198 = add i29 %sext_ln703_169, %sext_ln703_170

]]></Node>
<StgValue><ssdm name="add_ln703_198"/></StgValue>
</operation>

<operation id="3604" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3550  %add_ln703_200 = add i29 %sext_ln703_171, %sext_ln703_172

]]></Node>
<StgValue><ssdm name="add_ln703_200"/></StgValue>
</operation>

<operation id="3605" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3552  %add_ln703_201 = add i29 %sext_ln703_173, %sext_ln703_174

]]></Node>
<StgValue><ssdm name="add_ln703_201"/></StgValue>
</operation>

<operation id="3606" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3560  %add_ln703_205 = add i29 %sext_ln703_175, %sext_ln703_176

]]></Node>
<StgValue><ssdm name="add_ln703_205"/></StgValue>
</operation>

<operation id="3607" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3562  %add_ln703_206 = add i29 %sext_ln703_177, %sext_ln703_178

]]></Node>
<StgValue><ssdm name="add_ln703_206"/></StgValue>
</operation>

<operation id="3608" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3566  %add_ln703_208 = add i29 %sext_ln703_179, %sext_ln703_180

]]></Node>
<StgValue><ssdm name="add_ln703_208"/></StgValue>
</operation>

<operation id="3609" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3568  %add_ln703_209 = add i29 %sext_ln703_181, %sext_ln703_182

]]></Node>
<StgValue><ssdm name="add_ln703_209"/></StgValue>
</operation>

<operation id="3610" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3574  %add_ln703_212 = add i29 %sext_ln703_183, %sext_ln703_184

]]></Node>
<StgValue><ssdm name="add_ln703_212"/></StgValue>
</operation>

<operation id="3611" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3576  %add_ln703_213 = add i29 %sext_ln703_185, %sext_ln703_186

]]></Node>
<StgValue><ssdm name="add_ln703_213"/></StgValue>
</operation>

<operation id="3612" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3580  %add_ln703_215 = add i29 %sext_ln703_187, %sext_ln703_188

]]></Node>
<StgValue><ssdm name="add_ln703_215"/></StgValue>
</operation>

<operation id="3613" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3582  %add_ln703_216 = add i29 %sext_ln703_189, %sext_ln703_190

]]></Node>
<StgValue><ssdm name="add_ln703_216"/></StgValue>
</operation>

<operation id="3614" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3594  %add_ln703_222 = add i29 %sext_ln703_191, %sext_ln703_192

]]></Node>
<StgValue><ssdm name="add_ln703_222"/></StgValue>
</operation>

<operation id="3615" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3596  %add_ln703_223 = add i29 %sext_ln703_193, %sext_ln703_194

]]></Node>
<StgValue><ssdm name="add_ln703_223"/></StgValue>
</operation>

<operation id="3616" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3600  %add_ln703_225 = add i29 %sext_ln703_195, %sext_ln703_196

]]></Node>
<StgValue><ssdm name="add_ln703_225"/></StgValue>
</operation>

<operation id="3617" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3602  %add_ln703_226 = add i29 %sext_ln703_197, %sext_ln703_198

]]></Node>
<StgValue><ssdm name="add_ln703_226"/></StgValue>
</operation>

<operation id="3618" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3608  %add_ln703_229 = add i29 %sext_ln703_199, %sext_ln703_200

]]></Node>
<StgValue><ssdm name="add_ln703_229"/></StgValue>
</operation>

<operation id="3619" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3610  %add_ln703_230 = add i29 %sext_ln703_201, %sext_ln703_202

]]></Node>
<StgValue><ssdm name="add_ln703_230"/></StgValue>
</operation>

<operation id="3620" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3614  %add_ln703_232 = add i29 %sext_ln703_203, %sext_ln703_204

]]></Node>
<StgValue><ssdm name="add_ln703_232"/></StgValue>
</operation>

<operation id="3621" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3616  %add_ln703_233 = add i29 %sext_ln703_205, %sext_ln703_206

]]></Node>
<StgValue><ssdm name="add_ln703_233"/></StgValue>
</operation>

<operation id="3622" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3624  %add_ln703_237 = add i29 %sext_ln703_207, %sext_ln703_208

]]></Node>
<StgValue><ssdm name="add_ln703_237"/></StgValue>
</operation>

<operation id="3623" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3626  %add_ln703_238 = add i29 %sext_ln703_209, %sext_ln703_210

]]></Node>
<StgValue><ssdm name="add_ln703_238"/></StgValue>
</operation>

<operation id="3624" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3630  %add_ln703_240 = add i29 %sext_ln703_211, %sext_ln703_212

]]></Node>
<StgValue><ssdm name="add_ln703_240"/></StgValue>
</operation>

<operation id="3625" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3632  %add_ln703_241 = add i29 %sext_ln703_213, %sext_ln703_214

]]></Node>
<StgValue><ssdm name="add_ln703_241"/></StgValue>
</operation>

<operation id="3626" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3638  %add_ln703_244 = add i29 %sext_ln703_215, %sext_ln703_216

]]></Node>
<StgValue><ssdm name="add_ln703_244"/></StgValue>
</operation>

<operation id="3627" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3640  %add_ln703_245 = add i29 %sext_ln703_217, %sext_ln703_218

]]></Node>
<StgValue><ssdm name="add_ln703_245"/></StgValue>
</operation>

<operation id="3628" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3644  %add_ln703_247 = add i29 %sext_ln703_219, %sext_ln703_220

]]></Node>
<StgValue><ssdm name="add_ln703_247"/></StgValue>
</operation>

<operation id="3629" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3646  %add_ln703_248 = add i29 %sext_ln703_221, %sext_ln703_222

]]></Node>
<StgValue><ssdm name="add_ln703_248"/></StgValue>
</operation>

<operation id="3630" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3656  %add_ln703_253 = add i29 %sext_ln703_223, %sext_ln703_224

]]></Node>
<StgValue><ssdm name="add_ln703_253"/></StgValue>
</operation>

<operation id="3631" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3658  %add_ln703_254 = add i29 %sext_ln703_225, %sext_ln703_226

]]></Node>
<StgValue><ssdm name="add_ln703_254"/></StgValue>
</operation>

<operation id="3632" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3662  %add_ln703_256 = add i29 %sext_ln703_227, %sext_ln703_228

]]></Node>
<StgValue><ssdm name="add_ln703_256"/></StgValue>
</operation>

<operation id="3633" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3664  %add_ln703_257 = add i29 %sext_ln703_229, %sext_ln703_230

]]></Node>
<StgValue><ssdm name="add_ln703_257"/></StgValue>
</operation>

<operation id="3634" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3670  %add_ln703_260 = add i29 %sext_ln703_231, %sext_ln703_232

]]></Node>
<StgValue><ssdm name="add_ln703_260"/></StgValue>
</operation>

<operation id="3635" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3672  %add_ln703_261 = add i29 %sext_ln703_233, %sext_ln703_234

]]></Node>
<StgValue><ssdm name="add_ln703_261"/></StgValue>
</operation>

<operation id="3636" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3676  %add_ln703_263 = add i29 %sext_ln703_235, %sext_ln703_236

]]></Node>
<StgValue><ssdm name="add_ln703_263"/></StgValue>
</operation>

<operation id="3637" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3678  %add_ln703_264 = add i29 %sext_ln703_237, %sext_ln703_238

]]></Node>
<StgValue><ssdm name="add_ln703_264"/></StgValue>
</operation>

<operation id="3638" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3686  %add_ln703_268 = add i29 %sext_ln703_239, %sext_ln703_240

]]></Node>
<StgValue><ssdm name="add_ln703_268"/></StgValue>
</operation>

<operation id="3639" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3688  %add_ln703_269 = add i29 %sext_ln703_241, %sext_ln703_242

]]></Node>
<StgValue><ssdm name="add_ln703_269"/></StgValue>
</operation>

<operation id="3640" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3692  %add_ln703_271 = add i29 %sext_ln703_243, %sext_ln703_244

]]></Node>
<StgValue><ssdm name="add_ln703_271"/></StgValue>
</operation>

<operation id="3641" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3694  %add_ln703_272 = add i29 %sext_ln703_245, %sext_ln703_246

]]></Node>
<StgValue><ssdm name="add_ln703_272"/></StgValue>
</operation>

<operation id="3642" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3700  %add_ln703_275 = add i29 %sext_ln703_247, %sext_ln703_248

]]></Node>
<StgValue><ssdm name="add_ln703_275"/></StgValue>
</operation>

<operation id="3643" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3702  %add_ln703_276 = add i29 %sext_ln703_249, %sext_ln703_250

]]></Node>
<StgValue><ssdm name="add_ln703_276"/></StgValue>
</operation>

<operation id="3644" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3706  %add_ln703_278 = add i29 %sext_ln703_251, %sext_ln703_252

]]></Node>
<StgValue><ssdm name="add_ln703_278"/></StgValue>
</operation>

<operation id="3645" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4048" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3708  %add_ln703_279 = add i29 %sext_ln703_254, %sext_ln703_255

]]></Node>
<StgValue><ssdm name="add_ln703_279"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="3646" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="38" op_0_bw="11">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:93  %output_0_V_load = load i38* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="3647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:96  %shl_ln = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="3648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="38" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:97  %sext_ln703 = sext i28 %shl_ln to i38

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="3649" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:123  %icmp_ln128_3 = icmp eq i2 %trunc_ln, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_3"/></StgValue>
</operation>

<operation id="3650" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:126  %icmp_ln129_3 = icmp eq i2 %trunc_ln, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_3"/></StgValue>
</operation>

<operation id="3651" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:127  %sub_ln701_3 = sub i8 0, %input_0_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_3"/></StgValue>
</operation>

<operation id="3652" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:128  %xor_ln128_3 = xor i1 %icmp_ln128_3, true

]]></Node>
<StgValue><ssdm name="xor_ln128_3"/></StgValue>
</operation>

<operation id="3653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:129  %and_ln129_3 = and i1 %icmp_ln129_3, %xor_ln128_3

]]></Node>
<StgValue><ssdm name="and_ln129_3"/></StgValue>
</operation>

<operation id="3654" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:130  %select_ln128_3 = select i1 %icmp_ln128_3, i8 %input_0_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_3"/></StgValue>
</operation>

<operation id="3655" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:131  %select_ln129_3 = select i1 %and_ln129_3, i8 %sub_ln701_3, i8 %select_ln128_3

]]></Node>
<StgValue><ssdm name="select_ln129_3"/></StgValue>
</operation>

<operation id="3656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:132  %shl_ln703_3 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_3, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_3"/></StgValue>
</operation>

<operation id="3657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:133  %sext_ln703_3 = sext i28 %shl_ln703_3 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="3658" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:136  %icmp_ln128_4 = icmp eq i2 %trunc_ln126_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_4"/></StgValue>
</operation>

<operation id="3659" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:139  %icmp_ln129_4 = icmp eq i2 %trunc_ln126_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_4"/></StgValue>
</operation>

<operation id="3660" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:140  %sub_ln701_4 = sub i8 0, %input_1_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_4"/></StgValue>
</operation>

<operation id="3661" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:141  %xor_ln128_4 = xor i1 %icmp_ln128_4, true

]]></Node>
<StgValue><ssdm name="xor_ln128_4"/></StgValue>
</operation>

<operation id="3662" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:142  %and_ln129_4 = and i1 %icmp_ln129_4, %xor_ln128_4

]]></Node>
<StgValue><ssdm name="and_ln129_4"/></StgValue>
</operation>

<operation id="3663" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:143  %select_ln128_4 = select i1 %icmp_ln128_4, i8 %input_1_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_4"/></StgValue>
</operation>

<operation id="3664" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:144  %select_ln129_4 = select i1 %and_ln129_4, i8 %sub_ln701_4, i8 %select_ln128_4

]]></Node>
<StgValue><ssdm name="select_ln129_4"/></StgValue>
</operation>

<operation id="3665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:145  %shl_ln703_4 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_4, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_4"/></StgValue>
</operation>

<operation id="3666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:146  %sext_ln703_4 = sext i28 %shl_ln703_4 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="3667" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:148  %icmp_ln128_5 = icmp eq i2 %trunc_ln126_8, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_5"/></StgValue>
</operation>

<operation id="3668" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:151  %icmp_ln129_5 = icmp eq i2 %trunc_ln126_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_5"/></StgValue>
</operation>

<operation id="3669" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:152  %sub_ln701_5 = sub i8 0, %input_1_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_5"/></StgValue>
</operation>

<operation id="3670" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:153  %xor_ln128_5 = xor i1 %icmp_ln128_5, true

]]></Node>
<StgValue><ssdm name="xor_ln128_5"/></StgValue>
</operation>

<operation id="3671" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:154  %and_ln129_5 = and i1 %icmp_ln129_5, %xor_ln128_5

]]></Node>
<StgValue><ssdm name="and_ln129_5"/></StgValue>
</operation>

<operation id="3672" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:155  %select_ln128_5 = select i1 %icmp_ln128_5, i8 %input_1_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_5"/></StgValue>
</operation>

<operation id="3673" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:156  %select_ln129_5 = select i1 %and_ln129_5, i8 %sub_ln701_5, i8 %select_ln128_5

]]></Node>
<StgValue><ssdm name="select_ln129_5"/></StgValue>
</operation>

<operation id="3674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:157  %shl_ln703_5 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_5, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_5"/></StgValue>
</operation>

<operation id="3675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:158  %sext_ln703_5 = sext i28 %shl_ln703_5 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="3676" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:160  %icmp_ln128_6 = icmp eq i2 %trunc_ln126_9, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_6"/></StgValue>
</operation>

<operation id="3677" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:163  %icmp_ln129_6 = icmp eq i2 %trunc_ln126_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_6"/></StgValue>
</operation>

<operation id="3678" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:164  %sub_ln701_6 = sub i8 0, %input_1_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_6"/></StgValue>
</operation>

<operation id="3679" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:165  %xor_ln128_6 = xor i1 %icmp_ln128_6, true

]]></Node>
<StgValue><ssdm name="xor_ln128_6"/></StgValue>
</operation>

<operation id="3680" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:166  %and_ln129_6 = and i1 %icmp_ln129_6, %xor_ln128_6

]]></Node>
<StgValue><ssdm name="and_ln129_6"/></StgValue>
</operation>

<operation id="3681" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:167  %select_ln128_6 = select i1 %icmp_ln128_6, i8 %input_1_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_6"/></StgValue>
</operation>

<operation id="3682" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:168  %select_ln129_6 = select i1 %and_ln129_6, i8 %sub_ln701_6, i8 %select_ln128_6

]]></Node>
<StgValue><ssdm name="select_ln129_6"/></StgValue>
</operation>

<operation id="3683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:169  %shl_ln703_6 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_6, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_6"/></StgValue>
</operation>

<operation id="3684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:170  %sext_ln703_6 = sext i28 %shl_ln703_6 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="3685" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:172  %icmp_ln128_7 = icmp eq i2 %trunc_ln128_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_7"/></StgValue>
</operation>

<operation id="3686" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:175  %icmp_ln129_7 = icmp eq i2 %trunc_ln128_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_7"/></StgValue>
</operation>

<operation id="3687" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:176  %sub_ln701_7 = sub i8 0, %input_1_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_7"/></StgValue>
</operation>

<operation id="3688" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:177  %xor_ln128_7 = xor i1 %icmp_ln128_7, true

]]></Node>
<StgValue><ssdm name="xor_ln128_7"/></StgValue>
</operation>

<operation id="3689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:178  %and_ln129_7 = and i1 %icmp_ln129_7, %xor_ln128_7

]]></Node>
<StgValue><ssdm name="and_ln129_7"/></StgValue>
</operation>

<operation id="3690" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:179  %select_ln128_7 = select i1 %icmp_ln128_7, i8 %input_1_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_7"/></StgValue>
</operation>

<operation id="3691" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:180  %select_ln129_7 = select i1 %and_ln129_7, i8 %sub_ln701_7, i8 %select_ln128_7

]]></Node>
<StgValue><ssdm name="select_ln129_7"/></StgValue>
</operation>

<operation id="3692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:181  %shl_ln703_7 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_7, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_7"/></StgValue>
</operation>

<operation id="3693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:182  %sext_ln703_7 = sext i28 %shl_ln703_7 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="3694" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:185  %icmp_ln128_8 = icmp eq i2 %trunc_ln126_6, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_8"/></StgValue>
</operation>

<operation id="3695" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:188  %icmp_ln129_8 = icmp eq i2 %trunc_ln126_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_8"/></StgValue>
</operation>

<operation id="3696" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:189  %sub_ln701_8 = sub i8 0, %input_2_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_8"/></StgValue>
</operation>

<operation id="3697" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:190  %xor_ln128_8 = xor i1 %icmp_ln128_8, true

]]></Node>
<StgValue><ssdm name="xor_ln128_8"/></StgValue>
</operation>

<operation id="3698" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:191  %and_ln129_8 = and i1 %icmp_ln129_8, %xor_ln128_8

]]></Node>
<StgValue><ssdm name="and_ln129_8"/></StgValue>
</operation>

<operation id="3699" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:192  %select_ln128_8 = select i1 %icmp_ln128_8, i8 %input_2_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_8"/></StgValue>
</operation>

<operation id="3700" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:193  %select_ln129_8 = select i1 %and_ln129_8, i8 %sub_ln701_8, i8 %select_ln128_8

]]></Node>
<StgValue><ssdm name="select_ln129_8"/></StgValue>
</operation>

<operation id="3701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:194  %shl_ln703_8 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_8, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_8"/></StgValue>
</operation>

<operation id="3702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:195  %sext_ln703_8 = sext i28 %shl_ln703_8 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="3703" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:197  %icmp_ln128_9 = icmp eq i2 %trunc_ln126_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_9"/></StgValue>
</operation>

<operation id="3704" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:200  %icmp_ln129_9 = icmp eq i2 %trunc_ln126_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_9"/></StgValue>
</operation>

<operation id="3705" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:201  %sub_ln701_9 = sub i8 0, %input_2_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_9"/></StgValue>
</operation>

<operation id="3706" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:202  %xor_ln128_9 = xor i1 %icmp_ln128_9, true

]]></Node>
<StgValue><ssdm name="xor_ln128_9"/></StgValue>
</operation>

<operation id="3707" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:203  %and_ln129_9 = and i1 %icmp_ln129_9, %xor_ln128_9

]]></Node>
<StgValue><ssdm name="and_ln129_9"/></StgValue>
</operation>

<operation id="3708" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:204  %select_ln128_9 = select i1 %icmp_ln128_9, i8 %input_2_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_9"/></StgValue>
</operation>

<operation id="3709" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:205  %select_ln129_9 = select i1 %and_ln129_9, i8 %sub_ln701_9, i8 %select_ln128_9

]]></Node>
<StgValue><ssdm name="select_ln129_9"/></StgValue>
</operation>

<operation id="3710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:206  %shl_ln703_9 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_9, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_9"/></StgValue>
</operation>

<operation id="3711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:207  %sext_ln703_9 = sext i28 %shl_ln703_9 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="3712" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:209  %icmp_ln128_10 = icmp eq i2 %trunc_ln126_5, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_10"/></StgValue>
</operation>

<operation id="3713" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:212  %icmp_ln129_10 = icmp eq i2 %trunc_ln126_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_10"/></StgValue>
</operation>

<operation id="3714" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:213  %sub_ln701_10 = sub i8 0, %input_2_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_10"/></StgValue>
</operation>

<operation id="3715" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:214  %xor_ln128_10 = xor i1 %icmp_ln128_10, true

]]></Node>
<StgValue><ssdm name="xor_ln128_10"/></StgValue>
</operation>

<operation id="3716" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:215  %and_ln129_10 = and i1 %icmp_ln129_10, %xor_ln128_10

]]></Node>
<StgValue><ssdm name="and_ln129_10"/></StgValue>
</operation>

<operation id="3717" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:216  %select_ln128_10 = select i1 %icmp_ln128_10, i8 %input_2_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_10"/></StgValue>
</operation>

<operation id="3718" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:217  %select_ln129_10 = select i1 %and_ln129_10, i8 %sub_ln701_10, i8 %select_ln128_10

]]></Node>
<StgValue><ssdm name="select_ln129_10"/></StgValue>
</operation>

<operation id="3719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:218  %shl_ln703_s = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_10, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_s"/></StgValue>
</operation>

<operation id="3720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:219  %sext_ln703_10 = sext i28 %shl_ln703_s to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="3721" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:221  %icmp_ln128_11 = icmp eq i2 %trunc_ln128_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_11"/></StgValue>
</operation>

<operation id="3722" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:224  %icmp_ln129_11 = icmp eq i2 %trunc_ln128_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_11"/></StgValue>
</operation>

<operation id="3723" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:225  %sub_ln701_11 = sub i8 0, %input_2_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_11"/></StgValue>
</operation>

<operation id="3724" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:226  %xor_ln128_11 = xor i1 %icmp_ln128_11, true

]]></Node>
<StgValue><ssdm name="xor_ln128_11"/></StgValue>
</operation>

<operation id="3725" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:227  %and_ln129_11 = and i1 %icmp_ln129_11, %xor_ln128_11

]]></Node>
<StgValue><ssdm name="and_ln129_11"/></StgValue>
</operation>

<operation id="3726" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:228  %select_ln128_11 = select i1 %icmp_ln128_11, i8 %input_2_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_11"/></StgValue>
</operation>

<operation id="3727" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:229  %select_ln129_11 = select i1 %and_ln129_11, i8 %sub_ln701_11, i8 %select_ln128_11

]]></Node>
<StgValue><ssdm name="select_ln129_11"/></StgValue>
</operation>

<operation id="3728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:230  %shl_ln703_10 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_11, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_10"/></StgValue>
</operation>

<operation id="3729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:231  %sext_ln703_11 = sext i28 %shl_ln703_10 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="3730" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:234  %icmp_ln128_12 = icmp eq i2 %trunc_ln126_7, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_12"/></StgValue>
</operation>

<operation id="3731" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:237  %icmp_ln129_12 = icmp eq i2 %trunc_ln126_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_12"/></StgValue>
</operation>

<operation id="3732" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:238  %sub_ln701_12 = sub i8 0, %input_3_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_12"/></StgValue>
</operation>

<operation id="3733" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:239  %xor_ln128_12 = xor i1 %icmp_ln128_12, true

]]></Node>
<StgValue><ssdm name="xor_ln128_12"/></StgValue>
</operation>

<operation id="3734" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:240  %and_ln129_12 = and i1 %icmp_ln129_12, %xor_ln128_12

]]></Node>
<StgValue><ssdm name="and_ln129_12"/></StgValue>
</operation>

<operation id="3735" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:241  %select_ln128_12 = select i1 %icmp_ln128_12, i8 %input_3_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_12"/></StgValue>
</operation>

<operation id="3736" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:242  %select_ln129_12 = select i1 %and_ln129_12, i8 %sub_ln701_12, i8 %select_ln128_12

]]></Node>
<StgValue><ssdm name="select_ln129_12"/></StgValue>
</operation>

<operation id="3737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:243  %shl_ln703_11 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_12, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_11"/></StgValue>
</operation>

<operation id="3738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:244  %sext_ln703_12 = sext i28 %shl_ln703_11 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="3739" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:246  %icmp_ln128_13 = icmp eq i2 %trunc_ln126_s, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_13"/></StgValue>
</operation>

<operation id="3740" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:249  %icmp_ln129_13 = icmp eq i2 %trunc_ln126_s, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_13"/></StgValue>
</operation>

<operation id="3741" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:250  %sub_ln701_13 = sub i8 0, %input_3_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_13"/></StgValue>
</operation>

<operation id="3742" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:251  %xor_ln128_13 = xor i1 %icmp_ln128_13, true

]]></Node>
<StgValue><ssdm name="xor_ln128_13"/></StgValue>
</operation>

<operation id="3743" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:252  %and_ln129_13 = and i1 %icmp_ln129_13, %xor_ln128_13

]]></Node>
<StgValue><ssdm name="and_ln129_13"/></StgValue>
</operation>

<operation id="3744" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:253  %select_ln128_13 = select i1 %icmp_ln128_13, i8 %input_3_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_13"/></StgValue>
</operation>

<operation id="3745" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:254  %select_ln129_13 = select i1 %and_ln129_13, i8 %sub_ln701_13, i8 %select_ln128_13

]]></Node>
<StgValue><ssdm name="select_ln129_13"/></StgValue>
</operation>

<operation id="3746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:255  %shl_ln703_12 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_13, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_12"/></StgValue>
</operation>

<operation id="3747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:256  %sext_ln703_13 = sext i28 %shl_ln703_12 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="3748" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:258  %icmp_ln128_14 = icmp eq i2 %trunc_ln126_10, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_14"/></StgValue>
</operation>

<operation id="3749" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:261  %icmp_ln129_14 = icmp eq i2 %trunc_ln126_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_14"/></StgValue>
</operation>

<operation id="3750" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:262  %sub_ln701_14 = sub i8 0, %input_3_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_14"/></StgValue>
</operation>

<operation id="3751" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:263  %xor_ln128_14 = xor i1 %icmp_ln128_14, true

]]></Node>
<StgValue><ssdm name="xor_ln128_14"/></StgValue>
</operation>

<operation id="3752" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:264  %and_ln129_14 = and i1 %icmp_ln129_14, %xor_ln128_14

]]></Node>
<StgValue><ssdm name="and_ln129_14"/></StgValue>
</operation>

<operation id="3753" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:265  %select_ln128_14 = select i1 %icmp_ln128_14, i8 %input_3_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_14"/></StgValue>
</operation>

<operation id="3754" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:266  %select_ln129_14 = select i1 %and_ln129_14, i8 %sub_ln701_14, i8 %select_ln128_14

]]></Node>
<StgValue><ssdm name="select_ln129_14"/></StgValue>
</operation>

<operation id="3755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:267  %shl_ln703_13 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_14, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_13"/></StgValue>
</operation>

<operation id="3756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:268  %sext_ln703_14 = sext i28 %shl_ln703_13 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="3757" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3186  %icmp_ln128_253 = icmp eq i2 %trunc_ln126_189, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_253"/></StgValue>
</operation>

<operation id="3758" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3189  %icmp_ln129_253 = icmp eq i2 %trunc_ln126_189, -2

]]></Node>
<StgValue><ssdm name="icmp_ln129_253"/></StgValue>
</operation>

<operation id="3759" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3191  %xor_ln128_253 = xor i1 %icmp_ln128_253, true

]]></Node>
<StgValue><ssdm name="xor_ln128_253"/></StgValue>
</operation>

<operation id="3760" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3192  %and_ln129_253 = and i1 %icmp_ln129_253, %xor_ln128_253

]]></Node>
<StgValue><ssdm name="and_ln129_253"/></StgValue>
</operation>

<operation id="3761" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3193  %select_ln128_253 = select i1 %icmp_ln128_253, i8 %input_63_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_253"/></StgValue>
</operation>

<operation id="3762" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3194  %select_ln129_253 = select i1 %and_ln129_253, i8 %sub_ln701_253, i8 %select_ln128_253

]]></Node>
<StgValue><ssdm name="select_ln129_253"/></StgValue>
</operation>

<operation id="3763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3195  %shl_ln703_252 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_253, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_252"/></StgValue>
</operation>

<operation id="3764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="30" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3196  %sext_ln703_253 = sext i28 %shl_ln703_252 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_253"/></StgValue>
</operation>

<operation id="3765" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3221  %add_ln703 = add i38 %output_0_V_load, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="3766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="38" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3223  %sext_ln703_256 = sext i29 %add_ln703_33 to i38

]]></Node>
<StgValue><ssdm name="sext_ln703_256"/></StgValue>
</operation>

<operation id="3767" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3224  %add_ln703_34 = add i38 %sext_ln703_256, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="3768" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3225  %add_ln703_35 = add i29 %sext_ln703_3, %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="3769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3226  %sext_ln703_257 = sext i29 %add_ln703_35 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_257"/></StgValue>
</operation>

<operation id="3770" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3227  %add_ln703_36 = add i29 %sext_ln703_5, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="3771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3228  %sext_ln703_258 = sext i29 %add_ln703_36 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_258"/></StgValue>
</operation>

<operation id="3772" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3229  %add_ln703_37 = add i30 %sext_ln703_258, %sext_ln703_257

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="3773" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3232  %add_ln703_39 = add i29 %sext_ln703_7, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="3774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3233  %sext_ln703_260 = sext i29 %add_ln703_39 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_260"/></StgValue>
</operation>

<operation id="3775" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3234  %add_ln703_40 = add i29 %sext_ln703_9, %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="3776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3235  %sext_ln703_261 = sext i29 %add_ln703_40 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_261"/></StgValue>
</operation>

<operation id="3777" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3236  %add_ln703_41 = add i30 %sext_ln703_261, %sext_ln703_260

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="3778" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3238  %add_ln703_42 = add i29 %sext_ln703_11, %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_42"/></StgValue>
</operation>

<operation id="3779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3239  %sext_ln703_263 = sext i29 %add_ln703_42 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_263"/></StgValue>
</operation>

<operation id="3780" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3240  %add_ln703_43 = add i29 %sext_ln703_13, %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="3781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3241  %sext_ln703_264 = sext i29 %add_ln703_43 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_264"/></StgValue>
</operation>

<operation id="3782" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3242  %add_ln703_44 = add i30 %sext_ln703_264, %sext_ln703_263

]]></Node>
<StgValue><ssdm name="add_ln703_44"/></StgValue>
</operation>

<operation id="3783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3248  %sext_ln703_267 = sext i29 %add_ln703_47 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_267"/></StgValue>
</operation>

<operation id="3784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3250  %sext_ln703_268 = sext i29 %add_ln703_48 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_268"/></StgValue>
</operation>

<operation id="3785" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3251  %add_ln703_49 = add i30 %sext_ln703_268, %sext_ln703_267

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="3786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3252  %sext_ln703_269 = sext i30 %add_ln703_49 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_269"/></StgValue>
</operation>

<operation id="3787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3254  %sext_ln703_270 = sext i29 %add_ln703_50 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_270"/></StgValue>
</operation>

<operation id="3788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3256  %sext_ln703_271 = sext i29 %add_ln703_51 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_271"/></StgValue>
</operation>

<operation id="3789" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3257  %add_ln703_52 = add i30 %sext_ln703_271, %sext_ln703_270

]]></Node>
<StgValue><ssdm name="add_ln703_52"/></StgValue>
</operation>

<operation id="3790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3258  %sext_ln703_272 = sext i30 %add_ln703_52 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_272"/></StgValue>
</operation>

<operation id="3791" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3259  %add_ln703_53 = add i31 %sext_ln703_272, %sext_ln703_269

]]></Node>
<StgValue><ssdm name="add_ln703_53"/></StgValue>
</operation>

<operation id="3792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3260  %sext_ln703_273 = sext i31 %add_ln703_53 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_273"/></StgValue>
</operation>

<operation id="3793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3262  %sext_ln703_274 = sext i29 %add_ln703_54 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_274"/></StgValue>
</operation>

<operation id="3794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3264  %sext_ln703_275 = sext i29 %add_ln703_55 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_275"/></StgValue>
</operation>

<operation id="3795" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3265  %add_ln703_56 = add i30 %sext_ln703_275, %sext_ln703_274

]]></Node>
<StgValue><ssdm name="add_ln703_56"/></StgValue>
</operation>

<operation id="3796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3266  %sext_ln703_276 = sext i30 %add_ln703_56 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_276"/></StgValue>
</operation>

<operation id="3797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3268  %sext_ln703_277 = sext i29 %add_ln703_57 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_277"/></StgValue>
</operation>

<operation id="3798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3270  %sext_ln703_278 = sext i29 %add_ln703_58 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_278"/></StgValue>
</operation>

<operation id="3799" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3271  %add_ln703_59 = add i30 %sext_ln703_278, %sext_ln703_277

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="3800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3272  %sext_ln703_279 = sext i30 %add_ln703_59 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_279"/></StgValue>
</operation>

<operation id="3801" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3273  %add_ln703_60 = add i31 %sext_ln703_279, %sext_ln703_276

]]></Node>
<StgValue><ssdm name="add_ln703_60"/></StgValue>
</operation>

<operation id="3802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3274  %sext_ln703_280 = sext i31 %add_ln703_60 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_280"/></StgValue>
</operation>

<operation id="3803" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3275  %add_ln703_61 = add i32 %sext_ln703_280, %sext_ln703_273

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="3804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3279  %sext_ln703_282 = sext i29 %add_ln703_63 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_282"/></StgValue>
</operation>

<operation id="3805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3281  %sext_ln703_283 = sext i29 %add_ln703_64 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_283"/></StgValue>
</operation>

<operation id="3806" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3282  %add_ln703_65 = add i30 %sext_ln703_283, %sext_ln703_282

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>

<operation id="3807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3283  %sext_ln703_284 = sext i30 %add_ln703_65 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_284"/></StgValue>
</operation>

<operation id="3808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3285  %sext_ln703_285 = sext i29 %add_ln703_66 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_285"/></StgValue>
</operation>

<operation id="3809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3287  %sext_ln703_286 = sext i29 %add_ln703_67 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_286"/></StgValue>
</operation>

<operation id="3810" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3288  %add_ln703_68 = add i30 %sext_ln703_286, %sext_ln703_285

]]></Node>
<StgValue><ssdm name="add_ln703_68"/></StgValue>
</operation>

<operation id="3811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3289  %sext_ln703_287 = sext i30 %add_ln703_68 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_287"/></StgValue>
</operation>

<operation id="3812" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3290  %add_ln703_69 = add i31 %sext_ln703_287, %sext_ln703_284

]]></Node>
<StgValue><ssdm name="add_ln703_69"/></StgValue>
</operation>

<operation id="3813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3291  %sext_ln703_288 = sext i31 %add_ln703_69 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_288"/></StgValue>
</operation>

<operation id="3814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3293  %sext_ln703_289 = sext i29 %add_ln703_70 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_289"/></StgValue>
</operation>

<operation id="3815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3295  %sext_ln703_290 = sext i29 %add_ln703_71 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_290"/></StgValue>
</operation>

<operation id="3816" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3296  %add_ln703_72 = add i30 %sext_ln703_290, %sext_ln703_289

]]></Node>
<StgValue><ssdm name="add_ln703_72"/></StgValue>
</operation>

<operation id="3817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3297  %sext_ln703_291 = sext i30 %add_ln703_72 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_291"/></StgValue>
</operation>

<operation id="3818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3299  %sext_ln703_292 = sext i29 %add_ln703_73 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_292"/></StgValue>
</operation>

<operation id="3819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3301  %sext_ln703_293 = sext i29 %add_ln703_74 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_293"/></StgValue>
</operation>

<operation id="3820" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3302  %add_ln703_75 = add i30 %sext_ln703_293, %sext_ln703_292

]]></Node>
<StgValue><ssdm name="add_ln703_75"/></StgValue>
</operation>

<operation id="3821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3303  %sext_ln703_294 = sext i30 %add_ln703_75 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_294"/></StgValue>
</operation>

<operation id="3822" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3304  %add_ln703_76 = add i31 %sext_ln703_294, %sext_ln703_291

]]></Node>
<StgValue><ssdm name="add_ln703_76"/></StgValue>
</operation>

<operation id="3823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3305  %sext_ln703_295 = sext i31 %add_ln703_76 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_295"/></StgValue>
</operation>

<operation id="3824" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3306  %add_ln703_77 = add i32 %sext_ln703_295, %sext_ln703_288

]]></Node>
<StgValue><ssdm name="add_ln703_77"/></StgValue>
</operation>

<operation id="3825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3309  %sext_ln703_297 = sext i29 %add_ln703_78 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_297"/></StgValue>
</operation>

<operation id="3826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3311  %sext_ln703_298 = sext i29 %add_ln703_79 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_298"/></StgValue>
</operation>

<operation id="3827" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3312  %add_ln703_80 = add i30 %sext_ln703_298, %sext_ln703_297

]]></Node>
<StgValue><ssdm name="add_ln703_80"/></StgValue>
</operation>

<operation id="3828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3313  %sext_ln703_299 = sext i30 %add_ln703_80 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_299"/></StgValue>
</operation>

<operation id="3829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3315  %sext_ln703_300 = sext i29 %add_ln703_81 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_300"/></StgValue>
</operation>

<operation id="3830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3317  %sext_ln703_301 = sext i29 %add_ln703_82 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_301"/></StgValue>
</operation>

<operation id="3831" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3318  %add_ln703_83 = add i30 %sext_ln703_301, %sext_ln703_300

]]></Node>
<StgValue><ssdm name="add_ln703_83"/></StgValue>
</operation>

<operation id="3832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3319  %sext_ln703_302 = sext i30 %add_ln703_83 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_302"/></StgValue>
</operation>

<operation id="3833" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3320  %add_ln703_84 = add i31 %sext_ln703_302, %sext_ln703_299

]]></Node>
<StgValue><ssdm name="add_ln703_84"/></StgValue>
</operation>

<operation id="3834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3321  %sext_ln703_303 = sext i31 %add_ln703_84 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_303"/></StgValue>
</operation>

<operation id="3835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3323  %sext_ln703_304 = sext i29 %add_ln703_85 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_304"/></StgValue>
</operation>

<operation id="3836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3325  %sext_ln703_305 = sext i29 %add_ln703_86 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_305"/></StgValue>
</operation>

<operation id="3837" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3326  %add_ln703_87 = add i30 %sext_ln703_305, %sext_ln703_304

]]></Node>
<StgValue><ssdm name="add_ln703_87"/></StgValue>
</operation>

<operation id="3838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3327  %sext_ln703_306 = sext i30 %add_ln703_87 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_306"/></StgValue>
</operation>

<operation id="3839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3329  %sext_ln703_307 = sext i29 %add_ln703_88 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_307"/></StgValue>
</operation>

<operation id="3840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3331  %sext_ln703_308 = sext i29 %add_ln703_89 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_308"/></StgValue>
</operation>

<operation id="3841" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3332  %add_ln703_90 = add i30 %sext_ln703_308, %sext_ln703_307

]]></Node>
<StgValue><ssdm name="add_ln703_90"/></StgValue>
</operation>

<operation id="3842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3333  %sext_ln703_309 = sext i30 %add_ln703_90 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_309"/></StgValue>
</operation>

<operation id="3843" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3334  %add_ln703_91 = add i31 %sext_ln703_309, %sext_ln703_306

]]></Node>
<StgValue><ssdm name="add_ln703_91"/></StgValue>
</operation>

<operation id="3844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3335  %sext_ln703_310 = sext i31 %add_ln703_91 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_310"/></StgValue>
</operation>

<operation id="3845" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3336  %add_ln703_92 = add i32 %sext_ln703_310, %sext_ln703_303

]]></Node>
<StgValue><ssdm name="add_ln703_92"/></StgValue>
</operation>

<operation id="3846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3342  %sext_ln703_313 = sext i29 %add_ln703_95 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_313"/></StgValue>
</operation>

<operation id="3847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3344  %sext_ln703_314 = sext i29 %add_ln703_96 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_314"/></StgValue>
</operation>

<operation id="3848" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3345  %add_ln703_97 = add i30 %sext_ln703_314, %sext_ln703_313

]]></Node>
<StgValue><ssdm name="add_ln703_97"/></StgValue>
</operation>

<operation id="3849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3346  %sext_ln703_315 = sext i30 %add_ln703_97 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_315"/></StgValue>
</operation>

<operation id="3850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3348  %sext_ln703_316 = sext i29 %add_ln703_98 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_316"/></StgValue>
</operation>

<operation id="3851" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3350  %sext_ln703_317 = sext i29 %add_ln703_99 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_317"/></StgValue>
</operation>

<operation id="3852" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3351  %add_ln703_100 = add i30 %sext_ln703_317, %sext_ln703_316

]]></Node>
<StgValue><ssdm name="add_ln703_100"/></StgValue>
</operation>

<operation id="3853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3352  %sext_ln703_318 = sext i30 %add_ln703_100 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_318"/></StgValue>
</operation>

<operation id="3854" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3353  %add_ln703_101 = add i31 %sext_ln703_318, %sext_ln703_315

]]></Node>
<StgValue><ssdm name="add_ln703_101"/></StgValue>
</operation>

<operation id="3855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3354  %sext_ln703_319 = sext i31 %add_ln703_101 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_319"/></StgValue>
</operation>

<operation id="3856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3356  %sext_ln703_320 = sext i29 %add_ln703_102 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_320"/></StgValue>
</operation>

<operation id="3857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3358  %sext_ln703_321 = sext i29 %add_ln703_103 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_321"/></StgValue>
</operation>

<operation id="3858" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3359  %add_ln703_104 = add i30 %sext_ln703_321, %sext_ln703_320

]]></Node>
<StgValue><ssdm name="add_ln703_104"/></StgValue>
</operation>

<operation id="3859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3360  %sext_ln703_322 = sext i30 %add_ln703_104 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_322"/></StgValue>
</operation>

<operation id="3860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3362  %sext_ln703_323 = sext i29 %add_ln703_105 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_323"/></StgValue>
</operation>

<operation id="3861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3364  %sext_ln703_324 = sext i29 %add_ln703_106 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_324"/></StgValue>
</operation>

<operation id="3862" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3365  %add_ln703_107 = add i30 %sext_ln703_324, %sext_ln703_323

]]></Node>
<StgValue><ssdm name="add_ln703_107"/></StgValue>
</operation>

<operation id="3863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3366  %sext_ln703_325 = sext i30 %add_ln703_107 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_325"/></StgValue>
</operation>

<operation id="3864" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3367  %add_ln703_108 = add i31 %sext_ln703_325, %sext_ln703_322

]]></Node>
<StgValue><ssdm name="add_ln703_108"/></StgValue>
</operation>

<operation id="3865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3368  %sext_ln703_326 = sext i31 %add_ln703_108 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_326"/></StgValue>
</operation>

<operation id="3866" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3369  %add_ln703_109 = add i32 %sext_ln703_326, %sext_ln703_319

]]></Node>
<StgValue><ssdm name="add_ln703_109"/></StgValue>
</operation>

<operation id="3867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3372  %sext_ln703_328 = sext i29 %add_ln703_110 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_328"/></StgValue>
</operation>

<operation id="3868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3374  %sext_ln703_329 = sext i29 %add_ln703_111 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_329"/></StgValue>
</operation>

<operation id="3869" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3375  %add_ln703_112 = add i30 %sext_ln703_329, %sext_ln703_328

]]></Node>
<StgValue><ssdm name="add_ln703_112"/></StgValue>
</operation>

<operation id="3870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3376  %sext_ln703_330 = sext i30 %add_ln703_112 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_330"/></StgValue>
</operation>

<operation id="3871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3378  %sext_ln703_331 = sext i29 %add_ln703_113 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_331"/></StgValue>
</operation>

<operation id="3872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3380  %sext_ln703_332 = sext i29 %add_ln703_114 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_332"/></StgValue>
</operation>

<operation id="3873" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3381  %add_ln703_115 = add i30 %sext_ln703_332, %sext_ln703_331

]]></Node>
<StgValue><ssdm name="add_ln703_115"/></StgValue>
</operation>

<operation id="3874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3382  %sext_ln703_333 = sext i30 %add_ln703_115 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_333"/></StgValue>
</operation>

<operation id="3875" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3383  %add_ln703_116 = add i31 %sext_ln703_333, %sext_ln703_330

]]></Node>
<StgValue><ssdm name="add_ln703_116"/></StgValue>
</operation>

<operation id="3876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3384  %sext_ln703_334 = sext i31 %add_ln703_116 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_334"/></StgValue>
</operation>

<operation id="3877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3386  %sext_ln703_335 = sext i29 %add_ln703_117 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_335"/></StgValue>
</operation>

<operation id="3878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3388  %sext_ln703_336 = sext i29 %add_ln703_118 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_336"/></StgValue>
</operation>

<operation id="3879" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3389  %add_ln703_119 = add i30 %sext_ln703_336, %sext_ln703_335

]]></Node>
<StgValue><ssdm name="add_ln703_119"/></StgValue>
</operation>

<operation id="3880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3390  %sext_ln703_337 = sext i30 %add_ln703_119 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_337"/></StgValue>
</operation>

<operation id="3881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3392  %sext_ln703_338 = sext i29 %add_ln703_120 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_338"/></StgValue>
</operation>

<operation id="3882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3394  %sext_ln703_339 = sext i29 %add_ln703_121 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_339"/></StgValue>
</operation>

<operation id="3883" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3395  %add_ln703_122 = add i30 %sext_ln703_339, %sext_ln703_338

]]></Node>
<StgValue><ssdm name="add_ln703_122"/></StgValue>
</operation>

<operation id="3884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3396  %sext_ln703_340 = sext i30 %add_ln703_122 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_340"/></StgValue>
</operation>

<operation id="3885" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3397  %add_ln703_123 = add i31 %sext_ln703_340, %sext_ln703_337

]]></Node>
<StgValue><ssdm name="add_ln703_123"/></StgValue>
</operation>

<operation id="3886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3398  %sext_ln703_341 = sext i31 %add_ln703_123 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_341"/></StgValue>
</operation>

<operation id="3887" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3399  %add_ln703_124 = add i32 %sext_ln703_341, %sext_ln703_334

]]></Node>
<StgValue><ssdm name="add_ln703_124"/></StgValue>
</operation>

<operation id="3888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3404  %sext_ln703_344 = sext i29 %add_ln703_126 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_344"/></StgValue>
</operation>

<operation id="3889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3406  %sext_ln703_345 = sext i29 %add_ln703_127 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_345"/></StgValue>
</operation>

<operation id="3890" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3407  %add_ln703_128 = add i30 %sext_ln703_345, %sext_ln703_344

]]></Node>
<StgValue><ssdm name="add_ln703_128"/></StgValue>
</operation>

<operation id="3891" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3408  %sext_ln703_346 = sext i30 %add_ln703_128 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_346"/></StgValue>
</operation>

<operation id="3892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3410  %sext_ln703_347 = sext i29 %add_ln703_129 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_347"/></StgValue>
</operation>

<operation id="3893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3412  %sext_ln703_348 = sext i29 %add_ln703_130 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_348"/></StgValue>
</operation>

<operation id="3894" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3413  %add_ln703_131 = add i30 %sext_ln703_348, %sext_ln703_347

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="3895" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3414  %sext_ln703_349 = sext i30 %add_ln703_131 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_349"/></StgValue>
</operation>

<operation id="3896" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3415  %add_ln703_132 = add i31 %sext_ln703_349, %sext_ln703_346

]]></Node>
<StgValue><ssdm name="add_ln703_132"/></StgValue>
</operation>

<operation id="3897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3416  %sext_ln703_350 = sext i31 %add_ln703_132 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_350"/></StgValue>
</operation>

<operation id="3898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3418  %sext_ln703_351 = sext i29 %add_ln703_133 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_351"/></StgValue>
</operation>

<operation id="3899" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3420  %sext_ln703_352 = sext i29 %add_ln703_134 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_352"/></StgValue>
</operation>

<operation id="3900" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3421  %add_ln703_135 = add i30 %sext_ln703_352, %sext_ln703_351

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="3901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3422  %sext_ln703_353 = sext i30 %add_ln703_135 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_353"/></StgValue>
</operation>

<operation id="3902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3424  %sext_ln703_354 = sext i29 %add_ln703_136 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_354"/></StgValue>
</operation>

<operation id="3903" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3426  %sext_ln703_355 = sext i29 %add_ln703_137 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_355"/></StgValue>
</operation>

<operation id="3904" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3427  %add_ln703_138 = add i30 %sext_ln703_355, %sext_ln703_354

]]></Node>
<StgValue><ssdm name="add_ln703_138"/></StgValue>
</operation>

<operation id="3905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3428  %sext_ln703_356 = sext i30 %add_ln703_138 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_356"/></StgValue>
</operation>

<operation id="3906" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3429  %add_ln703_139 = add i31 %sext_ln703_356, %sext_ln703_353

]]></Node>
<StgValue><ssdm name="add_ln703_139"/></StgValue>
</operation>

<operation id="3907" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3430  %sext_ln703_357 = sext i31 %add_ln703_139 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_357"/></StgValue>
</operation>

<operation id="3908" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3431  %add_ln703_140 = add i32 %sext_ln703_357, %sext_ln703_350

]]></Node>
<StgValue><ssdm name="add_ln703_140"/></StgValue>
</operation>

<operation id="3909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3434  %sext_ln703_359 = sext i29 %add_ln703_141 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_359"/></StgValue>
</operation>

<operation id="3910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3436  %sext_ln703_360 = sext i29 %add_ln703_142 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_360"/></StgValue>
</operation>

<operation id="3911" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3437  %add_ln703_143 = add i30 %sext_ln703_360, %sext_ln703_359

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="3912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3438  %sext_ln703_361 = sext i30 %add_ln703_143 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_361"/></StgValue>
</operation>

<operation id="3913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3440  %sext_ln703_362 = sext i29 %add_ln703_144 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_362"/></StgValue>
</operation>

<operation id="3914" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3442  %sext_ln703_363 = sext i29 %add_ln703_145 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_363"/></StgValue>
</operation>

<operation id="3915" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3443  %add_ln703_146 = add i30 %sext_ln703_363, %sext_ln703_362

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="3916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3444  %sext_ln703_364 = sext i30 %add_ln703_146 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_364"/></StgValue>
</operation>

<operation id="3917" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3445  %add_ln703_147 = add i31 %sext_ln703_364, %sext_ln703_361

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="3918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3446  %sext_ln703_365 = sext i31 %add_ln703_147 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_365"/></StgValue>
</operation>

<operation id="3919" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3448  %sext_ln703_366 = sext i29 %add_ln703_148 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_366"/></StgValue>
</operation>

<operation id="3920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3450  %sext_ln703_367 = sext i29 %add_ln703_149 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_367"/></StgValue>
</operation>

<operation id="3921" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3451  %add_ln703_150 = add i30 %sext_ln703_367, %sext_ln703_366

]]></Node>
<StgValue><ssdm name="add_ln703_150"/></StgValue>
</operation>

<operation id="3922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3452  %sext_ln703_368 = sext i30 %add_ln703_150 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_368"/></StgValue>
</operation>

<operation id="3923" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3454  %sext_ln703_369 = sext i29 %add_ln703_151 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_369"/></StgValue>
</operation>

<operation id="3924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3456  %sext_ln703_370 = sext i29 %add_ln703_152 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_370"/></StgValue>
</operation>

<operation id="3925" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3457  %add_ln703_153 = add i30 %sext_ln703_370, %sext_ln703_369

]]></Node>
<StgValue><ssdm name="add_ln703_153"/></StgValue>
</operation>

<operation id="3926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3458  %sext_ln703_371 = sext i30 %add_ln703_153 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_371"/></StgValue>
</operation>

<operation id="3927" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3459  %add_ln703_154 = add i31 %sext_ln703_371, %sext_ln703_368

]]></Node>
<StgValue><ssdm name="add_ln703_154"/></StgValue>
</operation>

<operation id="3928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3460  %sext_ln703_372 = sext i31 %add_ln703_154 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_372"/></StgValue>
</operation>

<operation id="3929" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3461  %add_ln703_155 = add i32 %sext_ln703_372, %sext_ln703_365

]]></Node>
<StgValue><ssdm name="add_ln703_155"/></StgValue>
</operation>

<operation id="3930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3469  %sext_ln703_376 = sext i29 %add_ln703_159 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_376"/></StgValue>
</operation>

<operation id="3931" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3471  %sext_ln703_377 = sext i29 %add_ln703_160 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_377"/></StgValue>
</operation>

<operation id="3932" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3472  %add_ln703_161 = add i30 %sext_ln703_377, %sext_ln703_376

]]></Node>
<StgValue><ssdm name="add_ln703_161"/></StgValue>
</operation>

<operation id="3933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3473  %sext_ln703_378 = sext i30 %add_ln703_161 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_378"/></StgValue>
</operation>

<operation id="3934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3475  %sext_ln703_379 = sext i29 %add_ln703_162 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_379"/></StgValue>
</operation>

<operation id="3935" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3477  %sext_ln703_380 = sext i29 %add_ln703_163 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_380"/></StgValue>
</operation>

<operation id="3936" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3478  %add_ln703_164 = add i30 %sext_ln703_380, %sext_ln703_379

]]></Node>
<StgValue><ssdm name="add_ln703_164"/></StgValue>
</operation>

<operation id="3937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3479  %sext_ln703_381 = sext i30 %add_ln703_164 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_381"/></StgValue>
</operation>

<operation id="3938" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3480  %add_ln703_165 = add i31 %sext_ln703_381, %sext_ln703_378

]]></Node>
<StgValue><ssdm name="add_ln703_165"/></StgValue>
</operation>

<operation id="3939" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3481  %sext_ln703_382 = sext i31 %add_ln703_165 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_382"/></StgValue>
</operation>

<operation id="3940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3483  %sext_ln703_383 = sext i29 %add_ln703_166 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_383"/></StgValue>
</operation>

<operation id="3941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3485  %sext_ln703_384 = sext i29 %add_ln703_167 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_384"/></StgValue>
</operation>

<operation id="3942" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3486  %add_ln703_168 = add i30 %sext_ln703_384, %sext_ln703_383

]]></Node>
<StgValue><ssdm name="add_ln703_168"/></StgValue>
</operation>

<operation id="3943" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3487  %sext_ln703_385 = sext i30 %add_ln703_168 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_385"/></StgValue>
</operation>

<operation id="3944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3489  %sext_ln703_386 = sext i29 %add_ln703_169 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_386"/></StgValue>
</operation>

<operation id="3945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3491  %sext_ln703_387 = sext i29 %add_ln703_170 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_387"/></StgValue>
</operation>

<operation id="3946" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3492  %add_ln703_171 = add i30 %sext_ln703_387, %sext_ln703_386

]]></Node>
<StgValue><ssdm name="add_ln703_171"/></StgValue>
</operation>

<operation id="3947" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3493  %sext_ln703_388 = sext i30 %add_ln703_171 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_388"/></StgValue>
</operation>

<operation id="3948" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3494  %add_ln703_172 = add i31 %sext_ln703_388, %sext_ln703_385

]]></Node>
<StgValue><ssdm name="add_ln703_172"/></StgValue>
</operation>

<operation id="3949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3495  %sext_ln703_389 = sext i31 %add_ln703_172 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_389"/></StgValue>
</operation>

<operation id="3950" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3496  %add_ln703_173 = add i32 %sext_ln703_389, %sext_ln703_382

]]></Node>
<StgValue><ssdm name="add_ln703_173"/></StgValue>
</operation>

<operation id="3951" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3499  %sext_ln703_391 = sext i29 %add_ln703_174 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_391"/></StgValue>
</operation>

<operation id="3952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3501  %sext_ln703_392 = sext i29 %add_ln703_175 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_392"/></StgValue>
</operation>

<operation id="3953" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3502  %add_ln703_176 = add i30 %sext_ln703_392, %sext_ln703_391

]]></Node>
<StgValue><ssdm name="add_ln703_176"/></StgValue>
</operation>

<operation id="3954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3503  %sext_ln703_393 = sext i30 %add_ln703_176 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_393"/></StgValue>
</operation>

<operation id="3955" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3505  %sext_ln703_394 = sext i29 %add_ln703_177 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_394"/></StgValue>
</operation>

<operation id="3956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3507  %sext_ln703_395 = sext i29 %add_ln703_178 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_395"/></StgValue>
</operation>

<operation id="3957" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3508  %add_ln703_179 = add i30 %sext_ln703_395, %sext_ln703_394

]]></Node>
<StgValue><ssdm name="add_ln703_179"/></StgValue>
</operation>

<operation id="3958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3509  %sext_ln703_396 = sext i30 %add_ln703_179 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_396"/></StgValue>
</operation>

<operation id="3959" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3510  %add_ln703_180 = add i31 %sext_ln703_396, %sext_ln703_393

]]></Node>
<StgValue><ssdm name="add_ln703_180"/></StgValue>
</operation>

<operation id="3960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3511  %sext_ln703_397 = sext i31 %add_ln703_180 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_397"/></StgValue>
</operation>

<operation id="3961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3513  %sext_ln703_398 = sext i29 %add_ln703_181 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_398"/></StgValue>
</operation>

<operation id="3962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3515  %sext_ln703_399 = sext i29 %add_ln703_182 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_399"/></StgValue>
</operation>

<operation id="3963" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3516  %add_ln703_183 = add i30 %sext_ln703_399, %sext_ln703_398

]]></Node>
<StgValue><ssdm name="add_ln703_183"/></StgValue>
</operation>

<operation id="3964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3517  %sext_ln703_400 = sext i30 %add_ln703_183 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_400"/></StgValue>
</operation>

<operation id="3965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3519  %sext_ln703_401 = sext i29 %add_ln703_184 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_401"/></StgValue>
</operation>

<operation id="3966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3521  %sext_ln703_402 = sext i29 %add_ln703_185 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_402"/></StgValue>
</operation>

<operation id="3967" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3522  %add_ln703_186 = add i30 %sext_ln703_402, %sext_ln703_401

]]></Node>
<StgValue><ssdm name="add_ln703_186"/></StgValue>
</operation>

<operation id="3968" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3523  %sext_ln703_403 = sext i30 %add_ln703_186 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_403"/></StgValue>
</operation>

<operation id="3969" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3524  %add_ln703_187 = add i31 %sext_ln703_403, %sext_ln703_400

]]></Node>
<StgValue><ssdm name="add_ln703_187"/></StgValue>
</operation>

<operation id="3970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3525  %sext_ln703_404 = sext i31 %add_ln703_187 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_404"/></StgValue>
</operation>

<operation id="3971" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3526  %add_ln703_188 = add i32 %sext_ln703_404, %sext_ln703_397

]]></Node>
<StgValue><ssdm name="add_ln703_188"/></StgValue>
</operation>

<operation id="3972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3531  %sext_ln703_407 = sext i29 %add_ln703_190 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_407"/></StgValue>
</operation>

<operation id="3973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3533  %sext_ln703_408 = sext i29 %add_ln703_191 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_408"/></StgValue>
</operation>

<operation id="3974" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3534  %add_ln703_192 = add i30 %sext_ln703_408, %sext_ln703_407

]]></Node>
<StgValue><ssdm name="add_ln703_192"/></StgValue>
</operation>

<operation id="3975" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3535  %sext_ln703_409 = sext i30 %add_ln703_192 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_409"/></StgValue>
</operation>

<operation id="3976" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3537  %sext_ln703_410 = sext i29 %add_ln703_193 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_410"/></StgValue>
</operation>

<operation id="3977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3539  %sext_ln703_411 = sext i29 %add_ln703_194 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_411"/></StgValue>
</operation>

<operation id="3978" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3880" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3540  %add_ln703_195 = add i30 %sext_ln703_411, %sext_ln703_410

]]></Node>
<StgValue><ssdm name="add_ln703_195"/></StgValue>
</operation>

<operation id="3979" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3541  %sext_ln703_412 = sext i30 %add_ln703_195 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_412"/></StgValue>
</operation>

<operation id="3980" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3542  %add_ln703_196 = add i31 %sext_ln703_412, %sext_ln703_409

]]></Node>
<StgValue><ssdm name="add_ln703_196"/></StgValue>
</operation>

<operation id="3981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3543  %sext_ln703_413 = sext i31 %add_ln703_196 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_413"/></StgValue>
</operation>

<operation id="3982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3545  %sext_ln703_414 = sext i29 %add_ln703_197 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_414"/></StgValue>
</operation>

<operation id="3983" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3547  %sext_ln703_415 = sext i29 %add_ln703_198 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_415"/></StgValue>
</operation>

<operation id="3984" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3548  %add_ln703_199 = add i30 %sext_ln703_415, %sext_ln703_414

]]></Node>
<StgValue><ssdm name="add_ln703_199"/></StgValue>
</operation>

<operation id="3985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3549  %sext_ln703_416 = sext i30 %add_ln703_199 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_416"/></StgValue>
</operation>

<operation id="3986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3551  %sext_ln703_417 = sext i29 %add_ln703_200 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_417"/></StgValue>
</operation>

<operation id="3987" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3553  %sext_ln703_418 = sext i29 %add_ln703_201 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_418"/></StgValue>
</operation>

<operation id="3988" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3554  %add_ln703_202 = add i30 %sext_ln703_418, %sext_ln703_417

]]></Node>
<StgValue><ssdm name="add_ln703_202"/></StgValue>
</operation>

<operation id="3989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3555  %sext_ln703_419 = sext i30 %add_ln703_202 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_419"/></StgValue>
</operation>

<operation id="3990" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3556  %add_ln703_203 = add i31 %sext_ln703_419, %sext_ln703_416

]]></Node>
<StgValue><ssdm name="add_ln703_203"/></StgValue>
</operation>

<operation id="3991" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3557  %sext_ln703_420 = sext i31 %add_ln703_203 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_420"/></StgValue>
</operation>

<operation id="3992" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3558  %add_ln703_204 = add i32 %sext_ln703_420, %sext_ln703_413

]]></Node>
<StgValue><ssdm name="add_ln703_204"/></StgValue>
</operation>

<operation id="3993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3561  %sext_ln703_422 = sext i29 %add_ln703_205 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_422"/></StgValue>
</operation>

<operation id="3994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3563  %sext_ln703_423 = sext i29 %add_ln703_206 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_423"/></StgValue>
</operation>

<operation id="3995" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3564  %add_ln703_207 = add i30 %sext_ln703_423, %sext_ln703_422

]]></Node>
<StgValue><ssdm name="add_ln703_207"/></StgValue>
</operation>

<operation id="3996" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3565  %sext_ln703_424 = sext i30 %add_ln703_207 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_424"/></StgValue>
</operation>

<operation id="3997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3567  %sext_ln703_425 = sext i29 %add_ln703_208 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_425"/></StgValue>
</operation>

<operation id="3998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3569  %sext_ln703_426 = sext i29 %add_ln703_209 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_426"/></StgValue>
</operation>

<operation id="3999" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3570  %add_ln703_210 = add i30 %sext_ln703_426, %sext_ln703_425

]]></Node>
<StgValue><ssdm name="add_ln703_210"/></StgValue>
</operation>

<operation id="4000" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3571  %sext_ln703_427 = sext i30 %add_ln703_210 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_427"/></StgValue>
</operation>

<operation id="4001" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3572  %add_ln703_211 = add i31 %sext_ln703_427, %sext_ln703_424

]]></Node>
<StgValue><ssdm name="add_ln703_211"/></StgValue>
</operation>

<operation id="4002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3573  %sext_ln703_428 = sext i31 %add_ln703_211 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_428"/></StgValue>
</operation>

<operation id="4003" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3575  %sext_ln703_429 = sext i29 %add_ln703_212 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_429"/></StgValue>
</operation>

<operation id="4004" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3577  %sext_ln703_430 = sext i29 %add_ln703_213 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_430"/></StgValue>
</operation>

<operation id="4005" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3578  %add_ln703_214 = add i30 %sext_ln703_430, %sext_ln703_429

]]></Node>
<StgValue><ssdm name="add_ln703_214"/></StgValue>
</operation>

<operation id="4006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3579  %sext_ln703_431 = sext i30 %add_ln703_214 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_431"/></StgValue>
</operation>

<operation id="4007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3581  %sext_ln703_432 = sext i29 %add_ln703_215 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_432"/></StgValue>
</operation>

<operation id="4008" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3583  %sext_ln703_433 = sext i29 %add_ln703_216 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_433"/></StgValue>
</operation>

<operation id="4009" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3584  %add_ln703_217 = add i30 %sext_ln703_433, %sext_ln703_432

]]></Node>
<StgValue><ssdm name="add_ln703_217"/></StgValue>
</operation>

<operation id="4010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3585  %sext_ln703_434 = sext i30 %add_ln703_217 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_434"/></StgValue>
</operation>

<operation id="4011" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3586  %add_ln703_218 = add i31 %sext_ln703_434, %sext_ln703_431

]]></Node>
<StgValue><ssdm name="add_ln703_218"/></StgValue>
</operation>

<operation id="4012" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3587  %sext_ln703_435 = sext i31 %add_ln703_218 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_435"/></StgValue>
</operation>

<operation id="4013" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3588  %add_ln703_219 = add i32 %sext_ln703_435, %sext_ln703_428

]]></Node>
<StgValue><ssdm name="add_ln703_219"/></StgValue>
</operation>

<operation id="4014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3595  %sext_ln703_439 = sext i29 %add_ln703_222 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_439"/></StgValue>
</operation>

<operation id="4015" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3597  %sext_ln703_440 = sext i29 %add_ln703_223 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_440"/></StgValue>
</operation>

<operation id="4016" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3598  %add_ln703_224 = add i30 %sext_ln703_440, %sext_ln703_439

]]></Node>
<StgValue><ssdm name="add_ln703_224"/></StgValue>
</operation>

<operation id="4017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3599  %sext_ln703_441 = sext i30 %add_ln703_224 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_441"/></StgValue>
</operation>

<operation id="4018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3601  %sext_ln703_442 = sext i29 %add_ln703_225 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_442"/></StgValue>
</operation>

<operation id="4019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3603  %sext_ln703_443 = sext i29 %add_ln703_226 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_443"/></StgValue>
</operation>

<operation id="4020" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3604  %add_ln703_227 = add i30 %sext_ln703_443, %sext_ln703_442

]]></Node>
<StgValue><ssdm name="add_ln703_227"/></StgValue>
</operation>

<operation id="4021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3605  %sext_ln703_444 = sext i30 %add_ln703_227 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_444"/></StgValue>
</operation>

<operation id="4022" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3606  %add_ln703_228 = add i31 %sext_ln703_444, %sext_ln703_441

]]></Node>
<StgValue><ssdm name="add_ln703_228"/></StgValue>
</operation>

<operation id="4023" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3607  %sext_ln703_445 = sext i31 %add_ln703_228 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_445"/></StgValue>
</operation>

<operation id="4024" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3609  %sext_ln703_446 = sext i29 %add_ln703_229 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_446"/></StgValue>
</operation>

<operation id="4025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3611  %sext_ln703_447 = sext i29 %add_ln703_230 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_447"/></StgValue>
</operation>

<operation id="4026" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3612  %add_ln703_231 = add i30 %sext_ln703_447, %sext_ln703_446

]]></Node>
<StgValue><ssdm name="add_ln703_231"/></StgValue>
</operation>

<operation id="4027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3613  %sext_ln703_448 = sext i30 %add_ln703_231 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_448"/></StgValue>
</operation>

<operation id="4028" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3615  %sext_ln703_449 = sext i29 %add_ln703_232 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_449"/></StgValue>
</operation>

<operation id="4029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3617  %sext_ln703_450 = sext i29 %add_ln703_233 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_450"/></StgValue>
</operation>

<operation id="4030" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3618  %add_ln703_234 = add i30 %sext_ln703_450, %sext_ln703_449

]]></Node>
<StgValue><ssdm name="add_ln703_234"/></StgValue>
</operation>

<operation id="4031" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3619  %sext_ln703_451 = sext i30 %add_ln703_234 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_451"/></StgValue>
</operation>

<operation id="4032" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3620  %add_ln703_235 = add i31 %sext_ln703_451, %sext_ln703_448

]]></Node>
<StgValue><ssdm name="add_ln703_235"/></StgValue>
</operation>

<operation id="4033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3621  %sext_ln703_452 = sext i31 %add_ln703_235 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_452"/></StgValue>
</operation>

<operation id="4034" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3622  %add_ln703_236 = add i32 %sext_ln703_452, %sext_ln703_445

]]></Node>
<StgValue><ssdm name="add_ln703_236"/></StgValue>
</operation>

<operation id="4035" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3625  %sext_ln703_454 = sext i29 %add_ln703_237 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_454"/></StgValue>
</operation>

<operation id="4036" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3627  %sext_ln703_455 = sext i29 %add_ln703_238 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_455"/></StgValue>
</operation>

<operation id="4037" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3628  %add_ln703_239 = add i30 %sext_ln703_455, %sext_ln703_454

]]></Node>
<StgValue><ssdm name="add_ln703_239"/></StgValue>
</operation>

<operation id="4038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3629  %sext_ln703_456 = sext i30 %add_ln703_239 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_456"/></StgValue>
</operation>

<operation id="4039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3631  %sext_ln703_457 = sext i29 %add_ln703_240 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_457"/></StgValue>
</operation>

<operation id="4040" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3633  %sext_ln703_458 = sext i29 %add_ln703_241 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_458"/></StgValue>
</operation>

<operation id="4041" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3634  %add_ln703_242 = add i30 %sext_ln703_458, %sext_ln703_457

]]></Node>
<StgValue><ssdm name="add_ln703_242"/></StgValue>
</operation>

<operation id="4042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3635  %sext_ln703_459 = sext i30 %add_ln703_242 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_459"/></StgValue>
</operation>

<operation id="4043" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3636  %add_ln703_243 = add i31 %sext_ln703_459, %sext_ln703_456

]]></Node>
<StgValue><ssdm name="add_ln703_243"/></StgValue>
</operation>

<operation id="4044" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3637  %sext_ln703_460 = sext i31 %add_ln703_243 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_460"/></StgValue>
</operation>

<operation id="4045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3639  %sext_ln703_461 = sext i29 %add_ln703_244 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_461"/></StgValue>
</operation>

<operation id="4046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3641  %sext_ln703_462 = sext i29 %add_ln703_245 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_462"/></StgValue>
</operation>

<operation id="4047" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3642  %add_ln703_246 = add i30 %sext_ln703_462, %sext_ln703_461

]]></Node>
<StgValue><ssdm name="add_ln703_246"/></StgValue>
</operation>

<operation id="4048" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3643  %sext_ln703_463 = sext i30 %add_ln703_246 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_463"/></StgValue>
</operation>

<operation id="4049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3645  %sext_ln703_464 = sext i29 %add_ln703_247 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_464"/></StgValue>
</operation>

<operation id="4050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3647  %sext_ln703_465 = sext i29 %add_ln703_248 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_465"/></StgValue>
</operation>

<operation id="4051" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3648  %add_ln703_249 = add i30 %sext_ln703_465, %sext_ln703_464

]]></Node>
<StgValue><ssdm name="add_ln703_249"/></StgValue>
</operation>

<operation id="4052" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3649  %sext_ln703_466 = sext i30 %add_ln703_249 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_466"/></StgValue>
</operation>

<operation id="4053" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3650  %add_ln703_250 = add i31 %sext_ln703_466, %sext_ln703_463

]]></Node>
<StgValue><ssdm name="add_ln703_250"/></StgValue>
</operation>

<operation id="4054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3651  %sext_ln703_467 = sext i31 %add_ln703_250 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_467"/></StgValue>
</operation>

<operation id="4055" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3652  %add_ln703_251 = add i32 %sext_ln703_467, %sext_ln703_460

]]></Node>
<StgValue><ssdm name="add_ln703_251"/></StgValue>
</operation>

<operation id="4056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3657  %sext_ln703_470 = sext i29 %add_ln703_253 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_470"/></StgValue>
</operation>

<operation id="4057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3659  %sext_ln703_471 = sext i29 %add_ln703_254 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_471"/></StgValue>
</operation>

<operation id="4058" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3660  %add_ln703_255 = add i30 %sext_ln703_471, %sext_ln703_470

]]></Node>
<StgValue><ssdm name="add_ln703_255"/></StgValue>
</operation>

<operation id="4059" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3661  %sext_ln703_472 = sext i30 %add_ln703_255 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_472"/></StgValue>
</operation>

<operation id="4060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3663  %sext_ln703_473 = sext i29 %add_ln703_256 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_473"/></StgValue>
</operation>

<operation id="4061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3665  %sext_ln703_474 = sext i29 %add_ln703_257 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_474"/></StgValue>
</operation>

<operation id="4062" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3666  %add_ln703_258 = add i30 %sext_ln703_474, %sext_ln703_473

]]></Node>
<StgValue><ssdm name="add_ln703_258"/></StgValue>
</operation>

<operation id="4063" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3667  %sext_ln703_475 = sext i30 %add_ln703_258 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_475"/></StgValue>
</operation>

<operation id="4064" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3668  %add_ln703_259 = add i31 %sext_ln703_475, %sext_ln703_472

]]></Node>
<StgValue><ssdm name="add_ln703_259"/></StgValue>
</operation>

<operation id="4065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4009" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3669  %sext_ln703_476 = sext i31 %add_ln703_259 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_476"/></StgValue>
</operation>

<operation id="4066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3671  %sext_ln703_477 = sext i29 %add_ln703_260 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_477"/></StgValue>
</operation>

<operation id="4067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3673  %sext_ln703_478 = sext i29 %add_ln703_261 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_478"/></StgValue>
</operation>

<operation id="4068" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3674  %add_ln703_262 = add i30 %sext_ln703_478, %sext_ln703_477

]]></Node>
<StgValue><ssdm name="add_ln703_262"/></StgValue>
</operation>

<operation id="4069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4015" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3675  %sext_ln703_479 = sext i30 %add_ln703_262 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_479"/></StgValue>
</operation>

<operation id="4070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3677  %sext_ln703_480 = sext i29 %add_ln703_263 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_480"/></StgValue>
</operation>

<operation id="4071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3679  %sext_ln703_481 = sext i29 %add_ln703_264 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_481"/></StgValue>
</operation>

<operation id="4072" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3680  %add_ln703_265 = add i30 %sext_ln703_481, %sext_ln703_480

]]></Node>
<StgValue><ssdm name="add_ln703_265"/></StgValue>
</operation>

<operation id="4073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3681  %sext_ln703_482 = sext i30 %add_ln703_265 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_482"/></StgValue>
</operation>

<operation id="4074" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3682  %add_ln703_266 = add i31 %sext_ln703_482, %sext_ln703_479

]]></Node>
<StgValue><ssdm name="add_ln703_266"/></StgValue>
</operation>

<operation id="4075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3683  %sext_ln703_483 = sext i31 %add_ln703_266 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_483"/></StgValue>
</operation>

<operation id="4076" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3684  %add_ln703_267 = add i32 %sext_ln703_483, %sext_ln703_476

]]></Node>
<StgValue><ssdm name="add_ln703_267"/></StgValue>
</operation>

<operation id="4077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3687  %sext_ln703_485 = sext i29 %add_ln703_268 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_485"/></StgValue>
</operation>

<operation id="4078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3689  %sext_ln703_486 = sext i29 %add_ln703_269 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_486"/></StgValue>
</operation>

<operation id="4079" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3690  %add_ln703_270 = add i30 %sext_ln703_486, %sext_ln703_485

]]></Node>
<StgValue><ssdm name="add_ln703_270"/></StgValue>
</operation>

<operation id="4080" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3691  %sext_ln703_487 = sext i30 %add_ln703_270 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_487"/></StgValue>
</operation>

<operation id="4081" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3693  %sext_ln703_488 = sext i29 %add_ln703_271 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_488"/></StgValue>
</operation>

<operation id="4082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3695  %sext_ln703_489 = sext i29 %add_ln703_272 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_489"/></StgValue>
</operation>

<operation id="4083" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3696  %add_ln703_273 = add i30 %sext_ln703_489, %sext_ln703_488

]]></Node>
<StgValue><ssdm name="add_ln703_273"/></StgValue>
</operation>

<operation id="4084" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3697  %sext_ln703_490 = sext i30 %add_ln703_273 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_490"/></StgValue>
</operation>

<operation id="4085" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3698  %add_ln703_274 = add i31 %sext_ln703_490, %sext_ln703_487

]]></Node>
<StgValue><ssdm name="add_ln703_274"/></StgValue>
</operation>

<operation id="4086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3701  %sext_ln703_492 = sext i29 %add_ln703_275 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_492"/></StgValue>
</operation>

<operation id="4087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3703  %sext_ln703_493 = sext i29 %add_ln703_276 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_493"/></StgValue>
</operation>

<operation id="4088" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3704  %add_ln703_277 = add i30 %sext_ln703_493, %sext_ln703_492

]]></Node>
<StgValue><ssdm name="add_ln703_277"/></StgValue>
</operation>

<operation id="4089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="32" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3705  %sext_ln703_494 = sext i30 %add_ln703_277 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_494"/></StgValue>
</operation>

<operation id="4090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="31" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3707  %sext_ln703_495 = sext i29 %add_ln703_278 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_495"/></StgValue>
</operation>

<operation id="4091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3709  %sext_ln703_496 = sext i29 %add_ln703_279 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_496"/></StgValue>
</operation>

<operation id="4092" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3710  %add_ln703_280 = add i30 %sext_ln703_496, %sext_ln703_253

]]></Node>
<StgValue><ssdm name="add_ln703_280"/></StgValue>
</operation>

<operation id="4093" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3711  %sext_ln703_497 = sext i30 %add_ln703_280 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_497"/></StgValue>
</operation>

<operation id="4094" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3712  %add_ln703_281 = add i31 %sext_ln703_497, %sext_ln703_495

]]></Node>
<StgValue><ssdm name="add_ln703_281"/></StgValue>
</operation>

<operation id="4095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="32" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3713  %sext_ln703_498 = sext i31 %add_ln703_281 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_498"/></StgValue>
</operation>

<operation id="4096" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3714  %add_ln703_282 = add i32 %sext_ln703_498, %sext_ln703_494

]]></Node>
<StgValue><ssdm name="add_ln703_282"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="4097" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="38" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3230  %sext_ln703_259 = sext i30 %add_ln703_37 to i38

]]></Node>
<StgValue><ssdm name="sext_ln703_259"/></StgValue>
</operation>

<operation id="4098" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3231  %add_ln703_38 = add i38 %sext_ln703_259, %add_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="4099" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3237  %sext_ln703_262 = sext i30 %add_ln703_41 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_262"/></StgValue>
</operation>

<operation id="4100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="31" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3243  %sext_ln703_265 = sext i30 %add_ln703_44 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_265"/></StgValue>
</operation>

<operation id="4101" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3244  %add_ln703_45 = add i31 %sext_ln703_265, %sext_ln703_262

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="4102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="38" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3245  %sext_ln703_266 = sext i31 %add_ln703_45 to i38

]]></Node>
<StgValue><ssdm name="sext_ln703_266"/></StgValue>
</operation>

<operation id="4103" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3246  %add_ln703_46 = add i38 %sext_ln703_266, %add_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="4104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3307  %sext_ln703_296 = sext i32 %add_ln703_77 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_296"/></StgValue>
</operation>

<operation id="4105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3337  %sext_ln703_311 = sext i32 %add_ln703_92 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_311"/></StgValue>
</operation>

<operation id="4106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3338  %add_ln703_93 = add i33 %sext_ln703_311, %sext_ln703_296

]]></Node>
<StgValue><ssdm name="add_ln703_93"/></StgValue>
</operation>

<operation id="4107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3370  %sext_ln703_327 = sext i32 %add_ln703_109 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_327"/></StgValue>
</operation>

<operation id="4108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3400  %sext_ln703_342 = sext i32 %add_ln703_124 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_342"/></StgValue>
</operation>

<operation id="4109" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3401  %add_ln703_125 = add i33 %sext_ln703_342, %sext_ln703_327

]]></Node>
<StgValue><ssdm name="add_ln703_125"/></StgValue>
</operation>

<operation id="4110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="34" op_0_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3402  %sext_ln703_343 = sext i33 %add_ln703_125 to i34

]]></Node>
<StgValue><ssdm name="sext_ln703_343"/></StgValue>
</operation>

<operation id="4111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3432  %sext_ln703_358 = sext i32 %add_ln703_140 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_358"/></StgValue>
</operation>

<operation id="4112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3462  %sext_ln703_373 = sext i32 %add_ln703_155 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_373"/></StgValue>
</operation>

<operation id="4113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3463  %add_ln703_156 = add i33 %sext_ln703_373, %sext_ln703_358

]]></Node>
<StgValue><ssdm name="add_ln703_156"/></StgValue>
</operation>

<operation id="4114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="34" op_0_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3464  %sext_ln703_374 = sext i33 %add_ln703_156 to i34

]]></Node>
<StgValue><ssdm name="sext_ln703_374"/></StgValue>
</operation>

<operation id="4115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3465  %add_ln703_157 = add i34 %sext_ln703_374, %sext_ln703_343

]]></Node>
<StgValue><ssdm name="add_ln703_157"/></StgValue>
</operation>

<operation id="4116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3497  %sext_ln703_390 = sext i32 %add_ln703_173 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_390"/></StgValue>
</operation>

<operation id="4117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3527  %sext_ln703_405 = sext i32 %add_ln703_188 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_405"/></StgValue>
</operation>

<operation id="4118" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3528  %add_ln703_189 = add i33 %sext_ln703_405, %sext_ln703_390

]]></Node>
<StgValue><ssdm name="add_ln703_189"/></StgValue>
</operation>

<operation id="4119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="34" op_0_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3529  %sext_ln703_406 = sext i33 %add_ln703_189 to i34

]]></Node>
<StgValue><ssdm name="sext_ln703_406"/></StgValue>
</operation>

<operation id="4120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3559  %sext_ln703_421 = sext i32 %add_ln703_204 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_421"/></StgValue>
</operation>

<operation id="4121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3589  %sext_ln703_436 = sext i32 %add_ln703_219 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_436"/></StgValue>
</operation>

<operation id="4122" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3590  %add_ln703_220 = add i33 %sext_ln703_436, %sext_ln703_421

]]></Node>
<StgValue><ssdm name="add_ln703_220"/></StgValue>
</operation>

<operation id="4123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="34" op_0_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3591  %sext_ln703_437 = sext i33 %add_ln703_220 to i34

]]></Node>
<StgValue><ssdm name="sext_ln703_437"/></StgValue>
</operation>

<operation id="4124" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3592  %add_ln703_221 = add i34 %sext_ln703_437, %sext_ln703_406

]]></Node>
<StgValue><ssdm name="add_ln703_221"/></StgValue>
</operation>

<operation id="4125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3623  %sext_ln703_453 = sext i32 %add_ln703_236 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_453"/></StgValue>
</operation>

<operation id="4126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3653  %sext_ln703_468 = sext i32 %add_ln703_251 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_468"/></StgValue>
</operation>

<operation id="4127" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3654  %add_ln703_252 = add i33 %sext_ln703_468, %sext_ln703_453

]]></Node>
<StgValue><ssdm name="add_ln703_252"/></StgValue>
</operation>

<operation id="4128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="35" op_0_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3655  %sext_ln703_469 = sext i33 %add_ln703_252 to i35

]]></Node>
<StgValue><ssdm name="sext_ln703_469"/></StgValue>
</operation>

<operation id="4129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="34" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3685  %sext_ln703_484 = sext i32 %add_ln703_267 to i34

]]></Node>
<StgValue><ssdm name="sext_ln703_484"/></StgValue>
</operation>

<operation id="4130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="33" op_0_bw="31">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3699  %sext_ln703_491 = sext i31 %add_ln703_274 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_491"/></StgValue>
</operation>

<operation id="4131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="33" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3715  %sext_ln703_499 = sext i32 %add_ln703_282 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703_499"/></StgValue>
</operation>

<operation id="4132" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3716  %add_ln703_283 = add i33 %sext_ln703_499, %sext_ln703_491

]]></Node>
<StgValue><ssdm name="add_ln703_283"/></StgValue>
</operation>

<operation id="4133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="34" op_0_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3717  %sext_ln703_500 = sext i33 %add_ln703_283 to i34

]]></Node>
<StgValue><ssdm name="sext_ln703_500"/></StgValue>
</operation>

<operation id="4134" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3718  %add_ln703_284 = add i34 %sext_ln703_500, %sext_ln703_484

]]></Node>
<StgValue><ssdm name="add_ln703_284"/></StgValue>
</operation>

<operation id="4135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="35" op_0_bw="34">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3719  %sext_ln703_501 = sext i34 %add_ln703_284 to i35

]]></Node>
<StgValue><ssdm name="sext_ln703_501"/></StgValue>
</operation>

<operation id="4136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3720  %add_ln703_285 = add i35 %sext_ln703_501, %sext_ln703_469

]]></Node>
<StgValue><ssdm name="add_ln703_285"/></StgValue>
</operation>

<operation id="4137" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3727  %add_ln121 = add i3 1, %select_ln124

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="4138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3728  %icmp_ln121_1 = icmp eq i3 %add_ln121, -2

]]></Node>
<StgValue><ssdm name="icmp_ln121_1"/></StgValue>
</operation>

<operation id="4139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3729  br i1 %icmp_ln121_1, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="4140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="38" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3276  %sext_ln703_281 = sext i32 %add_ln703_61 to i38

]]></Node>
<StgValue><ssdm name="sext_ln703_281"/></StgValue>
</operation>

<operation id="4141" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3277  %add_ln703_62 = add i38 %sext_ln703_281, %add_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln703_62"/></StgValue>
</operation>

<operation id="4142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="38" op_0_bw="33">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3339  %sext_ln703_312 = sext i33 %add_ln703_93 to i38

]]></Node>
<StgValue><ssdm name="sext_ln703_312"/></StgValue>
</operation>

<operation id="4143" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3340  %add_ln703_94 = add i38 %sext_ln703_312, %add_ln703_62

]]></Node>
<StgValue><ssdm name="add_ln703_94"/></StgValue>
</operation>

<operation id="4144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="36" op_0_bw="34">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3593  %sext_ln703_438 = sext i34 %add_ln703_221 to i36

]]></Node>
<StgValue><ssdm name="sext_ln703_438"/></StgValue>
</operation>

<operation id="4145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="36" op_0_bw="35">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3721  %sext_ln703_502 = sext i35 %add_ln703_285 to i36

]]></Node>
<StgValue><ssdm name="sext_ln703_502"/></StgValue>
</operation>

<operation id="4146" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3722  %add_ln703_286 = add i36 %sext_ln703_502, %sext_ln703_438

]]></Node>
<StgValue><ssdm name="add_ln703_286"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="4147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1  call void (...)* @_ssdm_op_SpecLoopName([58 x i8]* @LINEAR_FORWARD_NO_MU)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="4148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="4149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:8  call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1838) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="4150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:9  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1838)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="4151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln122"/></StgValue>
</operation>

<operation id="4152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="38" op_0_bw="34">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3466  %sext_ln703_375 = sext i34 %add_ln703_157 to i38

]]></Node>
<StgValue><ssdm name="sext_ln703_375"/></StgValue>
</operation>

<operation id="4153" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3467  %add_ln703_158 = add i38 %sext_ln703_375, %add_ln703_94

]]></Node>
<StgValue><ssdm name="add_ln703_158"/></StgValue>
</operation>

<operation id="4154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="38" op_0_bw="36">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3723  %sext_ln703_503 = sext i36 %add_ln703_286 to i38

]]></Node>
<StgValue><ssdm name="sext_ln703_503"/></StgValue>
</operation>

<operation id="4155" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3724  %add_ln703_287 = add i38 %sext_ln703_503, %add_ln703_158

]]></Node>
<StgValue><ssdm name="add_ln703_287"/></StgValue>
</operation>

<operation id="4156" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="0" op_0_bw="38" op_1_bw="11" op_2_bw="38">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3725  store i38 %add_ln703_287, i38* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="4157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3726  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1838, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="4158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="78" op_0_bw="78" op_1_bw="38" op_2_bw="40">
<![CDATA[
ifTrue:0  %shl_ln2 = call i78 @_ssdm_op_BitConcatenate.i78.i38.i40(i38 %add_ln703_287, i40 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="4159" st_id="9" stage="82" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="4160" st_id="10" stage="81" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="4161" st_id="11" stage="80" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="4162" st_id="12" stage="79" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="4163" st_id="13" stage="78" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="4164" st_id="14" stage="77" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="4165" st_id="15" stage="76" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="4166" st_id="16" stage="75" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="4167" st_id="17" stage="74" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="4168" st_id="18" stage="73" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="4169" st_id="19" stage="72" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="4170" st_id="20" stage="71" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="4171" st_id="21" stage="70" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="4172" st_id="22" stage="69" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="4173" st_id="23" stage="68" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="4174" st_id="24" stage="67" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="4175" st_id="25" stage="66" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="4176" st_id="26" stage="65" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="4177" st_id="27" stage="64" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="4178" st_id="28" stage="63" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="4179" st_id="29" stage="62" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="4180" st_id="30" stage="61" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="4181" st_id="31" stage="60" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="4182" st_id="32" stage="59" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="4183" st_id="33" stage="58" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="4184" st_id="34" stage="57" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="4185" st_id="35" stage="56" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="4186" st_id="36" stage="55" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="4187" st_id="37" stage="54" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="4188" st_id="38" stage="53" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="4189" st_id="39" stage="52" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="4190" st_id="40" stage="51" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="4191" st_id="41" stage="50" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="4192" st_id="42" stage="49" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="4193" st_id="43" stage="48" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="4194" st_id="44" stage="47" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="4195" st_id="45" stage="46" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="4196" st_id="46" stage="45" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="4197" st_id="47" stage="44" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="4198" st_id="48" stage="43" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="4199" st_id="49" stage="42" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="4200" st_id="50" stage="41" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="4201" st_id="51" stage="40" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="4202" st_id="52" stage="39" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="4203" st_id="53" stage="38" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="4204" st_id="54" stage="37" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="4205" st_id="55" stage="36" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="4206" st_id="56" stage="35" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="4207" st_id="57" stage="34" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="4208" st_id="58" stage="33" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="4209" st_id="59" stage="32" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="4210" st_id="60" stage="31" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="4211" st_id="61" stage="30" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="4212" st_id="62" stage="29" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="4213" st_id="63" stage="28" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="4214" st_id="64" stage="27" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="4215" st_id="65" stage="26" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="4216" st_id="66" stage="25" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="4217" st_id="67" stage="24" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="4218" st_id="68" stage="23" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="4219" st_id="69" stage="22" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="4220" st_id="70" stage="21" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="4221" st_id="71" stage="20" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="4222" st_id="72" stage="19" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="4223" st_id="73" stage="18" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="4224" st_id="74" stage="17" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="4225" st_id="75" stage="16" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="4226" st_id="76" stage="15" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="4227" st_id="77" stage="14" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="4228" st_id="78" stage="13" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="4229" st_id="79" stage="12" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="4230" st_id="80" stage="11" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="4231" st_id="81" stage="10" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="4232" st_id="82" stage="9" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="4233" st_id="83" stage="8" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="4234" st_id="84" stage="7" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="4235" st_id="85" stage="6" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="4236" st_id="86" stage="5" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="4237" st_id="87" stage="4" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="4238" st_id="88" stage="3" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="4239" st_id="89" stage="2" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="4240" st_id="90" stage="1" lat="82">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="38" op_0_bw="78" op_1_bw="78">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="4241" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="38" op_0_bw="38">
<![CDATA[
ifTrue:2  %trunc_ln703 = trunc i78 %sdiv_ln1148 to i38

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="4242" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="0" op_0_bw="38" op_1_bw="11" op_2_bw="38" op_3_bw="0">
<![CDATA[
ifTrue:3  store i38 %trunc_ln703, i38* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="4243" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:4  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="4244" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="4245" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln137"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
