Classic Timing Analyzer report for start
Wed Apr 21 20:37:36 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tco
  6. tpd
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 5.596 ns    ; inst3 ; cp ; START      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.171 ns    ; HALT  ; cp ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; START           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 5.596 ns   ; inst3 ; cp ; START      ;
+-------+--------------+------------+-------+----+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+---------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To ;
+-------+-------------------+-----------------+---------+----+
; N/A   ; None              ; 8.171 ns        ; HALT    ; cp ;
; N/A   ; None              ; 7.952 ns        ; MACHONG ; cp ;
+-------+-------------------+-----------------+---------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Apr 21 20:37:35 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off start -c start --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "START" is an undefined clock
Info: No valid register-to-register data paths exist for clock "START"
Info: tco from clock "START" to destination pin "cp" through register "inst3" is 5.596 ns
    Info: + Longest clock path from clock "START" to source register is 2.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 1; CLK Node = 'START'
        Info: 2: + IC(0.894 ns) + CELL(0.618 ns) = 2.339 ns; Loc. = LCFF_X17_Y4_N17; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 1.445 ns ( 61.78 % )
        Info: Total interconnect delay = 0.894 ns ( 38.22 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.163 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N17; Fanout = 1; REG Node = 'inst3'
        Info: 2: + IC(0.260 ns) + CELL(0.366 ns) = 0.626 ns; Loc. = LCCOMB_X17_Y4_N18; Fanout = 1; COMB Node = 'inst5'
        Info: 3: + IC(0.585 ns) + CELL(1.952 ns) = 3.163 ns; Loc. = PIN_V12; Fanout = 0; PIN Node = 'cp'
        Info: Total cell delay = 2.318 ns ( 73.28 % )
        Info: Total interconnect delay = 0.845 ns ( 26.72 % )
Info: Longest tpd from source pin "HALT" to destination pin "cp" is 8.171 ns
    Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 1; PIN Node = 'HALT'
    Info: 2: + IC(4.599 ns) + CELL(0.228 ns) = 5.634 ns; Loc. = LCCOMB_X17_Y4_N18; Fanout = 1; COMB Node = 'inst5'
    Info: 3: + IC(0.585 ns) + CELL(1.952 ns) = 8.171 ns; Loc. = PIN_V12; Fanout = 0; PIN Node = 'cp'
    Info: Total cell delay = 2.987 ns ( 36.56 % )
    Info: Total interconnect delay = 5.184 ns ( 63.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Wed Apr 21 20:37:36 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


