 
****************************************
Report : area
Design : dfe3Main
Version: G-2012.06-SP3
Date   : Tue May  2 18:03:57 2017
****************************************

Library(s) Used:

    saed32hvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db)
    saed32rvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db)
    saed32lvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db)

Number of ports:                           68
Number of nets:                           214
Number of cells:                           49
Number of combinational cells:             47
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                         47
Number of references:                      10

Combinational area:       96580.821376
Buf/Inv area:             7484.795014
Noncombinational area:    126797.020122
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          223377.841498
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-    Black
                                  Total        Total    national    national     boxes   Design
--------------------------------  -----------  -------  ----------  -----------  ------  -------------------------------------
dfe3Main                          223377.8415    100.0    189.5914       0.0000  0.0000  dfe3Main
ctrl                                 370.0337      0.2    270.6634      93.5250  0.0000  ctrl
ctrl/clk_gate_count_reg                5.8453      0.0      0.0000       5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_ctrl_0
dpathtotal                        222818.2164     99.7    505.2383       0.0000  0.0000  dpathtotal
dpathtotal/correlator             159979.3328     71.6  52081.4775  107892.0100  0.0000  correlator
dpathtotal/correlator/clk_gate_output_255_real_reg      5.8453     0.0     0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_correlator
dpathtotal/decision_device            19.0608      0.0     19.0608       0.0000  0.0000  decision_device
dpathtotal/fir_feedback            62314.5845     27.9  43514.7900   18782.2586  0.0000  fir_feedback
dpathtotal/fir_feedback/clk_gate_buffer_complex_0_imag_reg      5.8453     0.0     0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_2_3
dpathtotal/fir_feedback/clk_gate_buffer_complex_1_real_reg      5.8453     0.0     0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_1_2
dpathtotal/fir_feedback/clk_gate_buffer_complex_2_real_reg      5.8453     0.0     0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_0_1
--------------------------------  -----------  -------  ----------  -----------  ------  -------------------------------------
Total                                                   96580.8214  126797.0201  0.0000

1
