library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity receive is
	port(rx_data: in std_logic_vector(7 downto 0);
	   s0: out std_logic_vector(7 downto 0);
	   s1: out std_logic_vector(7 downto 0);
	   s3: out std_logic_vector(7 downto 0);
	   s4: out std_logic_vector(7 downto 0);
	   s5: out std_logic_vector(7 downto 0);
	   s6: out std_logic_vector(7 downto 0);
	   s7: out std_logic_vector(7 downto 0));
end receive;

architecture receive_arch of receive is
signal i : integer := 0;
begin
	
	process(i)
	begin
		case i is
		when 0 => d(0) <= 1;
		when 1 => d(0) <= 2;
		when 2 => d(0) <= 3;
		when 3 => d(0) <= 4;
		when 4 => d(0) <= 5;
		when 5 => d(0) <= 6;
		when 6 => d(0) <= 7;
		when 7 => d(0) <= 8;
		when others => d(0) <= 1;
		end case;
	end process;
	
end receive_arch;
