wb_sys_ip Repository

This repository contains Wishbone System IP blocks, some modeled in SystemVerilog, and some experimental blocks modeled using Chisel3.

This repository references other repositories as submodules, and so should be cloned as follows:
% git clone --recurse https://github.com/mballance/wb_sys_ip.git

